% Abstract
@article{mckeen2013sgx,
  title={Innovative instructions and software model for isolated execution},
  author={McKeen, Frank and Alexandrovich, Ilya and Berenzon, Alex and Rozas,
          Carlos V and Shafi, Hisham and Shanbhogue, Vedvyas and Savagaonkar,
          Uday R},
  journal={HASP},
  volume={13},
  pages={10},
  year={2013}
}
@inproceedings{anati2013sgx,
  title={Innovative Technology for CPU Based Attestation and Sealing},
  author={Anati, Ittai and Gueron, Shay and Johnson, Simon P and Scarlata,
          Vincent R},
  booktitle={Proceedings of the 2nd International Workshop on Hardware and
             Architectural Support for Security and Privacy, HASP},
  volume={13},
  year={2013}
}
@inproceedings{hoekstra2013sgx,
  title={Using innovative instructions to create trustworthy software
         solutions},
  author={Hoekstra, Matthew and Lal, Reshma and Pappachan, Pradeep and Phegade,
          Vinay and Del Cuvillo, Juan},
  booktitle={Proceedings of the 2nd International Workshop on Hardware and
             Architectural Support for Security and Privacy, HASP},
  volume={13},
  year={2013}
}
@book{intel2013sgxmanual,
  title={Software Guard Extensions Programming Reference},
  author={Intel Corporation},
  year={2013},
  note={329298-001US}
}
@book{intel2014sgx2manual,
  title={Software Guard Extensions Programming Reference},
  author={Intel Corporation},
  year={2013},
  note={329298-002US}
}
@misc{intel2013patent1,
  title={Method and apparatus to provide secure application execution},
  author={McKeen, Francis X and Rozas, Carlos V and Savagaonkar, Uday R and
          Johnson, Simon P and Scarlata, Vincent and Goldsmith, Michael A and
          Brickell, Ernie and Li, Jiang Tao and Herbert, Howard C and Dewan,
          Prashant and others},
  year={2013},
  note={US Patent App. 13/802,272}
}
@misc{intel2013patent2,
  title={Technique for supporting multiple secure enclaves},
  author={Johnson, Simon P and Savagaonkar, Uday R and Scarlata, Vincent R and
          McKeen, Francis X and Rozas, Carlos V},
  year={2013},
  note={US Patent App. 13/838,237}
}
@misc{intel2014patent3,
  title={Paging in secure enclaves},
  author={McKeen, F.X. and Goldsmith, M.A. and Huntley, B.E. and Johnson, S.P.
          and Leslie, R. and Rozas, C.V. and Savagaonkar, U.R. and Scarlata,
          V.R. and Shanbhogue, V. and Smith, W.H. and others},
  year={2014},
  note={US Patent App. 13/729,277}
}
@misc{intel2014patent4,
  title={Memory management in secure enclaves},
  author={Leslie, R. and Rozas, C.V. and Scarlata, V.R. and Johnson, S.P. and
          Savagaonkar, U.R. and Huntley, B.E. and Shanbhogue, V. and Anati,
          I. and McKeen, F.X. and Goldsmith, M.A. and others},
  year={2014},
  note={US Patent App. 13/729,371}
}

% Overview
@misc{grawrock2003tpm,
	author={Trusted Computing Group},
	title={TPM Main Specification},
	howpublished={\url{http://www.trustedcomputinggroup.org/resources/tpm\_main\_specification}},
	year={2003},
}
@book{grawrock2009txt,
  title={Dynamics of a Trusted Platform: A building block approach},
  author={Grawrock, David},
  year={2009},
  publisher={Intel Press}
}
@article{uhlig2005vmx,
  title={Intel virtualization technology},
  author={Uhlig, Rich and Neiger, Gil and Rodgers, Dion and Santoni, Amy L and
          Martins, Fernando CM and Anderson, Andrew V and Bennett, Steven M and
          Kagi, Alain and Leung, Felix H and Smith, Larry},
  journal={Computer},
  volume={38},
  number={5},
  pages={48--56},
  year={2005},
  publisher={IEEE}
}

% Background: Introduction.
@book{intel2015sdm,
  title={Intel{\textregistered} 64 and IA-32 Architectures Software Developer's
         Manual},
  author={Intel Corporation},
  year={2015},
  month={1},
  note={325462-053US}
}

% Background: SMM
@article{duflot2006smm,
  title={Using CPU system management mode to circumvent operating system
         security functions},
  author={Duflot, Lo{\"\i}c and Etiemble, Daniel and Grumelard, Olivier},
  journal={CanSecWest/core06},
  year={2006}
}
@article{rutkowska2008remap,
  title={Preventing and detecting Xen hypervisor subversions},
  author={Rutkowska, Joanna and Wojtczuk, Rafa{\l}},
  journal={Blackhat Briefings USA},
  year={2008}
}
@article{wojtczuk2009smm,
  title={Attacking SMM memory via Intel CPU cache poisoning},
  author={Wojtczuk, Rafal and Rutkowska, Joanna},
  journal={Invisible Things Lab},
  year={2009}
}
@article{wecherowski2009smm,
  title={A real SMM rootkit: Reversing and hooking BIOS SMI handlers},
  author={Wecherowski, Filip},
  journal={Phrack Magazine},
  volume={13},
  number={66},
  year={2009}
}
@article{embleton2010smm,
  title={SMM rootkit: a new breed of OS independent malware},
  author={Embleton, Shawn and Sparks, Sherri and Zou, Cliff C},
  journal={Security and Communication Networks},
  year={2010},
  publisher={Wiley Online Library}
}

% Background: Hypervisor.
@inproceedings{zhang2008xen,
  title={Optimizing Xen VMM Based on Intel{\textregistered} Virtualization
         Technology},
  author={Zhang, Xiantao and Dong, Yaozu},
  booktitle={Internet Computing in Science and Engineering, 2008. ICICSE'08.
             International Conference on},
  pages={367--374},
  year={2008},
  organization={IEEE}
}
@inproceedings{mccune2010trustvisor,
  title={TrustVisor: Efficient TCB reduction and attestation},
  author={McCune, Jonathan M and Li, Yanlin and Qu, Ning and Zhou, Zongwei and
          Datta, Anupam and Gligor, Virgil and Perrig, Adrian},
  booktitle={Security and Privacy (SP), 2010 IEEE Symposium on},
  pages={143--158},
  year={2010},
  organization={IEEE}
}
@incollection{vasudevan2010requirements,
  title={Requirements for an integrity-protected hypervisor on the x86 hardware
         virtualized architecture},
  author={Vasudevan, Amit and McCune, Jonathan M and Qu, Ning and Van Doorn,
          Leendert and Perrig, Adrian},
  booktitle={Trust and Trustworthy Computing},
  pages={141--165},
  year={2010},
  publisher={Springer}
}
@article{wojtczuk2009txt,
  title={Attacking intel trusted execution technology},
  author={Wojtczuk, Rafal and Rutkowska, Joanna},
  journal={Black Hat DC},
  year={2009}
}
@article{wojtczuk2009txt2,
  title={Another Way to Circumvent Intel{\textregistered} Trusted Execution
         Technology},
  author={Wojtczuk, Rafal and Rutkowska, Joanna and Tereshkin, Alexander},
  journal={Invisible Things Lab},
  year={2009}
}
@misc{wojtczuk2011txt,
  title={Attacking Intel TXT via SINIT code execution hijacking},
  author={Wojtczuk, Rafal and Rutkowska, Joanna},
  journal={Invisible Things Lab},
  year={2011}
}

% Background: Kernel.
@inproceedings{chen2011linux,
  title={Linux kernel vulnerabilities: State-of-the-art defenses and open
         problems},
  author={Chen, Haogang and Mao, Yandong and Wang, Xi and Zhou, Dong and
          Zeldovich, Nickolai and Kaashoek, M Frans},
  booktitle={Proceedings of the Second Asia-Pacific Workshop on Systems},
  pages={5},
  year={2011},
  organization={ACM}
}
@misc{cvedetails2014linux,
  title={Linux Kernel: CVE security vulnerabilities, versions and detailed
         reports},
  howpublished="\url{http://www.cvedetails.com/product/47/Linux-Linux-Kernel.html?vendor_id=33}",
  year={2013},
  note={[Online; accessed 29-January-2014]}
}

% Background: Address Translation.
@article{jacob1998virtual,
  title={Virtual memory: Issues of implementation},
  author={Jacob, Bruce and Mudge, Trevor},
  journal={Computer},
  volume={31},
  number={6},
  pages={33--43},
  year={1998},
  publisher={IEEE}
}

% Background: Segment Registers.
@article{cnet2005itanium,
  title={Itanium: A cautionary tale},
  author={Shankland, Stephen},
  year={2005},
  month={12},
  publisher={CNET News},
  howpublished="\url{http://news.cnet.com/Itanium-A-cautionary-tale/2100-1006_3-5984747.html}",
  note={[Online; accessed 11-February-2015]}
}

% Background: Computer Map.
@book{intel2014optimization,
  title={Intel{\textregistered} 64 and IA-32 Architectures Optimization
         Reference Manual},
  author={Intel Corporation},
  year={2014},
  month={9},
  note={248966-030},
}

% Background: Computer Map - Motherboard
@book{intel2009qpi,
  title={An Introduction to the Intel{\textregistered} QuickPath Interconnect},
  author={Intel Corporation},
  year={2010},
  month={3},
  note={323535-001}
}
@book{ruan2014intelme,
  title={Platform Embedded Security Technology Revealed},
  author={Ruan, Xiaoyu},
  year={2014},
  publisher={Apress},
  isbn={978-1-4302-6571-9}
}
@book{huang2003xbox,
  title={Hacking the Xbox: an Introduction to Reverse Engineering},
  author={Huang, Andrew},
  year={2003},
  publisher={No Starch Press}
}
@article{hotz2010ps3,
  title={PS3 Glitch Hack},
  author={Hotz, George},
  year={2010},
  howpublished="\url{http://www.eurasia.nu/wiki/index.php/PS3_Glitch_Hack}",
  note={[Online; accessed 7-January-2015]}
}
@article{wojtczuk2010bios,
  title={Attacking Intel{\textregistered} BIOS},
  author={Wojtczuk, Rafal and Tereshkin, Alexander},
  journal={Invisible Things Lab},
  year={2010}
}
@article{tereshkin2009amt,
  title={Introducing ring-3 rootkits},
  author={Tereshkin, Alexander and Wojtczuk, Rafal},
  journal={Black Hat USA},
  year={2009}
}
@inproceedings{kim2014rowhammer,
  title={Flipping bits in memory without accessing them: An experimental study
         of DRAM disturbance errors},
  author={Kim, Yoongu and Daly, Ross and Kim, Jeremie and Fallin, Chris and
          Lee, Ji Hye and Lee, Donghyuk and Wilkerson, Chris and Lai, Konrad
          and Mutlu, Onur},
  booktitle={Proceeding of the 41st annual International Symposium on Computer
             Architecuture},
  pages={361--372},
  year={2014},
  organization={IEEE Press}
}
@misc{google2015rowhammer,
  title={Exploiting the DRAM rowhammer bug to gain kernel privileges},
  author={Seaborn, Mark and Dullien, Thomas},
  year={2015},
  month={3},
  publisher={Google Project Zero},
  howpublished="\url{http://googleprojectzero.blogspot.com/2015/03/exploiting-dram-rowhammer-bug-to-gain.html}",
  note={[Online; accessed 9-March-2015]}
}

% Background: Computer Map - Processor
@book{intel2014datasheet,
  title={Intel{\textregistered} Xeon{\textregistered} Processor E7 v2
         2800/4800/8800 Product Family Datasheet - Volume Two},
  author={Intel Corporation},
  year={2014},
  month={3},
  note={329595-002},
}
@book{intel2010datasheet,
  title={Intel{\textregistered} Xeon{\textregistered} Processor 7500 Series
         Datasheet - Volume Two},
  author={Intel Corporation},
  year={2014},
  month={3},
  note={329595-002},
}
@book{intel2014uncore,
  title={Intel{\textregistered} Xeon{\textregistered} Processor E5 v3 Family
         Uncore Performance Monitoring Reference Manual},
  author={Intel Corporation},
  year={2014},
  month={9},
  note={331051-001},
}
@book{intel2012uncore,
  title={Intel{\textregistered} Xeon{\textregistered} Processor E5-2600 Product
         Family Uncore Performance Monitoring Guide},
  author={Intel Corporation},
  year={2012},
  month={3},
  note={327043-001}
}
@book{intel2010uncore,
  title={Intel{\textregistered} Xeon{\textregistered} Processor 7500 Series
         Uncore Programming Guide},
  author={Intel Corporation},
  year={2010},
  month={3},
  note={323535-001}
}

% Background: Caching.
@article{banescu2011cache,
  title={Cache Timing Attacks},
  author={Banescu, Sebastian},
  year={2011},
  howpublished="\url{http://www.academia.edu/3224323/Cache_Timing_Attacks}",
  note={[Online; accessed 26-January-2014]}
}
@article{smith1982cache,
  title={Cache memories},
  author={Smith, Alan Jay},
  journal={ACM Computing Surveys (CSUR)},
  volume={14},
  number={3},
  pages={473--530},
  year={1982},
  publisher={ACM}
}
@book{patterson2013architecture,
  title={Computer Organization and Design: the hardware/software interface},
  author={Patterson, David A and Hennessy, John L},
  year={2013},
  publisher={Morgan Kaufmann},
  isbn={978-0-12-374750-1}
}
@book{hennessy2012architecture,
  title={Computer Architecture - a Quantitative Approach (5 ed.)},
  author={Hennessy, John L and Patterson, David A},
  year={2012},
  publisher={Mogran Kaufmann},
  isbn={978-0-12-383872-8}
}
@misc{intel2010perfanalysis,
  author={Levinthal, David},
  title={Performance Analysis Guide for Intel{\textregistered} Core i7
         Processor and Intel{\textregistered} Xeon 5500 processors},
  howpublished="\url{https://software.intel.com/sites/products/collateral/hpc/vtune/performance_analysis_guide.pdf}",
  year={2010},
  note={[Online; accessed 26-January-2015]}
}

% Background: Cache Coherence.
@article{goodman2009mesif,
  author={Goodman, J.R. and Hum, H.H.J.},
  title={MESIF: A Two-Hop Cache Coherency Protocol for Point-to-Point Interconnects},
  year={2009},
  howpublished="\url{http://hdl.handle.net/2292/11594}",
}
@article{owens2009tso,
  title={A better x86 memory model: x86-TSO (extended version)},
  author={Owens, Scott and Sarkar, Susmit and Sewell, Peter},
  journal={University of Cambridge, Computer Laboratory, Technical Report},
  number={UCAM-CL-TR-745},
  year={2009}
}
@book{intel2015datasheet,
  title={Intel{\textregistered} Xeon{\textregistered} Processor E5-1600,
         E5-2400, and E5-2600 v3 Product Family Datasheet - Volume Two},
  author={Intel Corporation},
  year={2015},
  month={1},
  note={330784-002},
}
@inproceedings{yuffe2011sandybridge,
  title={A Fully Integrated Multi-CPU, GPU and Memory Controller 32nm
         processor},
  author={Yuffe, Marcelo and Knoll, Ernest and Mehalel, Moty and Shor, Joseph
          and Kurts, Tsvika},
  booktitle={Solid-State Circuits Conference Digest of Technical Papers
             (ISSCC), 2011 IEEE International},
  pages={264--266},
  year={2011},
  organization={IEEE}
}
@patent{intel2011gdxc,
  title={Generic Debug eXternal Connection (GDXC) for High Integration
         Integrated Circuits},
  author={Kurts, Tsvika and Savransky, Guillermo and Ratner, Jason and Hazan,
          Eilon and Skaba, Daniel and Elmosnino, Sharon and Santhanakrishnan,
          Geeyarpuram N},
  year={2011},
  note={US Patent 8,074,131}
}

% Background: TLBs
@misc{7zip2014haswell,
  title={7-Zip LZMA Benchmark: Intel Haswell},
  howpublished="\url{http://www.7-cpu.com/cpu/Haswell.html}",
  year={2014},
  note={[Online; accessed 10-Februrary-2015]}
}

% Background: Booting
@book{intel2010booting,
  title={Minimal Intel{\textregistered} Architecture Boot Loader—Bare Bones
         Functionality Required for Booting an Intel{\textregistered}
         Architecture Platform},
  author={Intel Corporation},
  year={2010},
  month={1},
  note={323246}
}
@misc{coreboot2015manual,
  title={Developer Manual},
  author={Coreboot},
  year={2014},
  month={9},
  note={[Online; accessed 4-March-2015]}
}

% Background: Microcode.
@patent{intel1999exceptions,
  title={Exception handling in a processor that performs speculative
         out-of-order instruction execution},
  author={Papworth, D.B. and Hinton, G.J. and Fetterman, M.A. and Colwell, R.P.
          and Glew, A.F.},
  year={1999},
  note={US Patent 5,987,600}
}
@patent{intel1997pmh,
  title={Method and apparatus for performing page table walks in a
         microprocessor capable of processing speculative instructions},
  author={Glew, A. and Hinton, G. and Akkary, H.},
  year={1997},
  note={US Patent 5,680,565}
}
@patent{intel1999events,
  title={Method and apparatus for generating event handler vectors based on
         both operating mode and event type},
  author={Rodgers, S.D. and Vidwans, R. and Huang, J. and Fetterman, M.A. and
          Huck, K.},
  year={1999},
  note={US Patent 5,889,982}
}
@patent{intel1996dtlb,
  title={Method and apparatus for implementing a non-blocking translation
         lookaside buffer},
  author={Glew, A.F. and Akkary, H. and Colwell, R.P. and Hinton, G.J. and
          Papworth, D.B. and Fetterman, M.A.},
  year={1996},
  note={US Patent 5,564,111}
}
@patent{intel2008genetic,
  title={Genetic algorithm for microcode compression},
  author={Wu, Y. and Breternitz, M.},
  year={2008},
  note={US Patent 7,451,121}
}
@patent{intel2012clusters,
  title={Compressing and accessing a microcode ROM},
  author={Wu, Y. and Kim, S. and Breternitz, M. and Hum, H.},
  year={2012},
  note={US Patent 8,099,587}
}
@patent{intel2014vapic,
  title={Enabling virtualization of a processor resource},
  author={Shanbhogue, V. and Robinson, S.J.},
  year={2014},
  note={US Patent 8,806,104}
}
@patent{intel2012patching,
  title={Methods and systems for microcode patching},
  author={Zimmer, V.J. and Robinson, S.H.},
  year={2012},
  note={US Patent 8,296,528}
}
@patent{intel2007microstack,
  title={Microinstruction pointer stack including speculative pointers for
         out-of-order execution},
  author={Cornaby, M.P. and Chaffin, B.},
  year={2007},
  note={US Patent 7,231,511}
}
@patent{intel1997events,
  title={Microprocessor with novel instruction for signaling event occurrence
         and for providing event handling information in response thereto},
  author={Boggs, D.D. and Rodgers, S.D.},
  year={1997},
  note={US Patent 5,625,788}
}
@patent{intel1997microspace,
  title={Method and apparatus for performing operations based upon the
         addresses of microinstructions},
  author={Rodgers, S.D. and Tiruvallur, K.K. and Rhodehamel, M.W. and
          Konigsfeld, K.G. and Glew, A.F. and Akkary, H. and Karnik, M.A. and
          Brayton, J.A.},
  year={1997},
  note={US Patent 5,636,374}
}
@patent{intel2009pipeline,
  title={Dynamically partitioning pipeline resources},
  author={George, R.T. and Brandt, J.W. and Venkatraman, K.S. and Kim, S.P.},
  year={2009},
  note={US Patent 7,552,255}
}
@patent{intel2012uefihypervisor,
  title={Method and apparatus for sequential hypervisor invocation},
  author={Zimmer, V.J. and Yao, J.},
  year={2012},
  note={US Patent 8,321,931}
}
@patent{intel2012ltsx,
  title={Supporting advanced RAS features in a secured computing system},
  author={Natu, M.S. and Datta, S. and Wiedemeier, J. and Vash, J.R. and
          Kottapalli, S. and Bobholz, S.P. and Baum, A.},
  year={2012},
  note={US Patent 8,301,907}
}
@patent{intel2014gather,
  title={Gather cache architecture},
  author={Raikin, S. and Valentine, R.},
  year={2014},
  note={US Patent 8,688,962}
}
@patent{intel2013scattergather,
  title={Gathering and scattering multiple data elements},
  author={Hughes, C.J. and Chen, Y.K. and Bomb, M. and Brandt, J.W. and
          Buxton, M.J. and Charney, M.J. and Chennupaty, S. and Corbal, J. and
          Dixon, M.G. and Girkar, M.B. and others},
  year={2013},
  note={US Patent 8,447,962}
}
@patent{intel2014pebs,
  title={Apparatus and method for providing eventing ip and source data address
         in a statistical sampling infrastructure},
  author={Knauth, L.A. and Irelan, P.J.},
  year={2014},
  note={US Patent App. 13/976,613}
}


@article{hawkes2012microcode,
  title={Security Analysis of x86 Processor Microcode},
  author={Hawkes, Ben},
  year={2012},
  howpublished="\url{http://inertiawar.com/microcode/}",
  note={[Online; accessed 7-January-2015]}
}
@article{chen2014microcode,
  title={Security Analysis of x86 Processor Microcode},
  author={Chen, Daming D and Ahn, Gail-Joon},
  year={2014},
  howpublished="\url{https://www.dcddcc.com/pubs/paper_microcode.pdf}",
  note={[Online; accessed 7-January-2015]}
}
@article{fog2014microops,
  title={Instruction Tables - Lists of instruction latencies, throughputs and
         micro-operation breakdowns for Intel, AMD and VIA CPUs},
  author={Fog, Agner},
  year={2014},
  month={12},
  howpublished="\url{http://www.agner.org/optimize/instruction_tables.pdf}",
  note={[Online; accessed 23-January-2015]}
}
@book{intel2010errata,
  title={Intel{\textregistered} Core 2 Duo and Intel{\textregistered} Core 2
         Solo Processor for Intel{\textregistered} Centrino{\textregistered}
         Duo Processor Technology Intel{\textregistered}
         Celeron{\textregistered} Processor 500 Series - Specification Update},
  author={Intel Corporation},
  year={2010},
  month={12},
  note={314079-026}
}
@book{intel2015errata,
  title={Intel{\textregistered} Xeon{\textregistered} Processor 5500 Series -
         Specification Update},
  author={Intel Corporation},
  year={2015},
  month={2},
  note={321324-018US}
}
@book{intel2015errata2,
  title={Intel{\textregistered} Xeon{\textregistered} Processor E5 Product
         Family - Specification Update},
  author={Intel Corporation},
  year={2015},
  month={1},
  note={326150-018}
}
@misc{abraham2006repmov,
  title={Time to revisit REP;MOVS - Comment},
  author={Abraham, Seth},
  howpublished="\url{https://software.intel.com/en-us/forums/topic/275765}",
  year={2006},
  month={8},
  note={[Online; accessed 23-January-2015]}
}


% Hardware

@article{brickell2009epid,
  title={Enhanced Privacy ID from Bilinear Pairing},
  author={Brickell, Ernie and Li, Jiangtao},
  journal={IACR Cryptology ePrint Archive},
  volume={2009},
  pages={95},
  year={2009}
}



%%% Unused

@article{riot2009lol,
  title={League of legends},
  author={Riot Games},
  year={2009}
}
@article{blizzard2004wow,
  title={World of WarCraft},
  author={Blizzard Entertainment},
  year={2004}
}
@article{blizzard2010sc2,
  title={StarCraft II},
  author={Blizzard Entertainment},
  year={2010}
}
@article{id2004doom,
  title={Doom III},
  author={id Software},
  year={2004},
}


@mastersthesis{hardy2009cheating,
  title={Cheating in Multiplayer Video Games},
  author={Hardy, Robert Stafford},
  year={2009},
  school={Virginia Polytechnic Institute and State University}
}
@misc{youtube2013lolcheating,
  title={Updated League of Legends Maphack},
  howpublished="\url{http://www.youtube.com/watch?v=tEu7sF0Ei-8}",
  year={2013},
  note={[Online; accessed 21-January-2014]}
}
@misc{youtube2008quake3cheating,
  title={quake 3 aimbot \& wallhack},
  howpublished="\url{https://www.youtube.com/watch?v=Ja_siIwkxPg}",
  year={2008},
  note={[Online; accessed 21-January-2014]}
}
@article{harris2007mod,
  title={Mod Chips and Homebrew: A Recipe for Their Continued Use in the Wake of Sony v. Divineo},
  author={Harris Jr, Phillip A},
  journal={NCJL \& Tech.},
  volume={9},
  pages={113},
  year={2007},
  publisher={HeinOnline}
}

@article{strongin2005trusted,
  title={Trusted computing using AMD “Pacifica” and “Presidio” secure virtual machine technology},
  author={Strongin, Geoffrey},
  journal={Information Security Technical Report},
  volume={10},
  number={2},
  pages={120--132},
  year={2005},
  publisher={Elsevier Advanced Technology}
}
@inproceedings{mckeen2013innovative,
  title={Innovative instructions and software model for isolated execution},
  author={McKeen, Frank and Alexandrovich, Ilya and Berenzon, Alex and Rozas, Carlos V and Shafi, Hisham and Shanbhogue, Vedvyas and Savagaonkar, Uday R},
  booktitle={Proceedings of the 2nd International Workshop on Hardware and Architectural Support for Security and Privacy},
  pages={10},
  year={2013},
  organization={ACM}
}
@incollection{bonneau2006cache,
  title={Cache-collision timing attacks against AES},
  author={Bonneau, Joseph and Mironov, Ilya},
  booktitle={Cryptographic Hardware and Embedded Systems-CHES 2006},
  pages={201--215},
  year={2006},
  publisher={Springer}
}
@article{brumley2005remote,
  title={Remote timing attacks are practical},
  author={Brumley, David and Boneh, Dan},
  journal={Computer Networks},
  volume={48},
  number={5},
  pages={701--716},
  year={2005},
  publisher={Elsevier}
}
@inproceedings{kocher1996timing,
  title={Timing attacks on implementations of Diffie-Hellman, RSA, DSS, and other systems},
  author={Kocher, Paul C},
  booktitle={Advances in Cryptology—CRYPTO’96},
  pages={104--113},
  year={1996},
  organization={Springer}
}

@inproceedings{stefanov2013path,
  title={Path oram: An extremely simple oblivious ram protocol},
  author={Stefanov, Emil and Van Dijk, Marten and Shi, Elaine and Fletcher, Christopher and Ren, Ling and Yu, Xiangyao and Devadas, Srinivas},
  booktitle={Proceedings of the 2013 ACM SIGSAC conference on Computer \& communications security},
  pages={299--310},
  year={2013},
  organization={ACM}
}
@phdthesis{gentry2009fhe,
  title={A fully homomorphic encryption scheme},
  author={Gentry, Craig},
  year={2009},
  school={Stanford University}
}
@inproceedings{naehrig2011can,
  title={Can homomorphic encryption be practical?},
  author={Naehrig, Michael and Lauter, Kristin and Vaikuntanathan, Vinod},
  booktitle={Proceedings of the 3rd ACM workshop on Cloud computing security workshop},
  pages={113--124},
  year={2011},
  organization={ACM}
}

@inproceedings{petters1999making,
  title={Making worst case execution time analysis for hard real-time tasks on state of the art processors feasible},
  author={Petters, Stefan M and Farber, Georg},
  booktitle={Real-Time Computing Systems and Applications, 1999. RTCSA'99. Sixth International Conference on},
  pages={442--449},
  year={1999},
  organization={IEEE}
}


@inproceedings{mccune2008flicker,
  title={Flicker: An execution infrastructure for TCB minimization},
  author={McCune, Jonathan M and Parno, Bryan J and Perrig, Adrian and Reiter, Michael K and Isozaki, Hiroshi},
  booktitle={ACM SIGOPS Operating Systems Review},
  volume={42},
  number={4},
  pages={315--328},
  year={2008},
  organization={ACM}
}

@inproceedings{yee2009native,
  title={Native client: A sandbox for portable, untrusted x86 native code},
  author={Yee, Bennet and Sehr, David and Dardyk, Gregory and Chen, J Bradley and Muth, Robert and Ormandy, Tavis and Okasaka, Shiki and Narula, Neha and Fullagar, Nicholas},
  booktitle={Security and Privacy, 2009 30th IEEE Symposium on},
  pages={79--93},
  year={2009},
  organization={IEEE}
}
@inproceedings{sehr2010adapting,
  title={Adapting Software Fault Isolation to Contemporary CPU Architectures.},
  author={Sehr, David and Muth, Robert and Biffle, Cliff and Khimenko, Victor and Pasko, Egor and Schimpf, Karl and Yee, Bennet and Chen, Brad},
  booktitle={USENIX Security Symposium},
  pages={1--12},
  year={2010}
}
@inproceedings{morrisett2012rocksalt,
  title={RockSalt: Better, faster, stronger SFI for the x86},
  author={Morrisett, Greg and Tan, Gang and Tassarotti, Joseph and Tristan, Jean-Baptiste and Gan, Edward},
  booktitle={ACM SIGPLAN Notices},
  volume={47},
  number={6},
  pages={395--404},
  year={2012},
  organization={ACM}
}

@inproceedings{lattner2004llvm,
  title={LLVM: A compilation framework for lifelong program analysis \& transformation},
  author={Lattner, Chris and Adve, Vikram},
  booktitle={Code Generation and Optimization, 2004. CGO 2004. International Symposium on},
  pages={75--86},
  year={2004},
  organization={IEEE}
}
