0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/lucas/Documents/fpga/lab7/lab7_2_1/lab7_2_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/lucas/Documents/fpga/lab7/lab7_2_1/lab7_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1585100742,verilog,,C:/Users/lucas/Documents/fpga/lab7/lab7_2_1/lab7_2_1.srcs/sources_1/new/clk_divider.v,,clk_wiz_0,,,../../../../lab7_2_1.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/lucas/Documents/fpga/lab7/lab7_2_1/lab7_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1585100741,verilog,,C:/Users/lucas/Documents/fpga/lab7/lab7_2_1/lab7_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../lab7_2_1.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/lucas/Documents/fpga/lab7/lab7_2_1/lab7_2_1.srcs/sources_1/new/clk_divider.v,1585105004,verilog,,C:/Users/lucas/Documents/fpga/lab7/lab7_2_1/lab7_2_1.srcs/sources_1/new/pulse_gen.v,,clk_divider,,,../../../../lab7_2_1.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/lucas/Documents/fpga/lab7/lab7_2_1/lab7_2_1.srcs/sources_1/new/pulse_gen.v,1585101106,verilog,,C:/Users/lucas/Documents/fpga/lab7/lab7_2_1/lab7_2_1.srcs/sources_1/new/testbench7_2_1.v,,pulse_gen,,,../../../../lab7_2_1.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/lucas/Documents/fpga/lab7/lab7_2_1/lab7_2_1.srcs/sources_1/new/testbench7_2_1.v,1585104404,verilog,,,,testbench7_2_1,,,../../../../lab7_2_1.srcs/sources_1/ip/clk_wiz_0,,,,,
