Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Oct  3 22:10:36 2023
| Host         : DESKTOP-R5C9152 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file circuit_timing_summary_routed.rpt -pb circuit_timing_summary_routed.pb -rpx circuit_timing_summary_routed.rpx -warn_on_violation
| Design       : circuit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    18          
TIMING-18  Warning           Missing input or output delay  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26)
5. checking no_input_delay (7)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: clk2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26)
-------------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.391        0.000                      0                 6876        0.104        0.000                      0                 6876        4.500        0.000                       0                  2413  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.391        0.000                      0                 6876        0.104        0.000                      0                 6876        4.500        0.000                       0                  2413  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 N_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 3.854ns (41.344%)  route 5.468ns (58.656%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        1.609     5.211    clk_IBUF_BUFG
    SLICE_X39Y121        FDRE                                         r  N_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y121        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  N_reg[1]/Q
                         net (fo=83, routed)          1.290     6.957    NUMBER4[2]
    SLICE_X43Y125        LUT4 (Prop_lut4_I0_O)        0.124     7.081 r  w[31]_i_125/O
                         net (fo=1, routed)           0.000     7.081    w[31]_i_125_n_0
    SLICE_X43Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.613 r  w_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.613    w_reg[31]_i_71_n_0
    SLICE_X43Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.926 f  w_reg[31]_i_70/O[3]
                         net (fo=8, routed)           0.668     8.594    w5[13]
    SLICE_X44Y129        LUT1 (Prop_lut1_I0_O)        0.306     8.900 r  w[31]_i_116/O
                         net (fo=1, routed)           0.000     8.900    w[31]_i_116_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.432 r  w_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.432    w_reg[31]_i_68_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  w_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.546    w_reg[31]_i_48_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  w_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.660    w_reg[31]_i_66_n_0
    SLICE_X44Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.994 f  w_reg[31]_i_49/O[1]
                         net (fo=1, routed)           0.605    10.600    w4[26]
    SLICE_X46Y131        LUT4 (Prop_lut4_I3_O)        0.303    10.903 f  w[31]_i_90/O
                         net (fo=1, routed)           0.493    11.396    w[31]_i_90_n_0
    SLICE_X46Y131        LUT5 (Prop_lut5_I4_O)        0.124    11.520 f  w[31]_i_51/O
                         net (fo=1, routed)           0.718    12.238    w[31]_i_51_n_0
    SLICE_X42Y129        LUT6 (Prop_lut6_I5_O)        0.124    12.362 f  w[31]_i_24/O
                         net (fo=2, routed)           0.452    12.814    w[31]_i_24_n_0
    SLICE_X42Y129        LUT2 (Prop_lut2_I0_O)        0.150    12.964 f  w[31]_i_5/O
                         net (fo=4, routed)           0.613    13.577    dbc/w_reg[31]
    SLICE_X48Y128        LUT6 (Prop_lut6_I4_O)        0.328    13.905 r  dbc/w[31]_i_1/O
                         net (fo=1, routed)           0.628    14.533    dbc_n_54
    SLICE_X49Y127        FDRE                                         r  w_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        1.483    14.905    clk_IBUF_BUFG
    SLICE_X49Y127        FDRE                                         r  w_reg[31]/C
                         clock pessimism              0.259    15.164    
                         clock uncertainty           -0.035    15.129    
    SLICE_X49Y127        FDRE (Setup_fdre_C_CE)      -0.205    14.924    w_reg[31]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -14.533    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 N_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.105ns  (logic 3.854ns (42.326%)  route 5.251ns (57.674%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        1.609     5.211    clk_IBUF_BUFG
    SLICE_X39Y121        FDRE                                         r  N_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y121        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  N_reg[1]/Q
                         net (fo=83, routed)          1.290     6.957    NUMBER4[2]
    SLICE_X43Y125        LUT4 (Prop_lut4_I0_O)        0.124     7.081 r  w[31]_i_125/O
                         net (fo=1, routed)           0.000     7.081    w[31]_i_125_n_0
    SLICE_X43Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.613 r  w_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.613    w_reg[31]_i_71_n_0
    SLICE_X43Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.926 f  w_reg[31]_i_70/O[3]
                         net (fo=8, routed)           0.668     8.594    w5[13]
    SLICE_X44Y129        LUT1 (Prop_lut1_I0_O)        0.306     8.900 r  w[31]_i_116/O
                         net (fo=1, routed)           0.000     8.900    w[31]_i_116_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.432 r  w_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.432    w_reg[31]_i_68_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  w_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.546    w_reg[31]_i_48_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  w_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.660    w_reg[31]_i_66_n_0
    SLICE_X44Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.994 f  w_reg[31]_i_49/O[1]
                         net (fo=1, routed)           0.605    10.600    w4[26]
    SLICE_X46Y131        LUT4 (Prop_lut4_I3_O)        0.303    10.903 f  w[31]_i_90/O
                         net (fo=1, routed)           0.493    11.396    w[31]_i_90_n_0
    SLICE_X46Y131        LUT5 (Prop_lut5_I4_O)        0.124    11.520 f  w[31]_i_51/O
                         net (fo=1, routed)           0.718    12.238    w[31]_i_51_n_0
    SLICE_X42Y129        LUT6 (Prop_lut6_I5_O)        0.124    12.362 f  w[31]_i_24/O
                         net (fo=2, routed)           0.452    12.814    w[31]_i_24_n_0
    SLICE_X42Y129        LUT2 (Prop_lut2_I0_O)        0.150    12.964 f  w[31]_i_5/O
                         net (fo=4, routed)           0.646    13.610    dbc/w_reg[31]
    SLICE_X50Y128        LUT6 (Prop_lut6_I4_O)        0.328    13.938 r  dbc/w[19]_i_1/O
                         net (fo=1, routed)           0.379    14.317    dbc_n_57
    SLICE_X50Y128        FDRE                                         r  w_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        1.483    14.905    clk_IBUF_BUFG
    SLICE_X50Y128        FDRE                                         r  w_reg[19]/C
                         clock pessimism              0.259    15.164    
                         clock uncertainty           -0.035    15.129    
    SLICE_X50Y128        FDRE (Setup_fdre_C_CE)      -0.169    14.960    w_reg[19]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                         -14.317    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 N_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.046ns  (logic 3.854ns (42.604%)  route 5.192ns (57.396%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        1.609     5.211    clk_IBUF_BUFG
    SLICE_X39Y121        FDRE                                         r  N_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y121        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  N_reg[1]/Q
                         net (fo=83, routed)          1.290     6.957    NUMBER4[2]
    SLICE_X43Y125        LUT4 (Prop_lut4_I0_O)        0.124     7.081 r  w[31]_i_125/O
                         net (fo=1, routed)           0.000     7.081    w[31]_i_125_n_0
    SLICE_X43Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.613 r  w_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.613    w_reg[31]_i_71_n_0
    SLICE_X43Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.926 f  w_reg[31]_i_70/O[3]
                         net (fo=8, routed)           0.668     8.594    w5[13]
    SLICE_X44Y129        LUT1 (Prop_lut1_I0_O)        0.306     8.900 r  w[31]_i_116/O
                         net (fo=1, routed)           0.000     8.900    w[31]_i_116_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.432 r  w_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.432    w_reg[31]_i_68_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  w_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.546    w_reg[31]_i_48_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  w_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.660    w_reg[31]_i_66_n_0
    SLICE_X44Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.994 f  w_reg[31]_i_49/O[1]
                         net (fo=1, routed)           0.605    10.600    w4[26]
    SLICE_X46Y131        LUT4 (Prop_lut4_I3_O)        0.303    10.903 f  w[31]_i_90/O
                         net (fo=1, routed)           0.493    11.396    w[31]_i_90_n_0
    SLICE_X46Y131        LUT5 (Prop_lut5_I4_O)        0.124    11.520 f  w[31]_i_51/O
                         net (fo=1, routed)           0.718    12.238    w[31]_i_51_n_0
    SLICE_X42Y129        LUT6 (Prop_lut6_I5_O)        0.124    12.362 f  w[31]_i_24/O
                         net (fo=2, routed)           0.452    12.814    w[31]_i_24_n_0
    SLICE_X42Y129        LUT2 (Prop_lut2_I0_O)        0.150    12.964 f  w[31]_i_5/O
                         net (fo=4, routed)           0.461    13.425    dbc/w_reg[31]
    SLICE_X49Y129        LUT6 (Prop_lut6_I3_O)        0.328    13.753 r  dbc/w[27]_i_1/O
                         net (fo=1, routed)           0.505    14.257    dbc_n_55
    SLICE_X49Y128        FDRE                                         r  w_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        1.485    14.907    clk_IBUF_BUFG
    SLICE_X49Y128        FDRE                                         r  w_reg[27]/C
                         clock pessimism              0.259    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X49Y128        FDRE (Setup_fdre_C_CE)      -0.205    14.926    w_reg[27]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -14.257    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 automate/loc_inc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automate/K_reg[3][11][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.268ns  (logic 1.773ns (19.131%)  route 7.495ns (80.869%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        1.604     5.206    automate/clk_IBUF_BUFG
    SLICE_X48Y128        FDRE                                         r  automate/loc_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y128        FDRE (Prop_fdre_C_Q)         0.456     5.662 r  automate/loc_inc_reg[1]/Q
                         net (fo=64, routed)          0.943     6.605    automate/loc_inc_reg_n_0_[1]
    SLICE_X48Y128        LUT3 (Prop_lut3_I1_O)        0.153     6.758 f  automate/s1_a[1]_i_20/O
                         net (fo=1, routed)           0.870     7.628    automate/s1_a[1]_i_20_n_0
    SLICE_X48Y127        LUT3 (Prop_lut3_I0_O)        0.327     7.955 f  automate/s1_a_reg[1]_i_8/O
                         net (fo=1, routed)           0.643     8.599    automate/s1_a_reg[1]_i_8_n_0
    SLICE_X48Y125        LUT6 (Prop_lut6_I0_O)        0.124     8.723 f  automate/s1_a[1]_i_3/O
                         net (fo=10, routed)          1.383    10.106    automate/s1_a[1]_i_3_n_0
    SLICE_X48Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.230 r  automate/K[0][0][6]_i_21/O
                         net (fo=23, routed)          1.259    11.489    automate/K[0][0][6]_i_21_n_0
    SLICE_X46Y87         LUT4 (Prop_lut4_I0_O)        0.117    11.606 r  automate/K[0][3][4]_i_3/O
                         net (fo=90, routed)          1.899    13.506    automate/K[0][3][4]_i_3_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.348    13.854 r  automate/K[3][11][4]_i_2/O
                         net (fo=1, routed)           0.496    14.350    automate/K[3][11][4]_i_2_n_0
    SLICE_X50Y56         LUT5 (Prop_lut5_I2_O)        0.124    14.474 r  automate/K[3][11][4]_i_1/O
                         net (fo=1, routed)           0.000    14.474    automate/K[3][11][4]_i_1_n_0
    SLICE_X50Y56         FDRE                                         r  automate/K_reg[3][11][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        1.511    14.934    automate/clk_IBUF_BUFG
    SLICE_X50Y56         FDRE                                         r  automate/K_reg[3][11][4]/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.035    15.078    
    SLICE_X50Y56         FDRE (Setup_fdre_C_D)        0.077    15.155    automate/K_reg[3][11][4]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -14.474    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 automate/loc_inc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automate/K_reg[2][11][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.213ns  (logic 1.773ns (19.244%)  route 7.440ns (80.756%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        1.604     5.206    automate/clk_IBUF_BUFG
    SLICE_X48Y128        FDRE                                         r  automate/loc_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y128        FDRE (Prop_fdre_C_Q)         0.456     5.662 r  automate/loc_inc_reg[1]/Q
                         net (fo=64, routed)          0.943     6.605    automate/loc_inc_reg_n_0_[1]
    SLICE_X48Y128        LUT3 (Prop_lut3_I1_O)        0.153     6.758 f  automate/s1_a[1]_i_20/O
                         net (fo=1, routed)           0.870     7.628    automate/s1_a[1]_i_20_n_0
    SLICE_X48Y127        LUT3 (Prop_lut3_I0_O)        0.327     7.955 f  automate/s1_a_reg[1]_i_8/O
                         net (fo=1, routed)           0.643     8.599    automate/s1_a_reg[1]_i_8_n_0
    SLICE_X48Y125        LUT6 (Prop_lut6_I0_O)        0.124     8.723 f  automate/s1_a[1]_i_3/O
                         net (fo=10, routed)          1.383    10.106    automate/s1_a[1]_i_3_n_0
    SLICE_X48Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.230 r  automate/K[0][0][6]_i_21/O
                         net (fo=23, routed)          1.259    11.489    automate/K[0][0][6]_i_21_n_0
    SLICE_X46Y87         LUT4 (Prop_lut4_I0_O)        0.117    11.606 r  automate/K[0][3][4]_i_3/O
                         net (fo=90, routed)          1.908    13.515    automate/K[0][3][4]_i_3_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I2_O)        0.348    13.863 r  automate/K[2][11][4]_i_2/O
                         net (fo=1, routed)           0.433    14.296    automate/K[2][11][4]_i_2_n_0
    SLICE_X51Y55         LUT5 (Prop_lut5_I2_O)        0.124    14.420 r  automate/K[2][11][4]_i_1/O
                         net (fo=1, routed)           0.000    14.420    automate/K[2][11][4]_i_1_n_0
    SLICE_X51Y55         FDRE                                         r  automate/K_reg[2][11][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        1.511    14.934    automate/clk_IBUF_BUFG
    SLICE_X51Y55         FDRE                                         r  automate/K_reg[2][11][4]/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.035    15.078    
    SLICE_X51Y55         FDRE (Setup_fdre_C_D)        0.029    15.107    automate/K_reg[2][11][4]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -14.420    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 automate/loc_inc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automate/K_reg[3][9][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.231ns  (logic 1.784ns (19.326%)  route 7.447ns (80.674%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        1.604     5.206    automate/clk_IBUF_BUFG
    SLICE_X48Y128        FDRE                                         r  automate/loc_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y128        FDRE (Prop_fdre_C_Q)         0.456     5.662 r  automate/loc_inc_reg[1]/Q
                         net (fo=64, routed)          0.943     6.605    automate/loc_inc_reg_n_0_[1]
    SLICE_X48Y128        LUT3 (Prop_lut3_I1_O)        0.153     6.758 f  automate/s1_a[1]_i_20/O
                         net (fo=1, routed)           0.870     7.628    automate/s1_a[1]_i_20_n_0
    SLICE_X48Y127        LUT3 (Prop_lut3_I0_O)        0.327     7.955 f  automate/s1_a_reg[1]_i_8/O
                         net (fo=1, routed)           0.643     8.599    automate/s1_a_reg[1]_i_8_n_0
    SLICE_X48Y125        LUT6 (Prop_lut6_I0_O)        0.124     8.723 f  automate/s1_a[1]_i_3/O
                         net (fo=10, routed)          1.383    10.106    automate/s1_a[1]_i_3_n_0
    SLICE_X48Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.230 r  automate/K[0][0][6]_i_21/O
                         net (fo=23, routed)          0.845    11.075    automate/K[0][0][6]_i_21_n_0
    SLICE_X48Y101        LUT4 (Prop_lut4_I0_O)        0.150    11.225 r  automate/K[0][7][3]_i_3/O
                         net (fo=90, routed)          2.266    13.491    automate/K[0][7][3]_i_3_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.326    13.817 r  automate/K[3][9][3]_i_2/O
                         net (fo=1, routed)           0.496    14.314    automate/K[3][9][3]_i_2_n_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124    14.438 r  automate/K[3][9][3]_i_1/O
                         net (fo=1, routed)           0.000    14.438    automate/K[3][9][3]_i_1_n_0
    SLICE_X62Y61         FDRE                                         r  automate/K_reg[3][9][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        1.508    14.931    automate/clk_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  automate/K_reg[3][9][3]/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.075    
    SLICE_X62Y61         FDRE (Setup_fdre_C_D)        0.077    15.152    automate/K_reg[3][9][3]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -14.438    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 automate/loc_inc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automate/K_reg[12][11][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.226ns  (logic 1.773ns (19.217%)  route 7.453ns (80.783%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        1.604     5.206    automate/clk_IBUF_BUFG
    SLICE_X48Y128        FDRE                                         r  automate/loc_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y128        FDRE (Prop_fdre_C_Q)         0.456     5.662 r  automate/loc_inc_reg[1]/Q
                         net (fo=64, routed)          0.943     6.605    automate/loc_inc_reg_n_0_[1]
    SLICE_X48Y128        LUT3 (Prop_lut3_I1_O)        0.153     6.758 f  automate/s1_a[1]_i_20/O
                         net (fo=1, routed)           0.870     7.628    automate/s1_a[1]_i_20_n_0
    SLICE_X48Y127        LUT3 (Prop_lut3_I0_O)        0.327     7.955 f  automate/s1_a_reg[1]_i_8/O
                         net (fo=1, routed)           0.643     8.599    automate/s1_a_reg[1]_i_8_n_0
    SLICE_X48Y125        LUT6 (Prop_lut6_I0_O)        0.124     8.723 f  automate/s1_a[1]_i_3/O
                         net (fo=10, routed)          1.383    10.106    automate/s1_a[1]_i_3_n_0
    SLICE_X48Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.230 r  automate/K[0][0][6]_i_21/O
                         net (fo=23, routed)          1.259    11.489    automate/K[0][0][6]_i_21_n_0
    SLICE_X46Y87         LUT4 (Prop_lut4_I0_O)        0.117    11.606 r  automate/K[0][3][4]_i_3/O
                         net (fo=90, routed)          1.902    13.509    automate/K[0][3][4]_i_3_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I2_O)        0.348    13.857 r  automate/K[12][11][4]_i_2/O
                         net (fo=1, routed)           0.452    14.309    automate/K[12][11][4]_i_2_n_0
    SLICE_X46Y55         LUT5 (Prop_lut5_I2_O)        0.124    14.433 r  automate/K[12][11][4]_i_1/O
                         net (fo=1, routed)           0.000    14.433    automate/K[12][11][4]_i_1_n_0
    SLICE_X46Y55         FDRE                                         r  automate/K_reg[12][11][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        1.513    14.936    automate/clk_IBUF_BUFG
    SLICE_X46Y55         FDRE                                         r  automate/K_reg[12][11][4]/C
                         clock pessimism              0.180    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X46Y55         FDRE (Setup_fdre_C_D)        0.077    15.157    automate/K_reg[12][11][4]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -14.433    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 N_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.005ns  (logic 3.624ns (40.243%)  route 5.381ns (59.757%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        1.609     5.211    clk_IBUF_BUFG
    SLICE_X39Y121        FDRE                                         r  N_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y121        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  N_reg[1]/Q
                         net (fo=83, routed)          1.290     6.957    NUMBER4[2]
    SLICE_X43Y125        LUT4 (Prop_lut4_I0_O)        0.124     7.081 r  w[31]_i_125/O
                         net (fo=1, routed)           0.000     7.081    w[31]_i_125_n_0
    SLICE_X43Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.613 r  w_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.613    w_reg[31]_i_71_n_0
    SLICE_X43Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.926 f  w_reg[31]_i_70/O[3]
                         net (fo=8, routed)           0.668     8.594    w5[13]
    SLICE_X44Y129        LUT1 (Prop_lut1_I0_O)        0.306     8.900 r  w[31]_i_116/O
                         net (fo=1, routed)           0.000     8.900    w[31]_i_116_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.432 r  w_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.432    w_reg[31]_i_68_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  w_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.546    w_reg[31]_i_48_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  w_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.660    w_reg[31]_i_66_n_0
    SLICE_X44Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.994 f  w_reg[31]_i_49/O[1]
                         net (fo=1, routed)           0.605    10.600    w4[26]
    SLICE_X46Y131        LUT4 (Prop_lut4_I3_O)        0.303    10.903 f  w[31]_i_90/O
                         net (fo=1, routed)           0.493    11.396    w[31]_i_90_n_0
    SLICE_X46Y131        LUT5 (Prop_lut5_I4_O)        0.124    11.520 f  w[31]_i_51/O
                         net (fo=1, routed)           0.718    12.238    w[31]_i_51_n_0
    SLICE_X42Y129        LUT6 (Prop_lut6_I5_O)        0.124    12.362 f  w[31]_i_24/O
                         net (fo=2, routed)           0.452    12.814    w[31]_i_24_n_0
    SLICE_X42Y129        LUT2 (Prop_lut2_I1_O)        0.124    12.938 f  w[15]_i_2/O
                         net (fo=4, routed)           0.651    13.589    dbc/w_reg[15]
    SLICE_X49Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.713 r  dbc/w[15]_i_1/O
                         net (fo=1, routed)           0.504    14.217    dbc_n_58
    SLICE_X50Y127        FDRE                                         r  w_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        1.481    14.903    clk_IBUF_BUFG
    SLICE_X50Y127        FDRE                                         r  w_reg[15]/C
                         clock pessimism              0.259    15.162    
                         clock uncertainty           -0.035    15.127    
    SLICE_X50Y127        FDRE (Setup_fdre_C_CE)      -0.169    14.958    w_reg[15]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -14.217    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 automate/loc_inc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automate/K_reg[4][11][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.146ns  (logic 1.773ns (19.386%)  route 7.373ns (80.614%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        1.604     5.206    automate/clk_IBUF_BUFG
    SLICE_X48Y128        FDRE                                         r  automate/loc_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y128        FDRE (Prop_fdre_C_Q)         0.456     5.662 r  automate/loc_inc_reg[1]/Q
                         net (fo=64, routed)          0.943     6.605    automate/loc_inc_reg_n_0_[1]
    SLICE_X48Y128        LUT3 (Prop_lut3_I1_O)        0.153     6.758 f  automate/s1_a[1]_i_20/O
                         net (fo=1, routed)           0.870     7.628    automate/s1_a[1]_i_20_n_0
    SLICE_X48Y127        LUT3 (Prop_lut3_I0_O)        0.327     7.955 f  automate/s1_a_reg[1]_i_8/O
                         net (fo=1, routed)           0.643     8.599    automate/s1_a_reg[1]_i_8_n_0
    SLICE_X48Y125        LUT6 (Prop_lut6_I0_O)        0.124     8.723 f  automate/s1_a[1]_i_3/O
                         net (fo=10, routed)          1.383    10.106    automate/s1_a[1]_i_3_n_0
    SLICE_X48Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.230 r  automate/K[0][0][6]_i_21/O
                         net (fo=23, routed)          1.259    11.489    automate/K[0][0][6]_i_21_n_0
    SLICE_X46Y87         LUT4 (Prop_lut4_I0_O)        0.117    11.606 r  automate/K[0][3][4]_i_3/O
                         net (fo=90, routed)          1.830    13.436    automate/K[0][3][4]_i_3_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.348    13.784 r  automate/K[4][11][4]_i_2/O
                         net (fo=1, routed)           0.444    14.228    automate/K[4][11][4]_i_2_n_0
    SLICE_X52Y55         LUT5 (Prop_lut5_I2_O)        0.124    14.352 r  automate/K[4][11][4]_i_1/O
                         net (fo=1, routed)           0.000    14.352    automate/K[4][11][4]_i_1_n_0
    SLICE_X52Y55         FDRE                                         r  automate/K_reg[4][11][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        1.504    14.927    automate/clk_IBUF_BUFG
    SLICE_X52Y55         FDRE                                         r  automate/K_reg[4][11][4]/C
                         clock pessimism              0.180    15.107    
                         clock uncertainty           -0.035    15.071    
    SLICE_X52Y55         FDRE (Setup_fdre_C_D)        0.029    15.100    automate/K_reg[4][11][4]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -14.352    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 automate/loc_inc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automate/K_reg[9][9][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.142ns  (logic 1.773ns (19.393%)  route 7.369ns (80.607%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        1.604     5.206    automate/clk_IBUF_BUFG
    SLICE_X48Y128        FDRE                                         r  automate/loc_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y128        FDRE (Prop_fdre_C_Q)         0.456     5.662 r  automate/loc_inc_reg[1]/Q
                         net (fo=64, routed)          0.943     6.605    automate/loc_inc_reg_n_0_[1]
    SLICE_X48Y128        LUT3 (Prop_lut3_I1_O)        0.153     6.758 f  automate/s1_a[1]_i_20/O
                         net (fo=1, routed)           0.870     7.628    automate/s1_a[1]_i_20_n_0
    SLICE_X48Y127        LUT3 (Prop_lut3_I0_O)        0.327     7.955 f  automate/s1_a_reg[1]_i_8/O
                         net (fo=1, routed)           0.643     8.599    automate/s1_a_reg[1]_i_8_n_0
    SLICE_X48Y125        LUT6 (Prop_lut6_I0_O)        0.124     8.723 f  automate/s1_a[1]_i_3/O
                         net (fo=10, routed)          1.383    10.106    automate/s1_a[1]_i_3_n_0
    SLICE_X48Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.230 r  automate/K[0][0][6]_i_21/O
                         net (fo=23, routed)          1.259    11.489    automate/K[0][0][6]_i_21_n_0
    SLICE_X46Y87         LUT4 (Prop_lut4_I0_O)        0.117    11.606 r  automate/K[0][3][4]_i_3/O
                         net (fo=90, routed)          1.867    13.474    automate/K[0][3][4]_i_3_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I2_O)        0.348    13.822 r  automate/K[9][9][4]_i_2/O
                         net (fo=1, routed)           0.403    14.225    automate/K[9][9][4]_i_2_n_0
    SLICE_X61Y60         LUT5 (Prop_lut5_I2_O)        0.124    14.349 r  automate/K[9][9][4]_i_1/O
                         net (fo=1, routed)           0.000    14.349    automate/K[9][9][4]_i_1_n_0
    SLICE_X61Y60         FDRE                                         r  automate/K_reg[9][9][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        1.507    14.930    automate/clk_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  automate/K_reg[9][9][4]/C
                         clock pessimism              0.180    15.110    
                         clock uncertainty           -0.035    15.074    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)        0.029    15.103    automate/K_reg[9][9][4]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -14.349    
  -------------------------------------------------------------------
                         slack                                  0.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 NUMBER_2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        0.555     1.474    clk_IBUF_BUFG
    SLICE_X35Y120        FDRE                                         r  NUMBER_2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y120        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  NUMBER_2_reg[20]/Q
                         net (fo=1, routed)           0.052     1.668    NUMBER_2[20]
    SLICE_X34Y120        FDRE                                         r  NUMBER_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        0.824     1.989    clk_IBUF_BUFG
    SLICE_X34Y120        FDRE                                         r  NUMBER_reg[20]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X34Y120        FDRE (Hold_fdre_C_D)         0.076     1.563    NUMBER_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 automate/s1_state_reg_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automate/K_reg[8][3][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.238%)  route 0.327ns (63.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        0.562     1.481    automate/clk_IBUF_BUFG
    SLICE_X49Y85         FDRE                                         r  automate/s1_state_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.141     1.622 f  automate/s1_state_reg_rep__2/Q
                         net (fo=125, routed)         0.327     1.950    automate/s1_state_reg_rep__2_n_0
    SLICE_X54Y89         LUT5 (Prop_lut5_I1_O)        0.045     1.995 r  automate/K[8][3][4]_i_1/O
                         net (fo=1, routed)           0.000     1.995    automate/K[8][3][4]_i_1_n_0
    SLICE_X54Y89         FDRE                                         r  automate/K_reg[8][3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        0.832     1.997    automate/clk_IBUF_BUFG
    SLICE_X54Y89         FDRE                                         r  automate/K_reg[8][3][4]/C
                         clock pessimism             -0.250     1.746    
    SLICE_X54Y89         FDRE (Hold_fdre_C_D)         0.120     1.866    automate/K_reg[8][3][4]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbc/sync/b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbc/cntr/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        0.553     1.472    dbc/sync/clk_IBUF_BUFG
    SLICE_X31Y126        FDRE                                         r  dbc/sync/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  dbc/sync/b_reg/Q
                         net (fo=5, routed)           0.076     1.690    dbc/cntr/sync_out
    SLICE_X30Y126        LUT3 (Prop_lut3_I1_O)        0.045     1.735 r  dbc/cntr/q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.735    dbc/cntr/q[0]_i_1__0_n_0
    SLICE_X30Y126        FDRE                                         r  dbc/cntr/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        0.821     1.986    dbc/cntr/clk_IBUF_BUFG
    SLICE_X30Y126        FDRE                                         r  dbc/cntr/q_reg[0]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X30Y126        FDRE (Hold_fdre_C_D)         0.121     1.606    dbc/cntr/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 NUMBER_2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.351%)  route 0.118ns (45.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        0.553     1.472    clk_IBUF_BUFG
    SLICE_X39Y120        FDRE                                         r  NUMBER_2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  NUMBER_2_reg[16]/Q
                         net (fo=1, routed)           0.118     1.732    NUMBER_2[16]
    SLICE_X34Y120        FDRE                                         r  NUMBER_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        0.824     1.989    clk_IBUF_BUFG
    SLICE_X34Y120        FDRE                                         r  NUMBER_reg[16]/C
                         clock pessimism             -0.479     1.509    
    SLICE_X34Y120        FDRE (Hold_fdre_C_D)         0.076     1.585    NUMBER_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mask_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mask_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.206%)  route 0.101ns (41.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        0.556     1.475    clk_IBUF_BUFG
    SLICE_X33Y120        FDRE                                         r  mask_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y120        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  mask_2_reg[3]/Q
                         net (fo=1, routed)           0.101     1.718    mask_2[3]
    SLICE_X31Y121        FDSE                                         r  mask_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        0.824     1.989    clk_IBUF_BUFG
    SLICE_X31Y121        FDSE                                         r  mask_reg[3]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X31Y121        FDSE (Hold_fdse_C_D)         0.070     1.558    mask_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 automate/s1_state_reg_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automate/K_reg[16][8][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.267%)  route 0.327ns (63.733%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        0.557     1.476    automate/clk_IBUF_BUFG
    SLICE_X51Y80         FDRE                                         r  automate/s1_state_reg_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  automate/s1_state_reg_rep__9/Q
                         net (fo=125, routed)         0.327     1.944    automate/s1_state_reg_rep__9_n_0
    SLICE_X53Y79         LUT5 (Prop_lut5_I1_O)        0.045     1.989 r  automate/K[16][8][5]_i_1/O
                         net (fo=1, routed)           0.000     1.989    automate/K[16][8][5]_i_1_n_0
    SLICE_X53Y79         FDRE                                         r  automate/K_reg[16][8][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        0.823     1.988    automate/clk_IBUF_BUFG
    SLICE_X53Y79         FDRE                                         r  automate/K_reg[16][8][5]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X53Y79         FDRE (Hold_fdre_C_D)         0.092     1.829    automate/K_reg[16][8][5]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 automate/s1_state_reg_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automate/K_reg[10][4][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.795%)  route 0.110ns (37.205%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        0.562     1.481    automate/clk_IBUF_BUFG
    SLICE_X63Y105        FDRE                                         r  automate/s1_state_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDRE (Prop_fdre_C_Q)         0.141     1.622 f  automate/s1_state_reg_rep__3/Q
                         net (fo=125, routed)         0.110     1.733    automate/s1_state_reg_rep__3_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I1_O)        0.045     1.778 r  automate/K[10][4][1]_i_1/O
                         net (fo=1, routed)           0.000     1.778    automate/K[10][4][1]_i_1_n_0
    SLICE_X62Y105        FDRE                                         r  automate/K_reg[10][4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        0.832     1.998    automate/clk_IBUF_BUFG
    SLICE_X62Y105        FDRE                                         r  automate/K_reg[10][4][1]/C
                         clock pessimism             -0.503     1.494    
    SLICE_X62Y105        FDRE (Hold_fdre_C_D)         0.120     1.614    automate/K_reg[10][4][1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 NUMBER_2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.971%)  route 0.120ns (46.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        0.553     1.472    clk_IBUF_BUFG
    SLICE_X39Y120        FDRE                                         r  NUMBER_2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  NUMBER_2_reg[12]/Q
                         net (fo=1, routed)           0.120     1.734    NUMBER_2[12]
    SLICE_X34Y120        FDRE                                         r  NUMBER_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        0.824     1.989    clk_IBUF_BUFG
    SLICE_X34Y120        FDRE                                         r  NUMBER_reg[12]/C
                         clock pessimism             -0.479     1.509    
    SLICE_X34Y120        FDRE (Hold_fdre_C_D)         0.052     1.561    NUMBER_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 automate/s1_state_reg_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automate/K_reg[16][8][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.190%)  route 0.343ns (64.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        0.557     1.476    automate/clk_IBUF_BUFG
    SLICE_X51Y80         FDRE                                         r  automate/s1_state_reg_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  automate/s1_state_reg_rep__9/Q
                         net (fo=125, routed)         0.343     1.960    automate/s1_state_reg_rep__9_n_0
    SLICE_X53Y80         LUT5 (Prop_lut5_I1_O)        0.045     2.005 r  automate/K[16][8][6]_i_3/O
                         net (fo=1, routed)           0.000     2.005    automate/K[16][8][6]_i_3_n_0
    SLICE_X53Y80         FDRE                                         r  automate/K_reg[16][8][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        0.824     1.989    automate/clk_IBUF_BUFG
    SLICE_X53Y80         FDRE                                         r  automate/K_reg[16][8][6]/C
                         clock pessimism             -0.250     1.738    
    SLICE_X53Y80         FDRE (Hold_fdre_C_D)         0.091     1.829    automate/K_reg[16][8][6]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 automate/s1_state_reg_rep__12/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automate/K_reg[16][11][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.017%)  route 0.377ns (66.983%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        0.556     1.475    automate/clk_IBUF_BUFG
    SLICE_X51Y79         FDRE                                         r  automate/s1_state_reg_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  automate/s1_state_reg_rep__12/Q
                         net (fo=125, routed)         0.377     1.994    automate/s1_state_reg_rep__12_n_0
    SLICE_X54Y78         LUT5 (Prop_lut5_I1_O)        0.045     2.039 r  automate/K[16][11][6]_i_3/O
                         net (fo=1, routed)           0.000     2.039    automate/K[16][11][6]_i_3_n_0
    SLICE_X54Y78         FDRE                                         r  automate/K_reg[16][11][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2412, routed)        0.822     1.987    automate/clk_IBUF_BUFG
    SLICE_X54Y78         FDRE                                         r  automate/K_reg[16][11][6]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X54Y78         FDRE (Hold_fdre_C_D)         0.121     1.857    automate/K_reg[16][11][6]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y120   NUMBER_2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y120   NUMBER_2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y120   NUMBER_2_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y120   NUMBER_2_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y120   NUMBER_2_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y120   NUMBER_2_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y120   NUMBER_2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y120   NUMBER_2_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y121   NUMBER_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y120   NUMBER_2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y120   NUMBER_2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y120   NUMBER_2_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y120   NUMBER_2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y120   NUMBER_2_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y120   NUMBER_2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y120   NUMBER_2_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y120   NUMBER_2_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y120   NUMBER_2_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y120   NUMBER_2_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y120   NUMBER_2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y120   NUMBER_2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y120   NUMBER_2_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y120   NUMBER_2_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y120   NUMBER_2_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y120   NUMBER_2_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y120   NUMBER_2_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y120   NUMBER_2_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y120   NUMBER_2_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y120   NUMBER_2_reg[24]/C



