# verilog-project-1
Verilog implementation of a simple combinational circuit using AND, OR, and NOT gates, along with a testbench to verify functionality.
