/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Nov 30 09:48:59 2015
 *                 Full Compile MD5 Checksum  1e9e6fafcad3e4be7081dbf62ac498b1
 *                     (minus title and desc)
 *                 MD5 Checksum               e2d1ec86648badd2d3ecac8333ba3ddb
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     535
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_IPI0_INTR2_H__
#define BCHP_IPI0_INTR2_H__

/***************************************************************************
 *IPI0_INTR2 - Inter-Processor Level 2 Interrupt Controller 0 Registers
 ***************************************************************************/
#define BCHP_IPI0_INTR2_CPU_STATUS               0x20204000 /* [RO] CPU interrupt Status Register */
#define BCHP_IPI0_INTR2_CPU_SET                  0x20204004 /* [WO] CPU interrupt Set Register */
#define BCHP_IPI0_INTR2_CPU_CLEAR                0x20204008 /* [WO] CPU interrupt Clear Register */
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS          0x2020400c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_IPI0_INTR2_CPU_MASK_SET             0x20204010 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR           0x20204014 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_IPI0_INTR2_PCI_STATUS               0x20204018 /* [RO] PCI interrupt Status Register */
#define BCHP_IPI0_INTR2_PCI_SET                  0x2020401c /* [WO] PCI interrupt Set Register */
#define BCHP_IPI0_INTR2_PCI_CLEAR                0x20204020 /* [WO] PCI interrupt Clear Register */
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS          0x20204024 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_IPI0_INTR2_PCI_MASK_SET             0x20204028 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR           0x2020402c /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* IPI0_INTR2 :: CPU_STATUS :: SPARE_BIT_17 [31:31] */
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_17_MASK               0x80000000
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_17_SHIFT              31
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_17_DEFAULT            0x00000000

/* IPI0_INTR2 :: CPU_STATUS :: SPARE_BIT_16 [30:30] */
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_16_MASK               0x40000000
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_16_SHIFT              30
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_16_DEFAULT            0x00000000

/* IPI0_INTR2 :: CPU_STATUS :: SPARE_BIT_15 [29:29] */
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_15_MASK               0x20000000
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_15_SHIFT              29
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_15_DEFAULT            0x00000000

/* IPI0_INTR2 :: CPU_STATUS :: SPARE_BIT_14 [28:28] */
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_14_MASK               0x10000000
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_14_SHIFT              28
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_14_DEFAULT            0x00000000

/* IPI0_INTR2 :: CPU_STATUS :: SPARE_BIT_13 [27:27] */
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_13_MASK               0x08000000
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_13_SHIFT              27
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_13_DEFAULT            0x00000000

/* IPI0_INTR2 :: CPU_STATUS :: SPARE_BIT_12 [26:26] */
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_12_MASK               0x04000000
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_12_SHIFT              26
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_12_DEFAULT            0x00000000

/* IPI0_INTR2 :: CPU_STATUS :: SPARE_BIT_11 [25:25] */
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_11_MASK               0x02000000
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_11_SHIFT              25
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_11_DEFAULT            0x00000000

/* IPI0_INTR2 :: CPU_STATUS :: SPARE_BIT_10 [24:24] */
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_10_MASK               0x01000000
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_10_SHIFT              24
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_10_DEFAULT            0x00000000

/* IPI0_INTR2 :: CPU_STATUS :: SPARE_BIT_9 [23:23] */
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_9_MASK                0x00800000
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_9_SHIFT               23
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_9_DEFAULT             0x00000000

/* IPI0_INTR2 :: CPU_STATUS :: SPARE_BIT_8 [22:22] */
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_8_MASK                0x00400000
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_8_SHIFT               22
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_8_DEFAULT             0x00000000

/* IPI0_INTR2 :: CPU_STATUS :: SPARE_BIT_7 [21:21] */
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_7_MASK                0x00200000
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_7_SHIFT               21
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_7_DEFAULT             0x00000000

/* IPI0_INTR2 :: CPU_STATUS :: SPARE_BIT_6 [20:20] */
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_6_MASK                0x00100000
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_6_SHIFT               20
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_6_DEFAULT             0x00000000

/* IPI0_INTR2 :: CPU_STATUS :: SPARE_BIT_5 [19:19] */
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_5_MASK                0x00080000
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_5_SHIFT               19
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_5_DEFAULT             0x00000000

/* IPI0_INTR2 :: CPU_STATUS :: SPARE_BIT_4 [18:18] */
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_4_MASK                0x00040000
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_4_SHIFT               18
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_4_DEFAULT             0x00000000

/* IPI0_INTR2 :: CPU_STATUS :: SPARE_BIT_3 [17:17] */
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_3_MASK                0x00020000
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_3_SHIFT               17
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_3_DEFAULT             0x00000000

/* IPI0_INTR2 :: CPU_STATUS :: SPARE_BIT_2 [16:16] */
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_2_MASK                0x00010000
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_2_SHIFT               16
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_2_DEFAULT             0x00000000

/* IPI0_INTR2 :: CPU_STATUS :: SPARE_BIT_1 [15:15] */
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_1_MASK                0x00008000
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_1_SHIFT               15
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_1_DEFAULT             0x00000000

/* IPI0_INTR2 :: CPU_STATUS :: SPARE_BIT_0 [14:14] */
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_0_MASK                0x00004000
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_0_SHIFT               14
#define BCHP_IPI0_INTR2_CPU_STATUS_SPARE_BIT_0_DEFAULT             0x00000000

/* IPI0_INTR2 :: CPU_STATUS :: reserved0 [13:11] */
#define BCHP_IPI0_INTR2_CPU_STATUS_reserved0_MASK                  0x00003800
#define BCHP_IPI0_INTR2_CPU_STATUS_reserved0_SHIFT                 11

/* IPI0_INTR2 :: CPU_STATUS :: RDC [10:10] */
#define BCHP_IPI0_INTR2_CPU_STATUS_RDC_MASK                        0x00000400
#define BCHP_IPI0_INTR2_CPU_STATUS_RDC_SHIFT                       10
#define BCHP_IPI0_INTR2_CPU_STATUS_RDC_DEFAULT                     0x00000000

/* IPI0_INTR2 :: CPU_STATUS :: reserved1 [09:08] */
#define BCHP_IPI0_INTR2_CPU_STATUS_reserved1_MASK                  0x00000300
#define BCHP_IPI0_INTR2_CPU_STATUS_reserved1_SHIFT                 8

/* IPI0_INTR2 :: CPU_STATUS :: SHVD0 [07:07] */
#define BCHP_IPI0_INTR2_CPU_STATUS_SHVD0_MASK                      0x00000080
#define BCHP_IPI0_INTR2_CPU_STATUS_SHVD0_SHIFT                     7
#define BCHP_IPI0_INTR2_CPU_STATUS_SHVD0_DEFAULT                   0x00000000

/* IPI0_INTR2 :: CPU_STATUS :: RAAGA [06:06] */
#define BCHP_IPI0_INTR2_CPU_STATUS_RAAGA_MASK                      0x00000040
#define BCHP_IPI0_INTR2_CPU_STATUS_RAAGA_SHIFT                     6
#define BCHP_IPI0_INTR2_CPU_STATUS_RAAGA_DEFAULT                   0x00000000

/* IPI0_INTR2 :: CPU_STATUS :: SSP [05:05] */
#define BCHP_IPI0_INTR2_CPU_STATUS_SSP_MASK                        0x00000020
#define BCHP_IPI0_INTR2_CPU_STATUS_SSP_SHIFT                       5
#define BCHP_IPI0_INTR2_CPU_STATUS_SSP_DEFAULT                     0x00000000

/* IPI0_INTR2 :: CPU_STATUS :: PCIE [04:04] */
#define BCHP_IPI0_INTR2_CPU_STATUS_PCIE_MASK                       0x00000010
#define BCHP_IPI0_INTR2_CPU_STATUS_PCIE_SHIFT                      4
#define BCHP_IPI0_INTR2_CPU_STATUS_PCIE_DEFAULT                    0x00000000

/* IPI0_INTR2 :: CPU_STATUS :: reserved2 [03:02] */
#define BCHP_IPI0_INTR2_CPU_STATUS_reserved2_MASK                  0x0000000c
#define BCHP_IPI0_INTR2_CPU_STATUS_reserved2_SHIFT                 2

/* IPI0_INTR2 :: CPU_STATUS :: CORE1 [01:01] */
#define BCHP_IPI0_INTR2_CPU_STATUS_CORE1_MASK                      0x00000002
#define BCHP_IPI0_INTR2_CPU_STATUS_CORE1_SHIFT                     1
#define BCHP_IPI0_INTR2_CPU_STATUS_CORE1_DEFAULT                   0x00000000

/* IPI0_INTR2 :: CPU_STATUS :: CORE0 [00:00] */
#define BCHP_IPI0_INTR2_CPU_STATUS_CORE0_MASK                      0x00000001
#define BCHP_IPI0_INTR2_CPU_STATUS_CORE0_SHIFT                     0
#define BCHP_IPI0_INTR2_CPU_STATUS_CORE0_DEFAULT                   0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* IPI0_INTR2 :: CPU_SET :: SPARE_BIT_17 [31:31] */
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_17_MASK                  0x80000000
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_17_SHIFT                 31
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_17_DEFAULT               0x00000000

/* IPI0_INTR2 :: CPU_SET :: SPARE_BIT_16 [30:30] */
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_16_MASK                  0x40000000
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_16_SHIFT                 30
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_16_DEFAULT               0x00000000

/* IPI0_INTR2 :: CPU_SET :: SPARE_BIT_15 [29:29] */
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_15_MASK                  0x20000000
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_15_SHIFT                 29
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_15_DEFAULT               0x00000000

/* IPI0_INTR2 :: CPU_SET :: SPARE_BIT_14 [28:28] */
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_14_MASK                  0x10000000
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_14_SHIFT                 28
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_14_DEFAULT               0x00000000

/* IPI0_INTR2 :: CPU_SET :: SPARE_BIT_13 [27:27] */
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_13_MASK                  0x08000000
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_13_SHIFT                 27
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_13_DEFAULT               0x00000000

/* IPI0_INTR2 :: CPU_SET :: SPARE_BIT_12 [26:26] */
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_12_MASK                  0x04000000
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_12_SHIFT                 26
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_12_DEFAULT               0x00000000

/* IPI0_INTR2 :: CPU_SET :: SPARE_BIT_11 [25:25] */
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_11_MASK                  0x02000000
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_11_SHIFT                 25
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_11_DEFAULT               0x00000000

/* IPI0_INTR2 :: CPU_SET :: SPARE_BIT_10 [24:24] */
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_10_MASK                  0x01000000
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_10_SHIFT                 24
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_10_DEFAULT               0x00000000

/* IPI0_INTR2 :: CPU_SET :: SPARE_BIT_9 [23:23] */
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_9_MASK                   0x00800000
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_9_SHIFT                  23
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_9_DEFAULT                0x00000000

/* IPI0_INTR2 :: CPU_SET :: SPARE_BIT_8 [22:22] */
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_8_MASK                   0x00400000
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_8_SHIFT                  22
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_8_DEFAULT                0x00000000

/* IPI0_INTR2 :: CPU_SET :: SPARE_BIT_7 [21:21] */
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_7_MASK                   0x00200000
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_7_SHIFT                  21
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_7_DEFAULT                0x00000000

/* IPI0_INTR2 :: CPU_SET :: SPARE_BIT_6 [20:20] */
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_6_MASK                   0x00100000
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_6_SHIFT                  20
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_6_DEFAULT                0x00000000

/* IPI0_INTR2 :: CPU_SET :: SPARE_BIT_5 [19:19] */
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_5_MASK                   0x00080000
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_5_SHIFT                  19
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_5_DEFAULT                0x00000000

/* IPI0_INTR2 :: CPU_SET :: SPARE_BIT_4 [18:18] */
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_4_MASK                   0x00040000
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_4_SHIFT                  18
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_4_DEFAULT                0x00000000

/* IPI0_INTR2 :: CPU_SET :: SPARE_BIT_3 [17:17] */
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_3_MASK                   0x00020000
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_3_SHIFT                  17
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_3_DEFAULT                0x00000000

/* IPI0_INTR2 :: CPU_SET :: SPARE_BIT_2 [16:16] */
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_2_MASK                   0x00010000
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_2_SHIFT                  16
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_2_DEFAULT                0x00000000

/* IPI0_INTR2 :: CPU_SET :: SPARE_BIT_1 [15:15] */
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_1_MASK                   0x00008000
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_1_SHIFT                  15
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_1_DEFAULT                0x00000000

/* IPI0_INTR2 :: CPU_SET :: SPARE_BIT_0 [14:14] */
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_0_MASK                   0x00004000
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_0_SHIFT                  14
#define BCHP_IPI0_INTR2_CPU_SET_SPARE_BIT_0_DEFAULT                0x00000000

/* IPI0_INTR2 :: CPU_SET :: reserved0 [13:11] */
#define BCHP_IPI0_INTR2_CPU_SET_reserved0_MASK                     0x00003800
#define BCHP_IPI0_INTR2_CPU_SET_reserved0_SHIFT                    11

/* IPI0_INTR2 :: CPU_SET :: RDC [10:10] */
#define BCHP_IPI0_INTR2_CPU_SET_RDC_MASK                           0x00000400
#define BCHP_IPI0_INTR2_CPU_SET_RDC_SHIFT                          10
#define BCHP_IPI0_INTR2_CPU_SET_RDC_DEFAULT                        0x00000000

/* IPI0_INTR2 :: CPU_SET :: reserved1 [09:08] */
#define BCHP_IPI0_INTR2_CPU_SET_reserved1_MASK                     0x00000300
#define BCHP_IPI0_INTR2_CPU_SET_reserved1_SHIFT                    8

/* IPI0_INTR2 :: CPU_SET :: SHVD0 [07:07] */
#define BCHP_IPI0_INTR2_CPU_SET_SHVD0_MASK                         0x00000080
#define BCHP_IPI0_INTR2_CPU_SET_SHVD0_SHIFT                        7
#define BCHP_IPI0_INTR2_CPU_SET_SHVD0_DEFAULT                      0x00000000

/* IPI0_INTR2 :: CPU_SET :: RAAGA [06:06] */
#define BCHP_IPI0_INTR2_CPU_SET_RAAGA_MASK                         0x00000040
#define BCHP_IPI0_INTR2_CPU_SET_RAAGA_SHIFT                        6
#define BCHP_IPI0_INTR2_CPU_SET_RAAGA_DEFAULT                      0x00000000

/* IPI0_INTR2 :: CPU_SET :: SSP [05:05] */
#define BCHP_IPI0_INTR2_CPU_SET_SSP_MASK                           0x00000020
#define BCHP_IPI0_INTR2_CPU_SET_SSP_SHIFT                          5
#define BCHP_IPI0_INTR2_CPU_SET_SSP_DEFAULT                        0x00000000

/* IPI0_INTR2 :: CPU_SET :: PCIE [04:04] */
#define BCHP_IPI0_INTR2_CPU_SET_PCIE_MASK                          0x00000010
#define BCHP_IPI0_INTR2_CPU_SET_PCIE_SHIFT                         4
#define BCHP_IPI0_INTR2_CPU_SET_PCIE_DEFAULT                       0x00000000

/* IPI0_INTR2 :: CPU_SET :: reserved2 [03:02] */
#define BCHP_IPI0_INTR2_CPU_SET_reserved2_MASK                     0x0000000c
#define BCHP_IPI0_INTR2_CPU_SET_reserved2_SHIFT                    2

/* IPI0_INTR2 :: CPU_SET :: CORE1 [01:01] */
#define BCHP_IPI0_INTR2_CPU_SET_CORE1_MASK                         0x00000002
#define BCHP_IPI0_INTR2_CPU_SET_CORE1_SHIFT                        1
#define BCHP_IPI0_INTR2_CPU_SET_CORE1_DEFAULT                      0x00000000

/* IPI0_INTR2 :: CPU_SET :: CORE0 [00:00] */
#define BCHP_IPI0_INTR2_CPU_SET_CORE0_MASK                         0x00000001
#define BCHP_IPI0_INTR2_CPU_SET_CORE0_SHIFT                        0
#define BCHP_IPI0_INTR2_CPU_SET_CORE0_DEFAULT                      0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* IPI0_INTR2 :: CPU_CLEAR :: SPARE_BIT_17 [31:31] */
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_17_MASK                0x80000000
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_17_SHIFT               31
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_17_DEFAULT             0x00000000

/* IPI0_INTR2 :: CPU_CLEAR :: SPARE_BIT_16 [30:30] */
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_16_MASK                0x40000000
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_16_SHIFT               30
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_16_DEFAULT             0x00000000

/* IPI0_INTR2 :: CPU_CLEAR :: SPARE_BIT_15 [29:29] */
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_15_MASK                0x20000000
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_15_SHIFT               29
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_15_DEFAULT             0x00000000

/* IPI0_INTR2 :: CPU_CLEAR :: SPARE_BIT_14 [28:28] */
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_14_MASK                0x10000000
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_14_SHIFT               28
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_14_DEFAULT             0x00000000

/* IPI0_INTR2 :: CPU_CLEAR :: SPARE_BIT_13 [27:27] */
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_13_MASK                0x08000000
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_13_SHIFT               27
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_13_DEFAULT             0x00000000

/* IPI0_INTR2 :: CPU_CLEAR :: SPARE_BIT_12 [26:26] */
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_12_MASK                0x04000000
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_12_SHIFT               26
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_12_DEFAULT             0x00000000

/* IPI0_INTR2 :: CPU_CLEAR :: SPARE_BIT_11 [25:25] */
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_11_MASK                0x02000000
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_11_SHIFT               25
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_11_DEFAULT             0x00000000

/* IPI0_INTR2 :: CPU_CLEAR :: SPARE_BIT_10 [24:24] */
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_10_MASK                0x01000000
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_10_SHIFT               24
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_10_DEFAULT             0x00000000

/* IPI0_INTR2 :: CPU_CLEAR :: SPARE_BIT_9 [23:23] */
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_9_MASK                 0x00800000
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_9_SHIFT                23
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_9_DEFAULT              0x00000000

/* IPI0_INTR2 :: CPU_CLEAR :: SPARE_BIT_8 [22:22] */
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_8_MASK                 0x00400000
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_8_SHIFT                22
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_8_DEFAULT              0x00000000

/* IPI0_INTR2 :: CPU_CLEAR :: SPARE_BIT_7 [21:21] */
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_7_MASK                 0x00200000
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_7_SHIFT                21
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_7_DEFAULT              0x00000000

/* IPI0_INTR2 :: CPU_CLEAR :: SPARE_BIT_6 [20:20] */
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_6_MASK                 0x00100000
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_6_SHIFT                20
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_6_DEFAULT              0x00000000

/* IPI0_INTR2 :: CPU_CLEAR :: SPARE_BIT_5 [19:19] */
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_5_MASK                 0x00080000
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_5_SHIFT                19
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_5_DEFAULT              0x00000000

/* IPI0_INTR2 :: CPU_CLEAR :: SPARE_BIT_4 [18:18] */
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_4_MASK                 0x00040000
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_4_SHIFT                18
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_4_DEFAULT              0x00000000

/* IPI0_INTR2 :: CPU_CLEAR :: SPARE_BIT_3 [17:17] */
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_3_MASK                 0x00020000
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_3_SHIFT                17
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_3_DEFAULT              0x00000000

/* IPI0_INTR2 :: CPU_CLEAR :: SPARE_BIT_2 [16:16] */
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_2_MASK                 0x00010000
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_2_SHIFT                16
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_2_DEFAULT              0x00000000

/* IPI0_INTR2 :: CPU_CLEAR :: SPARE_BIT_1 [15:15] */
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_1_MASK                 0x00008000
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_1_SHIFT                15
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_1_DEFAULT              0x00000000

/* IPI0_INTR2 :: CPU_CLEAR :: SPARE_BIT_0 [14:14] */
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_0_MASK                 0x00004000
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_0_SHIFT                14
#define BCHP_IPI0_INTR2_CPU_CLEAR_SPARE_BIT_0_DEFAULT              0x00000000

/* IPI0_INTR2 :: CPU_CLEAR :: reserved0 [13:11] */
#define BCHP_IPI0_INTR2_CPU_CLEAR_reserved0_MASK                   0x00003800
#define BCHP_IPI0_INTR2_CPU_CLEAR_reserved0_SHIFT                  11

/* IPI0_INTR2 :: CPU_CLEAR :: RDC [10:10] */
#define BCHP_IPI0_INTR2_CPU_CLEAR_RDC_MASK                         0x00000400
#define BCHP_IPI0_INTR2_CPU_CLEAR_RDC_SHIFT                        10
#define BCHP_IPI0_INTR2_CPU_CLEAR_RDC_DEFAULT                      0x00000000

/* IPI0_INTR2 :: CPU_CLEAR :: reserved1 [09:08] */
#define BCHP_IPI0_INTR2_CPU_CLEAR_reserved1_MASK                   0x00000300
#define BCHP_IPI0_INTR2_CPU_CLEAR_reserved1_SHIFT                  8

/* IPI0_INTR2 :: CPU_CLEAR :: SHVD0 [07:07] */
#define BCHP_IPI0_INTR2_CPU_CLEAR_SHVD0_MASK                       0x00000080
#define BCHP_IPI0_INTR2_CPU_CLEAR_SHVD0_SHIFT                      7
#define BCHP_IPI0_INTR2_CPU_CLEAR_SHVD0_DEFAULT                    0x00000000

/* IPI0_INTR2 :: CPU_CLEAR :: RAAGA [06:06] */
#define BCHP_IPI0_INTR2_CPU_CLEAR_RAAGA_MASK                       0x00000040
#define BCHP_IPI0_INTR2_CPU_CLEAR_RAAGA_SHIFT                      6
#define BCHP_IPI0_INTR2_CPU_CLEAR_RAAGA_DEFAULT                    0x00000000

/* IPI0_INTR2 :: CPU_CLEAR :: SSP [05:05] */
#define BCHP_IPI0_INTR2_CPU_CLEAR_SSP_MASK                         0x00000020
#define BCHP_IPI0_INTR2_CPU_CLEAR_SSP_SHIFT                        5
#define BCHP_IPI0_INTR2_CPU_CLEAR_SSP_DEFAULT                      0x00000000

/* IPI0_INTR2 :: CPU_CLEAR :: PCIE [04:04] */
#define BCHP_IPI0_INTR2_CPU_CLEAR_PCIE_MASK                        0x00000010
#define BCHP_IPI0_INTR2_CPU_CLEAR_PCIE_SHIFT                       4
#define BCHP_IPI0_INTR2_CPU_CLEAR_PCIE_DEFAULT                     0x00000000

/* IPI0_INTR2 :: CPU_CLEAR :: reserved2 [03:02] */
#define BCHP_IPI0_INTR2_CPU_CLEAR_reserved2_MASK                   0x0000000c
#define BCHP_IPI0_INTR2_CPU_CLEAR_reserved2_SHIFT                  2

/* IPI0_INTR2 :: CPU_CLEAR :: CORE1 [01:01] */
#define BCHP_IPI0_INTR2_CPU_CLEAR_CORE1_MASK                       0x00000002
#define BCHP_IPI0_INTR2_CPU_CLEAR_CORE1_SHIFT                      1
#define BCHP_IPI0_INTR2_CPU_CLEAR_CORE1_DEFAULT                    0x00000000

/* IPI0_INTR2 :: CPU_CLEAR :: CORE0 [00:00] */
#define BCHP_IPI0_INTR2_CPU_CLEAR_CORE0_MASK                       0x00000001
#define BCHP_IPI0_INTR2_CPU_CLEAR_CORE0_SHIFT                      0
#define BCHP_IPI0_INTR2_CPU_CLEAR_CORE0_DEFAULT                    0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* IPI0_INTR2 :: CPU_MASK_STATUS :: SPARE_BIT_17 [31:31] */
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_17_MASK          0x80000000
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_17_SHIFT         31
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_17_DEFAULT       0x00000001

/* IPI0_INTR2 :: CPU_MASK_STATUS :: SPARE_BIT_16 [30:30] */
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_16_MASK          0x40000000
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_16_SHIFT         30
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_16_DEFAULT       0x00000001

/* IPI0_INTR2 :: CPU_MASK_STATUS :: SPARE_BIT_15 [29:29] */
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_15_MASK          0x20000000
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_15_SHIFT         29
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_15_DEFAULT       0x00000001

/* IPI0_INTR2 :: CPU_MASK_STATUS :: SPARE_BIT_14 [28:28] */
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_14_MASK          0x10000000
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_14_SHIFT         28
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_14_DEFAULT       0x00000001

/* IPI0_INTR2 :: CPU_MASK_STATUS :: SPARE_BIT_13 [27:27] */
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_13_MASK          0x08000000
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_13_SHIFT         27
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_13_DEFAULT       0x00000001

/* IPI0_INTR2 :: CPU_MASK_STATUS :: SPARE_BIT_12 [26:26] */
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_12_MASK          0x04000000
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_12_SHIFT         26
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_12_DEFAULT       0x00000001

/* IPI0_INTR2 :: CPU_MASK_STATUS :: SPARE_BIT_11 [25:25] */
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_11_MASK          0x02000000
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_11_SHIFT         25
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_11_DEFAULT       0x00000001

/* IPI0_INTR2 :: CPU_MASK_STATUS :: SPARE_BIT_10 [24:24] */
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_10_MASK          0x01000000
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_10_SHIFT         24
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_10_DEFAULT       0x00000001

/* IPI0_INTR2 :: CPU_MASK_STATUS :: SPARE_BIT_9 [23:23] */
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_9_MASK           0x00800000
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_9_SHIFT          23
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_9_DEFAULT        0x00000001

/* IPI0_INTR2 :: CPU_MASK_STATUS :: SPARE_BIT_8 [22:22] */
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_8_MASK           0x00400000
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_8_SHIFT          22
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_8_DEFAULT        0x00000001

/* IPI0_INTR2 :: CPU_MASK_STATUS :: SPARE_BIT_7 [21:21] */
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_7_MASK           0x00200000
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_7_SHIFT          21
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_7_DEFAULT        0x00000001

/* IPI0_INTR2 :: CPU_MASK_STATUS :: SPARE_BIT_6 [20:20] */
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_6_MASK           0x00100000
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_6_SHIFT          20
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_6_DEFAULT        0x00000001

/* IPI0_INTR2 :: CPU_MASK_STATUS :: SPARE_BIT_5 [19:19] */
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_5_MASK           0x00080000
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_5_SHIFT          19
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_5_DEFAULT        0x00000001

/* IPI0_INTR2 :: CPU_MASK_STATUS :: SPARE_BIT_4 [18:18] */
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_4_MASK           0x00040000
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_4_SHIFT          18
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_4_DEFAULT        0x00000001

/* IPI0_INTR2 :: CPU_MASK_STATUS :: SPARE_BIT_3 [17:17] */
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_3_MASK           0x00020000
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_3_SHIFT          17
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_3_DEFAULT        0x00000001

/* IPI0_INTR2 :: CPU_MASK_STATUS :: SPARE_BIT_2 [16:16] */
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_2_MASK           0x00010000
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_2_SHIFT          16
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_2_DEFAULT        0x00000001

/* IPI0_INTR2 :: CPU_MASK_STATUS :: SPARE_BIT_1 [15:15] */
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_1_MASK           0x00008000
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_1_SHIFT          15
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_1_DEFAULT        0x00000001

/* IPI0_INTR2 :: CPU_MASK_STATUS :: SPARE_BIT_0 [14:14] */
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_0_MASK           0x00004000
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_0_SHIFT          14
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SPARE_BIT_0_DEFAULT        0x00000001

/* IPI0_INTR2 :: CPU_MASK_STATUS :: reserved0 [13:11] */
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_reserved0_MASK             0x00003800
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_reserved0_SHIFT            11

/* IPI0_INTR2 :: CPU_MASK_STATUS :: RDC [10:10] */
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_RDC_MASK                   0x00000400
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_RDC_SHIFT                  10
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_RDC_DEFAULT                0x00000001

/* IPI0_INTR2 :: CPU_MASK_STATUS :: reserved1 [09:08] */
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_reserved1_MASK             0x00000300
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_reserved1_SHIFT            8

/* IPI0_INTR2 :: CPU_MASK_STATUS :: SHVD0 [07:07] */
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SHVD0_MASK                 0x00000080
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SHVD0_SHIFT                7
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SHVD0_DEFAULT              0x00000001

/* IPI0_INTR2 :: CPU_MASK_STATUS :: RAAGA [06:06] */
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_RAAGA_MASK                 0x00000040
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_RAAGA_SHIFT                6
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_RAAGA_DEFAULT              0x00000001

/* IPI0_INTR2 :: CPU_MASK_STATUS :: SSP [05:05] */
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SSP_MASK                   0x00000020
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SSP_SHIFT                  5
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_SSP_DEFAULT                0x00000001

/* IPI0_INTR2 :: CPU_MASK_STATUS :: PCIE [04:04] */
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_PCIE_MASK                  0x00000010
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_PCIE_SHIFT                 4
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_PCIE_DEFAULT               0x00000001

/* IPI0_INTR2 :: CPU_MASK_STATUS :: reserved2 [03:02] */
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_reserved2_MASK             0x0000000c
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_reserved2_SHIFT            2

/* IPI0_INTR2 :: CPU_MASK_STATUS :: CORE1 [01:01] */
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_CORE1_MASK                 0x00000002
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_CORE1_SHIFT                1
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_CORE1_DEFAULT              0x00000001

/* IPI0_INTR2 :: CPU_MASK_STATUS :: CORE0 [00:00] */
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_CORE0_MASK                 0x00000001
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_CORE0_SHIFT                0
#define BCHP_IPI0_INTR2_CPU_MASK_STATUS_CORE0_DEFAULT              0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* IPI0_INTR2 :: CPU_MASK_SET :: SPARE_BIT_17 [31:31] */
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_17_MASK             0x80000000
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_17_SHIFT            31
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_17_DEFAULT          0x00000001

/* IPI0_INTR2 :: CPU_MASK_SET :: SPARE_BIT_16 [30:30] */
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_16_MASK             0x40000000
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_16_SHIFT            30
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_16_DEFAULT          0x00000001

/* IPI0_INTR2 :: CPU_MASK_SET :: SPARE_BIT_15 [29:29] */
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_15_MASK             0x20000000
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_15_SHIFT            29
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_15_DEFAULT          0x00000001

/* IPI0_INTR2 :: CPU_MASK_SET :: SPARE_BIT_14 [28:28] */
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_14_MASK             0x10000000
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_14_SHIFT            28
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_14_DEFAULT          0x00000001

/* IPI0_INTR2 :: CPU_MASK_SET :: SPARE_BIT_13 [27:27] */
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_13_MASK             0x08000000
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_13_SHIFT            27
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_13_DEFAULT          0x00000001

/* IPI0_INTR2 :: CPU_MASK_SET :: SPARE_BIT_12 [26:26] */
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_12_MASK             0x04000000
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_12_SHIFT            26
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_12_DEFAULT          0x00000001

/* IPI0_INTR2 :: CPU_MASK_SET :: SPARE_BIT_11 [25:25] */
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_11_MASK             0x02000000
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_11_SHIFT            25
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_11_DEFAULT          0x00000001

/* IPI0_INTR2 :: CPU_MASK_SET :: SPARE_BIT_10 [24:24] */
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_10_MASK             0x01000000
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_10_SHIFT            24
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_10_DEFAULT          0x00000001

/* IPI0_INTR2 :: CPU_MASK_SET :: SPARE_BIT_9 [23:23] */
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_9_MASK              0x00800000
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_9_SHIFT             23
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_9_DEFAULT           0x00000001

/* IPI0_INTR2 :: CPU_MASK_SET :: SPARE_BIT_8 [22:22] */
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_8_MASK              0x00400000
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_8_SHIFT             22
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_8_DEFAULT           0x00000001

/* IPI0_INTR2 :: CPU_MASK_SET :: SPARE_BIT_7 [21:21] */
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_7_MASK              0x00200000
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_7_SHIFT             21
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_7_DEFAULT           0x00000001

/* IPI0_INTR2 :: CPU_MASK_SET :: SPARE_BIT_6 [20:20] */
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_6_MASK              0x00100000
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_6_SHIFT             20
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_6_DEFAULT           0x00000001

/* IPI0_INTR2 :: CPU_MASK_SET :: SPARE_BIT_5 [19:19] */
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_5_MASK              0x00080000
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_5_SHIFT             19
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_5_DEFAULT           0x00000001

/* IPI0_INTR2 :: CPU_MASK_SET :: SPARE_BIT_4 [18:18] */
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_4_MASK              0x00040000
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_4_SHIFT             18
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_4_DEFAULT           0x00000001

/* IPI0_INTR2 :: CPU_MASK_SET :: SPARE_BIT_3 [17:17] */
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_3_MASK              0x00020000
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_3_SHIFT             17
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_3_DEFAULT           0x00000001

/* IPI0_INTR2 :: CPU_MASK_SET :: SPARE_BIT_2 [16:16] */
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_2_MASK              0x00010000
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_2_SHIFT             16
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_2_DEFAULT           0x00000001

/* IPI0_INTR2 :: CPU_MASK_SET :: SPARE_BIT_1 [15:15] */
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_1_MASK              0x00008000
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_1_SHIFT             15
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_1_DEFAULT           0x00000001

/* IPI0_INTR2 :: CPU_MASK_SET :: SPARE_BIT_0 [14:14] */
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_0_MASK              0x00004000
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_0_SHIFT             14
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SPARE_BIT_0_DEFAULT           0x00000001

/* IPI0_INTR2 :: CPU_MASK_SET :: reserved0 [13:11] */
#define BCHP_IPI0_INTR2_CPU_MASK_SET_reserved0_MASK                0x00003800
#define BCHP_IPI0_INTR2_CPU_MASK_SET_reserved0_SHIFT               11

/* IPI0_INTR2 :: CPU_MASK_SET :: RDC [10:10] */
#define BCHP_IPI0_INTR2_CPU_MASK_SET_RDC_MASK                      0x00000400
#define BCHP_IPI0_INTR2_CPU_MASK_SET_RDC_SHIFT                     10
#define BCHP_IPI0_INTR2_CPU_MASK_SET_RDC_DEFAULT                   0x00000001

/* IPI0_INTR2 :: CPU_MASK_SET :: reserved1 [09:08] */
#define BCHP_IPI0_INTR2_CPU_MASK_SET_reserved1_MASK                0x00000300
#define BCHP_IPI0_INTR2_CPU_MASK_SET_reserved1_SHIFT               8

/* IPI0_INTR2 :: CPU_MASK_SET :: SHVD0 [07:07] */
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SHVD0_MASK                    0x00000080
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SHVD0_SHIFT                   7
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SHVD0_DEFAULT                 0x00000001

/* IPI0_INTR2 :: CPU_MASK_SET :: RAAGA [06:06] */
#define BCHP_IPI0_INTR2_CPU_MASK_SET_RAAGA_MASK                    0x00000040
#define BCHP_IPI0_INTR2_CPU_MASK_SET_RAAGA_SHIFT                   6
#define BCHP_IPI0_INTR2_CPU_MASK_SET_RAAGA_DEFAULT                 0x00000001

/* IPI0_INTR2 :: CPU_MASK_SET :: SSP [05:05] */
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SSP_MASK                      0x00000020
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SSP_SHIFT                     5
#define BCHP_IPI0_INTR2_CPU_MASK_SET_SSP_DEFAULT                   0x00000001

/* IPI0_INTR2 :: CPU_MASK_SET :: PCIE [04:04] */
#define BCHP_IPI0_INTR2_CPU_MASK_SET_PCIE_MASK                     0x00000010
#define BCHP_IPI0_INTR2_CPU_MASK_SET_PCIE_SHIFT                    4
#define BCHP_IPI0_INTR2_CPU_MASK_SET_PCIE_DEFAULT                  0x00000001

/* IPI0_INTR2 :: CPU_MASK_SET :: reserved2 [03:02] */
#define BCHP_IPI0_INTR2_CPU_MASK_SET_reserved2_MASK                0x0000000c
#define BCHP_IPI0_INTR2_CPU_MASK_SET_reserved2_SHIFT               2

/* IPI0_INTR2 :: CPU_MASK_SET :: CORE1 [01:01] */
#define BCHP_IPI0_INTR2_CPU_MASK_SET_CORE1_MASK                    0x00000002
#define BCHP_IPI0_INTR2_CPU_MASK_SET_CORE1_SHIFT                   1
#define BCHP_IPI0_INTR2_CPU_MASK_SET_CORE1_DEFAULT                 0x00000001

/* IPI0_INTR2 :: CPU_MASK_SET :: CORE0 [00:00] */
#define BCHP_IPI0_INTR2_CPU_MASK_SET_CORE0_MASK                    0x00000001
#define BCHP_IPI0_INTR2_CPU_MASK_SET_CORE0_SHIFT                   0
#define BCHP_IPI0_INTR2_CPU_MASK_SET_CORE0_DEFAULT                 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* IPI0_INTR2 :: CPU_MASK_CLEAR :: SPARE_BIT_17 [31:31] */
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_17_MASK           0x80000000
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_17_SHIFT          31
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_17_DEFAULT        0x00000001

/* IPI0_INTR2 :: CPU_MASK_CLEAR :: SPARE_BIT_16 [30:30] */
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_16_MASK           0x40000000
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_16_SHIFT          30
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_16_DEFAULT        0x00000001

/* IPI0_INTR2 :: CPU_MASK_CLEAR :: SPARE_BIT_15 [29:29] */
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_15_MASK           0x20000000
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_15_SHIFT          29
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_15_DEFAULT        0x00000001

/* IPI0_INTR2 :: CPU_MASK_CLEAR :: SPARE_BIT_14 [28:28] */
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_14_MASK           0x10000000
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_14_SHIFT          28
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_14_DEFAULT        0x00000001

/* IPI0_INTR2 :: CPU_MASK_CLEAR :: SPARE_BIT_13 [27:27] */
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_13_MASK           0x08000000
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_13_SHIFT          27
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_13_DEFAULT        0x00000001

/* IPI0_INTR2 :: CPU_MASK_CLEAR :: SPARE_BIT_12 [26:26] */
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_12_MASK           0x04000000
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_12_SHIFT          26
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_12_DEFAULT        0x00000001

/* IPI0_INTR2 :: CPU_MASK_CLEAR :: SPARE_BIT_11 [25:25] */
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_11_MASK           0x02000000
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_11_SHIFT          25
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_11_DEFAULT        0x00000001

/* IPI0_INTR2 :: CPU_MASK_CLEAR :: SPARE_BIT_10 [24:24] */
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_10_MASK           0x01000000
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_10_SHIFT          24
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_10_DEFAULT        0x00000001

/* IPI0_INTR2 :: CPU_MASK_CLEAR :: SPARE_BIT_9 [23:23] */
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_9_MASK            0x00800000
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_9_SHIFT           23
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_9_DEFAULT         0x00000001

/* IPI0_INTR2 :: CPU_MASK_CLEAR :: SPARE_BIT_8 [22:22] */
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_8_MASK            0x00400000
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_8_SHIFT           22
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_8_DEFAULT         0x00000001

/* IPI0_INTR2 :: CPU_MASK_CLEAR :: SPARE_BIT_7 [21:21] */
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_7_MASK            0x00200000
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_7_SHIFT           21
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_7_DEFAULT         0x00000001

/* IPI0_INTR2 :: CPU_MASK_CLEAR :: SPARE_BIT_6 [20:20] */
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_6_MASK            0x00100000
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_6_SHIFT           20
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_6_DEFAULT         0x00000001

/* IPI0_INTR2 :: CPU_MASK_CLEAR :: SPARE_BIT_5 [19:19] */
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_5_MASK            0x00080000
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_5_SHIFT           19
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_5_DEFAULT         0x00000001

/* IPI0_INTR2 :: CPU_MASK_CLEAR :: SPARE_BIT_4 [18:18] */
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_4_MASK            0x00040000
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_4_SHIFT           18
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_4_DEFAULT         0x00000001

/* IPI0_INTR2 :: CPU_MASK_CLEAR :: SPARE_BIT_3 [17:17] */
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_3_MASK            0x00020000
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_3_SHIFT           17
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_3_DEFAULT         0x00000001

/* IPI0_INTR2 :: CPU_MASK_CLEAR :: SPARE_BIT_2 [16:16] */
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_2_MASK            0x00010000
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_2_SHIFT           16
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_2_DEFAULT         0x00000001

/* IPI0_INTR2 :: CPU_MASK_CLEAR :: SPARE_BIT_1 [15:15] */
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_1_MASK            0x00008000
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_1_SHIFT           15
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_1_DEFAULT         0x00000001

/* IPI0_INTR2 :: CPU_MASK_CLEAR :: SPARE_BIT_0 [14:14] */
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_0_MASK            0x00004000
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_0_SHIFT           14
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SPARE_BIT_0_DEFAULT         0x00000001

/* IPI0_INTR2 :: CPU_MASK_CLEAR :: reserved0 [13:11] */
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_reserved0_MASK              0x00003800
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT             11

/* IPI0_INTR2 :: CPU_MASK_CLEAR :: RDC [10:10] */
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_RDC_MASK                    0x00000400
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_RDC_SHIFT                   10
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_RDC_DEFAULT                 0x00000001

/* IPI0_INTR2 :: CPU_MASK_CLEAR :: reserved1 [09:08] */
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_reserved1_MASK              0x00000300
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_reserved1_SHIFT             8

/* IPI0_INTR2 :: CPU_MASK_CLEAR :: SHVD0 [07:07] */
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SHVD0_MASK                  0x00000080
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SHVD0_SHIFT                 7
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SHVD0_DEFAULT               0x00000001

/* IPI0_INTR2 :: CPU_MASK_CLEAR :: RAAGA [06:06] */
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_RAAGA_MASK                  0x00000040
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_RAAGA_SHIFT                 6
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_RAAGA_DEFAULT               0x00000001

/* IPI0_INTR2 :: CPU_MASK_CLEAR :: SSP [05:05] */
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SSP_MASK                    0x00000020
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SSP_SHIFT                   5
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_SSP_DEFAULT                 0x00000001

/* IPI0_INTR2 :: CPU_MASK_CLEAR :: PCIE [04:04] */
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_PCIE_MASK                   0x00000010
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_PCIE_SHIFT                  4
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_PCIE_DEFAULT                0x00000001

/* IPI0_INTR2 :: CPU_MASK_CLEAR :: reserved2 [03:02] */
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_reserved2_MASK              0x0000000c
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_reserved2_SHIFT             2

/* IPI0_INTR2 :: CPU_MASK_CLEAR :: CORE1 [01:01] */
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_CORE1_MASK                  0x00000002
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_CORE1_SHIFT                 1
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_CORE1_DEFAULT               0x00000001

/* IPI0_INTR2 :: CPU_MASK_CLEAR :: CORE0 [00:00] */
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_CORE0_MASK                  0x00000001
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_CORE0_SHIFT                 0
#define BCHP_IPI0_INTR2_CPU_MASK_CLEAR_CORE0_DEFAULT               0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* IPI0_INTR2 :: PCI_STATUS :: SPARE_BIT_17 [31:31] */
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_17_MASK               0x80000000
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_17_SHIFT              31
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_17_DEFAULT            0x00000000

/* IPI0_INTR2 :: PCI_STATUS :: SPARE_BIT_16 [30:30] */
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_16_MASK               0x40000000
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_16_SHIFT              30
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_16_DEFAULT            0x00000000

/* IPI0_INTR2 :: PCI_STATUS :: SPARE_BIT_15 [29:29] */
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_15_MASK               0x20000000
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_15_SHIFT              29
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_15_DEFAULT            0x00000000

/* IPI0_INTR2 :: PCI_STATUS :: SPARE_BIT_14 [28:28] */
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_14_MASK               0x10000000
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_14_SHIFT              28
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_14_DEFAULT            0x00000000

/* IPI0_INTR2 :: PCI_STATUS :: SPARE_BIT_13 [27:27] */
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_13_MASK               0x08000000
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_13_SHIFT              27
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_13_DEFAULT            0x00000000

/* IPI0_INTR2 :: PCI_STATUS :: SPARE_BIT_12 [26:26] */
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_12_MASK               0x04000000
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_12_SHIFT              26
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_12_DEFAULT            0x00000000

/* IPI0_INTR2 :: PCI_STATUS :: SPARE_BIT_11 [25:25] */
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_11_MASK               0x02000000
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_11_SHIFT              25
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_11_DEFAULT            0x00000000

/* IPI0_INTR2 :: PCI_STATUS :: SPARE_BIT_10 [24:24] */
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_10_MASK               0x01000000
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_10_SHIFT              24
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_10_DEFAULT            0x00000000

/* IPI0_INTR2 :: PCI_STATUS :: SPARE_BIT_9 [23:23] */
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_9_MASK                0x00800000
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_9_SHIFT               23
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_9_DEFAULT             0x00000000

/* IPI0_INTR2 :: PCI_STATUS :: SPARE_BIT_8 [22:22] */
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_8_MASK                0x00400000
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_8_SHIFT               22
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_8_DEFAULT             0x00000000

/* IPI0_INTR2 :: PCI_STATUS :: SPARE_BIT_7 [21:21] */
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_7_MASK                0x00200000
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_7_SHIFT               21
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_7_DEFAULT             0x00000000

/* IPI0_INTR2 :: PCI_STATUS :: SPARE_BIT_6 [20:20] */
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_6_MASK                0x00100000
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_6_SHIFT               20
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_6_DEFAULT             0x00000000

/* IPI0_INTR2 :: PCI_STATUS :: SPARE_BIT_5 [19:19] */
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_5_MASK                0x00080000
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_5_SHIFT               19
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_5_DEFAULT             0x00000000

/* IPI0_INTR2 :: PCI_STATUS :: SPARE_BIT_4 [18:18] */
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_4_MASK                0x00040000
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_4_SHIFT               18
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_4_DEFAULT             0x00000000

/* IPI0_INTR2 :: PCI_STATUS :: SPARE_BIT_3 [17:17] */
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_3_MASK                0x00020000
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_3_SHIFT               17
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_3_DEFAULT             0x00000000

/* IPI0_INTR2 :: PCI_STATUS :: SPARE_BIT_2 [16:16] */
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_2_MASK                0x00010000
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_2_SHIFT               16
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_2_DEFAULT             0x00000000

/* IPI0_INTR2 :: PCI_STATUS :: SPARE_BIT_1 [15:15] */
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_1_MASK                0x00008000
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_1_SHIFT               15
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_1_DEFAULT             0x00000000

/* IPI0_INTR2 :: PCI_STATUS :: SPARE_BIT_0 [14:14] */
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_0_MASK                0x00004000
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_0_SHIFT               14
#define BCHP_IPI0_INTR2_PCI_STATUS_SPARE_BIT_0_DEFAULT             0x00000000

/* IPI0_INTR2 :: PCI_STATUS :: reserved0 [13:11] */
#define BCHP_IPI0_INTR2_PCI_STATUS_reserved0_MASK                  0x00003800
#define BCHP_IPI0_INTR2_PCI_STATUS_reserved0_SHIFT                 11

/* IPI0_INTR2 :: PCI_STATUS :: RDC [10:10] */
#define BCHP_IPI0_INTR2_PCI_STATUS_RDC_MASK                        0x00000400
#define BCHP_IPI0_INTR2_PCI_STATUS_RDC_SHIFT                       10
#define BCHP_IPI0_INTR2_PCI_STATUS_RDC_DEFAULT                     0x00000000

/* IPI0_INTR2 :: PCI_STATUS :: reserved1 [09:08] */
#define BCHP_IPI0_INTR2_PCI_STATUS_reserved1_MASK                  0x00000300
#define BCHP_IPI0_INTR2_PCI_STATUS_reserved1_SHIFT                 8

/* IPI0_INTR2 :: PCI_STATUS :: SHVD0 [07:07] */
#define BCHP_IPI0_INTR2_PCI_STATUS_SHVD0_MASK                      0x00000080
#define BCHP_IPI0_INTR2_PCI_STATUS_SHVD0_SHIFT                     7
#define BCHP_IPI0_INTR2_PCI_STATUS_SHVD0_DEFAULT                   0x00000000

/* IPI0_INTR2 :: PCI_STATUS :: RAAGA [06:06] */
#define BCHP_IPI0_INTR2_PCI_STATUS_RAAGA_MASK                      0x00000040
#define BCHP_IPI0_INTR2_PCI_STATUS_RAAGA_SHIFT                     6
#define BCHP_IPI0_INTR2_PCI_STATUS_RAAGA_DEFAULT                   0x00000000

/* IPI0_INTR2 :: PCI_STATUS :: SSP [05:05] */
#define BCHP_IPI0_INTR2_PCI_STATUS_SSP_MASK                        0x00000020
#define BCHP_IPI0_INTR2_PCI_STATUS_SSP_SHIFT                       5
#define BCHP_IPI0_INTR2_PCI_STATUS_SSP_DEFAULT                     0x00000000

/* IPI0_INTR2 :: PCI_STATUS :: PCIE [04:04] */
#define BCHP_IPI0_INTR2_PCI_STATUS_PCIE_MASK                       0x00000010
#define BCHP_IPI0_INTR2_PCI_STATUS_PCIE_SHIFT                      4
#define BCHP_IPI0_INTR2_PCI_STATUS_PCIE_DEFAULT                    0x00000000

/* IPI0_INTR2 :: PCI_STATUS :: reserved2 [03:02] */
#define BCHP_IPI0_INTR2_PCI_STATUS_reserved2_MASK                  0x0000000c
#define BCHP_IPI0_INTR2_PCI_STATUS_reserved2_SHIFT                 2

/* IPI0_INTR2 :: PCI_STATUS :: CORE1 [01:01] */
#define BCHP_IPI0_INTR2_PCI_STATUS_CORE1_MASK                      0x00000002
#define BCHP_IPI0_INTR2_PCI_STATUS_CORE1_SHIFT                     1
#define BCHP_IPI0_INTR2_PCI_STATUS_CORE1_DEFAULT                   0x00000000

/* IPI0_INTR2 :: PCI_STATUS :: CORE0 [00:00] */
#define BCHP_IPI0_INTR2_PCI_STATUS_CORE0_MASK                      0x00000001
#define BCHP_IPI0_INTR2_PCI_STATUS_CORE0_SHIFT                     0
#define BCHP_IPI0_INTR2_PCI_STATUS_CORE0_DEFAULT                   0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* IPI0_INTR2 :: PCI_SET :: SPARE_BIT_17 [31:31] */
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_17_MASK                  0x80000000
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_17_SHIFT                 31
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_17_DEFAULT               0x00000000

/* IPI0_INTR2 :: PCI_SET :: SPARE_BIT_16 [30:30] */
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_16_MASK                  0x40000000
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_16_SHIFT                 30
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_16_DEFAULT               0x00000000

/* IPI0_INTR2 :: PCI_SET :: SPARE_BIT_15 [29:29] */
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_15_MASK                  0x20000000
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_15_SHIFT                 29
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_15_DEFAULT               0x00000000

/* IPI0_INTR2 :: PCI_SET :: SPARE_BIT_14 [28:28] */
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_14_MASK                  0x10000000
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_14_SHIFT                 28
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_14_DEFAULT               0x00000000

/* IPI0_INTR2 :: PCI_SET :: SPARE_BIT_13 [27:27] */
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_13_MASK                  0x08000000
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_13_SHIFT                 27
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_13_DEFAULT               0x00000000

/* IPI0_INTR2 :: PCI_SET :: SPARE_BIT_12 [26:26] */
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_12_MASK                  0x04000000
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_12_SHIFT                 26
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_12_DEFAULT               0x00000000

/* IPI0_INTR2 :: PCI_SET :: SPARE_BIT_11 [25:25] */
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_11_MASK                  0x02000000
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_11_SHIFT                 25
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_11_DEFAULT               0x00000000

/* IPI0_INTR2 :: PCI_SET :: SPARE_BIT_10 [24:24] */
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_10_MASK                  0x01000000
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_10_SHIFT                 24
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_10_DEFAULT               0x00000000

/* IPI0_INTR2 :: PCI_SET :: SPARE_BIT_9 [23:23] */
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_9_MASK                   0x00800000
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_9_SHIFT                  23
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_9_DEFAULT                0x00000000

/* IPI0_INTR2 :: PCI_SET :: SPARE_BIT_8 [22:22] */
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_8_MASK                   0x00400000
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_8_SHIFT                  22
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_8_DEFAULT                0x00000000

/* IPI0_INTR2 :: PCI_SET :: SPARE_BIT_7 [21:21] */
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_7_MASK                   0x00200000
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_7_SHIFT                  21
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_7_DEFAULT                0x00000000

/* IPI0_INTR2 :: PCI_SET :: SPARE_BIT_6 [20:20] */
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_6_MASK                   0x00100000
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_6_SHIFT                  20
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_6_DEFAULT                0x00000000

/* IPI0_INTR2 :: PCI_SET :: SPARE_BIT_5 [19:19] */
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_5_MASK                   0x00080000
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_5_SHIFT                  19
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_5_DEFAULT                0x00000000

/* IPI0_INTR2 :: PCI_SET :: SPARE_BIT_4 [18:18] */
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_4_MASK                   0x00040000
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_4_SHIFT                  18
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_4_DEFAULT                0x00000000

/* IPI0_INTR2 :: PCI_SET :: SPARE_BIT_3 [17:17] */
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_3_MASK                   0x00020000
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_3_SHIFT                  17
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_3_DEFAULT                0x00000000

/* IPI0_INTR2 :: PCI_SET :: SPARE_BIT_2 [16:16] */
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_2_MASK                   0x00010000
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_2_SHIFT                  16
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_2_DEFAULT                0x00000000

/* IPI0_INTR2 :: PCI_SET :: SPARE_BIT_1 [15:15] */
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_1_MASK                   0x00008000
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_1_SHIFT                  15
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_1_DEFAULT                0x00000000

/* IPI0_INTR2 :: PCI_SET :: SPARE_BIT_0 [14:14] */
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_0_MASK                   0x00004000
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_0_SHIFT                  14
#define BCHP_IPI0_INTR2_PCI_SET_SPARE_BIT_0_DEFAULT                0x00000000

/* IPI0_INTR2 :: PCI_SET :: reserved0 [13:11] */
#define BCHP_IPI0_INTR2_PCI_SET_reserved0_MASK                     0x00003800
#define BCHP_IPI0_INTR2_PCI_SET_reserved0_SHIFT                    11

/* IPI0_INTR2 :: PCI_SET :: RDC [10:10] */
#define BCHP_IPI0_INTR2_PCI_SET_RDC_MASK                           0x00000400
#define BCHP_IPI0_INTR2_PCI_SET_RDC_SHIFT                          10
#define BCHP_IPI0_INTR2_PCI_SET_RDC_DEFAULT                        0x00000000

/* IPI0_INTR2 :: PCI_SET :: reserved1 [09:08] */
#define BCHP_IPI0_INTR2_PCI_SET_reserved1_MASK                     0x00000300
#define BCHP_IPI0_INTR2_PCI_SET_reserved1_SHIFT                    8

/* IPI0_INTR2 :: PCI_SET :: SHVD0 [07:07] */
#define BCHP_IPI0_INTR2_PCI_SET_SHVD0_MASK                         0x00000080
#define BCHP_IPI0_INTR2_PCI_SET_SHVD0_SHIFT                        7
#define BCHP_IPI0_INTR2_PCI_SET_SHVD0_DEFAULT                      0x00000000

/* IPI0_INTR2 :: PCI_SET :: RAAGA [06:06] */
#define BCHP_IPI0_INTR2_PCI_SET_RAAGA_MASK                         0x00000040
#define BCHP_IPI0_INTR2_PCI_SET_RAAGA_SHIFT                        6
#define BCHP_IPI0_INTR2_PCI_SET_RAAGA_DEFAULT                      0x00000000

/* IPI0_INTR2 :: PCI_SET :: SSP [05:05] */
#define BCHP_IPI0_INTR2_PCI_SET_SSP_MASK                           0x00000020
#define BCHP_IPI0_INTR2_PCI_SET_SSP_SHIFT                          5
#define BCHP_IPI0_INTR2_PCI_SET_SSP_DEFAULT                        0x00000000

/* IPI0_INTR2 :: PCI_SET :: PCIE [04:04] */
#define BCHP_IPI0_INTR2_PCI_SET_PCIE_MASK                          0x00000010
#define BCHP_IPI0_INTR2_PCI_SET_PCIE_SHIFT                         4
#define BCHP_IPI0_INTR2_PCI_SET_PCIE_DEFAULT                       0x00000000

/* IPI0_INTR2 :: PCI_SET :: reserved2 [03:02] */
#define BCHP_IPI0_INTR2_PCI_SET_reserved2_MASK                     0x0000000c
#define BCHP_IPI0_INTR2_PCI_SET_reserved2_SHIFT                    2

/* IPI0_INTR2 :: PCI_SET :: CORE1 [01:01] */
#define BCHP_IPI0_INTR2_PCI_SET_CORE1_MASK                         0x00000002
#define BCHP_IPI0_INTR2_PCI_SET_CORE1_SHIFT                        1
#define BCHP_IPI0_INTR2_PCI_SET_CORE1_DEFAULT                      0x00000000

/* IPI0_INTR2 :: PCI_SET :: CORE0 [00:00] */
#define BCHP_IPI0_INTR2_PCI_SET_CORE0_MASK                         0x00000001
#define BCHP_IPI0_INTR2_PCI_SET_CORE0_SHIFT                        0
#define BCHP_IPI0_INTR2_PCI_SET_CORE0_DEFAULT                      0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* IPI0_INTR2 :: PCI_CLEAR :: SPARE_BIT_17 [31:31] */
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_17_MASK                0x80000000
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_17_SHIFT               31
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_17_DEFAULT             0x00000000

/* IPI0_INTR2 :: PCI_CLEAR :: SPARE_BIT_16 [30:30] */
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_16_MASK                0x40000000
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_16_SHIFT               30
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_16_DEFAULT             0x00000000

/* IPI0_INTR2 :: PCI_CLEAR :: SPARE_BIT_15 [29:29] */
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_15_MASK                0x20000000
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_15_SHIFT               29
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_15_DEFAULT             0x00000000

/* IPI0_INTR2 :: PCI_CLEAR :: SPARE_BIT_14 [28:28] */
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_14_MASK                0x10000000
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_14_SHIFT               28
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_14_DEFAULT             0x00000000

/* IPI0_INTR2 :: PCI_CLEAR :: SPARE_BIT_13 [27:27] */
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_13_MASK                0x08000000
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_13_SHIFT               27
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_13_DEFAULT             0x00000000

/* IPI0_INTR2 :: PCI_CLEAR :: SPARE_BIT_12 [26:26] */
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_12_MASK                0x04000000
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_12_SHIFT               26
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_12_DEFAULT             0x00000000

/* IPI0_INTR2 :: PCI_CLEAR :: SPARE_BIT_11 [25:25] */
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_11_MASK                0x02000000
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_11_SHIFT               25
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_11_DEFAULT             0x00000000

/* IPI0_INTR2 :: PCI_CLEAR :: SPARE_BIT_10 [24:24] */
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_10_MASK                0x01000000
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_10_SHIFT               24
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_10_DEFAULT             0x00000000

/* IPI0_INTR2 :: PCI_CLEAR :: SPARE_BIT_9 [23:23] */
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_9_MASK                 0x00800000
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_9_SHIFT                23
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_9_DEFAULT              0x00000000

/* IPI0_INTR2 :: PCI_CLEAR :: SPARE_BIT_8 [22:22] */
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_8_MASK                 0x00400000
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_8_SHIFT                22
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_8_DEFAULT              0x00000000

/* IPI0_INTR2 :: PCI_CLEAR :: SPARE_BIT_7 [21:21] */
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_7_MASK                 0x00200000
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_7_SHIFT                21
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_7_DEFAULT              0x00000000

/* IPI0_INTR2 :: PCI_CLEAR :: SPARE_BIT_6 [20:20] */
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_6_MASK                 0x00100000
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_6_SHIFT                20
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_6_DEFAULT              0x00000000

/* IPI0_INTR2 :: PCI_CLEAR :: SPARE_BIT_5 [19:19] */
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_5_MASK                 0x00080000
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_5_SHIFT                19
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_5_DEFAULT              0x00000000

/* IPI0_INTR2 :: PCI_CLEAR :: SPARE_BIT_4 [18:18] */
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_4_MASK                 0x00040000
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_4_SHIFT                18
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_4_DEFAULT              0x00000000

/* IPI0_INTR2 :: PCI_CLEAR :: SPARE_BIT_3 [17:17] */
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_3_MASK                 0x00020000
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_3_SHIFT                17
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_3_DEFAULT              0x00000000

/* IPI0_INTR2 :: PCI_CLEAR :: SPARE_BIT_2 [16:16] */
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_2_MASK                 0x00010000
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_2_SHIFT                16
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_2_DEFAULT              0x00000000

/* IPI0_INTR2 :: PCI_CLEAR :: SPARE_BIT_1 [15:15] */
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_1_MASK                 0x00008000
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_1_SHIFT                15
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_1_DEFAULT              0x00000000

/* IPI0_INTR2 :: PCI_CLEAR :: SPARE_BIT_0 [14:14] */
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_0_MASK                 0x00004000
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_0_SHIFT                14
#define BCHP_IPI0_INTR2_PCI_CLEAR_SPARE_BIT_0_DEFAULT              0x00000000

/* IPI0_INTR2 :: PCI_CLEAR :: reserved0 [13:11] */
#define BCHP_IPI0_INTR2_PCI_CLEAR_reserved0_MASK                   0x00003800
#define BCHP_IPI0_INTR2_PCI_CLEAR_reserved0_SHIFT                  11

/* IPI0_INTR2 :: PCI_CLEAR :: RDC [10:10] */
#define BCHP_IPI0_INTR2_PCI_CLEAR_RDC_MASK                         0x00000400
#define BCHP_IPI0_INTR2_PCI_CLEAR_RDC_SHIFT                        10
#define BCHP_IPI0_INTR2_PCI_CLEAR_RDC_DEFAULT                      0x00000000

/* IPI0_INTR2 :: PCI_CLEAR :: reserved1 [09:08] */
#define BCHP_IPI0_INTR2_PCI_CLEAR_reserved1_MASK                   0x00000300
#define BCHP_IPI0_INTR2_PCI_CLEAR_reserved1_SHIFT                  8

/* IPI0_INTR2 :: PCI_CLEAR :: SHVD0 [07:07] */
#define BCHP_IPI0_INTR2_PCI_CLEAR_SHVD0_MASK                       0x00000080
#define BCHP_IPI0_INTR2_PCI_CLEAR_SHVD0_SHIFT                      7
#define BCHP_IPI0_INTR2_PCI_CLEAR_SHVD0_DEFAULT                    0x00000000

/* IPI0_INTR2 :: PCI_CLEAR :: RAAGA [06:06] */
#define BCHP_IPI0_INTR2_PCI_CLEAR_RAAGA_MASK                       0x00000040
#define BCHP_IPI0_INTR2_PCI_CLEAR_RAAGA_SHIFT                      6
#define BCHP_IPI0_INTR2_PCI_CLEAR_RAAGA_DEFAULT                    0x00000000

/* IPI0_INTR2 :: PCI_CLEAR :: SSP [05:05] */
#define BCHP_IPI0_INTR2_PCI_CLEAR_SSP_MASK                         0x00000020
#define BCHP_IPI0_INTR2_PCI_CLEAR_SSP_SHIFT                        5
#define BCHP_IPI0_INTR2_PCI_CLEAR_SSP_DEFAULT                      0x00000000

/* IPI0_INTR2 :: PCI_CLEAR :: PCIE [04:04] */
#define BCHP_IPI0_INTR2_PCI_CLEAR_PCIE_MASK                        0x00000010
#define BCHP_IPI0_INTR2_PCI_CLEAR_PCIE_SHIFT                       4
#define BCHP_IPI0_INTR2_PCI_CLEAR_PCIE_DEFAULT                     0x00000000

/* IPI0_INTR2 :: PCI_CLEAR :: reserved2 [03:02] */
#define BCHP_IPI0_INTR2_PCI_CLEAR_reserved2_MASK                   0x0000000c
#define BCHP_IPI0_INTR2_PCI_CLEAR_reserved2_SHIFT                  2

/* IPI0_INTR2 :: PCI_CLEAR :: CORE1 [01:01] */
#define BCHP_IPI0_INTR2_PCI_CLEAR_CORE1_MASK                       0x00000002
#define BCHP_IPI0_INTR2_PCI_CLEAR_CORE1_SHIFT                      1
#define BCHP_IPI0_INTR2_PCI_CLEAR_CORE1_DEFAULT                    0x00000000

/* IPI0_INTR2 :: PCI_CLEAR :: CORE0 [00:00] */
#define BCHP_IPI0_INTR2_PCI_CLEAR_CORE0_MASK                       0x00000001
#define BCHP_IPI0_INTR2_PCI_CLEAR_CORE0_SHIFT                      0
#define BCHP_IPI0_INTR2_PCI_CLEAR_CORE0_DEFAULT                    0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* IPI0_INTR2 :: PCI_MASK_STATUS :: SPARE_BIT_17 [31:31] */
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_17_MASK          0x80000000
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_17_SHIFT         31
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_17_DEFAULT       0x00000001

/* IPI0_INTR2 :: PCI_MASK_STATUS :: SPARE_BIT_16 [30:30] */
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_16_MASK          0x40000000
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_16_SHIFT         30
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_16_DEFAULT       0x00000001

/* IPI0_INTR2 :: PCI_MASK_STATUS :: SPARE_BIT_15 [29:29] */
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_15_MASK          0x20000000
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_15_SHIFT         29
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_15_DEFAULT       0x00000001

/* IPI0_INTR2 :: PCI_MASK_STATUS :: SPARE_BIT_14 [28:28] */
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_14_MASK          0x10000000
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_14_SHIFT         28
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_14_DEFAULT       0x00000001

/* IPI0_INTR2 :: PCI_MASK_STATUS :: SPARE_BIT_13 [27:27] */
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_13_MASK          0x08000000
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_13_SHIFT         27
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_13_DEFAULT       0x00000001

/* IPI0_INTR2 :: PCI_MASK_STATUS :: SPARE_BIT_12 [26:26] */
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_12_MASK          0x04000000
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_12_SHIFT         26
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_12_DEFAULT       0x00000001

/* IPI0_INTR2 :: PCI_MASK_STATUS :: SPARE_BIT_11 [25:25] */
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_11_MASK          0x02000000
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_11_SHIFT         25
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_11_DEFAULT       0x00000001

/* IPI0_INTR2 :: PCI_MASK_STATUS :: SPARE_BIT_10 [24:24] */
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_10_MASK          0x01000000
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_10_SHIFT         24
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_10_DEFAULT       0x00000001

/* IPI0_INTR2 :: PCI_MASK_STATUS :: SPARE_BIT_9 [23:23] */
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_9_MASK           0x00800000
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_9_SHIFT          23
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_9_DEFAULT        0x00000001

/* IPI0_INTR2 :: PCI_MASK_STATUS :: SPARE_BIT_8 [22:22] */
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_8_MASK           0x00400000
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_8_SHIFT          22
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_8_DEFAULT        0x00000001

/* IPI0_INTR2 :: PCI_MASK_STATUS :: SPARE_BIT_7 [21:21] */
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_7_MASK           0x00200000
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_7_SHIFT          21
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_7_DEFAULT        0x00000001

/* IPI0_INTR2 :: PCI_MASK_STATUS :: SPARE_BIT_6 [20:20] */
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_6_MASK           0x00100000
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_6_SHIFT          20
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_6_DEFAULT        0x00000001

/* IPI0_INTR2 :: PCI_MASK_STATUS :: SPARE_BIT_5 [19:19] */
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_5_MASK           0x00080000
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_5_SHIFT          19
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_5_DEFAULT        0x00000001

/* IPI0_INTR2 :: PCI_MASK_STATUS :: SPARE_BIT_4 [18:18] */
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_4_MASK           0x00040000
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_4_SHIFT          18
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_4_DEFAULT        0x00000001

/* IPI0_INTR2 :: PCI_MASK_STATUS :: SPARE_BIT_3 [17:17] */
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_3_MASK           0x00020000
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_3_SHIFT          17
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_3_DEFAULT        0x00000001

/* IPI0_INTR2 :: PCI_MASK_STATUS :: SPARE_BIT_2 [16:16] */
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_2_MASK           0x00010000
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_2_SHIFT          16
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_2_DEFAULT        0x00000001

/* IPI0_INTR2 :: PCI_MASK_STATUS :: SPARE_BIT_1 [15:15] */
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_1_MASK           0x00008000
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_1_SHIFT          15
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_1_DEFAULT        0x00000001

/* IPI0_INTR2 :: PCI_MASK_STATUS :: SPARE_BIT_0 [14:14] */
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_0_MASK           0x00004000
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_0_SHIFT          14
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SPARE_BIT_0_DEFAULT        0x00000001

/* IPI0_INTR2 :: PCI_MASK_STATUS :: reserved0 [13:11] */
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_reserved0_MASK             0x00003800
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_reserved0_SHIFT            11

/* IPI0_INTR2 :: PCI_MASK_STATUS :: RDC [10:10] */
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_RDC_MASK                   0x00000400
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_RDC_SHIFT                  10
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_RDC_DEFAULT                0x00000001

/* IPI0_INTR2 :: PCI_MASK_STATUS :: reserved1 [09:08] */
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_reserved1_MASK             0x00000300
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_reserved1_SHIFT            8

/* IPI0_INTR2 :: PCI_MASK_STATUS :: SHVD0 [07:07] */
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SHVD0_MASK                 0x00000080
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SHVD0_SHIFT                7
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SHVD0_DEFAULT              0x00000001

/* IPI0_INTR2 :: PCI_MASK_STATUS :: RAAGA [06:06] */
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_RAAGA_MASK                 0x00000040
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_RAAGA_SHIFT                6
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_RAAGA_DEFAULT              0x00000001

/* IPI0_INTR2 :: PCI_MASK_STATUS :: SSP [05:05] */
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SSP_MASK                   0x00000020
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SSP_SHIFT                  5
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_SSP_DEFAULT                0x00000001

/* IPI0_INTR2 :: PCI_MASK_STATUS :: PCIE [04:04] */
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_PCIE_MASK                  0x00000010
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_PCIE_SHIFT                 4
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_PCIE_DEFAULT               0x00000001

/* IPI0_INTR2 :: PCI_MASK_STATUS :: reserved2 [03:02] */
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_reserved2_MASK             0x0000000c
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_reserved2_SHIFT            2

/* IPI0_INTR2 :: PCI_MASK_STATUS :: CORE1 [01:01] */
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_CORE1_MASK                 0x00000002
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_CORE1_SHIFT                1
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_CORE1_DEFAULT              0x00000001

/* IPI0_INTR2 :: PCI_MASK_STATUS :: CORE0 [00:00] */
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_CORE0_MASK                 0x00000001
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_CORE0_SHIFT                0
#define BCHP_IPI0_INTR2_PCI_MASK_STATUS_CORE0_DEFAULT              0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* IPI0_INTR2 :: PCI_MASK_SET :: SPARE_BIT_17 [31:31] */
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_17_MASK             0x80000000
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_17_SHIFT            31
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_17_DEFAULT          0x00000001

/* IPI0_INTR2 :: PCI_MASK_SET :: SPARE_BIT_16 [30:30] */
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_16_MASK             0x40000000
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_16_SHIFT            30
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_16_DEFAULT          0x00000001

/* IPI0_INTR2 :: PCI_MASK_SET :: SPARE_BIT_15 [29:29] */
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_15_MASK             0x20000000
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_15_SHIFT            29
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_15_DEFAULT          0x00000001

/* IPI0_INTR2 :: PCI_MASK_SET :: SPARE_BIT_14 [28:28] */
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_14_MASK             0x10000000
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_14_SHIFT            28
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_14_DEFAULT          0x00000001

/* IPI0_INTR2 :: PCI_MASK_SET :: SPARE_BIT_13 [27:27] */
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_13_MASK             0x08000000
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_13_SHIFT            27
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_13_DEFAULT          0x00000001

/* IPI0_INTR2 :: PCI_MASK_SET :: SPARE_BIT_12 [26:26] */
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_12_MASK             0x04000000
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_12_SHIFT            26
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_12_DEFAULT          0x00000001

/* IPI0_INTR2 :: PCI_MASK_SET :: SPARE_BIT_11 [25:25] */
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_11_MASK             0x02000000
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_11_SHIFT            25
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_11_DEFAULT          0x00000001

/* IPI0_INTR2 :: PCI_MASK_SET :: SPARE_BIT_10 [24:24] */
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_10_MASK             0x01000000
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_10_SHIFT            24
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_10_DEFAULT          0x00000001

/* IPI0_INTR2 :: PCI_MASK_SET :: SPARE_BIT_9 [23:23] */
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_9_MASK              0x00800000
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_9_SHIFT             23
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_9_DEFAULT           0x00000001

/* IPI0_INTR2 :: PCI_MASK_SET :: SPARE_BIT_8 [22:22] */
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_8_MASK              0x00400000
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_8_SHIFT             22
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_8_DEFAULT           0x00000001

/* IPI0_INTR2 :: PCI_MASK_SET :: SPARE_BIT_7 [21:21] */
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_7_MASK              0x00200000
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_7_SHIFT             21
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_7_DEFAULT           0x00000001

/* IPI0_INTR2 :: PCI_MASK_SET :: SPARE_BIT_6 [20:20] */
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_6_MASK              0x00100000
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_6_SHIFT             20
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_6_DEFAULT           0x00000001

/* IPI0_INTR2 :: PCI_MASK_SET :: SPARE_BIT_5 [19:19] */
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_5_MASK              0x00080000
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_5_SHIFT             19
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_5_DEFAULT           0x00000001

/* IPI0_INTR2 :: PCI_MASK_SET :: SPARE_BIT_4 [18:18] */
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_4_MASK              0x00040000
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_4_SHIFT             18
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_4_DEFAULT           0x00000001

/* IPI0_INTR2 :: PCI_MASK_SET :: SPARE_BIT_3 [17:17] */
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_3_MASK              0x00020000
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_3_SHIFT             17
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_3_DEFAULT           0x00000001

/* IPI0_INTR2 :: PCI_MASK_SET :: SPARE_BIT_2 [16:16] */
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_2_MASK              0x00010000
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_2_SHIFT             16
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_2_DEFAULT           0x00000001

/* IPI0_INTR2 :: PCI_MASK_SET :: SPARE_BIT_1 [15:15] */
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_1_MASK              0x00008000
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_1_SHIFT             15
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_1_DEFAULT           0x00000001

/* IPI0_INTR2 :: PCI_MASK_SET :: SPARE_BIT_0 [14:14] */
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_0_MASK              0x00004000
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_0_SHIFT             14
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SPARE_BIT_0_DEFAULT           0x00000001

/* IPI0_INTR2 :: PCI_MASK_SET :: reserved0 [13:11] */
#define BCHP_IPI0_INTR2_PCI_MASK_SET_reserved0_MASK                0x00003800
#define BCHP_IPI0_INTR2_PCI_MASK_SET_reserved0_SHIFT               11

/* IPI0_INTR2 :: PCI_MASK_SET :: RDC [10:10] */
#define BCHP_IPI0_INTR2_PCI_MASK_SET_RDC_MASK                      0x00000400
#define BCHP_IPI0_INTR2_PCI_MASK_SET_RDC_SHIFT                     10
#define BCHP_IPI0_INTR2_PCI_MASK_SET_RDC_DEFAULT                   0x00000001

/* IPI0_INTR2 :: PCI_MASK_SET :: reserved1 [09:08] */
#define BCHP_IPI0_INTR2_PCI_MASK_SET_reserved1_MASK                0x00000300
#define BCHP_IPI0_INTR2_PCI_MASK_SET_reserved1_SHIFT               8

/* IPI0_INTR2 :: PCI_MASK_SET :: SHVD0 [07:07] */
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SHVD0_MASK                    0x00000080
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SHVD0_SHIFT                   7
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SHVD0_DEFAULT                 0x00000001

/* IPI0_INTR2 :: PCI_MASK_SET :: RAAGA [06:06] */
#define BCHP_IPI0_INTR2_PCI_MASK_SET_RAAGA_MASK                    0x00000040
#define BCHP_IPI0_INTR2_PCI_MASK_SET_RAAGA_SHIFT                   6
#define BCHP_IPI0_INTR2_PCI_MASK_SET_RAAGA_DEFAULT                 0x00000001

/* IPI0_INTR2 :: PCI_MASK_SET :: SSP [05:05] */
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SSP_MASK                      0x00000020
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SSP_SHIFT                     5
#define BCHP_IPI0_INTR2_PCI_MASK_SET_SSP_DEFAULT                   0x00000001

/* IPI0_INTR2 :: PCI_MASK_SET :: PCIE [04:04] */
#define BCHP_IPI0_INTR2_PCI_MASK_SET_PCIE_MASK                     0x00000010
#define BCHP_IPI0_INTR2_PCI_MASK_SET_PCIE_SHIFT                    4
#define BCHP_IPI0_INTR2_PCI_MASK_SET_PCIE_DEFAULT                  0x00000001

/* IPI0_INTR2 :: PCI_MASK_SET :: reserved2 [03:02] */
#define BCHP_IPI0_INTR2_PCI_MASK_SET_reserved2_MASK                0x0000000c
#define BCHP_IPI0_INTR2_PCI_MASK_SET_reserved2_SHIFT               2

/* IPI0_INTR2 :: PCI_MASK_SET :: CORE1 [01:01] */
#define BCHP_IPI0_INTR2_PCI_MASK_SET_CORE1_MASK                    0x00000002
#define BCHP_IPI0_INTR2_PCI_MASK_SET_CORE1_SHIFT                   1
#define BCHP_IPI0_INTR2_PCI_MASK_SET_CORE1_DEFAULT                 0x00000001

/* IPI0_INTR2 :: PCI_MASK_SET :: CORE0 [00:00] */
#define BCHP_IPI0_INTR2_PCI_MASK_SET_CORE0_MASK                    0x00000001
#define BCHP_IPI0_INTR2_PCI_MASK_SET_CORE0_SHIFT                   0
#define BCHP_IPI0_INTR2_PCI_MASK_SET_CORE0_DEFAULT                 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* IPI0_INTR2 :: PCI_MASK_CLEAR :: SPARE_BIT_17 [31:31] */
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_17_MASK           0x80000000
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_17_SHIFT          31
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_17_DEFAULT        0x00000001

/* IPI0_INTR2 :: PCI_MASK_CLEAR :: SPARE_BIT_16 [30:30] */
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_16_MASK           0x40000000
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_16_SHIFT          30
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_16_DEFAULT        0x00000001

/* IPI0_INTR2 :: PCI_MASK_CLEAR :: SPARE_BIT_15 [29:29] */
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_15_MASK           0x20000000
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_15_SHIFT          29
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_15_DEFAULT        0x00000001

/* IPI0_INTR2 :: PCI_MASK_CLEAR :: SPARE_BIT_14 [28:28] */
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_14_MASK           0x10000000
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_14_SHIFT          28
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_14_DEFAULT        0x00000001

/* IPI0_INTR2 :: PCI_MASK_CLEAR :: SPARE_BIT_13 [27:27] */
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_13_MASK           0x08000000
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_13_SHIFT          27
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_13_DEFAULT        0x00000001

/* IPI0_INTR2 :: PCI_MASK_CLEAR :: SPARE_BIT_12 [26:26] */
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_12_MASK           0x04000000
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_12_SHIFT          26
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_12_DEFAULT        0x00000001

/* IPI0_INTR2 :: PCI_MASK_CLEAR :: SPARE_BIT_11 [25:25] */
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_11_MASK           0x02000000
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_11_SHIFT          25
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_11_DEFAULT        0x00000001

/* IPI0_INTR2 :: PCI_MASK_CLEAR :: SPARE_BIT_10 [24:24] */
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_10_MASK           0x01000000
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_10_SHIFT          24
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_10_DEFAULT        0x00000001

/* IPI0_INTR2 :: PCI_MASK_CLEAR :: SPARE_BIT_9 [23:23] */
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_9_MASK            0x00800000
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_9_SHIFT           23
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_9_DEFAULT         0x00000001

/* IPI0_INTR2 :: PCI_MASK_CLEAR :: SPARE_BIT_8 [22:22] */
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_8_MASK            0x00400000
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_8_SHIFT           22
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_8_DEFAULT         0x00000001

/* IPI0_INTR2 :: PCI_MASK_CLEAR :: SPARE_BIT_7 [21:21] */
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_7_MASK            0x00200000
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_7_SHIFT           21
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_7_DEFAULT         0x00000001

/* IPI0_INTR2 :: PCI_MASK_CLEAR :: SPARE_BIT_6 [20:20] */
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_6_MASK            0x00100000
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_6_SHIFT           20
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_6_DEFAULT         0x00000001

/* IPI0_INTR2 :: PCI_MASK_CLEAR :: SPARE_BIT_5 [19:19] */
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_5_MASK            0x00080000
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_5_SHIFT           19
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_5_DEFAULT         0x00000001

/* IPI0_INTR2 :: PCI_MASK_CLEAR :: SPARE_BIT_4 [18:18] */
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_4_MASK            0x00040000
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_4_SHIFT           18
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_4_DEFAULT         0x00000001

/* IPI0_INTR2 :: PCI_MASK_CLEAR :: SPARE_BIT_3 [17:17] */
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_3_MASK            0x00020000
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_3_SHIFT           17
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_3_DEFAULT         0x00000001

/* IPI0_INTR2 :: PCI_MASK_CLEAR :: SPARE_BIT_2 [16:16] */
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_2_MASK            0x00010000
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_2_SHIFT           16
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_2_DEFAULT         0x00000001

/* IPI0_INTR2 :: PCI_MASK_CLEAR :: SPARE_BIT_1 [15:15] */
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_1_MASK            0x00008000
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_1_SHIFT           15
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_1_DEFAULT         0x00000001

/* IPI0_INTR2 :: PCI_MASK_CLEAR :: SPARE_BIT_0 [14:14] */
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_0_MASK            0x00004000
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_0_SHIFT           14
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SPARE_BIT_0_DEFAULT         0x00000001

/* IPI0_INTR2 :: PCI_MASK_CLEAR :: reserved0 [13:11] */
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_reserved0_MASK              0x00003800
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT             11

/* IPI0_INTR2 :: PCI_MASK_CLEAR :: RDC [10:10] */
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_RDC_MASK                    0x00000400
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_RDC_SHIFT                   10
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_RDC_DEFAULT                 0x00000001

/* IPI0_INTR2 :: PCI_MASK_CLEAR :: reserved1 [09:08] */
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_reserved1_MASK              0x00000300
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_reserved1_SHIFT             8

/* IPI0_INTR2 :: PCI_MASK_CLEAR :: SHVD0 [07:07] */
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SHVD0_MASK                  0x00000080
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SHVD0_SHIFT                 7
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SHVD0_DEFAULT               0x00000001

/* IPI0_INTR2 :: PCI_MASK_CLEAR :: RAAGA [06:06] */
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_RAAGA_MASK                  0x00000040
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_RAAGA_SHIFT                 6
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_RAAGA_DEFAULT               0x00000001

/* IPI0_INTR2 :: PCI_MASK_CLEAR :: SSP [05:05] */
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SSP_MASK                    0x00000020
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SSP_SHIFT                   5
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_SSP_DEFAULT                 0x00000001

/* IPI0_INTR2 :: PCI_MASK_CLEAR :: PCIE [04:04] */
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_PCIE_MASK                   0x00000010
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_PCIE_SHIFT                  4
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_PCIE_DEFAULT                0x00000001

/* IPI0_INTR2 :: PCI_MASK_CLEAR :: reserved2 [03:02] */
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_reserved2_MASK              0x0000000c
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_reserved2_SHIFT             2

/* IPI0_INTR2 :: PCI_MASK_CLEAR :: CORE1 [01:01] */
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_CORE1_MASK                  0x00000002
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_CORE1_SHIFT                 1
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_CORE1_DEFAULT               0x00000001

/* IPI0_INTR2 :: PCI_MASK_CLEAR :: CORE0 [00:00] */
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_CORE0_MASK                  0x00000001
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_CORE0_SHIFT                 0
#define BCHP_IPI0_INTR2_PCI_MASK_CLEAR_CORE0_DEFAULT               0x00000001

#endif /* #ifndef BCHP_IPI0_INTR2_H__ */

/* End of File */
