INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wingk/Desktop/Vivado/project_8/project_8.srcs/sources_1/new/cnt4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wingk/Desktop/Vivado/project_8/project_8.srcs/sim_1/new/cnt4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wingk/Desktop/Vivado/project_8/project_8.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
