<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2015.03.19.20:02:46"
 outputDirectory="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="MAX 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10M50DAF484C6GES"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="alt_vip_cl_cvo_0_clocked_video" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="alt_vip_cl_cvo_0_clocked_video_vid_clk"
       direction="input"
       role="vid_clk"
       width="1" />
   <port
       name="alt_vip_cl_cvo_0_clocked_video_vid_data"
       direction="output"
       role="vid_data"
       width="24" />
   <port
       name="alt_vip_cl_cvo_0_clocked_video_underflow"
       direction="output"
       role="underflow"
       width="1" />
   <port
       name="alt_vip_cl_cvo_0_clocked_video_vid_datavalid"
       direction="output"
       role="vid_datavalid"
       width="1" />
   <port
       name="alt_vip_cl_cvo_0_clocked_video_vid_v_sync"
       direction="output"
       role="vid_v_sync"
       width="1" />
   <port
       name="alt_vip_cl_cvo_0_clocked_video_vid_h_sync"
       direction="output"
       role="vid_h_sync"
       width="1" />
   <port
       name="alt_vip_cl_cvo_0_clocked_video_vid_f"
       direction="output"
       role="vid_f"
       width="1" />
   <port
       name="alt_vip_cl_cvo_0_clocked_video_vid_h"
       direction="output"
       role="vid_h"
       width="1" />
   <port
       name="alt_vip_cl_cvo_0_clocked_video_vid_v"
       direction="output"
       role="vid_v"
       width="1" />
  </interface>
  <interface name="altpll_qsys_c1" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="148500000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="altpll_qsys_c1_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="vip_qsys:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1426766562,AUTO_UNIQUE_ID=(alt_vip_cl_cvo:15.0:ACCEPT_COLOURS_IN_SEQ=0,ANC_LINE=0,AP_LINE=0,AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=6,BPS=8,CLOCKS_ARE_SAME=0,COLOUR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,FIELD0_ANC_LINE=0,FIELD0_V_BACK_PORCH=0,FIELD0_V_BLANK=0,FIELD0_V_FRONT_PORCH=0,FIELD0_V_RISING_EDGE=0,FIELD0_V_SYNC_LENGTH=0,FIFO_DEPTH=1920,F_FALLING_EDGE=0,F_RISING_EDGE=0,GENERATE_SYNC=0,H_ACTIVE_PIXELS=1920,H_BACK_PORCH=148,H_BLANK=0,H_FRONT_PORCH=88,H_SYNC_LENGTH=44,INTERLACED=0,NO_OF_CHANNELS=1,NO_OF_MODES=1,NUMBER_OF_COLOUR_PLANES=3,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,STD_WIDTH=1,TASK_WIDTH=8,THRESHOLD=1919,USE_CONTROL=0,USE_EMBEDDED_SYNCS=0,V_ACTIVE_LINES=1080,V_BACK_PORCH=36,V_BLANK=0,V_FRONT_PORCH=4,V_SYNC_LENGTH=5(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge:15.0:AUTO_DEVICE_FAMILY=MAX 10,AUTO_MAIN_CLOCK_CLOCK_RATE=0,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=2,DEFAULT_LINE_LENGTH=1920,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIXELS_IN_PARALLEL=1,RESP_DST_ADDRESS=1,RESP_SRC_ADDRESS=1,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_cvo_scheduler:15.0:AUTO_DEVICE_FAMILY=MAX 10,AUTO_MAIN_CLOCK_CLOCK_RATE=0,CONTEXT_WIDTH=8,DST_WIDTH=8,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_cvo_core:15.0:ACCEPT_COLOURS_IN_SEQ=0,ANC_LINE=0,AP_LINE=0,AUTO_MAIN_CLOCK_CLOCK_RATE=0,BPS=8,CLOCKS_ARE_SAME=0,COLOUR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,FAMILY=MAX 10,FIELD0_ANC_LINE=0,FIELD0_V_BACK_PORCH=0,FIELD0_V_BLANK=0,FIELD0_V_FRONT_PORCH=0,FIELD0_V_RISING_EDGE=0,FIELD0_V_SYNC_LENGTH=0,FIFO_DEPTH=1920,F_FALLING_EDGE=0,F_RISING_EDGE=0,GENERATE_SYNC=0,H_ACTIVE_PIXELS=1920,H_BACK_PORCH=148,H_BLANK=0,H_FRONT_PORCH=88,H_SYNC_LENGTH=44,INTERLACED=0,NO_OF_CHANNELS=1,NO_OF_MODES=1,NUMBER_OF_COLOUR_PLANES=3,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,STD_WIDTH=1,TASK_WIDTH=8,THRESHOLD=1919,UHD_MODE=1,USE_CONTROL=0,USE_EMBEDDED_SYNCS=0,V_ACTIVE_LINES=1080,V_BACK_PORCH=36,V_BLANK=0,V_FRONT_PORCH=4,V_SYNC_LENGTH=5)(clock:15.0:)(avalon_streaming:15.0:)(reset:15.0:)(clock:15.0:)(reset:15.0:)(clock:15.0:)(reset:15.0:)(clock:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:))(alt_vip_cl_tpg:15.0:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_SPEEDGRADE=6,AUTO_MAIN_CLOCK_CLOCK_DOMAIN=1,AUTO_MAIN_CLOCK_CLOCK_RATE=148500000,AUTO_MAIN_CLOCK_RESET_DOMAIN=1,BPS=8,COLOR_PLANES_ARE_IN_PARALLEL=1,COLOR_SPACE=RGB,FAMILY=MAX 10,INTERLACING=prog,MAX_HEIGHT=1080,MAX_WIDTH=1920,OUTPUT_FORMAT=4.4.4,PATTERN=colorbars,PIXELS_IN_PARALLEL=1,RUNTIME_CONTROL=0,UNIFORM_VALUE_BCR=16,UNIFORM_VALUE_GCB=16,UNIFORM_VALUE_RY=16(alt_vip_tpg_core:15.0:AUTO_DEVICE_FAMILY=MAX 10,AUTO_MAIN_CLOCK_CLOCK_RATE=148500000,BPS=8,COLOR_PLANES_ARE_IN_PARALLEL=1,COLOR_SPACE=RGB,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,INTERLACING=prog,MAX_HEIGHT=1080,MAX_WIDTH=1920,OUTPUT_FORMAT=4.4.4,PATTERN=colorbars,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8,UNIFORM_VALUE_BCR=16,UNIFORM_VALUE_GCB=16,UNIFORM_VALUE_RY=16)(alt_vip_video_output_bridge:15.0:AUTO_DEVICE_FAMILY=MAX 10,AUTO_MAIN_CLOCK_CLOCK_RATE=148500000,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,NUMBER_OF_COLOR_PLANES=3,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_tpg_scheduler:15.0:AUTO_DEVICE_FAMILY=MAX 10,AUTO_MAIN_CLOCK_CLOCK_RATE=148500000,BPS=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,INTERLACING=prog,MAX_HEIGHT=1080,MAX_WIDTH=1920,OUTPUT_FORMAT=4.4.4,PATTERN=colorbars,PIXELS_IN_PARALLEL=1,RUNTIME_CONTROL=0,SRC_WIDTH=8,TASK_WIDTH=8,UNIFORM_VALUE_BCR=16,UNIFORM_VALUE_GCB=16,UNIFORM_VALUE_RY=16)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=148500000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=148500000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:))(altpll:15.0:AUTO_DEVICE_FAMILY=MAX 10,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=100,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=297,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=100,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=297,CLK1_PHASE_SHIFT=0,CLK2_DIVIDE_BY=,CLK2_DUTY_CYCLE=,CLK2_MULTIPLY_BY=,CLK2_PHASE_SHIFT=,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 297 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 297 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT 0 CT#PORT_ARESET PORT_USED CT#BANDWIDTH_TYPE AUTO CT#INTENDED_DEVICE_FAMILY {MAX 10} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 100 CT#CLK1_DIVIDE_BY 100 CT#PORT_LOCKED PORT_USED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 1 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ1 148.50000000 PT#OUTPUT_FREQ0 148.50000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE 6 PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT1 0.00000000 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE1 148.500000 PT#EFF_OUTPUT_FREQ_VALUE0 148.500000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK1 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {MAX 10} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1426497023365699.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=MAX 10,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_USED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_USED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_UNUSED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT=)(clock_source:15.0:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(avalon_streaming:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)"
   instancePathKey="vip_qsys"
   kind="vip_qsys"
   version="1.0"
   name="vip_qsys">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1426766562" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/vip_qsys.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/vip_qsys_alt_vip_cl_cvo_0.v"
       type="VERILOG" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_video_input_bridge.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_cvo_scheduler.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_fifo.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_generic_step_count.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_to_binary.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_sync.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_trigger_sync.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_sync_generation.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_frame_counter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_sample_counter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_cvo_stream_marker.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_cvo_core.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_cvo_sync_compare.v"
       type="VERILOG" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_cvo_sync_conditioner.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_cvo_sync_generation.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_cvo_calculate_mode.v"
       type="VERILOG" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_cvo_mode_banks.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_cvo_statemachine.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_cvo_core.sdc"
       type="SDC" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/vip_qsys_alt_vip_cl_tpg_0.v"
       type="VERILOG" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_tpg_core.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_video_output_bridge.ocp"
       type="OTHER" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_tpg_scheduler.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/vip_qsys_altpll_stream.v"
       type="VERILOG" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/full_ip/cl_cvo/alt_vip_cl_cvo_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge/alt_vip_video_input_bridge_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/common/alt_vip_common_pkg.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge/src_hdl/alt_vip_video_input_bridge.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_cvo_scheduler/alt_vip_cvo_scheduler_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/common/alt_vip_common_pkg.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_cvo_scheduler/src_hdl/alt_vip_cvo_scheduler.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/alt_vip_cvo_core_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/common/alt_vip_common_pkg.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_to_binary/src_hdl/alt_vip_common_to_binary.v" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_sync_generation/src_hdl/alt_vip_common_sync_generation.v" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_sample_counter/src_hdl/alt_vip_common_sample_counter.v" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/src_hdl/alt_vip_cvo_stream_marker.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/src_hdl/alt_vip_cvo_core.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/src_hdl/alt_vip_cvo_sync_compare.v" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/src_hdl/alt_vip_cvo_sync_conditioner.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/src_hdl/alt_vip_cvo_sync_generation.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/src_hdl/alt_vip_cvo_calculate_mode.v" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/src_hdl/alt_vip_cvo_mode_banks.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/src_hdl/alt_vip_cvo_statemachine.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/alt_vip_cvo_core.sdc" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/full_ip/cl_test_pattern_generator/alt_vip_cl_tpg_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/utility/alt_vip_tpg_core/alt_vip_tpg_core_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/common/alt_vip_common_pkg.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/utility/alt_vip_tpg_core/src_hdl/alt_vip_tpg_core.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/common/alt_vip_common_pkg.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/src_hdl/alt_vip_video_output_bridge.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/src_hdl/alt_vip_video_output_bridge.ocp" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_tpg_scheduler/alt_vip_tpg_scheduler_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/common/alt_vip_common_pkg.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_tpg_scheduler/src_hdl/alt_vip_tpg_scheduler.sv" />
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="vip_qsys">queue size: 0 starting:vip_qsys "vip_qsys"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>6</b> modules, <b>11</b> connections]]></message>
   <message level="Debug" culprit="vip_qsys"><![CDATA["<b>vip_qsys</b>" reuses <b>alt_vip_cl_cvo</b> "<b>submodules/vip_qsys_alt_vip_cl_cvo_0</b>"]]></message>
   <message level="Debug" culprit="vip_qsys"><![CDATA["<b>vip_qsys</b>" reuses <b>alt_vip_cl_tpg</b> "<b>submodules/vip_qsys_alt_vip_cl_tpg_0</b>"]]></message>
   <message level="Debug" culprit="vip_qsys"><![CDATA["<b>vip_qsys</b>" reuses <b>altpll</b> "<b>submodules/vip_qsys_altpll_stream</b>"]]></message>
   <message level="Debug" culprit="vip_qsys"><![CDATA["<b>vip_qsys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="vip_qsys"><![CDATA["<b>vip_qsys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="vip_qsys">queue size: 4 starting:alt_vip_cl_cvo "submodules/vip_qsys_alt_vip_cl_cvo_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>13</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_cvo_0"><![CDATA["<b>alt_vip_cl_cvo_0</b>" reuses <b>alt_vip_video_input_bridge</b> "<b>submodules/alt_vip_video_input_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cvo_0"><![CDATA["<b>alt_vip_cl_cvo_0</b>" reuses <b>alt_vip_cvo_scheduler</b> "<b>submodules/alt_vip_cvo_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cvo_0"><![CDATA["<b>alt_vip_cl_cvo_0</b>" reuses <b>alt_vip_cvo_core</b> "<b>submodules/alt_vip_cvo_core</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_cvo_0"><![CDATA["<b>vip_qsys</b>" instantiated <b>alt_vip_cl_cvo</b> "<b>alt_vip_cl_cvo_0</b>"]]></message>
   <message level="Debug" culprit="vip_qsys">queue size: 5 starting:alt_vip_video_input_bridge "submodules/alt_vip_video_input_bridge"</message>
   <message level="Info" culprit="video_in"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_video_input_bridge</b> "<b>video_in</b>"]]></message>
   <message level="Debug" culprit="vip_qsys">queue size: 4 starting:alt_vip_cvo_scheduler "submodules/alt_vip_cvo_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_cvo_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="vip_qsys">queue size: 3 starting:alt_vip_cvo_core "submodules/alt_vip_cvo_core"</message>
   <message level="Info" culprit="cvo_core"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_cvo_core</b> "<b>cvo_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Debug" culprit="vip_qsys">queue size: 6 starting:alt_vip_cl_tpg "submodules/vip_qsys_alt_vip_cl_tpg_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_tpg_0"><![CDATA["<b>alt_vip_cl_tpg_0</b>" reuses <b>alt_vip_tpg_core</b> "<b>submodules/alt_vip_tpg_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_tpg_0"><![CDATA["<b>alt_vip_cl_tpg_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_tpg_0"><![CDATA["<b>alt_vip_cl_tpg_0</b>" reuses <b>alt_vip_tpg_scheduler</b> "<b>submodules/alt_vip_tpg_scheduler</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_tpg_0"><![CDATA["<b>vip_qsys</b>" instantiated <b>alt_vip_cl_tpg</b> "<b>alt_vip_cl_tpg_0</b>"]]></message>
   <message level="Debug" culprit="vip_qsys">queue size: 2 starting:alt_vip_tpg_core "submodules/alt_vip_tpg_core"</message>
   <message level="Info" culprit="tpg_core"><![CDATA["<b>alt_vip_cl_tpg_0</b>" instantiated <b>alt_vip_tpg_core</b> "<b>tpg_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="vip_qsys">queue size: 1 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out"><![CDATA["<b>alt_vip_cl_tpg_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="vip_qsys">queue size: 0 starting:alt_vip_tpg_scheduler "submodules/alt_vip_tpg_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_tpg_0</b>" instantiated <b>alt_vip_tpg_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="vip_qsys">queue size: 8 starting:altpll "submodules/vip_qsys_altpll_stream"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera/15.0/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/User/AppData/Local/Temp/alt6513_7104336583075751224.dir/0001_sopcgen/vip_qsys_altpll_stream.v --source=C:/Users/User/AppData/Local/Temp/alt6513_7104336583075751224.dir/0001_sopcgen/vip_qsys_altpll_stream.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/User/AppData/Local/Temp/alt6513_7104336583075751224.dir/0002_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 2.170s</message>
   <message level="Info" culprit="altpll_stream"><![CDATA["<b>vip_qsys</b>" instantiated <b>altpll</b> "<b>altpll_stream</b>"]]></message>
   <message level="Debug" culprit="vip_qsys">queue size: 7 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>vip_qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cl_cvo:15.0:ACCEPT_COLOURS_IN_SEQ=0,ANC_LINE=0,AP_LINE=0,AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=6,BPS=8,CLOCKS_ARE_SAME=0,COLOUR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,FIELD0_ANC_LINE=0,FIELD0_V_BACK_PORCH=0,FIELD0_V_BLANK=0,FIELD0_V_FRONT_PORCH=0,FIELD0_V_RISING_EDGE=0,FIELD0_V_SYNC_LENGTH=0,FIFO_DEPTH=1920,F_FALLING_EDGE=0,F_RISING_EDGE=0,GENERATE_SYNC=0,H_ACTIVE_PIXELS=1920,H_BACK_PORCH=148,H_BLANK=0,H_FRONT_PORCH=88,H_SYNC_LENGTH=44,INTERLACED=0,NO_OF_CHANNELS=1,NO_OF_MODES=1,NUMBER_OF_COLOUR_PLANES=3,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,STD_WIDTH=1,TASK_WIDTH=8,THRESHOLD=1919,USE_CONTROL=0,USE_EMBEDDED_SYNCS=0,V_ACTIVE_LINES=1080,V_BACK_PORCH=36,V_BLANK=0,V_FRONT_PORCH=4,V_SYNC_LENGTH=5(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge:15.0:AUTO_DEVICE_FAMILY=MAX 10,AUTO_MAIN_CLOCK_CLOCK_RATE=0,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=2,DEFAULT_LINE_LENGTH=1920,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIXELS_IN_PARALLEL=1,RESP_DST_ADDRESS=1,RESP_SRC_ADDRESS=1,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_cvo_scheduler:15.0:AUTO_DEVICE_FAMILY=MAX 10,AUTO_MAIN_CLOCK_CLOCK_RATE=0,CONTEXT_WIDTH=8,DST_WIDTH=8,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_cvo_core:15.0:ACCEPT_COLOURS_IN_SEQ=0,ANC_LINE=0,AP_LINE=0,AUTO_MAIN_CLOCK_CLOCK_RATE=0,BPS=8,CLOCKS_ARE_SAME=0,COLOUR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,FAMILY=MAX 10,FIELD0_ANC_LINE=0,FIELD0_V_BACK_PORCH=0,FIELD0_V_BLANK=0,FIELD0_V_FRONT_PORCH=0,FIELD0_V_RISING_EDGE=0,FIELD0_V_SYNC_LENGTH=0,FIFO_DEPTH=1920,F_FALLING_EDGE=0,F_RISING_EDGE=0,GENERATE_SYNC=0,H_ACTIVE_PIXELS=1920,H_BACK_PORCH=148,H_BLANK=0,H_FRONT_PORCH=88,H_SYNC_LENGTH=44,INTERLACED=0,NO_OF_CHANNELS=1,NO_OF_MODES=1,NUMBER_OF_COLOUR_PLANES=3,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,STD_WIDTH=1,TASK_WIDTH=8,THRESHOLD=1919,UHD_MODE=1,USE_CONTROL=0,USE_EMBEDDED_SYNCS=0,V_ACTIVE_LINES=1080,V_BACK_PORCH=36,V_BLANK=0,V_FRONT_PORCH=4,V_SYNC_LENGTH=5)(clock:15.0:)(avalon_streaming:15.0:)(reset:15.0:)(clock:15.0:)(reset:15.0:)(clock:15.0:)(reset:15.0:)(clock:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)"
   instancePathKey="vip_qsys:.:alt_vip_cl_cvo_0"
   kind="alt_vip_cl_cvo"
   version="15.0"
   name="vip_qsys_alt_vip_cl_cvo_0">
  <parameter name="FIFO_DEPTH" value="1920" />
  <parameter name="BPS" value="8" />
  <parameter name="FIELD0_V_SYNC_LENGTH" value="0" />
  <parameter name="F_FALLING_EDGE" value="0" />
  <parameter name="NO_OF_MODES" value="1" />
  <parameter name="FIELD0_V_BLANK" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="GENERATE_SYNC" value="0" />
  <parameter name="AP_LINE" value="0" />
  <parameter name="V_FRONT_PORCH" value="4" />
  <parameter name="ANC_LINE" value="0" />
  <parameter name="CLOCKS_ARE_SAME" value="0" />
  <parameter name="V_SYNC_LENGTH" value="5" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="F_RISING_EDGE" value="0" />
  <parameter name="FIELD0_ANC_LINE" value="0" />
  <parameter name="H_ACTIVE_PIXELS" value="1920" />
  <parameter name="H_SYNC_LENGTH" value="44" />
  <parameter name="H_BLANK" value="0" />
  <parameter name="FIELD0_V_FRONT_PORCH" value="0" />
  <parameter name="USE_CONTROL" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="INTERLACED" value="0" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="H_FRONT_PORCH" value="88" />
  <parameter name="STD_WIDTH" value="1" />
  <parameter name="COLOUR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="V_BACK_PORCH" value="36" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="THRESHOLD" value="1919" />
  <parameter name="V_BLANK" value="0" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="H_BACK_PORCH" value="148" />
  <parameter name="FIELD0_V_BACK_PORCH" value="0" />
  <parameter name="ACCEPT_COLOURS_IN_SEQ" value="0" />
  <parameter name="USE_EMBEDDED_SYNCS" value="0" />
  <parameter name="V_ACTIVE_LINES" value="1080" />
  <parameter name="NO_OF_CHANNELS" value="1" />
  <parameter name="NUMBER_OF_COLOUR_PLANES" value="3" />
  <parameter name="FIELD0_V_RISING_EDGE" value="0" />
  <generatedFiles>
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/vip_qsys_alt_vip_cl_cvo_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_video_input_bridge.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_cvo_scheduler.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_fifo.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_generic_step_count.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_to_binary.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_sync.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_trigger_sync.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_sync_generation.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_frame_counter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_sample_counter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_cvo_stream_marker.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_cvo_core.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_cvo_sync_compare.v"
       type="VERILOG" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_cvo_sync_conditioner.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_cvo_sync_generation.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_cvo_calculate_mode.v"
       type="VERILOG" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_cvo_mode_banks.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_cvo_statemachine.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_cvo_core.sdc"
       type="SDC" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/full_ip/cl_cvo/alt_vip_cl_cvo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge/alt_vip_video_input_bridge_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/common/alt_vip_common_pkg.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge/src_hdl/alt_vip_video_input_bridge.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_cvo_scheduler/alt_vip_cvo_scheduler_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/common/alt_vip_common_pkg.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_cvo_scheduler/src_hdl/alt_vip_cvo_scheduler.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/alt_vip_cvo_core_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/common/alt_vip_common_pkg.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_to_binary/src_hdl/alt_vip_common_to_binary.v" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_sync_generation/src_hdl/alt_vip_common_sync_generation.v" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_sample_counter/src_hdl/alt_vip_common_sample_counter.v" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/src_hdl/alt_vip_cvo_stream_marker.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/src_hdl/alt_vip_cvo_core.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/src_hdl/alt_vip_cvo_sync_compare.v" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/src_hdl/alt_vip_cvo_sync_conditioner.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/src_hdl/alt_vip_cvo_sync_generation.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/src_hdl/alt_vip_cvo_calculate_mode.v" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/src_hdl/alt_vip_cvo_mode_banks.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/src_hdl/alt_vip_cvo_statemachine.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/alt_vip_cvo_core.sdc" />
  </childSourceFiles>
  <instantiator instantiator="vip_qsys" as="alt_vip_cl_cvo_0" />
  <messages>
   <message level="Debug" culprit="vip_qsys">queue size: 4 starting:alt_vip_cl_cvo "submodules/vip_qsys_alt_vip_cl_cvo_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>13</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_cvo_0"><![CDATA["<b>alt_vip_cl_cvo_0</b>" reuses <b>alt_vip_video_input_bridge</b> "<b>submodules/alt_vip_video_input_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cvo_0"><![CDATA["<b>alt_vip_cl_cvo_0</b>" reuses <b>alt_vip_cvo_scheduler</b> "<b>submodules/alt_vip_cvo_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cvo_0"><![CDATA["<b>alt_vip_cl_cvo_0</b>" reuses <b>alt_vip_cvo_core</b> "<b>submodules/alt_vip_cvo_core</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_cvo_0"><![CDATA["<b>vip_qsys</b>" instantiated <b>alt_vip_cl_cvo</b> "<b>alt_vip_cl_cvo_0</b>"]]></message>
   <message level="Debug" culprit="vip_qsys">queue size: 5 starting:alt_vip_video_input_bridge "submodules/alt_vip_video_input_bridge"</message>
   <message level="Info" culprit="video_in"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_video_input_bridge</b> "<b>video_in</b>"]]></message>
   <message level="Debug" culprit="vip_qsys">queue size: 4 starting:alt_vip_cvo_scheduler "submodules/alt_vip_cvo_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_cvo_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="vip_qsys">queue size: 3 starting:alt_vip_cvo_core "submodules/alt_vip_cvo_core"</message>
   <message level="Info" culprit="cvo_core"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_cvo_core</b> "<b>cvo_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cl_tpg:15.0:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_SPEEDGRADE=6,AUTO_MAIN_CLOCK_CLOCK_DOMAIN=1,AUTO_MAIN_CLOCK_CLOCK_RATE=148500000,AUTO_MAIN_CLOCK_RESET_DOMAIN=1,BPS=8,COLOR_PLANES_ARE_IN_PARALLEL=1,COLOR_SPACE=RGB,FAMILY=MAX 10,INTERLACING=prog,MAX_HEIGHT=1080,MAX_WIDTH=1920,OUTPUT_FORMAT=4.4.4,PATTERN=colorbars,PIXELS_IN_PARALLEL=1,RUNTIME_CONTROL=0,UNIFORM_VALUE_BCR=16,UNIFORM_VALUE_GCB=16,UNIFORM_VALUE_RY=16(alt_vip_tpg_core:15.0:AUTO_DEVICE_FAMILY=MAX 10,AUTO_MAIN_CLOCK_CLOCK_RATE=148500000,BPS=8,COLOR_PLANES_ARE_IN_PARALLEL=1,COLOR_SPACE=RGB,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,INTERLACING=prog,MAX_HEIGHT=1080,MAX_WIDTH=1920,OUTPUT_FORMAT=4.4.4,PATTERN=colorbars,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8,UNIFORM_VALUE_BCR=16,UNIFORM_VALUE_GCB=16,UNIFORM_VALUE_RY=16)(alt_vip_video_output_bridge:15.0:AUTO_DEVICE_FAMILY=MAX 10,AUTO_MAIN_CLOCK_CLOCK_RATE=148500000,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,NUMBER_OF_COLOR_PLANES=3,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_tpg_scheduler:15.0:AUTO_DEVICE_FAMILY=MAX 10,AUTO_MAIN_CLOCK_CLOCK_RATE=148500000,BPS=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,INTERLACING=prog,MAX_HEIGHT=1080,MAX_WIDTH=1920,OUTPUT_FORMAT=4.4.4,PATTERN=colorbars,PIXELS_IN_PARALLEL=1,RUNTIME_CONTROL=0,SRC_WIDTH=8,TASK_WIDTH=8,UNIFORM_VALUE_BCR=16,UNIFORM_VALUE_GCB=16,UNIFORM_VALUE_RY=16)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=148500000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=148500000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)"
   instancePathKey="vip_qsys:.:alt_vip_cl_tpg_0"
   kind="alt_vip_cl_tpg"
   version="15.0"
   name="vip_qsys_alt_vip_cl_tpg_0">
  <parameter name="AUTO_MAIN_CLOCK_RESET_DOMAIN" value="1" />
  <parameter name="RUNTIME_CONTROL" value="0" />
  <parameter name="UNIFORM_VALUE_RY" value="16" />
  <parameter name="BPS" value="8" />
  <parameter name="MAX_WIDTH" value="1920" />
  <parameter name="AUTO_MAIN_CLOCK_CLOCK_DOMAIN" value="1" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="COLOR_SPACE" value="RGB" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="FAMILY" value="MAX 10" />
  <parameter name="INTERLACING" value="prog" />
  <parameter name="UNIFORM_VALUE_BCR" value="16" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="OUTPUT_FORMAT" value="4.4.4" />
  <parameter name="PATTERN" value="colorbars" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="AUTO_MAIN_CLOCK_CLOCK_RATE" value="148500000" />
  <parameter name="MAX_HEIGHT" value="1080" />
  <parameter name="UNIFORM_VALUE_GCB" value="16" />
  <generatedFiles>
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/vip_qsys_alt_vip_cl_tpg_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_tpg_core.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_video_output_bridge.ocp"
       type="OTHER" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_tpg_scheduler.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/full_ip/cl_test_pattern_generator/alt_vip_cl_tpg_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/utility/alt_vip_tpg_core/alt_vip_tpg_core_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/common/alt_vip_common_pkg.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/utility/alt_vip_tpg_core/src_hdl/alt_vip_tpg_core.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/common/alt_vip_common_pkg.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/src_hdl/alt_vip_video_output_bridge.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/src_hdl/alt_vip_video_output_bridge.ocp" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_tpg_scheduler/alt_vip_tpg_scheduler_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/common/alt_vip_common_pkg.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_tpg_scheduler/src_hdl/alt_vip_tpg_scheduler.sv" />
  </childSourceFiles>
  <instantiator instantiator="vip_qsys" as="alt_vip_cl_tpg_0" />
  <messages>
   <message level="Debug" culprit="vip_qsys">queue size: 6 starting:alt_vip_cl_tpg "submodules/vip_qsys_alt_vip_cl_tpg_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_tpg_0"><![CDATA["<b>alt_vip_cl_tpg_0</b>" reuses <b>alt_vip_tpg_core</b> "<b>submodules/alt_vip_tpg_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_tpg_0"><![CDATA["<b>alt_vip_cl_tpg_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_tpg_0"><![CDATA["<b>alt_vip_cl_tpg_0</b>" reuses <b>alt_vip_tpg_scheduler</b> "<b>submodules/alt_vip_tpg_scheduler</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_tpg_0"><![CDATA["<b>vip_qsys</b>" instantiated <b>alt_vip_cl_tpg</b> "<b>alt_vip_cl_tpg_0</b>"]]></message>
   <message level="Debug" culprit="vip_qsys">queue size: 2 starting:alt_vip_tpg_core "submodules/alt_vip_tpg_core"</message>
   <message level="Info" culprit="tpg_core"><![CDATA["<b>alt_vip_cl_tpg_0</b>" instantiated <b>alt_vip_tpg_core</b> "<b>tpg_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="vip_qsys">queue size: 1 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out"><![CDATA["<b>alt_vip_cl_tpg_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="vip_qsys">queue size: 0 starting:alt_vip_tpg_scheduler "submodules/alt_vip_tpg_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_tpg_0</b>" instantiated <b>alt_vip_tpg_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altpll:15.0:AUTO_DEVICE_FAMILY=MAX 10,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=100,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=297,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=100,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=297,CLK1_PHASE_SHIFT=0,CLK2_DIVIDE_BY=,CLK2_DUTY_CYCLE=,CLK2_MULTIPLY_BY=,CLK2_PHASE_SHIFT=,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 297 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 297 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT 0 CT#PORT_ARESET PORT_USED CT#BANDWIDTH_TYPE AUTO CT#INTENDED_DEVICE_FAMILY {MAX 10} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 100 CT#CLK1_DIVIDE_BY 100 CT#PORT_LOCKED PORT_USED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 1 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ1 148.50000000 PT#OUTPUT_FREQ0 148.50000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE 6 PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT1 0.00000000 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE1 148.500000 PT#EFF_OUTPUT_FREQ_VALUE0 148.500000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK1 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {MAX 10} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1426497023365699.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=MAX 10,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_USED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_USED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_UNUSED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT="
   instancePathKey="vip_qsys:.:altpll_stream"
   kind="altpll"
   version="15.0"
   name="vip_qsys_altpll_stream">
  <parameter name="CLK3_PHASE_SHIFT" value="" />
  <parameter name="PORT_LOCKED" value="PORT_USED" />
  <parameter name="CLK2_PHASE_SHIFT" value="" />
  <parameter name="CLK4_PHASE_SHIFT" value="" />
  <parameter name="CLK5_DUTY_CYCLE" value="" />
  <parameter name="PORT_SCANDATAOUT" value="PORT_UNUSED" />
  <parameter name="CLK1_PHASE_SHIFT" value="0" />
  <parameter name="CLK5_PHASE_SHIFT" value="" />
  <parameter name="HIDDEN_CUSTOM_ELABORATION" value="altpll_avalon_elaboration" />
  <parameter name="CLK8_DUTY_CYCLE" value="" />
  <parameter name="CLK0_DIVIDE_BY" value="100" />
  <parameter name="CLK7_PHASE_SHIFT" value="" />
  <parameter name="CLK0_PHASE_SHIFT" value="0" />
  <parameter name="CLK6_PHASE_SHIFT" value="" />
  <parameter name="CLK8_PHASE_SHIFT" value="" />
  <parameter name="PORT_clk8" value="" />
  <parameter name="INVALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PORT_clk9" value="" />
  <parameter name="PORT_clk6" value="" />
  <parameter name="PORT_clk7" value="" />
  <parameter name="EXTCLK2_DIVIDE_BY" value="" />
  <parameter name="PORT_clk4" value="PORT_UNUSED" />
  <parameter name="PORT_clk5" value="PORT_UNUSED" />
  <parameter name="PORT_clk2" value="PORT_UNUSED" />
  <parameter name="EXTCLK3_DUTY_CYCLE" value="" />
  <parameter name="PORT_clk3" value="PORT_UNUSED" />
  <parameter name="PORT_clk0" value="PORT_USED" />
  <parameter name="PORT_clk1" value="PORT_USED" />
  <parameter name="INCLK0_INPUT_FREQUENCY" value="20000" />
  <parameter name="PORT_extclkena0" value="" />
  <parameter name="SKIP_VCO" value="" />
  <parameter name="PORT_extclkena1" value="" />
  <parameter name="PORT_extclkena2" value="" />
  <parameter name="CLK2_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclkena3" value="" />
  <parameter name="PORT_CONFIGUPDATE" value="PORT_UNUSED" />
  <parameter name="GATE_LOCK_SIGNAL" value="" />
  <parameter name="CLK7_DIVIDE_BY" value="" />
  <parameter name="CLK8_DIVIDE_BY" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_INCLK_INTERFACE_CLOCK_RATE" value="50000000" />
  <parameter name="PORT_ENABLE1" value="" />
  <parameter name="PORT_VCOUNDERRANGE" value="" />
  <parameter name="GATE_LOCK_COUNTER" value="" />
  <parameter name="ENABLE_SWITCH_OVER_COUNTER" value="" />
  <parameter name="SWITCH_OVER_TYPE" value="" />
  <parameter name="PORT_ENABLE0" value="" />
  <parameter name="EXTCLK3_DIVIDE_BY" value="" />
  <parameter name="PORT_SCANACLR" value="PORT_UNUSED" />
  <parameter name="CLK1_DIVIDE_BY" value="100" />
  <parameter name="CLK9_DIVIDE_BY" value="" />
  <parameter name="FEEDBACK_SOURCE" value="" />
  <parameter name="CLK1_DUTY_CYCLE" value="50" />
  <parameter name="BANDWIDTH_TYPE" value="AUTO" />
  <parameter name="SPREAD_FREQUENCY" value="" />
  <parameter name="PORT_PLLENA" value="PORT_UNUSED" />
  <parameter name="LOCK_HIGH" value="" />
  <parameter
     name="HIDDEN_USED_PORTS"
     value="UP#locked used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used" />
  <parameter name="EXTCLK1_DIVIDE_BY" value="" />
  <parameter name="DOWN_SPREAD" value="" />
  <parameter name="PORT_SCANDONE" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_LOSSCLK" value="" />
  <parameter name="PORT_SCANCLKENA" value="PORT_UNUSED" />
  <parameter name="PORT_FBOUT" value="" />
  <parameter name="VCO_FREQUENCY_CONTROL" value="" />
  <parameter
     name="HIDDEN_IF_PORTS"
     value="IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0}" />
  <parameter
     name="HIDDEN_MF_PORTS"
     value="MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1" />
  <parameter name="CLK9_PHASE_SHIFT" value="" />
  <parameter name="CLK6_DIVIDE_BY" value="" />
  <parameter name="CLK3_DIVIDE_BY" value="" />
  <parameter name="EXTCLK0_MULTIPLY_BY" value="" />
  <parameter name="PORT_PHASEUPDOWN" value="PORT_UNUSED" />
  <parameter name="BANDWIDTH" value="" />
  <parameter name="CLK0_DUTY_CYCLE" value="50" />
  <parameter name="WIDTH_CLOCK" value="5" />
  <parameter name="EXTCLK1_MULTIPLY_BY" value="" />
  <parameter name="VCO_PHASE_SHIFT_STEP" value="" />
  <parameter name="PLL_TYPE" value="AUTO" />
  <parameter name="EXTCLK2_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK3_MULTIPLY_BY" value="" />
  <parameter name="CLK4_DIVIDE_BY" value="" />
  <parameter name="PORT_FBIN" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_GATED_LOCK" value="" />
  <parameter name="PORT_PHASECOUNTERSELECT" value="PORT_UNUSED" />
  <parameter name="PORT_VCOOVERRANGE" value="" />
  <parameter name="DPA_DIVIDE_BY" value="" />
  <parameter
     name="HIDDEN_PRIVATES"
     value="PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 1 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ1 148.50000000 PT#OUTPUT_FREQ0 148.50000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE 6 PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT1 0.00000000 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE1 148.500000 PT#EFF_OUTPUT_FREQ_VALUE0 148.500000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK1 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {MAX 10} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1426497023365699.mif PT#ACTIVECLK_CHECK 0" />
  <parameter name="VCO_DIVIDE_BY" value="" />
  <parameter name="CLK3_DUTY_CYCLE" value="" />
  <parameter name="SCAN_CHAIN" value="" />
  <parameter name="LOCK_LOW" value="" />
  <parameter name="CLK0_MULTIPLY_BY" value="297" />
  <parameter name="PORT_SCANWRITE" value="PORT_UNUSED" />
  <parameter name="CLK1_MULTIPLY_BY" value="297" />
  <parameter name="PORT_SCLKOUT1" value="" />
  <parameter
     name="HIDDEN_IS_NUMERIC"
     value="IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1" />
  <parameter name="CLK3_MULTIPLY_BY" value="" />
  <parameter name="PORT_CLKLOSS" value="PORT_UNUSED" />
  <parameter name="CLK2_MULTIPLY_BY" value="" />
  <parameter name="CLK4_MULTIPLY_BY" value="" />
  <parameter name="PORT_SCLKOUT0" value="" />
  <parameter name="PORT_SCANREAD" value="PORT_UNUSED" />
  <parameter name="CLK4_DUTY_CYCLE" value="" />
  <parameter name="PORT_clkena0" value="PORT_UNUSED" />
  <parameter name="PORT_PHASEDONE" value="PORT_UNUSED" />
  <parameter name="PORT_clkena1" value="PORT_UNUSED" />
  <parameter name="PORT_clkena2" value="PORT_UNUSED" />
  <parameter name="PORT_PFDENA" value="PORT_UNUSED" />
  <parameter name="PORT_clkena3" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDATA" value="PORT_UNUSED" />
  <parameter name="CLK6_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_DIVIDE_BY" value="" />
  <parameter name="CLK5_MULTIPLY_BY" value="" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="OPERATION_MODE" value="NORMAL" />
  <parameter name="EXTCLK2_DUTY_CYCLE" value="" />
  <parameter name="WIDTH_PHASECOUNTERSELECT" value="" />
  <parameter name="SWITCH_OVER_COUNTER" value="" />
  <parameter name="CLK7_MULTIPLY_BY" value="" />
  <parameter name="PORT_clkena4" value="PORT_UNUSED" />
  <parameter name="PORT_clkena5" value="PORT_UNUSED" />
  <parameter name="SCAN_CHAIN_MIF_FILE" value="" />
  <parameter name="CLK8_MULTIPLY_BY" value="" />
  <parameter name="CLK9_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK2_PHASE_SHIFT" value="" />
  <parameter name="COMPENSATE_CLOCK" value="CLK0" />
  <parameter name="PORT_INCLK0" value="PORT_USED" />
  <parameter name="PORT_CLKSWITCH" value="PORT_UNUSED" />
  <parameter name="EXTCLK3_PHASE_SHIFT" value="" />
  <parameter name="PORT_INCLK1" value="PORT_UNUSED" />
  <parameter name="CLK5_DIVIDE_BY" value="" />
  <parameter name="CLK9_DUTY_CYCLE" value="" />
  <parameter name="CLK6_DUTY_CYCLE" value="" />
  <parameter name="DPA_DIVIDER" value="" />
  <parameter name="VCO_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK1_PHASE_SHIFT" value="" />
  <parameter
     name="HIDDEN_CONSTANTS"
     value="CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 297 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 297 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT 0 CT#PORT_ARESET PORT_USED CT#BANDWIDTH_TYPE AUTO CT#INTENDED_DEVICE_FAMILY {MAX 10} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 100 CT#CLK1_DIVIDE_BY 100 CT#PORT_LOCKED PORT_USED" />
  <parameter name="EXTCLK0_PHASE_SHIFT" value="" />
  <parameter name="AVALON_USE_SEPARATE_SYSCLK" value="NO" />
  <parameter name="SELF_RESET_ON_LOSS_LOCK" value="" />
  <parameter name="CLK2_DIVIDE_BY" value="" />
  <parameter name="PORT_PHASESTEP" value="PORT_UNUSED" />
  <parameter name="USING_FBMIMICBIDIR_PORT" value="" />
  <parameter name="PORT_CLKBAD1" value="PORT_UNUSED" />
  <parameter name="QUALIFY_CONF_DONE" value="" />
  <parameter name="PORT_ARESET" value="PORT_USED" />
  <parameter name="DPA_MULTIPLY_BY" value="" />
  <parameter name="INCLK1_INPUT_FREQUENCY" value="" />
  <parameter name="CLK7_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK0_DUTY_CYCLE" value="" />
  <parameter name="HIDDEN_CUSTOM_POST_EDIT" value="altpll_avalon_post_edit" />
  <parameter name="HIDDEN_IS_FIRST_EDIT" value="0" />
  <parameter name="VALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PRIMARY_CLOCK" value="" />
  <parameter name="SELF_RESET_ON_GATED_LOSS_LOCK" value="" />
  <parameter name="SCLKOUT0_PHASE_SHIFT" value="" />
  <parameter name="PORT_ACTIVECLOCK" value="PORT_UNUSED" />
  <parameter name="PORT_SCANCLK" value="PORT_UNUSED" />
  <parameter name="SCLKOUT1_PHASE_SHIFT" value="" />
  <parameter name="PORT_extclk3" value="PORT_UNUSED" />
  <parameter name="EXTCLK1_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclk0" value="PORT_UNUSED" />
  <parameter name="PORT_CLKBAD0" value="PORT_UNUSED" />
  <parameter name="PORT_extclk2" value="PORT_UNUSED" />
  <parameter name="PORT_extclk1" value="PORT_UNUSED" />
  <generatedFiles>
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/vip_qsys_altpll_stream.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="vip_qsys" as="altpll_stream" />
  <messages>
   <message level="Debug" culprit="vip_qsys">queue size: 8 starting:altpll "submodules/vip_qsys_altpll_stream"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera/15.0/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/User/AppData/Local/Temp/alt6513_7104336583075751224.dir/0001_sopcgen/vip_qsys_altpll_stream.v --source=C:/Users/User/AppData/Local/Temp/alt6513_7104336583075751224.dir/0001_sopcgen/vip_qsys_altpll_stream.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/User/AppData/Local/Temp/alt6513_7104336583075751224.dir/0002_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 2.170s</message>
   <message level="Info" culprit="altpll_stream"><![CDATA["<b>vip_qsys</b>" instantiated <b>altpll</b> "<b>altpll_stream</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:15.0:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="vip_qsys:.:rst_controller"
   kind="altera_reset_controller"
   version="15.0"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="vip_qsys" as="rst_controller,rst_controller_001" />
  <messages>
   <message level="Debug" culprit="vip_qsys">queue size: 7 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>vip_qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_video_input_bridge:15.0:AUTO_DEVICE_FAMILY=MAX 10,AUTO_MAIN_CLOCK_CLOCK_RATE=0,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=2,DEFAULT_LINE_LENGTH=1920,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIXELS_IN_PARALLEL=1,RESP_DST_ADDRESS=1,RESP_SRC_ADDRESS=1,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1"
   instancePathKey="vip_qsys:.:alt_vip_cl_cvo_0:.:video_in"
   kind="alt_vip_video_input_bridge"
   version="15.0"
   name="alt_vip_video_input_bridge">
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="AUTO_MAIN_CLOCK_CLOCK_RATE" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_video_input_bridge.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge/alt_vip_video_input_bridge_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/common/alt_vip_common_pkg.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge/src_hdl/alt_vip_video_input_bridge.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="vip_qsys_alt_vip_cl_cvo_0" as="video_in" />
  <messages>
   <message level="Debug" culprit="vip_qsys">queue size: 5 starting:alt_vip_video_input_bridge "submodules/alt_vip_video_input_bridge"</message>
   <message level="Info" culprit="video_in"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_video_input_bridge</b> "<b>video_in</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cvo_scheduler:15.0:AUTO_DEVICE_FAMILY=MAX 10,AUTO_MAIN_CLOCK_CLOCK_RATE=0,CONTEXT_WIDTH=8,DST_WIDTH=8,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="vip_qsys:.:alt_vip_cl_cvo_0:.:scheduler"
   kind="alt_vip_cvo_scheduler"
   version="15.0"
   name="alt_vip_cvo_scheduler">
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="AUTO_MAIN_CLOCK_CLOCK_RATE" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_cvo_scheduler.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_cvo_scheduler/alt_vip_cvo_scheduler_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/common/alt_vip_common_pkg.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_cvo_scheduler/src_hdl/alt_vip_cvo_scheduler.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="vip_qsys_alt_vip_cl_cvo_0" as="scheduler" />
  <messages>
   <message level="Debug" culprit="vip_qsys">queue size: 4 starting:alt_vip_cvo_scheduler "submodules/alt_vip_cvo_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_cvo_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cvo_core:15.0:ACCEPT_COLOURS_IN_SEQ=0,ANC_LINE=0,AP_LINE=0,AUTO_MAIN_CLOCK_CLOCK_RATE=0,BPS=8,CLOCKS_ARE_SAME=0,COLOUR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,FAMILY=MAX 10,FIELD0_ANC_LINE=0,FIELD0_V_BACK_PORCH=0,FIELD0_V_BLANK=0,FIELD0_V_FRONT_PORCH=0,FIELD0_V_RISING_EDGE=0,FIELD0_V_SYNC_LENGTH=0,FIFO_DEPTH=1920,F_FALLING_EDGE=0,F_RISING_EDGE=0,GENERATE_SYNC=0,H_ACTIVE_PIXELS=1920,H_BACK_PORCH=148,H_BLANK=0,H_FRONT_PORCH=88,H_SYNC_LENGTH=44,INTERLACED=0,NO_OF_CHANNELS=1,NO_OF_MODES=1,NUMBER_OF_COLOUR_PLANES=3,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,STD_WIDTH=1,TASK_WIDTH=8,THRESHOLD=1919,UHD_MODE=1,USE_CONTROL=0,USE_EMBEDDED_SYNCS=0,V_ACTIVE_LINES=1080,V_BACK_PORCH=36,V_BLANK=0,V_FRONT_PORCH=4,V_SYNC_LENGTH=5"
   instancePathKey="vip_qsys:.:alt_vip_cl_cvo_0:.:cvo_core"
   kind="alt_vip_cvo_core"
   version="15.0"
   name="alt_vip_cvo_core">
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="AUTO_MAIN_CLOCK_CLOCK_RATE" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_fifo.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_generic_step_count.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_to_binary.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_sync.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_trigger_sync.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_sync_generation.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_frame_counter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_sample_counter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_cvo_stream_marker.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_cvo_core.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_cvo_sync_compare.v"
       type="VERILOG" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_cvo_sync_conditioner.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_cvo_sync_generation.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_cvo_calculate_mode.v"
       type="VERILOG" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_cvo_mode_banks.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_cvo_statemachine.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_cvo_core.sdc"
       type="SDC" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/alt_vip_cvo_core_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/common/alt_vip_common_pkg.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_to_binary/src_hdl/alt_vip_common_to_binary.v" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_sync_generation/src_hdl/alt_vip_common_sync_generation.v" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_sample_counter/src_hdl/alt_vip_common_sample_counter.v" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/src_hdl/alt_vip_cvo_stream_marker.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/src_hdl/alt_vip_cvo_core.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/src_hdl/alt_vip_cvo_sync_compare.v" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/src_hdl/alt_vip_cvo_sync_conditioner.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/src_hdl/alt_vip_cvo_sync_generation.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/src_hdl/alt_vip_cvo_calculate_mode.v" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/src_hdl/alt_vip_cvo_mode_banks.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/src_hdl/alt_vip_cvo_statemachine.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/alt_vip_cvo_core.sdc" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="vip_qsys_alt_vip_cl_cvo_0" as="cvo_core" />
  <messages>
   <message level="Debug" culprit="vip_qsys">queue size: 3 starting:alt_vip_cvo_core "submodules/alt_vip_cvo_core"</message>
   <message level="Info" culprit="cvo_core"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_cvo_core</b> "<b>cvo_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_tpg_core:15.0:AUTO_DEVICE_FAMILY=MAX 10,AUTO_MAIN_CLOCK_CLOCK_RATE=148500000,BPS=8,COLOR_PLANES_ARE_IN_PARALLEL=1,COLOR_SPACE=RGB,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,INTERLACING=prog,MAX_HEIGHT=1080,MAX_WIDTH=1920,OUTPUT_FORMAT=4.4.4,PATTERN=colorbars,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8,UNIFORM_VALUE_BCR=16,UNIFORM_VALUE_GCB=16,UNIFORM_VALUE_RY=16"
   instancePathKey="vip_qsys:.:alt_vip_cl_tpg_0:.:tpg_core"
   kind="alt_vip_tpg_core"
   version="15.0"
   name="alt_vip_tpg_core">
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="AUTO_MAIN_CLOCK_CLOCK_RATE" value="148500000" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_tpg_core.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/utility/alt_vip_tpg_core/alt_vip_tpg_core_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/common/alt_vip_common_pkg.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/utility/alt_vip_tpg_core/src_hdl/alt_vip_tpg_core.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="vip_qsys_alt_vip_cl_tpg_0" as="tpg_core" />
  <messages>
   <message level="Debug" culprit="vip_qsys">queue size: 2 starting:alt_vip_tpg_core "submodules/alt_vip_tpg_core"</message>
   <message level="Info" culprit="tpg_core"><![CDATA["<b>alt_vip_cl_tpg_0</b>" instantiated <b>alt_vip_tpg_core</b> "<b>tpg_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_video_output_bridge:15.0:AUTO_DEVICE_FAMILY=MAX 10,AUTO_MAIN_CLOCK_CLOCK_RATE=148500000,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,NUMBER_OF_COLOR_PLANES=3,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1"
   instancePathKey="vip_qsys:.:alt_vip_cl_tpg_0:.:video_out"
   kind="alt_vip_video_output_bridge"
   version="15.0"
   name="alt_vip_video_output_bridge">
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="AUTO_MAIN_CLOCK_CLOCK_RATE" value="148500000" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_video_output_bridge.ocp"
       type="OTHER" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/common/alt_vip_common_pkg.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/src_hdl/alt_vip_video_output_bridge.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/src_hdl/alt_vip_video_output_bridge.ocp" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="vip_qsys_alt_vip_cl_tpg_0" as="video_out" />
  <messages>
   <message level="Debug" culprit="vip_qsys">queue size: 1 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out"><![CDATA["<b>alt_vip_cl_tpg_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_tpg_scheduler:15.0:AUTO_DEVICE_FAMILY=MAX 10,AUTO_MAIN_CLOCK_CLOCK_RATE=148500000,BPS=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,INTERLACING=prog,MAX_HEIGHT=1080,MAX_WIDTH=1920,OUTPUT_FORMAT=4.4.4,PATTERN=colorbars,PIXELS_IN_PARALLEL=1,RUNTIME_CONTROL=0,SRC_WIDTH=8,TASK_WIDTH=8,UNIFORM_VALUE_BCR=16,UNIFORM_VALUE_GCB=16,UNIFORM_VALUE_RY=16"
   instancePathKey="vip_qsys:.:alt_vip_cl_tpg_0:.:scheduler"
   kind="alt_vip_tpg_scheduler"
   version="15.0"
   name="alt_vip_tpg_scheduler">
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="AUTO_MAIN_CLOCK_CLOCK_RATE" value="148500000" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
   <file
       path="F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_tpg_scheduler.sv"
       type="SYSTEM_VERILOG_ENCRYPT" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_tpg_scheduler/alt_vip_tpg_scheduler_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/common/alt_vip_common_pkg.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" />
   <file
       path="C:/altera/15.0/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_tpg_scheduler/src_hdl/alt_vip_tpg_scheduler.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="vip_qsys_alt_vip_cl_tpg_0" as="scheduler" />
  <messages>
   <message level="Debug" culprit="vip_qsys">queue size: 0 starting:alt_vip_tpg_scheduler "submodules/alt_vip_tpg_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_tpg_0</b>" instantiated <b>alt_vip_tpg_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/svn/board_test_code/DECA_50_revC/HDMI_TX_VIP_VPG/vip_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
</deploy>
