
*** Running vivado
    with args -log lab903.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab903.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source lab903.tcl -notrace
Command: synth_design -top lab903 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4656 
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/KeyboardCtrl.v:18]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/KeyboardCtrl.v:19]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/KeyboardCtrl.v:20]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/KeyboardCtrl.v:21]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/KeyboardCtrl.v:22]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/KeyboardCtrl.v:23]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/KeyboardCtrl.v:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/KeyboardCtrl.v:26]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/KeyboardCtrl.v:27]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/KeyboardCtrl.v:28]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/KeyboardCtrl.v:29]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/KeyboardCtrl.v:31]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/KeyboardCtrl.v:32]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/KeyboardCtrl.v:33]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/KeyboardCtrl.v:34]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/KeyboardCtrl.v:35]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/Ps2Interface.v:191]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/Ps2Interface.v:192]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/Ps2Interface.v:193]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/Ps2Interface.v:194]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/Ps2Interface.v:229]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/Ps2Interface.v:231]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/Ps2Interface.v:232]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/Ps2Interface.v:233]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/Ps2Interface.v:234]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/Ps2Interface.v:235]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/Ps2Interface.v:236]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/Ps2Interface.v:237]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/Ps2Interface.v:238]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/Ps2Interface.v:239]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/Ps2Interface.v:240]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/Ps2Interface.v:241]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/Ps2Interface.v:242]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/Ps2Interface.v:243]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/Ps2Interface.v:244]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/Ps2Interface.v:245]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 952.395 ; gain = 238.402
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab903' [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/new/lab903.v:23]
INFO: [Synth 8-6157] synthesizing module 'KeyboardDecoder' [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/KeyboardDecoder.v:1]
	Parameter INIT bound to: 2'b00 
	Parameter WAIT_FOR_SIGNAL bound to: 2'b01 
	Parameter GET_SIGNAL_DOWN bound to: 2'b10 
	Parameter WAIT_RELEASE bound to: 2'b11 
	Parameter IS_INIT bound to: 8'b10101010 
	Parameter IS_EXTEND bound to: 8'b11100000 
	Parameter IS_BREAK bound to: 8'b11110000 
INFO: [Synth 8-6157] synthesizing module 'KeyboardCtrl' [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/KeyboardCtrl.v:1]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter RESET bound to: 3'b000 
	Parameter SEND_CMD bound to: 3'b001 
	Parameter WAIT_ACK bound to: 3'b010 
	Parameter WAIT_KEYIN bound to: 3'b011 
	Parameter GET_BREAK bound to: 3'b100 
	Parameter GET_EXTEND bound to: 3'b101 
	Parameter RESET_WAIT_BAT bound to: 3'b110 
	Parameter CMD_RESET bound to: 8'b11111111 
	Parameter CMD_SET_STATUS_LEDS bound to: 8'b11101101 
	Parameter RSP_ACK bound to: 8'b11111010 
	Parameter RSP_BAT_PASS bound to: 8'b10101010 
	Parameter BREAK_CODE bound to: 8'b11110000 
	Parameter EXTEND_CODE bound to: 8'b11100000 
	Parameter CAPS_LOCK bound to: 8'b01011000 
	Parameter NUM_LOCK bound to: 8'b01110111 
	Parameter SCR_LOCK bound to: 8'b01111110 
INFO: [Synth 8-6157] synthesizing module 'Ps2Interface' [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/Ps2Interface.v:164]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter CLOCK_CNT_100US bound to: 10000 - type: integer 
	Parameter CLOCK_CNT_20US bound to: 2000 - type: integer 
	Parameter DEBOUNCE_DELAY bound to: 15 - type: integer 
	Parameter BITS_NUM bound to: 11 - type: integer 
	Parameter parity_table bound to: 256'b1001011001101001011010011001011001101001100101101001011001101001011010011001011010010110011010011001011001101001011010011001011001101001100101101001011001101001100101100110100101101001100101101001011001101001011010011001011001101001100101101001011001101001 
	Parameter IDLE bound to: 4'b0000 
	Parameter RX_NEG_EDGE bound to: 4'b0001 
	Parameter RX_CLK_LOW bound to: 4'b0010 
	Parameter RX_CLK_HIGH bound to: 4'b0011 
	Parameter TX_FORCE_CLK_LOW bound to: 4'b0100 
	Parameter TX_BRING_DATA_LOW bound to: 4'b0101 
	Parameter TX_RELEASE_CLK bound to: 4'b0110 
	Parameter TX_WAIT_FIRTS_NEG_EDGE bound to: 4'b0111 
	Parameter TX_CLK_LOW bound to: 4'b1000 
	Parameter TX_WAIT_POS_EDGE bound to: 4'b1001 
	Parameter TX_CLK_HIGH bound to: 4'b1010 
	Parameter TX_WAIT_POS_EDGE_BEFORE_ACK bound to: 4'b1011 
	Parameter TX_WAIT_ACK bound to: 4'b1100 
	Parameter TX_RECEIVED_ACK bound to: 4'b1101 
	Parameter TX_ERROR_NO_ACK bound to: 4'b1110 
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
INFO: [Synth 8-6155] done synthesizing module 'Ps2Interface' (2#1) [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/Ps2Interface.v:164]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardCtrl' (3#1) [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/KeyboardCtrl.v:1]
INFO: [Synth 8-226] default block is never used [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/KeyboardDecoder.v:71]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardDecoder' (4#1) [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/imports/keyboard_sample_code/KeyboardDecoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'count' [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/new/count.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/new/count.v:46]
WARNING: [Synth 8-5788] Register next_state_reg in module count is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/new/count.v:50]
WARNING: [Synth 8-5788] Register value_reg in module count is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/new/count.v:160]
INFO: [Synth 8-6155] done synthesizing module 'count' (5#1) [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/new/count.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'in0' does not match port width (5) of module 'count' [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/new/lab903.v:56]
WARNING: [Synth 8-689] width (4) of port connection 'in1' does not match port width (5) of module 'count' [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/new/lab903.v:57]
WARNING: [Synth 8-689] width (4) of port connection 'in2' does not match port width (5) of module 'count' [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/new/lab903.v:58]
WARNING: [Synth 8-689] width (4) of port connection 'in3' does not match port width (5) of module 'count' [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/new/lab903.v:59]
INFO: [Synth 8-6157] synthesizing module 'value' [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/new/value.v:23]
INFO: [Synth 8-6155] done synthesizing module 'value' (6#1) [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/new/value.v:23]
INFO: [Synth 8-6157] synthesizing module 'display' [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/new/display.v:1]
INFO: [Synth 8-226] default block is never used [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/new/display.v:19]
INFO: [Synth 8-226] default block is never used [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/new/display.v:47]
INFO: [Synth 8-6155] done synthesizing module 'display' (7#1) [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/new/display.v:1]
INFO: [Synth 8-6155] done synthesizing module 'lab903' (8#1) [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/sources_1/new/lab903.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1005.684 ; gain = 291.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1005.684 ; gain = 291.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1005.684 ; gain = 291.691
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1005.684 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/constrs_1/imports/lab8_3_105061117_ver1/lab8_3.xdc]
Finished Parsing XDC File [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/constrs_1/imports/lab8_3_105061117_ver1/lab8_3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.srcs/constrs_1/imports/lab8_3_105061117_ver1/lab8_3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab903_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab903_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1119.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1119.027 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1119.027 ; gain = 405.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1119.027 ; gain = 405.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1119.027 ; gain = 405.035
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-5544] ROM "ps2_clk_out_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ps2_clk_en_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'KeyboardCtrl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'KeyboardDecoder'
INFO: [Synth 8-5546] ROM "in0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                  000000000000010 |                             0000
        TX_FORCE_CLK_LOW |                  000000000001000 |                             0100
       TX_BRING_DATA_LOW |                  000000000010000 |                             0101
          TX_RELEASE_CLK |                  100000000000000 |                             0110
  TX_WAIT_FIRTS_NEG_EDGE |                  001000000000000 |                             0111
              TX_CLK_LOW |                  000100000000000 |                             1000
        TX_WAIT_POS_EDGE |                  010000000000000 |                             1001
TX_WAIT_POS_EDGE_BEFORE_ACK |                  000001000000000 |                             1011
             TX_WAIT_ACK |                  000000010000000 |                             1100
         TX_RECEIVED_ACK |                  000000000100000 |                             1101
         TX_ERROR_NO_ACK |                  000000100000000 |                             1110
             TX_CLK_HIGH |                  000010000000000 |                             1010
             RX_NEG_EDGE |                  000000000000100 |                             0001
              RX_CLK_LOW |                  000000001000000 |                             0010
             RX_CLK_HIGH |                  000000000000001 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                              000 |                              000
                SEND_CMD |                              001 |                              001
                WAIT_ACK |                              010 |                              010
          RESET_WAIT_BAT |                              011 |                              110
              WAIT_KEYIN |                              100 |                              011
              GET_EXTEND |                              101 |                              101
               GET_BREAK |                              110 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'KeyboardCtrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
         WAIT_FOR_SIGNAL |                               01 |                               01
         GET_SIGNAL_DOWN |                               10 |                               10
            WAIT_RELEASE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'KeyboardDecoder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1119.027 ; gain = 405.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   4 Input     14 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 3     
	   3 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	              512 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	  15 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 17    
	   2 Input     14 Bit        Muxes := 4     
	  15 Input     14 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	  11 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 3     
	  25 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 19    
	  15 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Ps2Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	  15 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 17    
	   2 Input     14 Bit        Muxes := 3     
	  15 Input     14 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
	  15 Input      1 Bit        Muxes := 6     
Module KeyboardCtrl 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module KeyboardDecoder 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 7     
Module count 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 13    
Module value 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 3     
+---Muxes : 
	  10 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
Module display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "U1/in0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "U2/out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U2/out1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "U2/out2" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP U1/value0, operation Mode is: A*B.
DSP Report: operator U1/value0 is absorbed into DSP U1/value0.
INFO: [Synth 8-3886] merging instance 'U0/inst/lock_status_reg[1]' (FDCE) to 'U0/inst/lock_status_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst/lock_status_reg[2]' (FDCE) to 'U0/inst/lock_status_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inst/lock_status_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/inst/tx_data_reg[3]' (FDCE) to 'U0/inst/tx_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/inst/tx_data_reg[4]' (FDCE) to 'U0/inst/tx_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/inst/tx_data_reg[5]' (FDCE) to 'U0/inst/tx_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/inst/tx_data_reg[6]' (FDCE) to 'U0/inst/tx_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U1/in3_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U1/in2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U1/in1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U1/in0_reg[4] )
INFO: [Synth 8-3886] merging instance 'U1/calculate_reg[3]' (FDCE) to 'U1/calculate_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U1/calculate_reg[2] )
INFO: [Synth 8-3886] merging instance 'U0/inst/tx_data_reg[1]' (FDCE) to 'U0/inst/tx_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst/tx_data_reg[2]' (FDCE) to 'U0/inst/tx_data_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U1/next_state_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U1/next_state_reg[1]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U1/next_state_reg[2]_LDC )
WARNING: [Synth 8-3332] Sequential element (U1/next_state_reg[2]_LDC) is unused and will be removed from module lab903.
WARNING: [Synth 8-3332] Sequential element (U1/next_state_reg[2]_C) is unused and will be removed from module lab903.
WARNING: [Synth 8-3332] Sequential element (U1/next_state_reg[1]_LDC) is unused and will be removed from module lab903.
WARNING: [Synth 8-3332] Sequential element (U1/next_state_reg[1]_C) is unused and will be removed from module lab903.
WARNING: [Synth 8-3332] Sequential element (U1/next_state_reg[0]_LDC) is unused and will be removed from module lab903.
WARNING: [Synth 8-3332] Sequential element (U1/next_state_reg[0]_C) is unused and will be removed from module lab903.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1119.027 ; gain = 405.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+-----------------------------+---------------+----------------+
|Module Name  | RTL Object                  | Depth x Width | Implemented As | 
+-------------+-----------------------------+---------------+----------------+
|Ps2Interface | parity_table                | 256x1         | LUT            | 
|Ps2Interface | parity_table                | 256x1         | LUT            | 
|KeyboardCtrl | Ps2Interface_i/parity_table | 256x1         | LUT            | 
|KeyboardCtrl | Ps2Interface_i/parity_table | 256x1         | LUT            | 
+-------------+-----------------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|count       | A*B         | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1153.578 ; gain = 439.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1155.465 ; gain = 441.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1199.965 ; gain = 485.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop U0/inst/Ps2Interface_i/ps2_clk_en_reg is being inverted and renamed to U0/inst/Ps2Interface_i/ps2_clk_en_reg_inv.
INFO: [Synth 8-5365] Flop U0/inst/Ps2Interface_i/ps2_data_en_reg is being inverted and renamed to U0/inst/Ps2Interface_i/ps2_data_en_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 1205.309 ; gain = 491.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 1205.309 ; gain = 491.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 1205.309 ; gain = 491.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 1205.309 ; gain = 491.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 1205.309 ; gain = 491.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 1205.309 ; gain = 491.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    43|
|3     |DSP48E1 |     1|
|4     |LUT1    |    11|
|5     |LUT2    |    74|
|6     |LUT3    |    41|
|7     |LUT4    |   616|
|8     |LUT5    |   111|
|9     |LUT6    |   265|
|10    |MUXF7   |    64|
|11    |MUXF8   |    14|
|12    |FDCE    |   631|
|13    |FDPE    |     8|
|14    |FDRE    |    36|
|15    |IBUF    |     2|
|16    |IOBUF   |     2|
|17    |OBUF    |    12|
+------+--------+------+

Report Instance Areas: 
+------+---------------------+----------------+------+
|      |Instance             |Module          |Cells |
+------+---------------------+----------------+------+
|1     |top                  |                |  1932|
|2     |  U0                 |KeyboardDecoder |  1548|
|3     |    inst             |KeyboardCtrl    |   215|
|4     |      Ps2Interface_i |Ps2Interface    |   180|
|5     |  U1                 |count           |   259|
|6     |  U2                 |value           |    53|
|7     |  U3                 |display         |    43|
+------+---------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 1205.309 ; gain = 491.316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 1205.309 ; gain = 377.973
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 1205.309 ; gain = 491.316
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1205.309 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 124 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1213.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 1213.402 ; gain = 788.602
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1213.402 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/data/logic_design_lab/past_ref/logic_design_lab_ma/logic_design_lab/Lab09/lab90301/lab90301.runs/synth_1/lab903.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab903_utilization_synth.rpt -pb lab903_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May  3 20:39:17 2022...
