{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "26", "@year": "2019", "@timestamp": "2019-10-26T00:04:34.000034-04:00", "@month": "10"}, "ait:date-sort": {"@day": "01", "@year": "2012", "@month": "12"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "University of Aveiro"}, {"$": "IEETA"}, {"$": "Department of Electronics, Telecommunications and Informatics"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "106595303"}, {"@afid": "60024825"}], "@dptid": "106595303"}, "author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Tiago", "preferred-name": {"ce:given-name": "Tiago", "ce:initials": "T.", "ce:surname": "Vallejo", "ce:indexed-name": "Vallejo T."}, "@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Vallejo", "@auid": "55598926600", "ce:indexed-name": "Vallejo T."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "3", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}]}, "citation-title": "Solving Sudoku in reconfigurable hardware", "abstracts": "In this paper we explore the effectiveness of solution of computationally intensive problems in FPGA (Field-Programmable Gate Array) on an example of Sudoku game. Three different Sudoku solvers have been fully implemented and tested on a low-cost FPGA of Xilinx Spartan-3E family. The first solver is only able to deal with simple puzzles with reasoning, i.e. without search. The second solver applies breadth-first search algorithm and therefore has virtually no limitation on the type of puzzles which are solvable. We prove that despite the serial nature of implemented backtracking search algorithms, parallelism can be used efficiently. Thus, the suggested third solver explores the possibility of parallel processing of search tree branches and boosts the performance of the second solver. The trade-offs of the designed solvers are analyzed, the results are compared to software and to other known implementations, and conclusions are drawn on how to improve the suggested architectures. \u00a9 2012 AICIT.", "correspondence": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "University of Aveiro"}, {"$": "IEETA"}, {"$": "Department of Electronics, Telecommunications and Informatics"}]}, "person": {"ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "breadth-first search", "@xml:lang": "eng"}, {"$": "FPGA", "@xml:lang": "eng"}, {"$": "parallel processing", "@xml:lang": "eng"}, {"$": "Sudoku", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Proc. - Int. Conf. Comput. Networking Technol. (INC, ICCIS ICMIC), ICCNT", "@country": "usa", "issuetitle": "Proceedings - 2012 8th International Conference on Computing and Networking Technology (INC, ICCIS and ICMIC), ICCNT 2012", "volisspag": {"pagerange": {"@first": "10", "@last": "15"}}, "@type": "p", "publicationyear": {"@first": "2012"}, "isbn": {"$": "9788994364179", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagerange": "var.pagings"}, "confevent": {"confname": "2012 8th International Conference on Computing and Networking Technology (INC, ICCIS and ICMIC), ICCNT 2012", "confsponsors": {"confsponsor": [{"$": "Institute of Electrical and Electronics Engineers (IEEE)"}, {"$": "Inst. Electr. Electron. Eng. (IEEE), Korea Council"}], "@complete": "y"}, "confcatnumber": "CFP1257S-PRT", "conflocation": {"city-group": "Gyeongju", "@country": "kor"}, "confcode": "95612", "confdate": {"enddate": {"@day": "29", "@year": "2012", "@month": "08"}, "startdate": {"@day": "27", "@year": "2012", "@month": "08"}}}}}, "sourcetitle": "Proceedings - 2012 8th International Conference on Computing and Networking Technology (INC, ICCIS and ICMIC), ICCNT 2012", "article-number": "6418339", "@srcid": "21100229198", "publicationdate": {"year": "2012", "date-text": {"@xfab-added": "true", "$": "2012"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": "1705"}, {"@type": "CPXCLASS", "classification": [{"classification-code": "721.3", "classification-description": "Computer Circuits"}, {"classification-code": "723", "classification-description": "Computer Software, Data Handling and Applications"}, {"classification-code": "723.5", "classification-description": "Computer Applications"}]}, {"@type": "GEOCLASS", "classification": {"classification-code": "Related Topics"}}, {"@type": "SUBJABBR", "classification": "COMP"}]}}}, "item-info": {"copyright": {"$": "Copyright 2013 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "26", "@year": "2013", "@month": "02"}}, "itemidlist": {"itemid": [{"$": "368374532", "@idtype": "PUI"}, {"$": "20130916057070", "@idtype": "CPX"}, {"$": "84873960540", "@idtype": "SCP"}, {"$": "84873960540", "@idtype": "SGR"}]}}, "tail": {"bibliography": {"@refcount": "22", "reference": [{"ref-fulltext": "J.P. Delahaye, \"The Science behind Sudoku\", Scientific American Magazine, pp. 80-87, June 2006.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "The science behind sudoku"}, "refd-itemidlist": {"itemid": {"$": "33745022935", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "80", "@last": "87"}}, "ref-text": "June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.P.", "@_fa": "true", "ce:surname": "Delahaye", "ce:indexed-name": "Delahaye J.P."}]}, "ref-sourcetitle": "Scientific American Magazine"}}, {"ref-fulltext": "T. Yato, T. Seta, \"Complexity and Completeness of Finding Another Solution and its Application to Puzzles\", IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences, vol. E86-A, no. 5, pp. 1052-1060, 2003.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Complexity and completeness of finding another solution and its application to puzzles"}, "refd-itemidlist": {"itemid": {"$": "0141903396", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "E86-A", "@issue": "5"}, "pagerange": {"@first": "1052", "@last": "1060"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Yato", "ce:indexed-name": "Yato T."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Seta", "ce:indexed-name": "Seta T."}]}, "ref-sourcetitle": "IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences"}}, {"ref-fulltext": "Xilinx products, World's Highest Capacity FPGA-Now Shipping (25 October, 2011), available at: http://www.xilinx.com/products/silicondevices/fpga/virtex- 7/.", "@id": "3", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/products/silicondevices/fpga/virtex-7/", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84874187613", "@idtype": "SGR"}}, "ref-text": "Xilinx products, World's Highest Capacity FPGA-Now Shipping (25 October, 2011)"}}, {"ref-fulltext": "M. Santarini, \"Zynq-7000 EPP Sets Stage for New Era of Innovations\", Xcell journal, issue 75, second quarter, available at: http://www.eetimes.com/design/programmable-logic/4217069/Zynq-7000-EPP-sets- stage-for-new-era-of-innovations, 2011.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-website": {"ce:e-address": {"$": "http://www.eetimes.com/design/programmable-logic/4217069/ Zynq-7000-EPP-sets-stage-for-new-era-of-innovations", "@type": "url"}}, "ref-title": {"ref-titletext": "Zynq-7000 epp sets stage for new era of innovations"}, "refd-itemidlist": {"itemid": {"$": "84863053015", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@issue": "75"}}, "ref-text": "second quarter", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Santarini", "ce:indexed-name": "Santarini M."}]}, "ref-sourcetitle": "Xcell Journal"}}, {"ref-fulltext": "B. Cope, P.Y.K. Cheung, W. Luk, L. Howes, \"Performance Comparison of Graphics Processors to Reconfigurable Logic: A Case Study\", IEEE Transactions on computers, vol. 59, no. 4, pp. 433-448, 2010.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Performance comparison of graphics processors to reconfigurable logic: A case study"}, "refd-itemidlist": {"itemid": {"$": "77649253148", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "59", "@issue": "4"}, "pagerange": {"@first": "433", "@last": "448"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Cope", "ce:indexed-name": "Cope B."}, {"@seq": "2", "ce:initials": "P.Y.K.", "@_fa": "true", "ce:surname": "Cheung", "ce:indexed-name": "Cheung P.Y.K."}, {"@seq": "3", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Luk", "ce:indexed-name": "Luk W."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Howes", "ce:indexed-name": "Howes L."}]}, "ref-sourcetitle": "IEEE Transactions on Computers"}}, {"ref-fulltext": "S. Chey, J. Liz, J.W. Sheaffery, K. Skadrony, J. Lach, \" Accelerating Compute-Intensive Applications with GPUs and FPGAs\", Symposium on Application Specific Processors, pp. 101-107, Anaheim, California, USA, June 2008.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Accelerating compute-intensive applications with gpus and fpgas"}, "refd-itemidlist": {"itemid": {"$": "52349084750", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "101", "@last": "107"}}, "ref-text": "Anaheim, California, USA, June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Chey", "ce:indexed-name": "Chey S."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Liz", "ce:indexed-name": "Liz J."}, {"@seq": "3", "ce:initials": "J.W.", "@_fa": "true", "ce:surname": "Sheaffery", "ce:indexed-name": "Sheaffery J.W."}, {"@seq": "4", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Skadrony", "ce:indexed-name": "Skadrony K."}, {"@seq": "5", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Lach", "ce:indexed-name": "Lach J."}]}, "ref-sourcetitle": "Symposium on Application Specific Processors"}}, {"ref-fulltext": "M. Lakka, G. Chrysos, I. Papaefstathiou, A. Dollas, \"Architecture, Design, and Experimental Evaluation of a Lightfield Descriptor Depth Buffer Algorithm on Reconfigurable Logic and on a GPU\", IEEE International Symposium on Field-Programmable Custom Computing Machines, pp. 57-64, Salt Lake City, Utah, USA, May 2011.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Architecture, design, and experimental evaluation of a lightfield descriptor depth buffer algorithm on reconfigurable logic and on a gpu"}, "refd-itemidlist": {"itemid": {"$": "79958757486", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "57", "@last": "64"}}, "ref-text": "Salt Lake City, Utah, USA, May", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Lakka", "ce:indexed-name": "Lakka M."}, {"@seq": "2", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Chrysos", "ce:indexed-name": "Chrysos G."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Papaefstathiou", "ce:indexed-name": "Papaefstathiou I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Dollas", "ce:indexed-name": "Dollas A."}]}, "ref-sourcetitle": "IEEE International Symposium on Field-Programmable Custom Computing Machines"}}, {"ref-fulltext": "I.A. Sajid, M.M. Ahmed, M. Sagheer, \"FPGA-Based Householder Implementation for Efficient Eigenvalues Calculation\", International Journal of Innovative Computing, Information and Control, vol. 7, no. 10, pp. 5939-5946, 2011.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "FPGA-based householder implementation for efficient eigenvalues calculation"}, "refd-itemidlist": {"itemid": {"$": "80053514855", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "10"}, "pagerange": {"@first": "5939", "@last": "5946"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.A.", "@_fa": "true", "ce:surname": "Sajid", "ce:indexed-name": "Sajid I.A."}, {"@seq": "2", "ce:initials": "M.M.", "@_fa": "true", "ce:surname": "Ahmed", "ce:indexed-name": "Ahmed M.M."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Sagheer", "ce:indexed-name": "Sagheer M."}]}, "ref-sourcetitle": "International Journal of Innovative Computing, Information and Control"}}, {"ref-fulltext": "S.T. Pan, C.C. Lai, B.Y. Tsai, \"The Implementation of Speech Recognition Systems on FPGA-Based Embedded Systems with SOC Architecture\", International Journal of Innovative Computing, Information and Control, vol. 7, no. 11, pp. 6161-6175, 2011.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "The implementation of speech recognition systems on fpga-based embedded systems with soc architecture"}, "refd-itemidlist": {"itemid": {"$": "80054836148", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "11"}, "pagerange": {"@first": "6161", "@last": "6175"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.T.", "@_fa": "true", "ce:surname": "Pan", "ce:indexed-name": "Pan S.T."}, {"@seq": "2", "ce:initials": "C.C.", "@_fa": "true", "ce:surname": "Lai", "ce:indexed-name": "Lai C.C."}, {"@seq": "3", "ce:initials": "B.Y.", "@_fa": "true", "ce:surname": "Tsai", "ce:indexed-name": "Tsai B.Y."}]}, "ref-sourcetitle": "International Journal of Innovative Computing, Information and Control"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, D. Mihhailov, and A. Sudnitson, \"Implementation in FPGA of Address-based Data Sorting\", Proc. 21st Int. Conf. on Field Programmable Logic and Applications, pp. 405-410, Crete, Greece, 2011.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Implementation in fpga of address-based data sorting"}, "refd-itemidlist": {"itemid": {"$": "80455168388", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "405", "@last": "410"}}, "ref-text": "Crete, Greece", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc. 21st Int. Conf. on Field Programmable Logic and Applications"}}, {"ref-fulltext": "I. Skliarova and A.B. Ferrari, \"A SAT Solver Using Software and Reconfigurable Hardware\", Proc. Design, Automation and Test in Europe Conference, p. 1094, Paris, France, 2002.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "A sat solver using software and reconfigurable hardware"}, "refd-itemidlist": {"itemid": {"$": "0141977506", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1094"}}, "ref-text": "Paris, France", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "Proc. Design, Automation and Test in Europe Conference"}}, {"ref-fulltext": "P. Malakonakis, A. Dollas, \"Exploitation of Parallel Search Space Evaluation with FPGAs in Combinatorial Problems: The Eternity II Case\", Proc. 21st Int. Conf. on Field Programmable Logic and Applications, pp. 264-268, Crete, Greece, September 2011.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Exploitation of parallel search space evaluation with fpgas in combinatorial problems: The eternity ii case"}, "refd-itemidlist": {"itemid": {"$": "80455132133", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "264", "@last": "268"}}, "ref-text": "Crete, Greece, September", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Malakonakis", "ce:indexed-name": "Malakonakis P."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Dollas", "ce:indexed-name": "Dollas A."}]}, "ref-sourcetitle": "Proc. 21st Int. Conf. on Field Programmable Logic and Applications"}}, {"ref-fulltext": "P. Malakonakis, M. Smerdis, E. Sotiriades, A. Dollas, \"An FPGA-Based Sudoku Solver based on Simulated Annealing Methods\", Proc. 2009 Int. Conf. on Field-Programmable Technology, pp. 522-525, Australia, 2009.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "An fpga-based sudoku solver based on simulated annealing methods"}, "refd-itemidlist": {"itemid": {"$": "77949394586", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "522", "@last": "525"}}, "ref-text": "Australia", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Malakonakis", "ce:indexed-name": "Malakonakis P."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Smerdis", "ce:indexed-name": "Smerdis M."}, {"@seq": "3", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Sotiriades", "ce:indexed-name": "Sotiriades E."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Dollas", "ce:indexed-name": "Dollas A."}]}, "ref-sourcetitle": "Proc. 2009 Int. Conf. on Field-Programmable Technology"}}, {"ref-fulltext": "K. van der Bok, M. Taouil, P. Afratis, I. Sourdis, \"The TU Delft Sudoku Solver on FPGA\", Proc. 2009 Int. Conf. on Field-Programmable Technology, pp. 526-529, Australia, 2009.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "The tu delft sudoku solver on fpga"}, "refd-itemidlist": {"itemid": {"$": "77949422491", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "526", "@last": "529"}}, "ref-text": "Australia", "ref-authors": {"author": [{"@seq": "1", "@_fa": "true", "ce:surname": "Bok Der K.Van", "ce:indexed-name": "Bok Der K.Van"}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Taouil", "ce:indexed-name": "Taouil M."}, {"@seq": "3", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Afratis", "ce:indexed-name": "Afratis P."}, {"@seq": "4", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Sourdis", "ce:indexed-name": "Sourdis I."}]}, "ref-sourcetitle": "Proc. 2009 Int. Conf. on Field-Programmable Technology"}}, {"ref-fulltext": "C. Gonz\u00e1lez, J. Olivito, J. Resano, \"An Initial Specific Processor for Sudoku Solving\", Proc. 2009 Int. Conf. on Field-Programmable Technology, pp. 530-533, Australia, 2009.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "An initial specific processor for sudoku solving"}, "refd-itemidlist": {"itemid": {"$": "77949448362", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "530", "@last": "533"}}, "ref-text": "Australia", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Gonz\u00e1lez", "ce:indexed-name": "Gonzalez C."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Olivito", "ce:indexed-name": "Olivito J."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Resano", "ce:indexed-name": "Resano J."}]}, "ref-sourcetitle": "Proc. 2009 Int. Conf. on Field-Programmable Technology"}}, {"ref-fulltext": "M. Dittrich, T.B. Preu\u00dfer, R.G. Spallek, \"Solving Sudokus through an Incidence Matrix on an FPGA\", Proc. 2010 Int. Conf. on Field-Programmable Technology, pp. 465-469, Beijing, China, 2010.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Solving sudokus through an incidence matrix on an fpga"}, "refd-itemidlist": {"itemid": {"$": "79551585875", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "465", "@last": "469"}}, "ref-text": "Beijing, China", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Dittrich", "ce:indexed-name": "Dittrich M."}, {"@seq": "2", "ce:initials": "T.B.", "@_fa": "true", "ce:surname": "Preu\u00dfer", "ce:indexed-name": "Preusser T.B."}, {"@seq": "3", "ce:initials": "R.G.", "@_fa": "true", "ce:surname": "Spallek", "ce:indexed-name": "Spallek R.G."}]}, "ref-sourcetitle": "Proc. 2010 Int. Conf. on Field-Programmable Technology"}}, {"ref-fulltext": "I. Lynce, J. Ouaknine, \"Sudoku as a SAT Problem\", 9th Symposium on Artificial Intelligence and Mathematics, Florida, USA, January 2006.", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "Sudoku as a SAT Problem"}, "refd-itemidlist": {"itemid": {"$": "84864555346", "@idtype": "SGR"}}, "ref-text": "Florida, USA, January", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Lynce", "ce:indexed-name": "Lynce I."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Ouaknine", "ce:indexed-name": "Ouaknine J."}]}, "ref-sourcetitle": "9th Symposium on Artificial Intelligence and Mathematics"}}, {"ref-fulltext": "I. Skliarova, V. Sklyarov, and A. Sudnitson, Design of FPGA-based Circuits using Hierarchical Finite State Machines, TUT Press, 2012.", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "refd-itemidlist": {"itemid": {"$": "84872874314", "@idtype": "SGR"}}, "ref-text": "TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Design of FPGA-based Circuits Using Hierarchical Finite State Machines"}}, {"ref-fulltext": "Web Sudoku benchmarks, available at http://www.websudoku.com/.", "@id": "19", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.websudoku.com/", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84874182600", "@idtype": "SGR"}}, "ref-text": "Web Sudoku benchmarks"}}, {"ref-fulltext": "M. Feenstra, Sudoku puzzles collection, available at http://www.sudoku. ws/.", "@id": "20", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.sudoku.ws/", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84874133883", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Feenstra", "ce:indexed-name": "Feenstra M."}]}, "ref-sourcetitle": "Sudoku Puzzles Collection"}}, {"ref-fulltext": "Extra Challenging (Very Hard) Sudoku Puzzles, available at http://puzzles.about.com/library/sudoku/blprsudokux04.htm.", "@id": "21", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://puzzles.about.com/library/sudoku/blprsudokux04.htm", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84874140552", "@idtype": "SGR"}}, "ref-text": "Extra Challenging (Very Hard) Sudoku Puzzles"}}, {"ref-fulltext": "-2009 Int. Conf. on Field-Programmable Technology benchmarks, available at: http://fpt09.cse.unsw.edu.au/comp/benchmarks.html.", "@id": "22", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://fpt09.cse.unsw.edu.au/comp/benchmarks.html", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84874120121", "@idtype": "SGR"}}, "ref-text": "2009 Int. Conf. on Field-Programmable Technology benchmarks"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "p", "eid": "2-s2.0-84873960540", "dc:description": "In this paper we explore the effectiveness of solution of computationally intensive problems in FPGA (Field-Programmable Gate Array) on an example of Sudoku game. Three different Sudoku solvers have been fully implemented and tested on a low-cost FPGA of Xilinx Spartan-3E family. The first solver is only able to deal with simple puzzles with reasoning, i.e. without search. The second solver applies breadth-first search algorithm and therefore has virtually no limitation on the type of puzzles which are solvable. We prove that despite the serial nature of implemented backtracking search algorithms, parallelism can be used efficiently. Thus, the suggested third solver explores the possibility of parallel processing of search tree branches and boosts the performance of the second solver. The trade-offs of the designed solvers are analyzed, the results are compared to software and to other known implementations, and conclusions are drawn on how to improve the suggested architectures. \u00a9 2012 AICIT.", "prism:coverDate": "2012-12-01", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84873960540", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84873960540"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84873960540&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84873960540&origin=inward"}], "prism:isbn": "9788994364179", "prism:publicationName": "Proceedings - 2012 8th International Conference on Computing and Networking Technology (INC, ICCIS and ICMIC), ICCNT 2012", "source-id": "21100229198", "citedby-count": "4", "subtype": "cp", "prism:pageRange": "10-15", "dc:title": "Solving Sudoku in reconfigurable hardware", "prism:endingPage": "15", "openaccess": null, "openaccessFlag": null, "prism:startingPage": "10", "article-number": "6418339", "dc:identifier": "SCOPUS_ID:84873960540"}, "idxterms": {"mainterm": [{"$": "Backtracking search algorithms", "@weight": "a", "@candidate": "n"}, {"$": "Breadth first search algorithms", "@weight": "a", "@candidate": "n"}, {"$": "Breadth-first search", "@weight": "a", "@candidate": "n"}, {"$": "Computationally intensive problems", "@weight": "a", "@candidate": "n"}, {"$": "Parallel processing", "@weight": "a", "@candidate": "n"}, {"$": "Search trees", "@weight": "a", "@candidate": "n"}, {"$": "Sudoku", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "breadth-first search"}, {"@_fa": "true", "$": "FPGA"}, {"@_fa": "true", "$": "parallel processing"}, {"@_fa": "true", "$": "Sudoku"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computer Networks and Communications", "@code": "1705", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Tiago", "preferred-name": {"ce:given-name": "Tiago", "ce:initials": "T.", "ce:surname": "Vallejo", "ce:indexed-name": "Vallejo T."}, "@seq": "2", "ce:initials": "T.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Vallejo", "@auid": "55598926600", "author-url": "https://api.elsevier.com/content/author/author_id/55598926600", "ce:indexed-name": "Vallejo T."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "3", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}}