-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel_2mm_kernel_2mm_Pipeline_l_S_i_j_k_0_i1_l_k1_l_j1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    C_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    C_ce0 : OUT STD_LOGIC;
    C_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    buf2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    buf2_ce0 : OUT STD_LOGIC;
    buf2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    E_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    E_ce0 : OUT STD_LOGIC;
    E_we0 : OUT STD_LOGIC;
    E_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    E_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    E_ce1 : OUT STD_LOGIC;
    E_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_351_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_351_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_351_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_351_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_351_p_ce : OUT STD_LOGIC;
    grp_fu_355_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_355_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_355_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_355_p_ce : OUT STD_LOGIC );
end;


architecture behav of kernel_2mm_kernel_2mm_Pipeline_l_S_i_j_k_0_i1_l_k1_l_j1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv19_40000 : STD_LOGIC_VECTOR (18 downto 0) := "1000000000000000000";
    constant ap_const_lv19_1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv14_1000 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln44_fu_181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln51_fu_375_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln51_reg_479 : STD_LOGIC_VECTOR (11 downto 0);
    signal E_addr_reg_489 : STD_LOGIC_VECTOR (11 downto 0);
    signal E_addr_reg_489_pp0_iter3_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal E_addr_reg_489_pp0_iter4_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal E_addr_reg_489_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal E_addr_reg_489_pp0_iter6_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal v19_reg_500 : STD_LOGIC_VECTOR (31 downto 0);
    signal v20_reg_505 : STD_LOGIC_VECTOR (31 downto 0);
    signal v21_reg_510 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln45_2_cast_fu_347_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln49_1_fu_370_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln51_fu_426_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j1_fu_52 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln46_fu_381_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal k1_fu_56 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln45_3_fu_352_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten67_fu_60 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln45_4_fu_393_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal i1_fu_64 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln44_1_fu_231_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten85_fu_68 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln44_1_fu_187_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal empty_fu_159_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_9_cast_fu_163_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal k1_cast_fu_171_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_fu_205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln44_fu_199_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal empty_43_fu_219_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_44_fu_239_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_cast_fu_223_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal empty_41_fu_175_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln46_fu_265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln44_fu_259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln44_fu_211_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln44_fu_271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln45_fu_283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln45_fu_277_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_11_cast_fu_243_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln45_cast_fu_297_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln49_1_fu_311_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln49_fu_307_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln44_3_fu_315_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln45_1_fu_323_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_45_fu_301_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln44_2_fu_251_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln45_2_fu_339_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln45_fu_289_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_12_cast_fu_331_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln49_fu_360_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln49_fu_364_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln45_1_fu_387_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component kernel_2mm_fadd_32ns_32ns_32_3_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_2mm_fmul_32ns_32ns_32_2_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_2mm_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component kernel_2mm_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    i1_fu_64_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    i1_fu_64 <= ap_const_lv7_0;
                elsif (((icmp_ln44_fu_181_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    i1_fu_64 <= select_ln44_1_fu_231_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten67_fu_60_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten67_fu_60 <= ap_const_lv14_0;
                elsif (((icmp_ln44_fu_181_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten67_fu_60 <= select_ln45_4_fu_393_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten85_fu_68_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten85_fu_68 <= ap_const_lv19_0;
                elsif (((icmp_ln44_fu_181_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten85_fu_68 <= add_ln44_1_fu_187_p2;
                end if;
            end if; 
        end if;
    end process;

    j1_fu_52_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    j1_fu_52 <= ap_const_lv7_0;
                elsif (((icmp_ln44_fu_181_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    j1_fu_52 <= add_ln46_fu_381_p2;
                end if;
            end if; 
        end if;
    end process;

    k1_fu_56_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    k1_fu_56 <= ap_const_lv7_0;
                elsif (((icmp_ln44_fu_181_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    k1_fu_56 <= select_ln45_3_fu_352_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                E_addr_reg_489 <= zext_ln51_fu_426_p1(12 - 1 downto 0);
                E_addr_reg_489_pp0_iter3_reg <= E_addr_reg_489;
                E_addr_reg_489_pp0_iter4_reg <= E_addr_reg_489_pp0_iter3_reg;
                E_addr_reg_489_pp0_iter5_reg <= E_addr_reg_489_pp0_iter4_reg;
                E_addr_reg_489_pp0_iter6_reg <= E_addr_reg_489_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                v19_reg_500 <= grp_fu_355_p_dout0;
                v21_reg_510 <= grp_fu_351_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln44_fu_181_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln51_reg_479 <= add_ln51_fu_375_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                v20_reg_505 <= E_q1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    C_address0 <= select_ln45_2_cast_fu_347_p1(12 - 1 downto 0);

    C_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_ce0 <= ap_const_logic_1;
        else 
            C_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    E_address0 <= E_addr_reg_489_pp0_iter6_reg;
    E_address1 <= zext_ln51_fu_426_p1(12 - 1 downto 0);

    E_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            E_ce0 <= ap_const_logic_1;
        else 
            E_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    E_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            E_ce1 <= ap_const_logic_1;
        else 
            E_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    E_d0 <= v21_reg_510;

    E_we0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            E_we0 <= ap_const_logic_1;
        else 
            E_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln44_1_fu_187_p2 <= std_logic_vector(unsigned(indvar_flatten85_fu_68) + unsigned(ap_const_lv19_1));
    add_ln44_fu_199_p2 <= std_logic_vector(unsigned(i1_fu_64) + unsigned(ap_const_lv7_1));
    add_ln45_1_fu_387_p2 <= std_logic_vector(unsigned(indvar_flatten67_fu_60) + unsigned(ap_const_lv14_1));
    add_ln45_cast_fu_297_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln45_fu_277_p2),12));
    add_ln45_fu_277_p2 <= std_logic_vector(unsigned(select_ln44_fu_211_p3) + unsigned(ap_const_lv7_1));
    add_ln46_fu_381_p2 <= std_logic_vector(unsigned(select_ln45_fu_289_p3) + unsigned(ap_const_lv7_1));
    add_ln49_fu_364_p2 <= std_logic_vector(unsigned(tmp_12_cast_fu_331_p3) + unsigned(zext_ln49_fu_360_p1));
    add_ln51_fu_375_p2 <= std_logic_vector(unsigned(tmp_11_cast_fu_243_p3) + unsigned(zext_ln49_fu_360_p1));
    and_ln44_fu_271_p2 <= (xor_ln44_fu_259_p2 and icmp_ln46_fu_265_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln44_fu_181_p2)
    begin
        if (((icmp_ln44_fu_181_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    buf2_address0 <= zext_ln49_1_fu_370_p1(12 - 1 downto 0);

    buf2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            buf2_ce0 <= ap_const_logic_1;
        else 
            buf2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_41_fu_175_p2 <= std_logic_vector(unsigned(tmp_9_cast_fu_163_p3) + unsigned(k1_cast_fu_171_p1));
    empty_43_fu_219_p1 <= add_ln44_fu_199_p2(6 - 1 downto 0);
    empty_44_fu_239_p1 <= select_ln44_1_fu_231_p3(6 - 1 downto 0);
    empty_45_fu_301_p2 <= std_logic_vector(unsigned(tmp_11_cast_fu_243_p3) + unsigned(add_ln45_cast_fu_297_p1));
    empty_fu_159_p1 <= i1_fu_64(6 - 1 downto 0);
    grp_fu_351_p_ce <= ap_const_logic_1;
    grp_fu_351_p_din0 <= v20_reg_505;
    grp_fu_351_p_din1 <= v19_reg_500;
    grp_fu_351_p_opcode <= ap_const_lv2_0;
    grp_fu_355_p_ce <= ap_const_logic_1;
    grp_fu_355_p_din0 <= C_q0;
    grp_fu_355_p_din1 <= buf2_q0;
    icmp_ln44_fu_181_p2 <= "1" when (indvar_flatten85_fu_68 = ap_const_lv19_40000) else "0";
    icmp_ln45_fu_205_p2 <= "1" when (indvar_flatten67_fu_60 = ap_const_lv14_1000) else "0";
    icmp_ln46_fu_265_p2 <= "1" when (j1_fu_52 = ap_const_lv7_40) else "0";
    k1_cast_fu_171_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k1_fu_56),12));
    or_ln45_fu_283_p2 <= (icmp_ln45_fu_205_p2 or and_ln44_fu_271_p2);
    select_ln44_1_fu_231_p3 <= 
        add_ln44_fu_199_p2 when (icmp_ln45_fu_205_p2(0) = '1') else 
        i1_fu_64;
    select_ln44_2_fu_251_p3 <= 
        tmp_10_cast_fu_223_p3 when (icmp_ln45_fu_205_p2(0) = '1') else 
        empty_41_fu_175_p2;
    select_ln44_3_fu_315_p3 <= 
        ap_const_lv6_0 when (icmp_ln45_fu_205_p2(0) = '1') else 
        trunc_ln49_1_fu_311_p1;
    select_ln44_fu_211_p3 <= 
        ap_const_lv7_0 when (icmp_ln45_fu_205_p2(0) = '1') else 
        k1_fu_56;
    select_ln45_1_fu_323_p3 <= 
        trunc_ln49_fu_307_p1 when (and_ln44_fu_271_p2(0) = '1') else 
        select_ln44_3_fu_315_p3;
    select_ln45_2_cast_fu_347_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln45_2_fu_339_p3),64));
    select_ln45_2_fu_339_p3 <= 
        empty_45_fu_301_p2 when (and_ln44_fu_271_p2(0) = '1') else 
        select_ln44_2_fu_251_p3;
    select_ln45_3_fu_352_p3 <= 
        add_ln45_fu_277_p2 when (and_ln44_fu_271_p2(0) = '1') else 
        select_ln44_fu_211_p3;
    select_ln45_4_fu_393_p3 <= 
        ap_const_lv14_1 when (icmp_ln45_fu_205_p2(0) = '1') else 
        add_ln45_1_fu_387_p2;
    select_ln45_fu_289_p3 <= 
        ap_const_lv7_0 when (or_ln45_fu_283_p2(0) = '1') else 
        j1_fu_52;
    tmp_10_cast_fu_223_p3 <= (empty_43_fu_219_p1 & ap_const_lv6_0);
    tmp_11_cast_fu_243_p3 <= (empty_44_fu_239_p1 & ap_const_lv6_0);
    tmp_12_cast_fu_331_p3 <= (select_ln45_1_fu_323_p3 & ap_const_lv6_0);
    tmp_9_cast_fu_163_p3 <= (empty_fu_159_p1 & ap_const_lv6_0);
    trunc_ln49_1_fu_311_p1 <= k1_fu_56(6 - 1 downto 0);
    trunc_ln49_fu_307_p1 <= add_ln45_fu_277_p2(6 - 1 downto 0);
    xor_ln44_fu_259_p2 <= (icmp_ln45_fu_205_p2 xor ap_const_lv1_1);
    zext_ln49_1_fu_370_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln49_fu_364_p2),64));
    zext_ln49_fu_360_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln45_fu_289_p3),12));
    zext_ln51_fu_426_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln51_reg_479),64));
end behav;
