///Register `EXTI_RPR1` reader
pub type R = crate::R<EXTI_RPR1rs>;
///Register `EXTI_RPR1` writer
pub type W = crate::W<EXTI_RPR1rs>;
/**Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RPIF0 {
    ///0: No rising edge trigger request occurred
    B0x0 = 0,
    ///1: Rising edge trigger request occurred
    B0x1 = 1,
}
impl From<RPIF0> for bool {
    #[inline(always)]
    fn from(variant: RPIF0) -> Self {
        variant as u8 != 0
    }
}
///Field `RPIF0` reader - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type RPIF0_R = crate::BitReader<RPIF0>;
impl RPIF0_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> RPIF0 {
        match self.bits {
            false => RPIF0::B0x0,
            true => RPIF0::B0x1,
        }
    }
    ///No rising edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x0(&self) -> bool {
        *self == RPIF0::B0x0
    }
    ///Rising edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x1(&self) -> bool {
        *self == RPIF0::B0x1
    }
}
///Field `RPIF0` writer - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type RPIF0_W<'a, REG> = crate::BitWriter<'a, REG, RPIF0>;
impl<'a, REG> RPIF0_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///No rising edge trigger request occurred
    #[inline(always)]
    pub fn b_0x0(self) -> &'a mut crate::W<REG> {
        self.variant(RPIF0::B0x0)
    }
    ///Rising edge trigger request occurred
    #[inline(always)]
    pub fn b_0x1(self) -> &'a mut crate::W<REG> {
        self.variant(RPIF0::B0x1)
    }
}
/**Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RPIF1 {
    ///0: No rising edge trigger request occurred
    B0x0 = 0,
    ///1: Rising edge trigger request occurred
    B0x1 = 1,
}
impl From<RPIF1> for bool {
    #[inline(always)]
    fn from(variant: RPIF1) -> Self {
        variant as u8 != 0
    }
}
///Field `RPIF1` reader - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type RPIF1_R = crate::BitReader<RPIF1>;
impl RPIF1_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> RPIF1 {
        match self.bits {
            false => RPIF1::B0x0,
            true => RPIF1::B0x1,
        }
    }
    ///No rising edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x0(&self) -> bool {
        *self == RPIF1::B0x0
    }
    ///Rising edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x1(&self) -> bool {
        *self == RPIF1::B0x1
    }
}
///Field `RPIF1` writer - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type RPIF1_W<'a, REG> = crate::BitWriter<'a, REG, RPIF1>;
impl<'a, REG> RPIF1_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///No rising edge trigger request occurred
    #[inline(always)]
    pub fn b_0x0(self) -> &'a mut crate::W<REG> {
        self.variant(RPIF1::B0x0)
    }
    ///Rising edge trigger request occurred
    #[inline(always)]
    pub fn b_0x1(self) -> &'a mut crate::W<REG> {
        self.variant(RPIF1::B0x1)
    }
}
/**Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RPIF2 {
    ///0: No rising edge trigger request occurred
    B0x0 = 0,
    ///1: Rising edge trigger request occurred
    B0x1 = 1,
}
impl From<RPIF2> for bool {
    #[inline(always)]
    fn from(variant: RPIF2) -> Self {
        variant as u8 != 0
    }
}
///Field `RPIF2` reader - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type RPIF2_R = crate::BitReader<RPIF2>;
impl RPIF2_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> RPIF2 {
        match self.bits {
            false => RPIF2::B0x0,
            true => RPIF2::B0x1,
        }
    }
    ///No rising edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x0(&self) -> bool {
        *self == RPIF2::B0x0
    }
    ///Rising edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x1(&self) -> bool {
        *self == RPIF2::B0x1
    }
}
///Field `RPIF2` writer - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type RPIF2_W<'a, REG> = crate::BitWriter<'a, REG, RPIF2>;
impl<'a, REG> RPIF2_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///No rising edge trigger request occurred
    #[inline(always)]
    pub fn b_0x0(self) -> &'a mut crate::W<REG> {
        self.variant(RPIF2::B0x0)
    }
    ///Rising edge trigger request occurred
    #[inline(always)]
    pub fn b_0x1(self) -> &'a mut crate::W<REG> {
        self.variant(RPIF2::B0x1)
    }
}
/**Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RPIF3 {
    ///0: No rising edge trigger request occurred
    B0x0 = 0,
    ///1: Rising edge trigger request occurred
    B0x1 = 1,
}
impl From<RPIF3> for bool {
    #[inline(always)]
    fn from(variant: RPIF3) -> Self {
        variant as u8 != 0
    }
}
///Field `RPIF3` reader - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type RPIF3_R = crate::BitReader<RPIF3>;
impl RPIF3_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> RPIF3 {
        match self.bits {
            false => RPIF3::B0x0,
            true => RPIF3::B0x1,
        }
    }
    ///No rising edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x0(&self) -> bool {
        *self == RPIF3::B0x0
    }
    ///Rising edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x1(&self) -> bool {
        *self == RPIF3::B0x1
    }
}
///Field `RPIF3` writer - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type RPIF3_W<'a, REG> = crate::BitWriter<'a, REG, RPIF3>;
impl<'a, REG> RPIF3_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///No rising edge trigger request occurred
    #[inline(always)]
    pub fn b_0x0(self) -> &'a mut crate::W<REG> {
        self.variant(RPIF3::B0x0)
    }
    ///Rising edge trigger request occurred
    #[inline(always)]
    pub fn b_0x1(self) -> &'a mut crate::W<REG> {
        self.variant(RPIF3::B0x1)
    }
}
/**Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RPIF4 {
    ///0: No rising edge trigger request occurred
    B0x0 = 0,
    ///1: Rising edge trigger request occurred
    B0x1 = 1,
}
impl From<RPIF4> for bool {
    #[inline(always)]
    fn from(variant: RPIF4) -> Self {
        variant as u8 != 0
    }
}
///Field `RPIF4` reader - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type RPIF4_R = crate::BitReader<RPIF4>;
impl RPIF4_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> RPIF4 {
        match self.bits {
            false => RPIF4::B0x0,
            true => RPIF4::B0x1,
        }
    }
    ///No rising edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x0(&self) -> bool {
        *self == RPIF4::B0x0
    }
    ///Rising edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x1(&self) -> bool {
        *self == RPIF4::B0x1
    }
}
///Field `RPIF4` writer - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type RPIF4_W<'a, REG> = crate::BitWriter<'a, REG, RPIF4>;
impl<'a, REG> RPIF4_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///No rising edge trigger request occurred
    #[inline(always)]
    pub fn b_0x0(self) -> &'a mut crate::W<REG> {
        self.variant(RPIF4::B0x0)
    }
    ///Rising edge trigger request occurred
    #[inline(always)]
    pub fn b_0x1(self) -> &'a mut crate::W<REG> {
        self.variant(RPIF4::B0x1)
    }
}
/**Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RPIF5 {
    ///0: No rising edge trigger request occurred
    B0x0 = 0,
    ///1: Rising edge trigger request occurred
    B0x1 = 1,
}
impl From<RPIF5> for bool {
    #[inline(always)]
    fn from(variant: RPIF5) -> Self {
        variant as u8 != 0
    }
}
///Field `RPIF5` reader - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type RPIF5_R = crate::BitReader<RPIF5>;
impl RPIF5_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> RPIF5 {
        match self.bits {
            false => RPIF5::B0x0,
            true => RPIF5::B0x1,
        }
    }
    ///No rising edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x0(&self) -> bool {
        *self == RPIF5::B0x0
    }
    ///Rising edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x1(&self) -> bool {
        *self == RPIF5::B0x1
    }
}
///Field `RPIF5` writer - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type RPIF5_W<'a, REG> = crate::BitWriter<'a, REG, RPIF5>;
impl<'a, REG> RPIF5_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///No rising edge trigger request occurred
    #[inline(always)]
    pub fn b_0x0(self) -> &'a mut crate::W<REG> {
        self.variant(RPIF5::B0x0)
    }
    ///Rising edge trigger request occurred
    #[inline(always)]
    pub fn b_0x1(self) -> &'a mut crate::W<REG> {
        self.variant(RPIF5::B0x1)
    }
}
/**Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RPIF6 {
    ///0: No rising edge trigger request occurred
    B0x0 = 0,
    ///1: Rising edge trigger request occurred
    B0x1 = 1,
}
impl From<RPIF6> for bool {
    #[inline(always)]
    fn from(variant: RPIF6) -> Self {
        variant as u8 != 0
    }
}
///Field `RPIF6` reader - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type RPIF6_R = crate::BitReader<RPIF6>;
impl RPIF6_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> RPIF6 {
        match self.bits {
            false => RPIF6::B0x0,
            true => RPIF6::B0x1,
        }
    }
    ///No rising edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x0(&self) -> bool {
        *self == RPIF6::B0x0
    }
    ///Rising edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x1(&self) -> bool {
        *self == RPIF6::B0x1
    }
}
///Field `RPIF6` writer - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type RPIF6_W<'a, REG> = crate::BitWriter<'a, REG, RPIF6>;
impl<'a, REG> RPIF6_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///No rising edge trigger request occurred
    #[inline(always)]
    pub fn b_0x0(self) -> &'a mut crate::W<REG> {
        self.variant(RPIF6::B0x0)
    }
    ///Rising edge trigger request occurred
    #[inline(always)]
    pub fn b_0x1(self) -> &'a mut crate::W<REG> {
        self.variant(RPIF6::B0x1)
    }
}
/**Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RPIF7 {
    ///0: No rising edge trigger request occurred
    B0x0 = 0,
    ///1: Rising edge trigger request occurred
    B0x1 = 1,
}
impl From<RPIF7> for bool {
    #[inline(always)]
    fn from(variant: RPIF7) -> Self {
        variant as u8 != 0
    }
}
///Field `RPIF7` reader - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type RPIF7_R = crate::BitReader<RPIF7>;
impl RPIF7_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> RPIF7 {
        match self.bits {
            false => RPIF7::B0x0,
            true => RPIF7::B0x1,
        }
    }
    ///No rising edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x0(&self) -> bool {
        *self == RPIF7::B0x0
    }
    ///Rising edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x1(&self) -> bool {
        *self == RPIF7::B0x1
    }
}
///Field `RPIF7` writer - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type RPIF7_W<'a, REG> = crate::BitWriter<'a, REG, RPIF7>;
impl<'a, REG> RPIF7_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///No rising edge trigger request occurred
    #[inline(always)]
    pub fn b_0x0(self) -> &'a mut crate::W<REG> {
        self.variant(RPIF7::B0x0)
    }
    ///Rising edge trigger request occurred
    #[inline(always)]
    pub fn b_0x1(self) -> &'a mut crate::W<REG> {
        self.variant(RPIF7::B0x1)
    }
}
/**Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RPIF8 {
    ///0: No rising edge trigger request occurred
    B0x0 = 0,
    ///1: Rising edge trigger request occurred
    B0x1 = 1,
}
impl From<RPIF8> for bool {
    #[inline(always)]
    fn from(variant: RPIF8) -> Self {
        variant as u8 != 0
    }
}
///Field `RPIF8` reader - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type RPIF8_R = crate::BitReader<RPIF8>;
impl RPIF8_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> RPIF8 {
        match self.bits {
            false => RPIF8::B0x0,
            true => RPIF8::B0x1,
        }
    }
    ///No rising edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x0(&self) -> bool {
        *self == RPIF8::B0x0
    }
    ///Rising edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x1(&self) -> bool {
        *self == RPIF8::B0x1
    }
}
///Field `RPIF8` writer - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type RPIF8_W<'a, REG> = crate::BitWriter<'a, REG, RPIF8>;
impl<'a, REG> RPIF8_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///No rising edge trigger request occurred
    #[inline(always)]
    pub fn b_0x0(self) -> &'a mut crate::W<REG> {
        self.variant(RPIF8::B0x0)
    }
    ///Rising edge trigger request occurred
    #[inline(always)]
    pub fn b_0x1(self) -> &'a mut crate::W<REG> {
        self.variant(RPIF8::B0x1)
    }
}
/**Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RPIF9 {
    ///0: No rising edge trigger request occurred
    B0x0 = 0,
    ///1: Rising edge trigger request occurred
    B0x1 = 1,
}
impl From<RPIF9> for bool {
    #[inline(always)]
    fn from(variant: RPIF9) -> Self {
        variant as u8 != 0
    }
}
///Field `RPIF9` reader - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type RPIF9_R = crate::BitReader<RPIF9>;
impl RPIF9_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> RPIF9 {
        match self.bits {
            false => RPIF9::B0x0,
            true => RPIF9::B0x1,
        }
    }
    ///No rising edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x0(&self) -> bool {
        *self == RPIF9::B0x0
    }
    ///Rising edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x1(&self) -> bool {
        *self == RPIF9::B0x1
    }
}
///Field `RPIF9` writer - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type RPIF9_W<'a, REG> = crate::BitWriter<'a, REG, RPIF9>;
impl<'a, REG> RPIF9_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///No rising edge trigger request occurred
    #[inline(always)]
    pub fn b_0x0(self) -> &'a mut crate::W<REG> {
        self.variant(RPIF9::B0x0)
    }
    ///Rising edge trigger request occurred
    #[inline(always)]
    pub fn b_0x1(self) -> &'a mut crate::W<REG> {
        self.variant(RPIF9::B0x1)
    }
}
/**Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RPIF10 {
    ///0: No rising edge trigger request occurred
    B0x0 = 0,
    ///1: Rising edge trigger request occurred
    B0x1 = 1,
}
impl From<RPIF10> for bool {
    #[inline(always)]
    fn from(variant: RPIF10) -> Self {
        variant as u8 != 0
    }
}
///Field `RPIF10` reader - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type RPIF10_R = crate::BitReader<RPIF10>;
impl RPIF10_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> RPIF10 {
        match self.bits {
            false => RPIF10::B0x0,
            true => RPIF10::B0x1,
        }
    }
    ///No rising edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x0(&self) -> bool {
        *self == RPIF10::B0x0
    }
    ///Rising edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x1(&self) -> bool {
        *self == RPIF10::B0x1
    }
}
///Field `RPIF10` writer - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type RPIF10_W<'a, REG> = crate::BitWriter<'a, REG, RPIF10>;
impl<'a, REG> RPIF10_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///No rising edge trigger request occurred
    #[inline(always)]
    pub fn b_0x0(self) -> &'a mut crate::W<REG> {
        self.variant(RPIF10::B0x0)
    }
    ///Rising edge trigger request occurred
    #[inline(always)]
    pub fn b_0x1(self) -> &'a mut crate::W<REG> {
        self.variant(RPIF10::B0x1)
    }
}
/**Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RPIF11 {
    ///0: No rising edge trigger request occurred
    B0x0 = 0,
    ///1: Rising edge trigger request occurred
    B0x1 = 1,
}
impl From<RPIF11> for bool {
    #[inline(always)]
    fn from(variant: RPIF11) -> Self {
        variant as u8 != 0
    }
}
///Field `RPIF11` reader - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type RPIF11_R = crate::BitReader<RPIF11>;
impl RPIF11_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> RPIF11 {
        match self.bits {
            false => RPIF11::B0x0,
            true => RPIF11::B0x1,
        }
    }
    ///No rising edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x0(&self) -> bool {
        *self == RPIF11::B0x0
    }
    ///Rising edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x1(&self) -> bool {
        *self == RPIF11::B0x1
    }
}
///Field `RPIF11` writer - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type RPIF11_W<'a, REG> = crate::BitWriter<'a, REG, RPIF11>;
impl<'a, REG> RPIF11_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///No rising edge trigger request occurred
    #[inline(always)]
    pub fn b_0x0(self) -> &'a mut crate::W<REG> {
        self.variant(RPIF11::B0x0)
    }
    ///Rising edge trigger request occurred
    #[inline(always)]
    pub fn b_0x1(self) -> &'a mut crate::W<REG> {
        self.variant(RPIF11::B0x1)
    }
}
/**Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RPIF12 {
    ///0: No rising edge trigger request occurred
    B0x0 = 0,
    ///1: Rising edge trigger request occurred
    B0x1 = 1,
}
impl From<RPIF12> for bool {
    #[inline(always)]
    fn from(variant: RPIF12) -> Self {
        variant as u8 != 0
    }
}
///Field `RPIF12` reader - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type RPIF12_R = crate::BitReader<RPIF12>;
impl RPIF12_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> RPIF12 {
        match self.bits {
            false => RPIF12::B0x0,
            true => RPIF12::B0x1,
        }
    }
    ///No rising edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x0(&self) -> bool {
        *self == RPIF12::B0x0
    }
    ///Rising edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x1(&self) -> bool {
        *self == RPIF12::B0x1
    }
}
///Field `RPIF12` writer - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type RPIF12_W<'a, REG> = crate::BitWriter<'a, REG, RPIF12>;
impl<'a, REG> RPIF12_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///No rising edge trigger request occurred
    #[inline(always)]
    pub fn b_0x0(self) -> &'a mut crate::W<REG> {
        self.variant(RPIF12::B0x0)
    }
    ///Rising edge trigger request occurred
    #[inline(always)]
    pub fn b_0x1(self) -> &'a mut crate::W<REG> {
        self.variant(RPIF12::B0x1)
    }
}
/**Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RPIF13 {
    ///0: No rising edge trigger request occurred
    B0x0 = 0,
    ///1: Rising edge trigger request occurred
    B0x1 = 1,
}
impl From<RPIF13> for bool {
    #[inline(always)]
    fn from(variant: RPIF13) -> Self {
        variant as u8 != 0
    }
}
///Field `RPIF13` reader - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type RPIF13_R = crate::BitReader<RPIF13>;
impl RPIF13_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> RPIF13 {
        match self.bits {
            false => RPIF13::B0x0,
            true => RPIF13::B0x1,
        }
    }
    ///No rising edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x0(&self) -> bool {
        *self == RPIF13::B0x0
    }
    ///Rising edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x1(&self) -> bool {
        *self == RPIF13::B0x1
    }
}
///Field `RPIF13` writer - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type RPIF13_W<'a, REG> = crate::BitWriter<'a, REG, RPIF13>;
impl<'a, REG> RPIF13_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///No rising edge trigger request occurred
    #[inline(always)]
    pub fn b_0x0(self) -> &'a mut crate::W<REG> {
        self.variant(RPIF13::B0x0)
    }
    ///Rising edge trigger request occurred
    #[inline(always)]
    pub fn b_0x1(self) -> &'a mut crate::W<REG> {
        self.variant(RPIF13::B0x1)
    }
}
/**Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RPIF14 {
    ///0: No rising edge trigger request occurred
    B0x0 = 0,
    ///1: Rising edge trigger request occurred
    B0x1 = 1,
}
impl From<RPIF14> for bool {
    #[inline(always)]
    fn from(variant: RPIF14) -> Self {
        variant as u8 != 0
    }
}
///Field `RPIF14` reader - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type RPIF14_R = crate::BitReader<RPIF14>;
impl RPIF14_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> RPIF14 {
        match self.bits {
            false => RPIF14::B0x0,
            true => RPIF14::B0x1,
        }
    }
    ///No rising edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x0(&self) -> bool {
        *self == RPIF14::B0x0
    }
    ///Rising edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x1(&self) -> bool {
        *self == RPIF14::B0x1
    }
}
///Field `RPIF14` writer - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type RPIF14_W<'a, REG> = crate::BitWriter<'a, REG, RPIF14>;
impl<'a, REG> RPIF14_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///No rising edge trigger request occurred
    #[inline(always)]
    pub fn b_0x0(self) -> &'a mut crate::W<REG> {
        self.variant(RPIF14::B0x0)
    }
    ///Rising edge trigger request occurred
    #[inline(always)]
    pub fn b_0x1(self) -> &'a mut crate::W<REG> {
        self.variant(RPIF14::B0x1)
    }
}
/**Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RPIF15 {
    ///0: No rising edge trigger request occurred
    B0x0 = 0,
    ///1: Rising edge trigger request occurred
    B0x1 = 1,
}
impl From<RPIF15> for bool {
    #[inline(always)]
    fn from(variant: RPIF15) -> Self {
        variant as u8 != 0
    }
}
///Field `RPIF15` reader - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type RPIF15_R = crate::BitReader<RPIF15>;
impl RPIF15_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> RPIF15 {
        match self.bits {
            false => RPIF15::B0x0,
            true => RPIF15::B0x1,
        }
    }
    ///No rising edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x0(&self) -> bool {
        *self == RPIF15::B0x0
    }
    ///Rising edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x1(&self) -> bool {
        *self == RPIF15::B0x1
    }
}
///Field `RPIF15` writer - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
pub type RPIF15_W<'a, REG> = crate::BitWriter<'a, REG, RPIF15>;
impl<'a, REG> RPIF15_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///No rising edge trigger request occurred
    #[inline(always)]
    pub fn b_0x0(self) -> &'a mut crate::W<REG> {
        self.variant(RPIF15::B0x0)
    }
    ///Rising edge trigger request occurred
    #[inline(always)]
    pub fn b_0x1(self) -> &'a mut crate::W<REG> {
        self.variant(RPIF15::B0x1)
    }
}
impl R {
    ///Bit 0 - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn rpif0(&self) -> RPIF0_R {
        RPIF0_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn rpif1(&self) -> RPIF1_R {
        RPIF1_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn rpif2(&self) -> RPIF2_R {
        RPIF2_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn rpif3(&self) -> RPIF3_R {
        RPIF3_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn rpif4(&self) -> RPIF4_R {
        RPIF4_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn rpif5(&self) -> RPIF5_R {
        RPIF5_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn rpif6(&self) -> RPIF6_R {
        RPIF6_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn rpif7(&self) -> RPIF7_R {
        RPIF7_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn rpif8(&self) -> RPIF8_R {
        RPIF8_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn rpif9(&self) -> RPIF9_R {
        RPIF9_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn rpif10(&self) -> RPIF10_R {
        RPIF10_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn rpif11(&self) -> RPIF11_R {
        RPIF11_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn rpif12(&self) -> RPIF12_R {
        RPIF12_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn rpif13(&self) -> RPIF13_R {
        RPIF13_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn rpif14(&self) -> RPIF14_R {
        RPIF14_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn rpif15(&self) -> RPIF15_R {
        RPIF15_R::new(((self.bits >> 15) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("EXTI_RPR1")
            .field("rpif0", &self.rpif0())
            .field("rpif1", &self.rpif1())
            .field("rpif2", &self.rpif2())
            .field("rpif3", &self.rpif3())
            .field("rpif4", &self.rpif4())
            .field("rpif5", &self.rpif5())
            .field("rpif6", &self.rpif6())
            .field("rpif7", &self.rpif7())
            .field("rpif8", &self.rpif8())
            .field("rpif9", &self.rpif9())
            .field("rpif10", &self.rpif10())
            .field("rpif11", &self.rpif11())
            .field("rpif12", &self.rpif12())
            .field("rpif13", &self.rpif13())
            .field("rpif14", &self.rpif14())
            .field("rpif15", &self.rpif15())
            .finish()
    }
}
impl W {
    ///Bit 0 - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn rpif0(&mut self) -> RPIF0_W<'_, EXTI_RPR1rs> {
        RPIF0_W::new(self, 0)
    }
    ///Bit 1 - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn rpif1(&mut self) -> RPIF1_W<'_, EXTI_RPR1rs> {
        RPIF1_W::new(self, 1)
    }
    ///Bit 2 - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn rpif2(&mut self) -> RPIF2_W<'_, EXTI_RPR1rs> {
        RPIF2_W::new(self, 2)
    }
    ///Bit 3 - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn rpif3(&mut self) -> RPIF3_W<'_, EXTI_RPR1rs> {
        RPIF3_W::new(self, 3)
    }
    ///Bit 4 - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn rpif4(&mut self) -> RPIF4_W<'_, EXTI_RPR1rs> {
        RPIF4_W::new(self, 4)
    }
    ///Bit 5 - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn rpif5(&mut self) -> RPIF5_W<'_, EXTI_RPR1rs> {
        RPIF5_W::new(self, 5)
    }
    ///Bit 6 - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn rpif6(&mut self) -> RPIF6_W<'_, EXTI_RPR1rs> {
        RPIF6_W::new(self, 6)
    }
    ///Bit 7 - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn rpif7(&mut self) -> RPIF7_W<'_, EXTI_RPR1rs> {
        RPIF7_W::new(self, 7)
    }
    ///Bit 8 - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn rpif8(&mut self) -> RPIF8_W<'_, EXTI_RPR1rs> {
        RPIF8_W::new(self, 8)
    }
    ///Bit 9 - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn rpif9(&mut self) -> RPIF9_W<'_, EXTI_RPR1rs> {
        RPIF9_W::new(self, 9)
    }
    ///Bit 10 - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn rpif10(&mut self) -> RPIF10_W<'_, EXTI_RPR1rs> {
        RPIF10_W::new(self, 10)
    }
    ///Bit 11 - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn rpif11(&mut self) -> RPIF11_W<'_, EXTI_RPR1rs> {
        RPIF11_W::new(self, 11)
    }
    ///Bit 12 - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn rpif12(&mut self) -> RPIF12_W<'_, EXTI_RPR1rs> {
        RPIF12_W::new(self, 12)
    }
    ///Bit 13 - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn rpif13(&mut self) -> RPIF13_W<'_, EXTI_RPR1rs> {
        RPIF13_W::new(self, 13)
    }
    ///Bit 14 - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn rpif14(&mut self) -> RPIF14_W<'_, EXTI_RPR1rs> {
        RPIF14_W::new(self, 14)
    }
    ///Bit 15 - Rising edge event pending for configurable line x (x = 15 to 0) Each bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn rpif15(&mut self) -> RPIF15_W<'_, EXTI_RPR1rs> {
        RPIF15_W::new(self, 15)
    }
}
/**EXTI rising edge pending register 1

You can [`read`](crate::Reg::read) this register and get [`exti_rpr1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`exti_rpr1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32C051.html#EXTI:EXTI_RPR1)*/
pub struct EXTI_RPR1rs;
impl crate::RegisterSpec for EXTI_RPR1rs {
    type Ux = u32;
}
///`read()` method returns [`exti_rpr1::R`](R) reader structure
impl crate::Readable for EXTI_RPR1rs {}
///`write(|w| ..)` method takes [`exti_rpr1::W`](W) writer structure
impl crate::Writable for EXTI_RPR1rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets EXTI_RPR1 to value 0
impl crate::Resettable for EXTI_RPR1rs {}
