{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1365044688233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1365044688235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 22:04:47 2013 " "Processing started: Wed Apr 03 22:04:47 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1365044688235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1365044688235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProcessorV1 -c ProcessorV1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ProcessorV1 -c ProcessorV1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1365044688235 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1365044688750 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ProcessorV1 EP2C20Q240C8 " "Selected device EP2C20Q240C8 for design \"ProcessorV1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1365044688839 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1365044688915 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1365044688915 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1365044689180 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1365044689206 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1365044690404 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 4 " "Pin ~ASDO~ is reserved at location 4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 4401 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1365044690422 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 5 " "Pin ~nCSO~ is reserved at location 5" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 4402 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1365044690422 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ 127 " "Pin ~LVDS91p/nCEO~ is reserved at location 127" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 4403 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1365044690422 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1365044690422 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "94 94 " "No exact pin location assignment(s) for 94 pins of 94 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a_inv " "Pin a_inv not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { a_inv } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 536 -272 -96 552 "a_inv" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { a_inv } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 226 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[19\] " "Pin instruction\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[19] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 144 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[18\] " "Pin instruction\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[18] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 145 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[17\] " "Pin instruction\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[17] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 146 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[16\] " "Pin instruction\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[16] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 147 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[0\] " "Pin instruction\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 163 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_n " "Pin ALU_n not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ALU_n } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 504 8 184 520 "ALU_n" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 228 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b_inv " "Pin b_inv not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { b_inv } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 504 -272 -96 520 "b_inv" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { b_inv } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 229 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[15\] " "Pin regA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regA[15] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 664 -272 -96 680 "regA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 164 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[14\] " "Pin regA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regA[14] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 664 -272 -96 680 "regA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 165 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[13\] " "Pin regA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regA[13] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 664 -272 -96 680 "regA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 166 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[12\] " "Pin regA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regA[12] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 664 -272 -96 680 "regA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 167 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[11\] " "Pin regA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regA[11] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 664 -272 -96 680 "regA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 168 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[10\] " "Pin regA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regA[10] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 664 -272 -96 680 "regA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 169 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[9\] " "Pin regA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regA[9] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 664 -272 -96 680 "regA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 170 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[8\] " "Pin regA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regA[8] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 664 -272 -96 680 "regA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 171 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[7\] " "Pin regA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regA[7] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 664 -272 -96 680 "regA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 172 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[6\] " "Pin regA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regA[6] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 664 -272 -96 680 "regA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 173 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[5\] " "Pin regA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regA[5] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 664 -272 -96 680 "regA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 174 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[4\] " "Pin regA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regA[4] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 664 -272 -96 680 "regA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 175 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[3\] " "Pin regA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regA[3] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 664 -272 -96 680 "regA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 176 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[2\] " "Pin regA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regA[2] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 664 -272 -96 680 "regA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 177 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[1\] " "Pin regA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regA[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 664 -272 -96 680 "regA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 178 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[0\] " "Pin regA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regA[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 664 -272 -96 680 "regA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 179 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[15\] " "Pin regZOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regZOut[15] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 472 -272 -96 488 "regZOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regZOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 180 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[14\] " "Pin regZOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regZOut[14] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 472 -272 -96 488 "regZOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regZOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 181 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[13\] " "Pin regZOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regZOut[13] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 472 -272 -96 488 "regZOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regZOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 182 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[12\] " "Pin regZOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regZOut[12] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 472 -272 -96 488 "regZOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regZOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 183 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[11\] " "Pin regZOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regZOut[11] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 472 -272 -96 488 "regZOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regZOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 184 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[10\] " "Pin regZOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regZOut[10] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 472 -272 -96 488 "regZOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regZOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 185 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[9\] " "Pin regZOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regZOut[9] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 472 -272 -96 488 "regZOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regZOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 186 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[8\] " "Pin regZOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regZOut[8] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 472 -272 -96 488 "regZOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regZOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 187 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[7\] " "Pin regZOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regZOut[7] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 472 -272 -96 488 "regZOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regZOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 188 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[6\] " "Pin regZOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regZOut[6] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 472 -272 -96 488 "regZOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regZOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 189 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[5\] " "Pin regZOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regZOut[5] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 472 -272 -96 488 "regZOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regZOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 190 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[4\] " "Pin regZOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regZOut[4] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 472 -272 -96 488 "regZOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regZOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 191 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[3\] " "Pin regZOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regZOut[3] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 472 -272 -96 488 "regZOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regZOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 192 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[2\] " "Pin regZOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regZOut[2] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 472 -272 -96 488 "regZOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regZOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 193 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[1\] " "Pin regZOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regZOut[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 472 -272 -96 488 "regZOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regZOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 194 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[0\] " "Pin regZOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regZOut[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 472 -272 -96 488 "regZOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regZOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 195 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegDest\[1\] " "Pin RegDest\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RegDest[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 600 -272 -96 616 "RegDest" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegDest[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 196 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegDest\[0\] " "Pin RegDest\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RegDest[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 600 -272 -96 616 "RegDest" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegDest[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 197 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[15\] " "Pin regB\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regB[15] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 632 -272 -96 648 "regB" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 198 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[14\] " "Pin regB\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regB[14] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 632 -272 -96 648 "regB" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 199 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[13\] " "Pin regB\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regB[13] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 632 -272 -96 648 "regB" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 200 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[12\] " "Pin regB\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regB[12] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 632 -272 -96 648 "regB" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 201 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[11\] " "Pin regB\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regB[11] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 632 -272 -96 648 "regB" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 202 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[10\] " "Pin regB\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regB[10] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 632 -272 -96 648 "regB" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 203 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[9\] " "Pin regB\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regB[9] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 632 -272 -96 648 "regB" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 204 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[8\] " "Pin regB\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regB[8] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 632 -272 -96 648 "regB" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 205 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[7\] " "Pin regB\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regB[7] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 632 -272 -96 648 "regB" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 206 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[6\] " "Pin regB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regB[6] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 632 -272 -96 648 "regB" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 207 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[5\] " "Pin regB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regB[5] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 632 -272 -96 648 "regB" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 208 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[4\] " "Pin regB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regB[4] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 632 -272 -96 648 "regB" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 209 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[3\] " "Pin regB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regB[3] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 632 -272 -96 648 "regB" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 210 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[2\] " "Pin regB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regB[2] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 632 -272 -96 648 "regB" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 211 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[1\] " "Pin regB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regB[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 632 -272 -96 648 "regB" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 212 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[0\] " "Pin regB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regB[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 632 -272 -96 648 "regB" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 213 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_z " "Pin ALU_z not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ALU_z } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 536 8 184 552 "ALU_z" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_z } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 231 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_v " "Pin ALU_v not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ALU_v } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 600 8 184 616 "ALU_v" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_v } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 232 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_c " "Pin ALU_c not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ALU_c } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 568 8 184 584 "ALU_c" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_c } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 233 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRA\[3\] " "Pin IRA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { IRA[3] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 376 -272 -96 392 "IRA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 214 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRA\[2\] " "Pin IRA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { IRA[2] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 376 -272 -96 392 "IRA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 215 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRA\[1\] " "Pin IRA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { IRA[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 376 -272 -96 392 "IRA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 216 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRA\[0\] " "Pin IRA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { IRA[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 376 -272 -96 392 "IRA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 217 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRB\[3\] " "Pin IRB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { IRB[3] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 344 -272 -96 360 "IRB" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 218 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRB\[2\] " "Pin IRB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { IRB[2] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 344 -272 -96 360 "IRB" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 219 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRB\[1\] " "Pin IRB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { IRB[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 344 -272 -96 360 "IRB" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 220 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRB\[0\] " "Pin IRB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { IRB[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 344 -272 -96 360 "IRB" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 221 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRDest\[3\] " "Pin IRDest\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { IRDest[3] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 408 -272 -96 424 "IRDest" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRDest[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 222 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRDest\[2\] " "Pin IRDest\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { IRDest[2] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 408 -272 -96 424 "IRDest" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRDest[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 223 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRDest\[1\] " "Pin IRDest\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { IRDest[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 408 -272 -96 424 "IRDest" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRDest[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 224 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRDest\[0\] " "Pin IRDest\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { IRDest[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { 408 -272 -96 424 "IRDest" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRDest[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 225 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { clock } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { -128 -280 -112 -112 "clock" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 227 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { reset } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { -104 -280 -112 -88 "reset" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 230 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[15\] " "Pin instruction\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[15] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 148 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[14\] " "Pin instruction\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[14] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 149 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[13\] " "Pin instruction\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[13] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 150 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[12\] " "Pin instruction\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[12] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 151 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[11\] " "Pin instruction\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[11] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 152 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[10\] " "Pin instruction\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[10] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 153 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[9\] " "Pin instruction\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[9] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 154 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[8\] " "Pin instruction\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[8] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 155 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[7\] " "Pin instruction\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[7] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 156 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[6\] " "Pin instruction\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[6] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 157 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[5\] " "Pin instruction\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[5] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 158 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[4\] " "Pin instruction\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[4] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 159 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[22\] " "Pin instruction\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[22] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 141 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[2\] " "Pin instruction\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[2] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 161 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[1\] " "Pin instruction\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 162 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[20\] " "Pin instruction\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[20] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 143 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[3\] " "Pin instruction\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[3] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 160 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[23\] " "Pin instruction\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[23] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 140 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[21\] " "Pin instruction\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[21] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 142 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365044690621 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1365044690621 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProcessorV1.sdc " "Synopsys Design Constraints File file not found: 'ProcessorV1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1365044691584 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1365044691585 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1365044691656 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN 34 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clock (placed in PIN 34 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1365044692178 ""}  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { clock } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { -128 -280 -112 -112 "clock" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 227 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1365044692178 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN 35 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node reset (placed in PIN 35 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1365044692178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|lpm_divide:Mod0\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~0 " "Destination node control_unit_230:inst10\|lpm_divide:Mod0\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~0" {  } { { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 3071 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365044692178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~2 " "Destination node control_unit_230:inst10\|stage~2" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 1381 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365044692178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~3 " "Destination node control_unit_230:inst10\|stage~3" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 1382 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365044692178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~4 " "Destination node control_unit_230:inst10\|stage~4" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 1383 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365044692178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~5 " "Destination node control_unit_230:inst10\|stage~5" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 1384 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365044692178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~6 " "Destination node control_unit_230:inst10\|stage~6" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 1385 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365044692178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~7 " "Destination node control_unit_230:inst10\|stage~7" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 1386 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365044692178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~8 " "Destination node control_unit_230:inst10\|stage~8" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 1387 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365044692178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~9 " "Destination node control_unit_230:inst10\|stage~9" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 1388 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365044692178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~10 " "Destination node control_unit_230:inst10\|stage~10" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 1389 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365044692178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1365044692178 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1365044692178 ""}  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { reset } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/ProcessorV1.bdf" { { -104 -280 -112 -88 "reset" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 0 { 0 ""} 0 230 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1365044692178 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1365044692958 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1365044692964 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1365044692965 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1 1365044692973 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1 1365044692981 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1 1365044692987 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1 1365044693204 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1365044693211 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1365044693211 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "92 unused 3.3V 24 68 0 " "Number of I/O pins in group: 92 (unused VREF, 3.3V VCCIO, 24 input, 68 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1365044693215 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1365044693215 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1365044693215 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 17 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1365044693218 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 14 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1365044693218 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1365044693218 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 17 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1365044693218 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1365044693218 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 17 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1365044693218 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 16 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1365044693218 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 18 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1365044693218 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1365044693218 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1365044693218 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1365044693365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1365044697454 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1365044700663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1365044700699 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1365044721635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:29 " "Fitter placement operations ending: elapsed time is 00:00:29" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1365044721635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1365044723253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X25_Y0 X37_Y13 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13" {  } { { "loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/PartIII/PartIII_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13"} 25 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1365044729139 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1365044729139 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:26 " "Fitter routing operations ending: elapsed time is 00:00:26" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1365044743745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1365044743751 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1365044743751 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1365044743889 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "68 " "Found 68 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a_inv 0 " "Pin \"a_inv\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_n 0 " "Pin \"ALU_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_inv 0 " "Pin \"b_inv\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[15\] 0 " "Pin \"regA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[14\] 0 " "Pin \"regA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[13\] 0 " "Pin \"regA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[12\] 0 " "Pin \"regA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[11\] 0 " "Pin \"regA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[10\] 0 " "Pin \"regA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[9\] 0 " "Pin \"regA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[8\] 0 " "Pin \"regA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[7\] 0 " "Pin \"regA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[6\] 0 " "Pin \"regA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[5\] 0 " "Pin \"regA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[4\] 0 " "Pin \"regA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[3\] 0 " "Pin \"regA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[2\] 0 " "Pin \"regA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[1\] 0 " "Pin \"regA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[0\] 0 " "Pin \"regA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[15\] 0 " "Pin \"regZOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[14\] 0 " "Pin \"regZOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[13\] 0 " "Pin \"regZOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[12\] 0 " "Pin \"regZOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[11\] 0 " "Pin \"regZOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[10\] 0 " "Pin \"regZOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[9\] 0 " "Pin \"regZOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[8\] 0 " "Pin \"regZOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[7\] 0 " "Pin \"regZOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[6\] 0 " "Pin \"regZOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[5\] 0 " "Pin \"regZOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[4\] 0 " "Pin \"regZOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[3\] 0 " "Pin \"regZOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[2\] 0 " "Pin \"regZOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[1\] 0 " "Pin \"regZOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[0\] 0 " "Pin \"regZOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegDest\[1\] 0 " "Pin \"RegDest\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegDest\[0\] 0 " "Pin \"RegDest\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[15\] 0 " "Pin \"regB\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[14\] 0 " "Pin \"regB\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[13\] 0 " "Pin \"regB\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[12\] 0 " "Pin \"regB\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[11\] 0 " "Pin \"regB\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[10\] 0 " "Pin \"regB\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[9\] 0 " "Pin \"regB\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[8\] 0 " "Pin \"regB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[7\] 0 " "Pin \"regB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[6\] 0 " "Pin \"regB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[5\] 0 " "Pin \"regB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[4\] 0 " "Pin \"regB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[3\] 0 " "Pin \"regB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[2\] 0 " "Pin \"regB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[1\] 0 " "Pin \"regB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[0\] 0 " "Pin \"regB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_z 0 " "Pin \"ALU_z\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_v 0 " "Pin \"ALU_v\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_c 0 " "Pin \"ALU_c\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRA\[3\] 0 " "Pin \"IRA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRA\[2\] 0 " "Pin \"IRA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRA\[1\] 0 " "Pin \"IRA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRA\[0\] 0 " "Pin \"IRA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRB\[3\] 0 " "Pin \"IRB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRB\[2\] 0 " "Pin \"IRB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRB\[1\] 0 " "Pin \"IRB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRB\[0\] 0 " "Pin \"IRB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRDest\[3\] 0 " "Pin \"IRDest\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRDest\[2\] 0 " "Pin \"IRDest\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRDest\[1\] 0 " "Pin \"IRDest\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRDest\[0\] 0 " "Pin \"IRDest\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365044744127 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1365044744127 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1365044746458 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1365044746858 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1365044748991 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1365044750178 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "404 " "Peak virtual memory: 404 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1365044752353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 22:05:52 2013 " "Processing ended: Wed Apr 03 22:05:52 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1365044752353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1365044752353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1365044752353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1365044752353 ""}
