[2024-03-16 09:45:48,291][version.py:119][_validate_prerelease][DEBUG][MainThread]: A Release Candidate
[2024-03-16 09:45:48,291][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2024-03-16 09:45:48,328][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2024-03-16 09:45:48,339][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2024-03-16 09:45:48,339][arguments.py:49][__init__][INFO][MainThread]: Loading Arguments from Command Line...
[2024-03-16 09:45:48,339][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2024-03-16 09:45:48,339][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --log (False)
[2024-03-16 09:45:48,339][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_file ([])
[2024-03-16 09:45:48,339][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_folder ([])
[2024-03-16 09:45:48,339][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --path ([])
[2024-03-16 09:45:48,339][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_output ()
[2024-03-16 09:45:48,339][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_output ()
[2024-03-16 09:45:48,339][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_library (work)
[2024-03-16 09:45:48,339][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --slave_library (work)
[2024-03-16 09:45:48,339][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_definition_number (0)
[2024-03-16 09:45:48,339][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relative_output_path ()
[2024-03-16 09:45:48,339][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_help (False)
[2024-03-16 09:45:48,339][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relocate_path ()
[2024-03-16 09:45:48,339][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --constant ([])
[2024-03-16 09:45:48,339][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --tb (False)
[2024-03-16 09:45:48,339][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_top ()
[2024-03-16 09:45:48,339][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_record_name (t_axi4lite_mmap_slaves)
[2024-03-16 09:45:48,339][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --zip (False)
[2024-03-16 09:45:48,339][toolflow.py:983][xml2vhdl][INFO][MainThread]: Trying to generate AXI HDL from XML
[2024-03-16 09:45:48,339][toolflow.py:984][xml2vhdl][INFO][MainThread]:   Input directory: ['/home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source']
[2024-03-16 09:45:48,339][toolflow.py:985][xml2vhdl][INFO][MainThread]:   Output XML directory: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output
[2024-03-16 09:45:48,341][toolflow.py:986][xml2vhdl][INFO][MainThread]:   Output directory: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output
[2024-03-16 09:45:48,342][toolflow.py:987][xml2vhdl][INFO][MainThread]:   Slave library: xil_defaultlib
[2024-03-16 09:45:48,344][toolflow.py:988][xml2vhdl][INFO][MainThread]:   Bus library: xil_defaultlib
[2024-03-16 09:45:48,349][xml2vhdl.py:116][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:45:48,349][xml2vhdl.py:117][__init__][INFO][MainThread]: Compile order:
[2024-03-16 09:45:48,349][xml2vhdl.py:119][__init__][INFO][MainThread]: 	rfdc
[2024-03-16 09:45:48,349][xml2vhdl.py:119][__init__][INFO][MainThread]: 	snapshot_u1_ss_bram
[2024-03-16 09:45:48,349][xml2vhdl.py:119][__init__][INFO][MainThread]: 	snapshot_u3_ss_bram
[2024-03-16 09:45:48,350][xml2vhdl.py:119][__init__][INFO][MainThread]: 	snapshot_u2_ss_bram
[2024-03-16 09:45:48,350][xml2vhdl.py:119][__init__][INFO][MainThread]: 	snapshot_m1_ss_bram
[2024-03-16 09:45:48,350][xml2vhdl.py:119][__init__][INFO][MainThread]: 	snapshot_m20_ss_bram
[2024-03-16 09:45:48,350][xml2vhdl.py:119][__init__][INFO][MainThread]: 	sw_reg
[2024-03-16 09:45:48,350][xml2vhdl.py:119][__init__][INFO][MainThread]: 	sys
[2024-03-16 09:45:48,350][xml2vhdl.py:119][__init__][INFO][MainThread]: 	snapshot_m10_ss_bram
[2024-03-16 09:45:48,350][xml2vhdl.py:119][__init__][INFO][MainThread]: 	snapshot_m30_ss_bram
[2024-03-16 09:45:48,350][xml2vhdl.py:119][__init__][INFO][MainThread]: 	snapshot_m00_ss_bram
[2024-03-16 09:45:48,350][xml2vhdl.py:119][__init__][INFO][MainThread]: 	bitfield_snapshot_ss_bram
[2024-03-16 09:45:48,350][xml2vhdl.py:119][__init__][INFO][MainThread]: 	test_bram
[2024-03-16 09:45:48,350][xml2vhdl.py:119][__init__][INFO][MainThread]: 	axi4lite_top
[2024-03-16 09:45:48,350][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/rfdc_memory_map.xml
[2024-03-16 09:45:48,351][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2024-03-16 09:45:48,351][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2024-03-16 09:45:48,351][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2024-03-16 09:45:48,351][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2024-03-16 09:45:48,351][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:45:48,351][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/rfdc_memory_map.xml"
[2024-03-16 09:45:48,352][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2024-03-16 09:45:48,352][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2024-03-16 09:45:48,352][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2024-03-16 09:45:48,352][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2024-03-16 09:45:48,352][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2024-03-16 09:45:48,352][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2024-03-16 09:45:48,352][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2024-03-16 09:45:48,352][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2024-03-16 09:45:48,352][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2024-03-16 09:45:48,352][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2024-03-16 09:45:48,353][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2024-03-16 09:45:48,353][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2024-03-16 09:45:48,353][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2024-03-16 09:45:48,353][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:45:48,353][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:45:48,353][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:45:48,353][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:45:48,353][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2024-03-16 09:45:48,353][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,353][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2024-03-16 09:45:48,353][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,353][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2024-03-16 09:45:48,353][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2024-03-16 09:45:48,354][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2024-03-16 09:45:48,354][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2024-03-16 09:45:48,354][slave.py:476][get_size][DEBUG][MainThread]: 0
[2024-03-16 09:45:48,354][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output/rfdc_memory_map_output.xml
[2024-03-16 09:45:48,355][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_rfdc_pkg.vhd
[2024-03-16 09:45:48,356][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_rfdc.vhd
[2024-03-16 09:45:48,357][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_rfdc_muxdemux.vhd
[2024-03-16 09:45:48,357][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2024-03-16 09:45:48,357][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:45:48,357][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/snapshot_u1_ss_bram_memory_map.xml
[2024-03-16 09:45:48,357][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2024-03-16 09:45:48,357][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2024-03-16 09:45:48,357][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2024-03-16 09:45:48,358][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2024-03-16 09:45:48,358][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:45:48,358][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/snapshot_u1_ss_bram_memory_map.xml"
[2024-03-16 09:45:48,358][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2024-03-16 09:45:48,358][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2024-03-16 09:45:48,358][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2024-03-16 09:45:48,358][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2024-03-16 09:45:48,358][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2024-03-16 09:45:48,358][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2024-03-16 09:45:48,358][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2024-03-16 09:45:48,358][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2024-03-16 09:45:48,358][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2024-03-16 09:45:48,359][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2024-03-16 09:45:48,359][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2024-03-16 09:45:48,359][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2024-03-16 09:45:48,359][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2024-03-16 09:45:48,359][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:45:48,359][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:45:48,359][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:45:48,359][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:45:48,359][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2024-03-16 09:45:48,359][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,359][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2024-03-16 09:45:48,359][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,359][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2024-03-16 09:45:48,359][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2024-03-16 09:45:48,359][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2024-03-16 09:45:48,359][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2024-03-16 09:45:48,359][slave.py:476][get_size][DEBUG][MainThread]: 0
[2024-03-16 09:45:48,360][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output/snapshot_u1_ss_bram_memory_map_output.xml
[2024-03-16 09:45:48,360][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u1_ss_bram_pkg.vhd
[2024-03-16 09:45:48,361][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u1_ss_bram.vhd
[2024-03-16 09:45:48,363][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u1_ss_bram_muxdemux.vhd
[2024-03-16 09:45:48,363][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_u1_ss_bram_dp_ram.vhd
[2024-03-16 09:45:48,364][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2024-03-16 09:45:48,364][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2024-03-16 09:45:48,364][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:45:48,365][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/snapshot_u3_ss_bram_memory_map.xml
[2024-03-16 09:45:48,365][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2024-03-16 09:45:48,365][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2024-03-16 09:45:48,365][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2024-03-16 09:45:48,365][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2024-03-16 09:45:48,365][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:45:48,365][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/snapshot_u3_ss_bram_memory_map.xml"
[2024-03-16 09:45:48,366][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2024-03-16 09:45:48,366][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2024-03-16 09:45:48,366][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2024-03-16 09:45:48,366][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2024-03-16 09:45:48,366][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2024-03-16 09:45:48,366][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2024-03-16 09:45:48,366][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2024-03-16 09:45:48,366][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2024-03-16 09:45:48,366][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2024-03-16 09:45:48,366][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2024-03-16 09:45:48,366][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2024-03-16 09:45:48,366][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2024-03-16 09:45:48,367][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2024-03-16 09:45:48,367][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:45:48,367][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:45:48,367][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:45:48,367][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:45:48,367][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2024-03-16 09:45:48,367][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,367][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2024-03-16 09:45:48,367][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,367][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2024-03-16 09:45:48,367][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2024-03-16 09:45:48,367][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2024-03-16 09:45:48,367][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2024-03-16 09:45:48,367][slave.py:476][get_size][DEBUG][MainThread]: 0
[2024-03-16 09:45:48,367][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output/snapshot_u3_ss_bram_memory_map_output.xml
[2024-03-16 09:45:48,370][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u3_ss_bram_pkg.vhd
[2024-03-16 09:45:48,371][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u3_ss_bram.vhd
[2024-03-16 09:45:48,371][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u3_ss_bram_muxdemux.vhd
[2024-03-16 09:45:48,371][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_u3_ss_bram_dp_ram.vhd
[2024-03-16 09:45:48,371][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2024-03-16 09:45:48,372][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2024-03-16 09:45:48,372][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:45:48,372][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/snapshot_u2_ss_bram_memory_map.xml
[2024-03-16 09:45:48,372][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2024-03-16 09:45:48,372][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2024-03-16 09:45:48,372][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2024-03-16 09:45:48,374][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2024-03-16 09:45:48,376][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:45:48,378][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/snapshot_u2_ss_bram_memory_map.xml"
[2024-03-16 09:45:48,378][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2024-03-16 09:45:48,378][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2024-03-16 09:45:48,378][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2024-03-16 09:45:48,378][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2024-03-16 09:45:48,378][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2024-03-16 09:45:48,378][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2024-03-16 09:45:48,378][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2024-03-16 09:45:48,379][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2024-03-16 09:45:48,379][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2024-03-16 09:45:48,379][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2024-03-16 09:45:48,379][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2024-03-16 09:45:48,380][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2024-03-16 09:45:48,380][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2024-03-16 09:45:48,380][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:45:48,380][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:45:48,380][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:45:48,380][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:45:48,380][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2024-03-16 09:45:48,380][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,380][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2024-03-16 09:45:48,380][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,380][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2024-03-16 09:45:48,380][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2024-03-16 09:45:48,380][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2024-03-16 09:45:48,380][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2024-03-16 09:45:48,380][slave.py:476][get_size][DEBUG][MainThread]: 0
[2024-03-16 09:45:48,380][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output/snapshot_u2_ss_bram_memory_map_output.xml
[2024-03-16 09:45:48,381][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u2_ss_bram_pkg.vhd
[2024-03-16 09:45:48,381][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u2_ss_bram.vhd
[2024-03-16 09:45:48,382][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u2_ss_bram_muxdemux.vhd
[2024-03-16 09:45:48,382][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_u2_ss_bram_dp_ram.vhd
[2024-03-16 09:45:48,382][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2024-03-16 09:45:48,383][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2024-03-16 09:45:48,383][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:45:48,383][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/snapshot_m1_ss_bram_memory_map.xml
[2024-03-16 09:45:48,383][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2024-03-16 09:45:48,383][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2024-03-16 09:45:48,383][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2024-03-16 09:45:48,383][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2024-03-16 09:45:48,383][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:45:48,383][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/snapshot_m1_ss_bram_memory_map.xml"
[2024-03-16 09:45:48,383][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2024-03-16 09:45:48,383][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2024-03-16 09:45:48,383][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2024-03-16 09:45:48,383][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2024-03-16 09:45:48,383][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2024-03-16 09:45:48,384][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2024-03-16 09:45:48,384][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2024-03-16 09:45:48,384][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2024-03-16 09:45:48,384][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2024-03-16 09:45:48,384][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2024-03-16 09:45:48,384][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2024-03-16 09:45:48,385][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2024-03-16 09:45:48,385][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2024-03-16 09:45:48,385][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:45:48,385][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:45:48,385][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:45:48,385][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:45:48,385][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2024-03-16 09:45:48,385][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,385][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2024-03-16 09:45:48,385][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,385][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2024-03-16 09:45:48,385][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2024-03-16 09:45:48,385][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2024-03-16 09:45:48,385][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2024-03-16 09:45:48,385][slave.py:476][get_size][DEBUG][MainThread]: 0
[2024-03-16 09:45:48,385][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output/snapshot_m1_ss_bram_memory_map_output.xml
[2024-03-16 09:45:48,386][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m1_ss_bram_pkg.vhd
[2024-03-16 09:45:48,386][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m1_ss_bram.vhd
[2024-03-16 09:45:48,386][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m1_ss_bram_muxdemux.vhd
[2024-03-16 09:45:48,387][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_m1_ss_bram_dp_ram.vhd
[2024-03-16 09:45:48,388][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2024-03-16 09:45:48,388][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2024-03-16 09:45:48,388][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:45:48,388][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/snapshot_m20_ss_bram_memory_map.xml
[2024-03-16 09:45:48,389][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2024-03-16 09:45:48,389][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2024-03-16 09:45:48,389][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2024-03-16 09:45:48,389][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2024-03-16 09:45:48,389][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:45:48,392][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/snapshot_m20_ss_bram_memory_map.xml"
[2024-03-16 09:45:48,392][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2024-03-16 09:45:48,392][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2024-03-16 09:45:48,392][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2024-03-16 09:45:48,392][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2024-03-16 09:45:48,392][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2024-03-16 09:45:48,392][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2024-03-16 09:45:48,392][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2024-03-16 09:45:48,392][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2024-03-16 09:45:48,392][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2024-03-16 09:45:48,392][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2024-03-16 09:45:48,394][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2024-03-16 09:45:48,394][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2024-03-16 09:45:48,394][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2024-03-16 09:45:48,394][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:45:48,394][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:45:48,394][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:45:48,394][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:45:48,394][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2024-03-16 09:45:48,394][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,394][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2024-03-16 09:45:48,394][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,394][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2024-03-16 09:45:48,394][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2024-03-16 09:45:48,396][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2024-03-16 09:45:48,396][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2024-03-16 09:45:48,396][slave.py:476][get_size][DEBUG][MainThread]: 0
[2024-03-16 09:45:48,397][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output/snapshot_m20_ss_bram_memory_map_output.xml
[2024-03-16 09:45:48,399][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m20_ss_bram_pkg.vhd
[2024-03-16 09:45:48,402][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m20_ss_bram.vhd
[2024-03-16 09:45:48,403][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m20_ss_bram_muxdemux.vhd
[2024-03-16 09:45:48,403][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_m20_ss_bram_dp_ram.vhd
[2024-03-16 09:45:48,403][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2024-03-16 09:45:48,404][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2024-03-16 09:45:48,404][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:45:48,404][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/sw_reg_memory_map.xml
[2024-03-16 09:45:48,404][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2024-03-16 09:45:48,404][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2024-03-16 09:45:48,404][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2024-03-16 09:45:48,404][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2024-03-16 09:45:48,404][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:45:48,404][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/sw_reg_memory_map.xml"
[2024-03-16 09:45:48,405][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2024-03-16 09:45:48,405][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 17
[2024-03-16 09:45:48,405][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2024-03-16 09:45:48,405][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2024-03-16 09:45:48,405][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2024-03-16 09:45:48,405][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2024-03-16 09:45:48,405][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2024-03-16 09:45:48,405][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2024-03-16 09:45:48,406][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2024-03-16 09:45:48,406][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2024-03-16 09:45:48,406][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2024-03-16 09:45:48,406][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 16
[2024-03-16 09:45:48,407][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2024-03-16 09:45:48,407][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:45:48,407][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:45:48,407][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:45:48,408][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:45:48,408][slave.py:108][dec_route_add][DEBUG][MainThread]: 16
[2024-03-16 09:45:48,408][slave.py:109][dec_route_add][DEBUG][MainThread]: 8
[2024-03-16 09:45:48,408][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2024-03-16 09:45:48,408][slave.py:111][dec_route_add][DEBUG][MainThread]: 16
[2024-03-16 09:45:48,409][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:45:48,410][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:45:48,410][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:45:48,410][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:45:48,410][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2024-03-16 09:45:48,410][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0
[2024-03-16 09:45:48,410][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_5v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:45:48,410][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2024-03-16 09:45:48,410][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:45:48,410][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:45:48,410][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2024-03-16 09:45:48,410][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2024-03-16 09:45:48,410][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1
[2024-03-16 09:45:48,410][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_5v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:45:48,410][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2024-03-16 09:45:48,410][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:45:48,410][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:45:48,410][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2024-03-16 09:45:48,410][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_5v0': [], '-1v0_5v1': [], '-1v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:45:48,411][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_5v0': [], '-1v0_5v1': [], '-1v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:45:48,411][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:45:48,411][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:45:48,411][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2024-03-16 09:45:48,411][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0
[2024-03-16 09:45:48,411][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2024-03-16 09:45:48,411][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1
[2024-03-16 09:45:48,411][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:45:48,411][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v0
[2024-03-16 09:45:48,411][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_5v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:45:48,411][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:45:48,411][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,411][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,411][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:45:48,411][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:45:48,411][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v1
[2024-03-16 09:45:48,411][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_5v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:45:48,411][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:45:48,411][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,411][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,411][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:45:48,411][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:45:48,411][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v0
[2024-03-16 09:45:48,411][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_5v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:45:48,411][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:45:48,411][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,411][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,411][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:45:48,411][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:45:48,411][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v1
[2024-03-16 09:45:48,411][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_5v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:45:48,411][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:45:48,411][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,411][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,411][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:45:48,412][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_5v0': [], '-1v0_5v1': [], '-1v0_5v0_4v0': [], '-1v0_5v0_4v1': [], '-1v0_5v1_4v0': [], '-1v0_5v1_4v1': [], '-1v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:45:48,412][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_5v0': [], '-1v0_5v1': [], '-1v0_5v0_4v0': [], '-1v0_5v0_4v1': [], '-1v0_5v1_4v0': [], '-1v0_5v1_4v1': [], '-1v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:45:48,412][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:45:48,412][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:45:48,412][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2024-03-16 09:45:48,412][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0
[2024-03-16 09:45:48,412][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2024-03-16 09:45:48,412][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1
[2024-03-16 09:45:48,412][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:45:48,412][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v0
[2024-03-16 09:45:48,412][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:45:48,412][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v1
[2024-03-16 09:45:48,412][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:45:48,412][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v0
[2024-03-16 09:45:48,413][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:45:48,413][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v1
[2024-03-16 09:45:48,413][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:45:48,413][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v0_3v0
[2024-03-16 09:45:48,413][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_5v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:45:48,413][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,413][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:45:48,413][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:45:48,413][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,413][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:45:48,413][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v0_3v1
[2024-03-16 09:45:48,413][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_5v0_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:45:48,413][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,413][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:45:48,413][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:45:48,413][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,413][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:45:48,413][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v1_3v0
[2024-03-16 09:45:48,413][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_5v0_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:45:48,413][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,413][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:45:48,413][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:45:48,413][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,413][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:45:48,413][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v1_3v1
[2024-03-16 09:45:48,413][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_5v0_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:45:48,413][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,413][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:45:48,413][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:45:48,413][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,413][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:45:48,413][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v0_3v0
[2024-03-16 09:45:48,413][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_5v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:45:48,413][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,413][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:45:48,413][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:45:48,413][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,413][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:45:48,413][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v0_3v1
[2024-03-16 09:45:48,413][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_5v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:45:48,413][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,413][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:45:48,413][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:45:48,413][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,413][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:45:48,413][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v1_3v0
[2024-03-16 09:45:48,413][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_5v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:45:48,413][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,413][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:45:48,413][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:45:48,413][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,413][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:45:48,413][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v1_3v1
[2024-03-16 09:45:48,413][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_5v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:45:48,413][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,413][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:45:48,413][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:45:48,413][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,414][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_5v0': [], '-1v0_5v1': [], '-1v0_5v0_4v0': [], '-1v0_5v0_4v1': [], '-1v0_5v1_4v0': [], '-1v0_5v1_4v1': [], '-1v0_5v0_4v0_3v0': [], '-1v0_5v0_4v0_3v1': [], '-1v0_5v0_4v1_3v0': [], '-1v0_5v0_4v1_3v1': [], '-1v0_5v1_4v0_3v0': [], '-1v0_5v1_4v0_3v1': [], '-1v0_5v1_4v1_3v0': [], '-1v0_5v1_4v1_3v1': [], '-1v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:45:48,414][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_5v0': [], '-1v0_5v1': [], '-1v0_5v0_4v0': [], '-1v0_5v0_4v1': [], '-1v0_5v1_4v0': [], '-1v0_5v1_4v1': [], '-1v0_5v0_4v0_3v0': [], '-1v0_5v0_4v0_3v1': [], '-1v0_5v0_4v1_3v0': [], '-1v0_5v0_4v1_3v1': [], '-1v0_5v1_4v0_3v0': [], '-1v0_5v1_4v0_3v1': [], '-1v0_5v1_4v1_3v0': [], '-1v0_5v1_4v1_3v1': [], '-1v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:45:48,414][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:45:48,414][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:45:48,414][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2024-03-16 09:45:48,414][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0
[2024-03-16 09:45:48,414][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2024-03-16 09:45:48,414][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1
[2024-03-16 09:45:48,414][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:45:48,414][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v0
[2024-03-16 09:45:48,414][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:45:48,414][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v1
[2024-03-16 09:45:48,414][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:45:48,414][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v0
[2024-03-16 09:45:48,414][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:45:48,414][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v1
[2024-03-16 09:45:48,415][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:45:48,415][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v0_3v0
[2024-03-16 09:45:48,415][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:45:48,415][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v0_3v1
[2024-03-16 09:45:48,415][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:45:48,415][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v1_3v0
[2024-03-16 09:45:48,415][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:45:48,415][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v1_3v1
[2024-03-16 09:45:48,415][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:45:48,415][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v0_3v0
[2024-03-16 09:45:48,415][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:45:48,415][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v0_3v1
[2024-03-16 09:45:48,415][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:45:48,415][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v1_3v0
[2024-03-16 09:45:48,415][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:45:48,415][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v1_3v1
[2024-03-16 09:45:48,415][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:45:48,415][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v0_3v0_2v0
[2024-03-16 09:45:48,415][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:45:48,415][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v0_3v0_2v1
[2024-03-16 09:45:48,415][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:45:48,415][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v0_3v1_2v0
[2024-03-16 09:45:48,415][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:45:48,415][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v0_3v1_2v1
[2024-03-16 09:45:48,415][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:45:48,415][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v1_3v0_2v0
[2024-03-16 09:45:48,415][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:45:48,415][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v1_3v0_2v1
[2024-03-16 09:45:48,415][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:45:48,415][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v1_3v1_2v0
[2024-03-16 09:45:48,415][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:45:48,415][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v1_3v1_2v1
[2024-03-16 09:45:48,415][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:45:48,415][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v0_3v0_2v0
[2024-03-16 09:45:48,415][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:45:48,415][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v0_3v0_2v1
[2024-03-16 09:45:48,415][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:45:48,415][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v0_3v1_2v0
[2024-03-16 09:45:48,415][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:45:48,415][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v0_3v1_2v1
[2024-03-16 09:45:48,415][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:45:48,415][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v1_3v0_2v0
[2024-03-16 09:45:48,415][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:45:48,415][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v1_3v0_2v1
[2024-03-16 09:45:48,415][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:45:48,415][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v1_3v1_2v0
[2024-03-16 09:45:48,415][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:45:48,415][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v1_3v1_2v1
[2024-03-16 09:45:48,416][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_5v0': [], '-1v0_5v1': [], '-1v0_5v0_4v0': [], '-1v0_5v0_4v1': [], '-1v0_5v1_4v0': [], '-1v0_5v1_4v1': [], '-1v0_5v0_4v0_3v0': [], '-1v0_5v0_4v0_3v1': [], '-1v0_5v0_4v1_3v0': [], '-1v0_5v0_4v1_3v1': [], '-1v0_5v1_4v0_3v0': [], '-1v0_5v1_4v0_3v1': [], '-1v0_5v1_4v1_3v0': [], '-1v0_5v1_4v1_3v1': [], '-1v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:45:48,416][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2024-03-16 09:45:48,416][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,416][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2024-03-16 09:45:48,416][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,416][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x3c
[2024-03-16 09:45:48,416][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,416][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2024-03-16 09:45:48,416][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,416][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x3c
[2024-03-16 09:45:48,416][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,416][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2024-03-16 09:45:48,416][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,416][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x3c
[2024-03-16 09:45:48,416][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,416][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2024-03-16 09:45:48,416][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,416][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x3c
[2024-03-16 09:45:48,416][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,416][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	24
[2024-03-16 09:45:48,416][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,416][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x3c
[2024-03-16 09:45:48,416][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,416][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	28
[2024-03-16 09:45:48,416][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,416][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x3c
[2024-03-16 09:45:48,416][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,416][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	32
[2024-03-16 09:45:48,416][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,416][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x3c
[2024-03-16 09:45:48,416][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,416][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	36
[2024-03-16 09:45:48,416][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,416][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x3c
[2024-03-16 09:45:48,416][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,416][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2024-03-16 09:45:48,416][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,416][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x3c
[2024-03-16 09:45:48,416][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,416][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	40
[2024-03-16 09:45:48,416][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,416][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x3c
[2024-03-16 09:45:48,416][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,416][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	44
[2024-03-16 09:45:48,416][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,416][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x3c
[2024-03-16 09:45:48,416][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,416][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	48
[2024-03-16 09:45:48,416][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,416][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x3c
[2024-03-16 09:45:48,416][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,416][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	52
[2024-03-16 09:45:48,416][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,416][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x3c
[2024-03-16 09:45:48,416][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,416][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	56
[2024-03-16 09:45:48,416][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,416][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x3c
[2024-03-16 09:45:48,416][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,416][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	60
[2024-03-16 09:45:48,416][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,416][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x3c
[2024-03-16 09:45:48,416][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,417][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	8
[2024-03-16 09:45:48,417][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,417][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x3c
[2024-03-16 09:45:48,417][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2024-03-16 09:45:48,420][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2024-03-16 09:45:48,422][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2024-03-16 09:45:48,422][slave.py:476][get_size][DEBUG][MainThread]: 0
[2024-03-16 09:45:48,422][slave.py:476][get_size][DEBUG][MainThread]: 4
[2024-03-16 09:45:48,422][slave.py:476][get_size][DEBUG][MainThread]: 8
[2024-03-16 09:45:48,422][slave.py:476][get_size][DEBUG][MainThread]: 12
[2024-03-16 09:45:48,422][slave.py:476][get_size][DEBUG][MainThread]: 16
[2024-03-16 09:45:48,422][slave.py:476][get_size][DEBUG][MainThread]: 20
[2024-03-16 09:45:48,422][slave.py:476][get_size][DEBUG][MainThread]: 24
[2024-03-16 09:45:48,422][slave.py:476][get_size][DEBUG][MainThread]: 28
[2024-03-16 09:45:48,422][slave.py:476][get_size][DEBUG][MainThread]: 32
[2024-03-16 09:45:48,422][slave.py:476][get_size][DEBUG][MainThread]: 36
[2024-03-16 09:45:48,422][slave.py:476][get_size][DEBUG][MainThread]: 40
[2024-03-16 09:45:48,422][slave.py:476][get_size][DEBUG][MainThread]: 44
[2024-03-16 09:45:48,422][slave.py:476][get_size][DEBUG][MainThread]: 48
[2024-03-16 09:45:48,422][slave.py:476][get_size][DEBUG][MainThread]: 52
[2024-03-16 09:45:48,422][slave.py:476][get_size][DEBUG][MainThread]: 56
[2024-03-16 09:45:48,422][slave.py:476][get_size][DEBUG][MainThread]: 60
[2024-03-16 09:45:48,423][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output/sw_reg_memory_map_output.xml
[2024-03-16 09:45:48,424][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd
[2024-03-16 09:45:48,424][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd
[2024-03-16 09:45:48,427][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd
[2024-03-16 09:45:48,428][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2024-03-16 09:45:48,428][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:45:48,428][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/sys_memory_map.xml
[2024-03-16 09:45:48,428][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2024-03-16 09:45:48,428][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2024-03-16 09:45:48,428][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2024-03-16 09:45:48,428][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2024-03-16 09:45:48,428][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:45:48,428][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/sys_memory_map.xml"
[2024-03-16 09:45:48,428][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2024-03-16 09:45:48,428][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 6
[2024-03-16 09:45:48,428][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2024-03-16 09:45:48,428][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2024-03-16 09:45:48,428][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2024-03-16 09:45:48,429][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2024-03-16 09:45:48,429][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2024-03-16 09:45:48,429][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2024-03-16 09:45:48,429][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2024-03-16 09:45:48,429][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2024-03-16 09:45:48,429][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2024-03-16 09:45:48,429][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 5
[2024-03-16 09:45:48,430][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2024-03-16 09:45:48,432][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:45:48,432][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:45:48,432][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:45:48,434][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:45:48,434][slave.py:108][dec_route_add][DEBUG][MainThread]: 5
[2024-03-16 09:45:48,434][slave.py:109][dec_route_add][DEBUG][MainThread]: 3
[2024-03-16 09:45:48,434][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,434][slave.py:111][dec_route_add][DEBUG][MainThread]: 5
[2024-03-16 09:45:48,435][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:45:48,435][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:45:48,435][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:45:48,435][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:45:48,435][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:45:48,435][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2024-03-16 09:45:48,435][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:45:48,435][slave.py:108][dec_route_add][DEBUG][MainThread]: 3
[2024-03-16 09:45:48,435][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,435][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:45:48,435][slave.py:111][dec_route_add][DEBUG][MainThread]: 3
[2024-03-16 09:45:48,435][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:45:48,435][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2024-03-16 09:45:48,435][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:45:48,435][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,435][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:45:48,435][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:45:48,435][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,435][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:45:48,435][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:45:48,435][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:45:48,435][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:45:48,435][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:45:48,435][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2024-03-16 09:45:48,435][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:45:48,435][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2024-03-16 09:45:48,436][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:45:48,436][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2024-03-16 09:45:48,436][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:45:48,436][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,436][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:45:48,436][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:45:48,436][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,436][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:45:48,436][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2024-03-16 09:45:48,436][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:45:48,436][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2024-03-16 09:45:48,436][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:45:48,436][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2024-03-16 09:45:48,436][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:45:48,436][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:45:48,436][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:45:48,436][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:45:48,436][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:45:48,436][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2024-03-16 09:45:48,436][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:45:48,436][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2024-03-16 09:45:48,436][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:45:48,436][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2024-03-16 09:45:48,436][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:45:48,436][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2024-03-16 09:45:48,436][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:45:48,436][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2024-03-16 09:45:48,436][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:45:48,436][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2024-03-16 09:45:48,436][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:45:48,436][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v0
[2024-03-16 09:45:48,436][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:45:48,436][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v1
[2024-03-16 09:45:48,436][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:45:48,436][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2024-03-16 09:45:48,436][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,436][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2024-03-16 09:45:48,436][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,436][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2024-03-16 09:45:48,437][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,437][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2024-03-16 09:45:48,437][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,437][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x18
[2024-03-16 09:45:48,437][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,437][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2024-03-16 09:45:48,437][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,437][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2024-03-16 09:45:48,437][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,437][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2024-03-16 09:45:48,437][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,437][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2024-03-16 09:45:48,437][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,437][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2024-03-16 09:45:48,437][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,437][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2024-03-16 09:45:48,437][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2024-03-16 09:45:48,437][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2024-03-16 09:45:48,437][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2024-03-16 09:45:48,437][slave.py:476][get_size][DEBUG][MainThread]: 0
[2024-03-16 09:45:48,437][slave.py:476][get_size][DEBUG][MainThread]: 4
[2024-03-16 09:45:48,437][slave.py:476][get_size][DEBUG][MainThread]: 12
[2024-03-16 09:45:48,437][slave.py:476][get_size][DEBUG][MainThread]: 16
[2024-03-16 09:45:48,437][slave.py:476][get_size][DEBUG][MainThread]: 20
[2024-03-16 09:45:48,437][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output/sys_memory_map_output.xml
[2024-03-16 09:45:48,438][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sys_pkg.vhd
[2024-03-16 09:45:48,438][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sys.vhd
[2024-03-16 09:45:48,438][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sys_muxdemux.vhd
[2024-03-16 09:45:48,440][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2024-03-16 09:45:48,440][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:45:48,440][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/snapshot_m10_ss_bram_memory_map.xml
[2024-03-16 09:45:48,440][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2024-03-16 09:45:48,440][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2024-03-16 09:45:48,440][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2024-03-16 09:45:48,440][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2024-03-16 09:45:48,440][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:45:48,440][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/snapshot_m10_ss_bram_memory_map.xml"
[2024-03-16 09:45:48,440][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2024-03-16 09:45:48,440][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2024-03-16 09:45:48,440][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2024-03-16 09:45:48,440][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2024-03-16 09:45:48,442][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2024-03-16 09:45:48,442][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2024-03-16 09:45:48,442][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2024-03-16 09:45:48,442][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2024-03-16 09:45:48,442][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2024-03-16 09:45:48,442][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2024-03-16 09:45:48,442][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2024-03-16 09:45:48,442][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2024-03-16 09:45:48,442][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2024-03-16 09:45:48,442][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:45:48,442][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:45:48,442][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:45:48,442][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:45:48,442][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2024-03-16 09:45:48,442][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,442][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2024-03-16 09:45:48,442][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,442][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2024-03-16 09:45:48,442][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2024-03-16 09:45:48,446][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2024-03-16 09:45:48,448][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2024-03-16 09:45:48,450][slave.py:476][get_size][DEBUG][MainThread]: 0
[2024-03-16 09:45:48,451][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output/snapshot_m10_ss_bram_memory_map_output.xml
[2024-03-16 09:45:48,451][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m10_ss_bram_pkg.vhd
[2024-03-16 09:45:48,452][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m10_ss_bram.vhd
[2024-03-16 09:45:48,452][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m10_ss_bram_muxdemux.vhd
[2024-03-16 09:45:48,452][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_m10_ss_bram_dp_ram.vhd
[2024-03-16 09:45:48,453][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2024-03-16 09:45:48,453][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2024-03-16 09:45:48,453][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:45:48,453][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/snapshot_m30_ss_bram_memory_map.xml
[2024-03-16 09:45:48,453][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2024-03-16 09:45:48,453][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2024-03-16 09:45:48,453][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2024-03-16 09:45:48,453][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2024-03-16 09:45:48,453][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:45:48,453][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/snapshot_m30_ss_bram_memory_map.xml"
[2024-03-16 09:45:48,454][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2024-03-16 09:45:48,454][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2024-03-16 09:45:48,455][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2024-03-16 09:45:48,455][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2024-03-16 09:45:48,455][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2024-03-16 09:45:48,455][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2024-03-16 09:45:48,455][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2024-03-16 09:45:48,455][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2024-03-16 09:45:48,455][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2024-03-16 09:45:48,455][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2024-03-16 09:45:48,455][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2024-03-16 09:45:48,455][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2024-03-16 09:45:48,455][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2024-03-16 09:45:48,456][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:45:48,456][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:45:48,456][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:45:48,456][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:45:48,456][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2024-03-16 09:45:48,456][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,456][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2024-03-16 09:45:48,456][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,456][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2024-03-16 09:45:48,456][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2024-03-16 09:45:48,458][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2024-03-16 09:45:48,458][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2024-03-16 09:45:48,458][slave.py:476][get_size][DEBUG][MainThread]: 0
[2024-03-16 09:45:48,458][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output/snapshot_m30_ss_bram_memory_map_output.xml
[2024-03-16 09:45:48,459][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m30_ss_bram_pkg.vhd
[2024-03-16 09:45:48,462][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m30_ss_bram.vhd
[2024-03-16 09:45:48,464][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m30_ss_bram_muxdemux.vhd
[2024-03-16 09:45:48,467][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_m30_ss_bram_dp_ram.vhd
[2024-03-16 09:45:48,467][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2024-03-16 09:45:48,468][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2024-03-16 09:45:48,471][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:45:48,471][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/snapshot_m00_ss_bram_memory_map.xml
[2024-03-16 09:45:48,471][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2024-03-16 09:45:48,471][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2024-03-16 09:45:48,471][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2024-03-16 09:45:48,471][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2024-03-16 09:45:48,471][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:45:48,471][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/snapshot_m00_ss_bram_memory_map.xml"
[2024-03-16 09:45:48,471][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2024-03-16 09:45:48,471][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2024-03-16 09:45:48,471][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2024-03-16 09:45:48,471][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2024-03-16 09:45:48,471][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2024-03-16 09:45:48,471][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2024-03-16 09:45:48,471][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2024-03-16 09:45:48,471][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2024-03-16 09:45:48,471][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2024-03-16 09:45:48,471][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2024-03-16 09:45:48,472][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2024-03-16 09:45:48,472][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2024-03-16 09:45:48,472][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2024-03-16 09:45:48,472][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:45:48,472][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:45:48,472][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:45:48,472][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:45:48,472][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2024-03-16 09:45:48,472][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,472][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2024-03-16 09:45:48,472][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,472][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2024-03-16 09:45:48,472][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2024-03-16 09:45:48,472][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2024-03-16 09:45:48,472][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2024-03-16 09:45:48,472][slave.py:476][get_size][DEBUG][MainThread]: 0
[2024-03-16 09:45:48,472][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output/snapshot_m00_ss_bram_memory_map_output.xml
[2024-03-16 09:45:48,476][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m00_ss_bram_pkg.vhd
[2024-03-16 09:45:48,476][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m00_ss_bram.vhd
[2024-03-16 09:45:48,476][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m00_ss_bram_muxdemux.vhd
[2024-03-16 09:45:48,477][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_m00_ss_bram_dp_ram.vhd
[2024-03-16 09:45:48,477][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2024-03-16 09:45:48,477][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2024-03-16 09:45:48,477][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:45:48,477][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/bitfield_snapshot_ss_bram_memory_map.xml
[2024-03-16 09:45:48,478][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2024-03-16 09:45:48,478][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2024-03-16 09:45:48,478][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2024-03-16 09:45:48,478][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2024-03-16 09:45:48,478][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:45:48,478][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/bitfield_snapshot_ss_bram_memory_map.xml"
[2024-03-16 09:45:48,480][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2024-03-16 09:45:48,480][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2024-03-16 09:45:48,480][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2024-03-16 09:45:48,480][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2024-03-16 09:45:48,481][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2024-03-16 09:45:48,481][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2024-03-16 09:45:48,483][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2024-03-16 09:45:48,483][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2024-03-16 09:45:48,483][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2024-03-16 09:45:48,483][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2024-03-16 09:45:48,483][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2024-03-16 09:45:48,483][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2024-03-16 09:45:48,483][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2024-03-16 09:45:48,483][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:45:48,483][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:45:48,483][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:45:48,483][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:45:48,483][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2024-03-16 09:45:48,483][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,483][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2024-03-16 09:45:48,483][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,484][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2024-03-16 09:45:48,484][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2024-03-16 09:45:48,486][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2024-03-16 09:45:48,486][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2024-03-16 09:45:48,487][slave.py:476][get_size][DEBUG][MainThread]: 0
[2024-03-16 09:45:48,487][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output/bitfield_snapshot_ss_bram_memory_map_output.xml
[2024-03-16 09:45:48,487][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_bitfield_snapshot_ss_bram_pkg.vhd
[2024-03-16 09:45:48,488][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_bitfield_snapshot_ss_bram.vhd
[2024-03-16 09:45:48,488][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_bitfield_snapshot_ss_bram_muxdemux.vhd
[2024-03-16 09:45:48,488][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_bitfield_snapshot_ss_bram_dp_ram.vhd
[2024-03-16 09:45:48,488][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2024-03-16 09:45:48,489][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2024-03-16 09:45:48,491][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:45:48,492][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/test_bram_memory_map.xml
[2024-03-16 09:45:48,492][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2024-03-16 09:45:48,492][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2024-03-16 09:45:48,492][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2024-03-16 09:45:48,492][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2024-03-16 09:45:48,492][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:45:48,492][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/test_bram_memory_map.xml"
[2024-03-16 09:45:48,492][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2024-03-16 09:45:48,492][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2024-03-16 09:45:48,492][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2024-03-16 09:45:48,492][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2024-03-16 09:45:48,496][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2024-03-16 09:45:48,496][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2024-03-16 09:45:48,497][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2024-03-16 09:45:48,497][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2024-03-16 09:45:48,497][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2024-03-16 09:45:48,497][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2024-03-16 09:45:48,497][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2024-03-16 09:45:48,497][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2024-03-16 09:45:48,497][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2024-03-16 09:45:48,498][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:45:48,498][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:45:48,498][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:45:48,498][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:45:48,498][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2024-03-16 09:45:48,498][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,498][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2024-03-16 09:45:48,498][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,498][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2024-03-16 09:45:48,498][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2024-03-16 09:45:48,498][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2024-03-16 09:45:48,498][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2024-03-16 09:45:48,498][slave.py:476][get_size][DEBUG][MainThread]: 0
[2024-03-16 09:45:48,498][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output/test_bram_memory_map_output.xml
[2024-03-16 09:45:48,499][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_test_bram_pkg.vhd
[2024-03-16 09:45:48,502][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_test_bram.vhd
[2024-03-16 09:45:48,504][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_test_bram_muxdemux.vhd
[2024-03-16 09:45:48,513][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_test_bram_dp_ram.vhd
[2024-03-16 09:45:48,515][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2024-03-16 09:45:48,517][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2024-03-16 09:45:48,517][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:45:48,517][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/axi4lite_top_ic_memory_map.xml
[2024-03-16 09:45:48,517][xml2ic.py:468][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:45:48,517][xml2ic.py:469][__init__][INFO][MainThread]: xml2ic.py version 1.8"
[2024-03-16 09:45:48,517][xml2ic.py:472][__init__][INFO][MainThread]: Processing Paths:
[2024-03-16 09:45:48,517][xml2ic.py:474][__init__][INFO][MainThread]: 	/home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output
[2024-03-16 09:45:48,522][xml2ic.py:668][__init__][INFO][MainThread]: Searching for VHDL Top-Level: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/axi4lite_top_ic_memory_map
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: None
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.rfdc
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.rfdc.rfdc
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.snapshot_m00_ss_bram
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.snapshot_m00_ss_bram.snapshot_m00_ss_bram
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.snapshot_m10_ss_bram
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.snapshot_m10_ss_bram.snapshot_m10_ss_bram
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.snapshot_m1_ss_bram
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.snapshot_m1_ss_bram.snapshot_m1_ss_bram
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.snapshot_m30_ss_bram
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.snapshot_m30_ss_bram.snapshot_m30_ss_bram
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.snapshot_u1_ss_bram
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.snapshot_u1_ss_bram.snapshot_u1_ss_bram
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.snapshot_u2_ss_bram
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.snapshot_u2_ss_bram.snapshot_u2_ss_bram
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.snapshot_u3_ss_bram
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.snapshot_u3_ss_bram.snapshot_u3_ss_bram
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.snapshot_ctrl
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.snapshot_m00_ss_ctrl
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.snapshot_m00_ss_status
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.snapshot_m1_ss_ctrl
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.snapshot_m1_ss_status
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.snapshot_m10_ss_ctrl
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.snapshot_m10_ss_status
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.snapshot_m30_ss_ctrl
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.snapshot_m30_ss_status
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.snapshot_u1_ss_ctrl
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.snapshot_u1_ss_status
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.snapshot_u2_ss_ctrl
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.snapshot_u2_ss_status
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.snapshot_u3_ss_ctrl
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.snapshot_u3_ss_status
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.test_bram_control
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys.board_id
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys.rev
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys.rev_rcs
[2024-03-16 09:45:48,522][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys.scratchpad
[2024-03-16 09:45:48,523][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys.clkcounter
[2024-03-16 09:45:48,523][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.test_bram
[2024-03-16 09:45:48,523][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.test_bram.test_bram
[2024-03-16 09:45:48,523][xml2ic.py:680][__init__][WARNING][MainThread]: VHDL Top-Level not found: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/axi4lite_top_ic_memory_map
[2024-03-16 09:45:48,523][xml2ic.py:686][__init__][WARNING][MainThread]: 	Using root node: axi4lite_top
[2024-03-16 09:45:48,523][xml2ic.py:411][get_decoder_mask][INFO][MainThread]: Addresses are: 11
[2024-03-16 09:45:48,523][xml2ic.py:427][get_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0]]
[2024-03-16 09:45:48,524][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:45:48,524][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2024-03-16 09:45:48,524][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:45:48,524][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:45:48,524][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 11
[2024-03-16 09:45:48,524][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 8
[2024-03-16 09:45:48,524][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 3
[2024-03-16 09:45:48,524][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 11
[2024-03-16 09:45:48,524][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_21v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:45:48,525][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_21v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:45:48,525][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2024-03-16 09:45:48,525][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:45:48,525][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  21
[2024-03-16 09:45:48,525][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0
[2024-03-16 09:45:48,525][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_21v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:45:48,525][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 8
[2024-03-16 09:45:48,525][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:45:48,525][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:45:48,525][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 8
[2024-03-16 09:45:48,525][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  21
[2024-03-16 09:45:48,525][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v1
[2024-03-16 09:45:48,525][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_21v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:45:48,525][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 3
[2024-03-16 09:45:48,525][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:45:48,525][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,525][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 3
[2024-03-16 09:45:48,525][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_21v0': [], '-1v0_21v1': [], '-1v0_21v0_20v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:45:48,526][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_21v0': [], '-1v0_21v1': [], '-1v0_21v0_20v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:45:48,526][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2024-03-16 09:45:48,526][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:45:48,526][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  21
[2024-03-16 09:45:48,526][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0
[2024-03-16 09:45:48,526][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  21
[2024-03-16 09:45:48,526][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v1
[2024-03-16 09:45:48,526][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  20
[2024-03-16 09:45:48,526][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v0
[2024-03-16 09:45:48,526][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_21v0_20v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:45:48,526][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:45:48,526][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,526][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,526][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:45:48,526][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  20
[2024-03-16 09:45:48,526][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v1
[2024-03-16 09:45:48,526][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_21v0_20v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:45:48,526][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:45:48,526][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,526][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,526][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:45:48,526][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2024-03-16 09:45:48,526][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v1_14v0
[2024-03-16 09:45:48,526][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2024-03-16 09:45:48,526][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v1_14v1
[2024-03-16 09:45:48,526][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_21v1_14v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:45:48,526][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,526][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:45:48,526][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:45:48,526][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,527][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_21v0': [], '-1v0_21v1': [], '-1v0_21v0_20v0': [], '-1v0_21v0_20v1': [], '-1v0_21v1_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1_14v1': [], '-1v0_21v0_20v0_19v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v0_19v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1_19v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1_19v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1_14v1_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1_14v1_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:45:48,527][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_21v0': [], '-1v0_21v1': [], '-1v0_21v0_20v0': [], '-1v0_21v0_20v1': [], '-1v0_21v1_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1_14v1': [], '-1v0_21v0_20v0_19v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v0_19v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1_19v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1_19v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1_14v1_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1_14v1_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:45:48,527][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2024-03-16 09:45:48,527][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:45:48,527][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  21
[2024-03-16 09:45:48,527][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0
[2024-03-16 09:45:48,527][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  21
[2024-03-16 09:45:48,527][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v1
[2024-03-16 09:45:48,527][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  20
[2024-03-16 09:45:48,527][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v0
[2024-03-16 09:45:48,527][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  20
[2024-03-16 09:45:48,527][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v1
[2024-03-16 09:45:48,527][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2024-03-16 09:45:48,527][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v1_14v0
[2024-03-16 09:45:48,527][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2024-03-16 09:45:48,527][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v1_14v1
[2024-03-16 09:45:48,527][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2024-03-16 09:45:48,527][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v0_19v0
[2024-03-16 09:45:48,527][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_21v0_20v0_19v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:45:48,527][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,527][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:45:48,527][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:45:48,527][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,527][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2024-03-16 09:45:48,527][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v0_19v1
[2024-03-16 09:45:48,527][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_21v0_20v0_19v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:45:48,527][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,527][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:45:48,527][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:45:48,527][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,527][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2024-03-16 09:45:48,527][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v1_19v0
[2024-03-16 09:45:48,527][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_21v0_20v1_19v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:45:48,527][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,527][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:45:48,527][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:45:48,527][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,527][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2024-03-16 09:45:48,527][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v1_19v1
[2024-03-16 09:45:48,528][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_21v0_20v1_19v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:45:48,528][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,528][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:45:48,528][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:45:48,528][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:45:48,528][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  6
[2024-03-16 09:45:48,528][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v1_14v1_6v0
[2024-03-16 09:45:48,528][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  6
[2024-03-16 09:45:48,528][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v1_14v1_6v1
[2024-03-16 09:45:48,528][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_21v0': [], '-1v0_21v1': [], '-1v0_21v0_20v0': [], '-1v0_21v0_20v1': [], '-1v0_21v1_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1_14v1': [], '-1v0_21v0_20v0_19v0': [], '-1v0_21v0_20v0_19v1': [], '-1v0_21v0_20v1_19v0': [], '-1v0_21v0_20v1_19v1': [], '-1v0_21v1_14v1_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1_14v1_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v0_19v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v0_19v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v0_19v1_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v0_19v1_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1_19v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1_19v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1_19v1_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1_19v1_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:45:48,528][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_21v0': [], '-1v0_21v1': [], '-1v0_21v0_20v0': [], '-1v0_21v0_20v1': [], '-1v0_21v1_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1_14v1': [], '-1v0_21v0_20v0_19v0': [], '-1v0_21v0_20v0_19v1': [], '-1v0_21v0_20v1_19v0': [], '-1v0_21v0_20v1_19v1': [], '-1v0_21v1_14v1_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1_14v1_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v0_19v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v0_19v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v0_19v1_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v0_19v1_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1_19v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1_19v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1_19v1_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1_19v1_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:45:48,528][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2024-03-16 09:45:48,528][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:45:48,528][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  21
[2024-03-16 09:45:48,528][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0
[2024-03-16 09:45:48,528][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  21
[2024-03-16 09:45:48,528][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v1
[2024-03-16 09:45:48,528][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  20
[2024-03-16 09:45:48,528][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v0
[2024-03-16 09:45:48,528][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  20
[2024-03-16 09:45:48,528][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v1
[2024-03-16 09:45:48,528][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2024-03-16 09:45:48,528][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v1_14v0
[2024-03-16 09:45:48,528][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2024-03-16 09:45:48,528][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v1_14v1
[2024-03-16 09:45:48,528][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2024-03-16 09:45:48,528][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v0_19v0
[2024-03-16 09:45:48,529][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2024-03-16 09:45:48,529][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v0_19v1
[2024-03-16 09:45:48,529][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2024-03-16 09:45:48,529][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v1_19v0
[2024-03-16 09:45:48,529][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2024-03-16 09:45:48,529][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v1_19v1
[2024-03-16 09:45:48,529][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  6
[2024-03-16 09:45:48,529][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v1_14v1_6v0
[2024-03-16 09:45:48,529][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  6
[2024-03-16 09:45:48,529][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v1_14v1_6v1
[2024-03-16 09:45:48,529][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2024-03-16 09:45:48,529][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v0_19v0_18v0
[2024-03-16 09:45:48,529][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2024-03-16 09:45:48,529][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v0_19v0_18v1
[2024-03-16 09:45:48,529][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2024-03-16 09:45:48,529][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v0_19v1_18v0
[2024-03-16 09:45:48,529][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2024-03-16 09:45:48,529][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v0_19v1_18v1
[2024-03-16 09:45:48,529][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2024-03-16 09:45:48,529][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v1_19v0_18v0
[2024-03-16 09:45:48,529][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2024-03-16 09:45:48,529][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v1_19v0_18v1
[2024-03-16 09:45:48,529][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2024-03-16 09:45:48,529][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v1_19v1_18v0
[2024-03-16 09:45:48,529][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2024-03-16 09:45:48,529][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v1_19v1_18v1
[2024-03-16 09:45:48,530][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_21v0': [], '-1v0_21v1': [], '-1v0_21v0_20v0': [], '-1v0_21v0_20v1': [], '-1v0_21v1_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1_14v1': [], '-1v0_21v0_20v0_19v0': [], '-1v0_21v0_20v0_19v1': [], '-1v0_21v0_20v1_19v0': [], '-1v0_21v0_20v1_19v1': [], '-1v0_21v1_14v1_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1_14v1_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v0_19v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v0_19v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v0_19v1_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v0_19v1_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1_19v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1_19v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1_19v1_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1_19v1_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:45:48,530][xml2ic.py:450][get_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2024-03-16 09:45:48,530][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,530][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	0
[2024-03-16 09:45:48,530][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,530][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x3c0000
[2024-03-16 09:45:48,530][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,530][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	1048576
[2024-03-16 09:45:48,530][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,530][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x3c0000
[2024-03-16 09:45:48,530][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,530][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	1310720
[2024-03-16 09:45:48,530][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,530][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x3c0000
[2024-03-16 09:45:48,530][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,530][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	1572864
[2024-03-16 09:45:48,530][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,530][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x3c0000
[2024-03-16 09:45:48,530][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,530][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	1835008
[2024-03-16 09:45:48,530][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,530][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x3c0000
[2024-03-16 09:45:48,530][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,530][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	2097152
[2024-03-16 09:45:48,530][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,530][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x204000
[2024-03-16 09:45:48,530][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,530][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	2113536
[2024-03-16 09:45:48,530][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,530][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x204040
[2024-03-16 09:45:48,530][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,530][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	2113600
[2024-03-16 09:45:48,530][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,530][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x204040
[2024-03-16 09:45:48,530][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,530][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	262144
[2024-03-16 09:45:48,530][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,530][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x3c0000
[2024-03-16 09:45:48,530][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,530][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	524288
[2024-03-16 09:45:48,530][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,530][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x3c0000
[2024-03-16 09:45:48,530][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:45:48,530][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	786432
[2024-03-16 09:45:48,530][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:45:48,530][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x3c0000
[2024-03-16 09:45:48,531][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd
[2024-03-16 09:45:48,532][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd
[2024-03-16 09:45:48,533][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd
[2024-03-16 09:45:48,535][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_axi4lite_top_example.vho
[2024-03-16 09:45:48,536][xml2ic.py:853][__init__][INFO][MainThread]: Writing XML output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2024-03-16 09:45:48,536][xml2ic.py:862][__init__][INFO][MainThread]: Generating HTML Tables from: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2024-03-16 09:45:48,541][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.rfdc.rfdc', '0xA0000000', 0, 32, 'rw', 'rfdc', 'rfdc_rfdc', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,541][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.snapshot_m00_ss_bram.snapshot_m00_ss_bram', '0xA0040000', 0, 32, 'rw', 'snapshot_m00_ss_bram', 'snapshot_m00_ss_bram_snapshot_m00_ss_bram', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,543][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.snapshot_m1_ss_bram.snapshot_m1_ss_bram', '0xA0080000', 0, 32, 'rw', 'snapshot_m1_ss_bram', 'snapshot_m1_ss_bram_snapshot_m1_ss_bram', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,543][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.snapshot_m10_ss_bram.snapshot_m10_ss_bram', '0xA00C0000', 0, 32, 'rw', 'snapshot_m10_ss_bram', 'snapshot_m10_ss_bram_snapshot_m10_ss_bram', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,543][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.snapshot_m30_ss_bram.snapshot_m30_ss_bram', '0xA0100000', 0, 32, 'rw', 'snapshot_m30_ss_bram', 'snapshot_m30_ss_bram_snapshot_m30_ss_bram', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,543][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.snapshot_u1_ss_bram.snapshot_u1_ss_bram', '0xA0140000', 0, 32, 'rw', 'snapshot_u1_ss_bram', 'snapshot_u1_ss_bram_snapshot_u1_ss_bram', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,543][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.snapshot_u2_ss_bram.snapshot_u2_ss_bram', '0xA0180000', 0, 32, 'rw', 'snapshot_u2_ss_bram', 'snapshot_u2_ss_bram_snapshot_u2_ss_bram', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,543][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.snapshot_u3_ss_bram.snapshot_u3_ss_bram', '0xA01C0000', 0, 32, 'rw', 'snapshot_u3_ss_bram', 'snapshot_u3_ss_bram_snapshot_u3_ss_bram', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,543][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.test_bram.test_bram', '0xA0200000', 0, 32, 'rw', 'test_bram', 'test_bram_test_bram', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,543][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.snapshot_ctrl', '0xA0204000', 0, 32, 'rw', 'snapshot_ctrl', 'sw_reg_snapshot_ctrl', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,543][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.snapshot_m00_ss_ctrl', '0xA0204004', 0, 32, 'rw', 'snapshot_m00_ss_ctrl', 'sw_reg_snapshot_m00_ss_ctrl', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,543][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.snapshot_m00_ss_status', '0xA0204008', 0, 32, 'r', 'snapshot_m00_ss_status', 'sw_reg_snapshot_m00_ss_status', '0xffffffff', '0x0', 0]
[2024-03-16 09:45:48,543][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.snapshot_m1_ss_ctrl', '0xA020400C', 0, 32, 'rw', 'snapshot_m1_ss_ctrl', 'sw_reg_snapshot_m1_ss_ctrl', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,543][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.snapshot_m1_ss_status', '0xA0204010', 0, 32, 'r', 'snapshot_m1_ss_status', 'sw_reg_snapshot_m1_ss_status', '0xffffffff', '0x0', 0]
[2024-03-16 09:45:48,543][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.snapshot_m10_ss_ctrl', '0xA0204014', 0, 32, 'rw', 'snapshot_m10_ss_ctrl', 'sw_reg_snapshot_m10_ss_ctrl', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,543][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.snapshot_m10_ss_status', '0xA0204018', 0, 32, 'r', 'snapshot_m10_ss_status', 'sw_reg_snapshot_m10_ss_status', '0xffffffff', '0x0', 0]
[2024-03-16 09:45:48,543][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.snapshot_m30_ss_ctrl', '0xA020401C', 0, 32, 'rw', 'snapshot_m30_ss_ctrl', 'sw_reg_snapshot_m30_ss_ctrl', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,543][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.snapshot_m30_ss_status', '0xA0204020', 0, 32, 'r', 'snapshot_m30_ss_status', 'sw_reg_snapshot_m30_ss_status', '0xffffffff', '0x0', 0]
[2024-03-16 09:45:48,543][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.snapshot_u1_ss_ctrl', '0xA0204024', 0, 32, 'rw', 'snapshot_u1_ss_ctrl', 'sw_reg_snapshot_u1_ss_ctrl', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,543][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.snapshot_u1_ss_status', '0xA0204028', 0, 32, 'r', 'snapshot_u1_ss_status', 'sw_reg_snapshot_u1_ss_status', '0xffffffff', '0x0', 0]
[2024-03-16 09:45:48,543][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.snapshot_u2_ss_ctrl', '0xA020402C', 0, 32, 'rw', 'snapshot_u2_ss_ctrl', 'sw_reg_snapshot_u2_ss_ctrl', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,543][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.snapshot_u2_ss_status', '0xA0204030', 0, 32, 'r', 'snapshot_u2_ss_status', 'sw_reg_snapshot_u2_ss_status', '0xffffffff', '0x0', 0]
[2024-03-16 09:45:48,543][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.snapshot_u3_ss_ctrl', '0xA0204034', 0, 32, 'rw', 'snapshot_u3_ss_ctrl', 'sw_reg_snapshot_u3_ss_ctrl', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,543][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.snapshot_u3_ss_status', '0xA0204038', 0, 32, 'r', 'snapshot_u3_ss_status', 'sw_reg_snapshot_u3_ss_status', '0xffffffff', '0x0', 0]
[2024-03-16 09:45:48,543][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.test_bram_control', '0xA020403C', 0, 32, 'rw', 'test_bram_control', 'sw_reg_test_bram_control', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,543][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys.board_id', '0xA0204040', 0, 32, 'r', 'board_id', 'sys_board_id', '0xffffffff', '164', 0]
[2024-03-16 09:45:48,543][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys.rev', '0xA0204044', 0, 32, 'r', 'rev', 'sys_rev', '0xffffffff', '131072', 0]
[2024-03-16 09:45:48,543][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys.rev_rcs', '0xA020404C', 0, 32, 'r', 'rev_rcs', 'sys_rev_rcs', '0xffffffff', '1', 0]
[2024-03-16 09:45:48,543][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys.scratchpad', '0xA0204050', 0, 32, 'rw', 'scratchpad', 'sys_scratchpad', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,543][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys.clkcounter', '0xA0204054', 0, 32, 'r', 'clkcounter', 'sys_clkcounter', '0xffffffff', '0x0', 0]
[2024-03-16 09:45:48,543][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.rfdc.rfdc, Changed from: 
[2024-03-16 09:45:48,543][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.rfdc.rfdc, Field: rfdc
[2024-03-16 09:45:48,543][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.snapshot_m00_ss_bram.snapshot_m00_ss_bram, Changed from: axi4lite_top.rfdc.rfdc
[2024-03-16 09:45:48,543][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.snapshot_m00_ss_bram.snapshot_m00_ss_bram
[2024-03-16 09:45:48,543][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.snapshot_m00_ss_bram.snapshot_m00_ss_bram
[2024-03-16 09:45:48,543][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.snapshot_m00_ss_bram.snapshot_m00_ss_bram
[2024-03-16 09:45:48,543][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:45:48,543][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.rfdc.rfdc', '0xA0000000', 0, 32, 'rw', 'rfdc', 'rfdc_rfdc', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,543][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.snapshot_m00_ss_bram.snapshot_m00_ss_bram, Field: snapshot_m00_ss_bram
[2024-03-16 09:45:48,543][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.snapshot_m1_ss_bram.snapshot_m1_ss_bram, Changed from: axi4lite_top.snapshot_m00_ss_bram.snapshot_m00_ss_bram
[2024-03-16 09:45:48,543][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.snapshot_m1_ss_bram.snapshot_m1_ss_bram
[2024-03-16 09:45:48,543][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.snapshot_m1_ss_bram.snapshot_m1_ss_bram
[2024-03-16 09:45:48,543][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.snapshot_m1_ss_bram.snapshot_m1_ss_bram
[2024-03-16 09:45:48,543][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:45:48,543][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.snapshot_m00_ss_bram.snapshot_m00_ss_bram', '0xA0040000', 0, 32, 'rw', 'snapshot_m00_ss_bram', 'snapshot_m00_ss_bram_snapshot_m00_ss_bram', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,543][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.snapshot_m1_ss_bram.snapshot_m1_ss_bram, Field: snapshot_m1_ss_bram
[2024-03-16 09:45:48,543][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.snapshot_m10_ss_bram.snapshot_m10_ss_bram, Changed from: axi4lite_top.snapshot_m1_ss_bram.snapshot_m1_ss_bram
[2024-03-16 09:45:48,543][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.snapshot_m10_ss_bram.snapshot_m10_ss_bram
[2024-03-16 09:45:48,543][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.snapshot_m10_ss_bram.snapshot_m10_ss_bram
[2024-03-16 09:45:48,543][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.snapshot_m10_ss_bram.snapshot_m10_ss_bram
[2024-03-16 09:45:48,543][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:45:48,543][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.snapshot_m1_ss_bram.snapshot_m1_ss_bram', '0xA0080000', 0, 32, 'rw', 'snapshot_m1_ss_bram', 'snapshot_m1_ss_bram_snapshot_m1_ss_bram', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,543][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.snapshot_m10_ss_bram.snapshot_m10_ss_bram, Field: snapshot_m10_ss_bram
[2024-03-16 09:45:48,543][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.snapshot_m30_ss_bram.snapshot_m30_ss_bram, Changed from: axi4lite_top.snapshot_m10_ss_bram.snapshot_m10_ss_bram
[2024-03-16 09:45:48,543][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.snapshot_m30_ss_bram.snapshot_m30_ss_bram
[2024-03-16 09:45:48,544][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.snapshot_m30_ss_bram.snapshot_m30_ss_bram
[2024-03-16 09:45:48,544][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.snapshot_m30_ss_bram.snapshot_m30_ss_bram
[2024-03-16 09:45:48,544][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:45:48,544][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.snapshot_m10_ss_bram.snapshot_m10_ss_bram', '0xA00C0000', 0, 32, 'rw', 'snapshot_m10_ss_bram', 'snapshot_m10_ss_bram_snapshot_m10_ss_bram', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,544][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.snapshot_m30_ss_bram.snapshot_m30_ss_bram, Field: snapshot_m30_ss_bram
[2024-03-16 09:45:48,544][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.snapshot_u1_ss_bram.snapshot_u1_ss_bram, Changed from: axi4lite_top.snapshot_m30_ss_bram.snapshot_m30_ss_bram
[2024-03-16 09:45:48,544][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.snapshot_u1_ss_bram.snapshot_u1_ss_bram
[2024-03-16 09:45:48,544][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.snapshot_u1_ss_bram.snapshot_u1_ss_bram
[2024-03-16 09:45:48,544][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.snapshot_u1_ss_bram.snapshot_u1_ss_bram
[2024-03-16 09:45:48,544][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:45:48,544][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.snapshot_m30_ss_bram.snapshot_m30_ss_bram', '0xA0100000', 0, 32, 'rw', 'snapshot_m30_ss_bram', 'snapshot_m30_ss_bram_snapshot_m30_ss_bram', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,544][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.snapshot_u1_ss_bram.snapshot_u1_ss_bram, Field: snapshot_u1_ss_bram
[2024-03-16 09:45:48,544][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.snapshot_u2_ss_bram.snapshot_u2_ss_bram, Changed from: axi4lite_top.snapshot_u1_ss_bram.snapshot_u1_ss_bram
[2024-03-16 09:45:48,544][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.snapshot_u2_ss_bram.snapshot_u2_ss_bram
[2024-03-16 09:45:48,544][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.snapshot_u2_ss_bram.snapshot_u2_ss_bram
[2024-03-16 09:45:48,544][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.snapshot_u2_ss_bram.snapshot_u2_ss_bram
[2024-03-16 09:45:48,544][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:45:48,544][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.snapshot_u1_ss_bram.snapshot_u1_ss_bram', '0xA0140000', 0, 32, 'rw', 'snapshot_u1_ss_bram', 'snapshot_u1_ss_bram_snapshot_u1_ss_bram', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,544][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.snapshot_u2_ss_bram.snapshot_u2_ss_bram, Field: snapshot_u2_ss_bram
[2024-03-16 09:45:48,544][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.snapshot_u3_ss_bram.snapshot_u3_ss_bram, Changed from: axi4lite_top.snapshot_u2_ss_bram.snapshot_u2_ss_bram
[2024-03-16 09:45:48,544][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.snapshot_u3_ss_bram.snapshot_u3_ss_bram
[2024-03-16 09:45:48,544][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.snapshot_u3_ss_bram.snapshot_u3_ss_bram
[2024-03-16 09:45:48,544][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.snapshot_u3_ss_bram.snapshot_u3_ss_bram
[2024-03-16 09:45:48,544][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:45:48,544][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.snapshot_u2_ss_bram.snapshot_u2_ss_bram', '0xA0180000', 0, 32, 'rw', 'snapshot_u2_ss_bram', 'snapshot_u2_ss_bram_snapshot_u2_ss_bram', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,544][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.snapshot_u3_ss_bram.snapshot_u3_ss_bram, Field: snapshot_u3_ss_bram
[2024-03-16 09:45:48,544][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.test_bram.test_bram, Changed from: axi4lite_top.snapshot_u3_ss_bram.snapshot_u3_ss_bram
[2024-03-16 09:45:48,544][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.test_bram.test_bram
[2024-03-16 09:45:48,544][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.test_bram.test_bram
[2024-03-16 09:45:48,544][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.test_bram.test_bram
[2024-03-16 09:45:48,544][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:45:48,544][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.snapshot_u3_ss_bram.snapshot_u3_ss_bram', '0xA01C0000', 0, 32, 'rw', 'snapshot_u3_ss_bram', 'snapshot_u3_ss_bram_snapshot_u3_ss_bram', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,544][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.test_bram.test_bram, Field: test_bram
[2024-03-16 09:45:48,544][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.snapshot_ctrl, Changed from: axi4lite_top.test_bram.test_bram
[2024-03-16 09:45:48,544][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.snapshot_ctrl
[2024-03-16 09:45:48,545][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.snapshot_ctrl
[2024-03-16 09:45:48,545][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.snapshot_ctrl
[2024-03-16 09:45:48,545][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:45:48,545][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.test_bram.test_bram', '0xA0200000', 0, 32, 'rw', 'test_bram', 'test_bram_test_bram', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,545][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.snapshot_ctrl, Field: snapshot_ctrl
[2024-03-16 09:45:48,545][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.snapshot_m00_ss_ctrl, Changed from: axi4lite_top.sw_reg.snapshot_ctrl
[2024-03-16 09:45:48,545][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.snapshot_m00_ss_ctrl
[2024-03-16 09:45:48,545][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.snapshot_m00_ss_ctrl
[2024-03-16 09:45:48,545][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.snapshot_m00_ss_ctrl
[2024-03-16 09:45:48,545][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:45:48,545][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.snapshot_ctrl', '0xA0204000', 0, 32, 'rw', 'snapshot_ctrl', 'sw_reg_snapshot_ctrl', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,545][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.snapshot_m00_ss_ctrl, Field: snapshot_m00_ss_ctrl
[2024-03-16 09:45:48,545][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.snapshot_m00_ss_status, Changed from: axi4lite_top.sw_reg.snapshot_m00_ss_ctrl
[2024-03-16 09:45:48,545][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.snapshot_m00_ss_status
[2024-03-16 09:45:48,545][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.snapshot_m00_ss_status
[2024-03-16 09:45:48,546][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.snapshot_m00_ss_status
[2024-03-16 09:45:48,546][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:45:48,546][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.snapshot_m00_ss_ctrl', '0xA0204004', 0, 32, 'rw', 'snapshot_m00_ss_ctrl', 'sw_reg_snapshot_m00_ss_ctrl', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,546][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.snapshot_m00_ss_status, Field: snapshot_m00_ss_status
[2024-03-16 09:45:48,546][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.snapshot_m1_ss_ctrl, Changed from: axi4lite_top.sw_reg.snapshot_m00_ss_status
[2024-03-16 09:45:48,546][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.snapshot_m1_ss_ctrl
[2024-03-16 09:45:48,546][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.snapshot_m1_ss_ctrl
[2024-03-16 09:45:48,546][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.snapshot_m1_ss_ctrl
[2024-03-16 09:45:48,546][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:45:48,546][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.snapshot_m00_ss_status', '0xA0204008', 0, 32, 'r', 'snapshot_m00_ss_status', 'sw_reg_snapshot_m00_ss_status', '0xffffffff', '0x0', 0]
[2024-03-16 09:45:48,546][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.snapshot_m1_ss_ctrl, Field: snapshot_m1_ss_ctrl
[2024-03-16 09:45:48,546][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.snapshot_m1_ss_status, Changed from: axi4lite_top.sw_reg.snapshot_m1_ss_ctrl
[2024-03-16 09:45:48,546][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.snapshot_m1_ss_status
[2024-03-16 09:45:48,546][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.snapshot_m1_ss_status
[2024-03-16 09:45:48,546][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.snapshot_m1_ss_status
[2024-03-16 09:45:48,546][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:45:48,546][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.snapshot_m1_ss_ctrl', '0xA020400C', 0, 32, 'rw', 'snapshot_m1_ss_ctrl', 'sw_reg_snapshot_m1_ss_ctrl', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,546][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.snapshot_m1_ss_status, Field: snapshot_m1_ss_status
[2024-03-16 09:45:48,546][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.snapshot_m10_ss_ctrl, Changed from: axi4lite_top.sw_reg.snapshot_m1_ss_status
[2024-03-16 09:45:48,546][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.snapshot_m10_ss_ctrl
[2024-03-16 09:45:48,546][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.snapshot_m10_ss_ctrl
[2024-03-16 09:45:48,546][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.snapshot_m10_ss_ctrl
[2024-03-16 09:45:48,546][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:45:48,546][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.snapshot_m1_ss_status', '0xA0204010', 0, 32, 'r', 'snapshot_m1_ss_status', 'sw_reg_snapshot_m1_ss_status', '0xffffffff', '0x0', 0]
[2024-03-16 09:45:48,546][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.snapshot_m10_ss_ctrl, Field: snapshot_m10_ss_ctrl
[2024-03-16 09:45:48,546][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.snapshot_m10_ss_status, Changed from: axi4lite_top.sw_reg.snapshot_m10_ss_ctrl
[2024-03-16 09:45:48,546][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.snapshot_m10_ss_status
[2024-03-16 09:45:48,546][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.snapshot_m10_ss_status
[2024-03-16 09:45:48,546][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.snapshot_m10_ss_status
[2024-03-16 09:45:48,546][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:45:48,546][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.snapshot_m10_ss_ctrl', '0xA0204014', 0, 32, 'rw', 'snapshot_m10_ss_ctrl', 'sw_reg_snapshot_m10_ss_ctrl', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,546][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.snapshot_m10_ss_status, Field: snapshot_m10_ss_status
[2024-03-16 09:45:48,546][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.snapshot_m30_ss_ctrl, Changed from: axi4lite_top.sw_reg.snapshot_m10_ss_status
[2024-03-16 09:45:48,546][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.snapshot_m30_ss_ctrl
[2024-03-16 09:45:48,546][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.snapshot_m30_ss_ctrl
[2024-03-16 09:45:48,546][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.snapshot_m30_ss_ctrl
[2024-03-16 09:45:48,546][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:45:48,546][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.snapshot_m10_ss_status', '0xA0204018', 0, 32, 'r', 'snapshot_m10_ss_status', 'sw_reg_snapshot_m10_ss_status', '0xffffffff', '0x0', 0]
[2024-03-16 09:45:48,546][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.snapshot_m30_ss_ctrl, Field: snapshot_m30_ss_ctrl
[2024-03-16 09:45:48,546][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.snapshot_m30_ss_status, Changed from: axi4lite_top.sw_reg.snapshot_m30_ss_ctrl
[2024-03-16 09:45:48,546][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.snapshot_m30_ss_status
[2024-03-16 09:45:48,546][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.snapshot_m30_ss_status
[2024-03-16 09:45:48,546][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.snapshot_m30_ss_status
[2024-03-16 09:45:48,546][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:45:48,546][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.snapshot_m30_ss_ctrl', '0xA020401C', 0, 32, 'rw', 'snapshot_m30_ss_ctrl', 'sw_reg_snapshot_m30_ss_ctrl', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,546][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.snapshot_m30_ss_status, Field: snapshot_m30_ss_status
[2024-03-16 09:45:48,546][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.snapshot_u1_ss_ctrl, Changed from: axi4lite_top.sw_reg.snapshot_m30_ss_status
[2024-03-16 09:45:48,546][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.snapshot_u1_ss_ctrl
[2024-03-16 09:45:48,546][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.snapshot_u1_ss_ctrl
[2024-03-16 09:45:48,546][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.snapshot_u1_ss_ctrl
[2024-03-16 09:45:48,546][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:45:48,546][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.snapshot_m30_ss_status', '0xA0204020', 0, 32, 'r', 'snapshot_m30_ss_status', 'sw_reg_snapshot_m30_ss_status', '0xffffffff', '0x0', 0]
[2024-03-16 09:45:48,546][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.snapshot_u1_ss_ctrl, Field: snapshot_u1_ss_ctrl
[2024-03-16 09:45:48,546][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.snapshot_u1_ss_status, Changed from: axi4lite_top.sw_reg.snapshot_u1_ss_ctrl
[2024-03-16 09:45:48,546][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.snapshot_u1_ss_status
[2024-03-16 09:45:48,546][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.snapshot_u1_ss_status
[2024-03-16 09:45:48,546][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.snapshot_u1_ss_status
[2024-03-16 09:45:48,546][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:45:48,546][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.snapshot_u1_ss_ctrl', '0xA0204024', 0, 32, 'rw', 'snapshot_u1_ss_ctrl', 'sw_reg_snapshot_u1_ss_ctrl', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,546][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.snapshot_u1_ss_status, Field: snapshot_u1_ss_status
[2024-03-16 09:45:48,546][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.snapshot_u2_ss_ctrl, Changed from: axi4lite_top.sw_reg.snapshot_u1_ss_status
[2024-03-16 09:45:48,546][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.snapshot_u2_ss_ctrl
[2024-03-16 09:45:48,546][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.snapshot_u2_ss_ctrl
[2024-03-16 09:45:48,546][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.snapshot_u2_ss_ctrl
[2024-03-16 09:45:48,546][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:45:48,546][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.snapshot_u1_ss_status', '0xA0204028', 0, 32, 'r', 'snapshot_u1_ss_status', 'sw_reg_snapshot_u1_ss_status', '0xffffffff', '0x0', 0]
[2024-03-16 09:45:48,546][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.snapshot_u2_ss_ctrl, Field: snapshot_u2_ss_ctrl
[2024-03-16 09:45:48,546][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.snapshot_u2_ss_status, Changed from: axi4lite_top.sw_reg.snapshot_u2_ss_ctrl
[2024-03-16 09:45:48,546][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.snapshot_u2_ss_status
[2024-03-16 09:45:48,546][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.snapshot_u2_ss_status
[2024-03-16 09:45:48,546][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.snapshot_u2_ss_status
[2024-03-16 09:45:48,546][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:45:48,546][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.snapshot_u2_ss_ctrl', '0xA020402C', 0, 32, 'rw', 'snapshot_u2_ss_ctrl', 'sw_reg_snapshot_u2_ss_ctrl', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,546][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.snapshot_u2_ss_status, Field: snapshot_u2_ss_status
[2024-03-16 09:45:48,546][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.snapshot_u3_ss_ctrl, Changed from: axi4lite_top.sw_reg.snapshot_u2_ss_status
[2024-03-16 09:45:48,546][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.snapshot_u3_ss_ctrl
[2024-03-16 09:45:48,546][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.snapshot_u3_ss_ctrl
[2024-03-16 09:45:48,547][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.snapshot_u3_ss_ctrl
[2024-03-16 09:45:48,547][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:45:48,547][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.snapshot_u2_ss_status', '0xA0204030', 0, 32, 'r', 'snapshot_u2_ss_status', 'sw_reg_snapshot_u2_ss_status', '0xffffffff', '0x0', 0]
[2024-03-16 09:45:48,547][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.snapshot_u3_ss_ctrl, Field: snapshot_u3_ss_ctrl
[2024-03-16 09:45:48,547][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.snapshot_u3_ss_status, Changed from: axi4lite_top.sw_reg.snapshot_u3_ss_ctrl
[2024-03-16 09:45:48,547][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.snapshot_u3_ss_status
[2024-03-16 09:45:48,547][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.snapshot_u3_ss_status
[2024-03-16 09:45:48,547][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.snapshot_u3_ss_status
[2024-03-16 09:45:48,547][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:45:48,547][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.snapshot_u3_ss_ctrl', '0xA0204034', 0, 32, 'rw', 'snapshot_u3_ss_ctrl', 'sw_reg_snapshot_u3_ss_ctrl', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,547][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.snapshot_u3_ss_status, Field: snapshot_u3_ss_status
[2024-03-16 09:45:48,547][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.test_bram_control, Changed from: axi4lite_top.sw_reg.snapshot_u3_ss_status
[2024-03-16 09:45:48,547][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.test_bram_control
[2024-03-16 09:45:48,547][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.test_bram_control
[2024-03-16 09:45:48,547][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.test_bram_control
[2024-03-16 09:45:48,547][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:45:48,547][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.snapshot_u3_ss_status', '0xA0204038', 0, 32, 'r', 'snapshot_u3_ss_status', 'sw_reg_snapshot_u3_ss_status', '0xffffffff', '0x0', 0]
[2024-03-16 09:45:48,547][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.test_bram_control, Field: test_bram_control
[2024-03-16 09:45:48,547][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys.board_id, Changed from: axi4lite_top.sw_reg.test_bram_control
[2024-03-16 09:45:48,547][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys.board_id
[2024-03-16 09:45:48,547][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys.board_id
[2024-03-16 09:45:48,547][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys.board_id
[2024-03-16 09:45:48,547][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:45:48,547][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.test_bram_control', '0xA020403C', 0, 32, 'rw', 'test_bram_control', 'sw_reg_test_bram_control', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,547][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys.board_id, Field: board_id
[2024-03-16 09:45:48,547][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys.rev, Changed from: axi4lite_top.sys.board_id
[2024-03-16 09:45:48,547][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys.rev
[2024-03-16 09:45:48,547][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys.rev
[2024-03-16 09:45:48,547][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys.rev
[2024-03-16 09:45:48,547][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:45:48,547][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys.board_id', '0xA0204040', 0, 32, 'r', 'board_id', 'sys_board_id', '0xffffffff', '164', 0]
[2024-03-16 09:45:48,547][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys.rev, Field: rev
[2024-03-16 09:45:48,547][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys.rev_rcs, Changed from: axi4lite_top.sys.rev
[2024-03-16 09:45:48,547][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys.rev_rcs
[2024-03-16 09:45:48,547][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys.rev_rcs
[2024-03-16 09:45:48,547][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys.rev_rcs
[2024-03-16 09:45:48,547][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:45:48,547][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys.rev', '0xA0204044', 0, 32, 'r', 'rev', 'sys_rev', '0xffffffff', '131072', 0]
[2024-03-16 09:45:48,547][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys.rev_rcs, Field: rev_rcs
[2024-03-16 09:45:48,547][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys.scratchpad, Changed from: axi4lite_top.sys.rev_rcs
[2024-03-16 09:45:48,547][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys.scratchpad
[2024-03-16 09:45:48,547][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys.scratchpad
[2024-03-16 09:45:48,547][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys.scratchpad
[2024-03-16 09:45:48,547][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:45:48,547][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys.rev_rcs', '0xA020404C', 0, 32, 'r', 'rev_rcs', 'sys_rev_rcs', '0xffffffff', '1', 0]
[2024-03-16 09:45:48,547][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys.scratchpad, Field: scratchpad
[2024-03-16 09:45:48,547][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys.clkcounter, Changed from: axi4lite_top.sys.scratchpad
[2024-03-16 09:45:48,547][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys.clkcounter
[2024-03-16 09:45:48,547][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys.clkcounter
[2024-03-16 09:45:48,547][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys.clkcounter
[2024-03-16 09:45:48,547][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:45:48,547][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys.scratchpad', '0xA0204050', 0, 32, 'rw', 'scratchpad', 'sys_scratchpad', '0xffffffff', '0', 0]
[2024-03-16 09:45:48,547][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys.clkcounter, Field: clkcounter
[2024-03-16 09:45:48,547][xml2htmltable.py:283][generate_multifield_html_table][DEBUG][MainThread]: Finalising Register with Empty LSB for Register: axi4lite_top.sys.clkcounter
[2024-03-16 09:45:48,547][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:45:48,547][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys.clkcounter', '0xA0204054', 0, 32, 'r', 'clkcounter', 'sys_clkcounter', '0xffffffff', '0x0', 0]
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <!DOCTYPE html>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <html>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <head>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <link rel="stylesheet" href="regtables.css">
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </head>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <body>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h2>Auto Generated Register Tables</h2>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The following tables have been automatically generated using the XML file used to create the Memory-Mapped Register locations.
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: Descriptions have been extracted from the XML file used to generate the Memory-Mapped Registers and their corresponding fields.</p>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h3>All Register</h3>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The Absolute Addresses are shown at this level of hierachy. They may change if a connection
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: to an upstream AXI4-Lite is made.</p>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <table width="75%" class="doxtable" id="absolutetable">
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <thead>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="75%" align="left">Register</th>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="25%" align="right">Absolute Address</th>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </thead>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.rfdc.rfdc"><tt><a href="#axi4lite_top.rfdc.rfdc">axi4lite_top.rfdc.rfdc</a></tt></td>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0000000</tt></td>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.snapshot_m00_ss_bram.snapshot_m00_ss_bram"><tt><a href="#axi4lite_top.snapshot_m00_ss_bram.snapshot_m00_ss_bram">axi4lite_top.snapshot_m00_ss_bram.snapshot_m00_ss_bram</a></tt></td>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0040000</tt></td>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.snapshot_m1_ss_bram.snapshot_m1_ss_bram"><tt><a href="#axi4lite_top.snapshot_m1_ss_bram.snapshot_m1_ss_bram">axi4lite_top.snapshot_m1_ss_bram.snapshot_m1_ss_bram</a></tt></td>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0080000</tt></td>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.snapshot_m10_ss_bram.snapshot_m10_ss_bram"><tt><a href="#axi4lite_top.snapshot_m10_ss_bram.snapshot_m10_ss_bram">axi4lite_top.snapshot_m10_ss_bram.snapshot_m10_ss_bram</a></tt></td>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00C0000</tt></td>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.snapshot_m30_ss_bram.snapshot_m30_ss_bram"><tt><a href="#axi4lite_top.snapshot_m30_ss_bram.snapshot_m30_ss_bram">axi4lite_top.snapshot_m30_ss_bram.snapshot_m30_ss_bram</a></tt></td>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100000</tt></td>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.snapshot_u1_ss_bram.snapshot_u1_ss_bram"><tt><a href="#axi4lite_top.snapshot_u1_ss_bram.snapshot_u1_ss_bram">axi4lite_top.snapshot_u1_ss_bram.snapshot_u1_ss_bram</a></tt></td>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0140000</tt></td>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.snapshot_u2_ss_bram.snapshot_u2_ss_bram"><tt><a href="#axi4lite_top.snapshot_u2_ss_bram.snapshot_u2_ss_bram">axi4lite_top.snapshot_u2_ss_bram.snapshot_u2_ss_bram</a></tt></td>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0180000</tt></td>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.snapshot_u3_ss_bram.snapshot_u3_ss_bram"><tt><a href="#axi4lite_top.snapshot_u3_ss_bram.snapshot_u3_ss_bram">axi4lite_top.snapshot_u3_ss_bram.snapshot_u3_ss_bram</a></tt></td>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01C0000</tt></td>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.test_bram.test_bram"><tt><a href="#axi4lite_top.test_bram.test_bram">axi4lite_top.test_bram.test_bram</a></tt></td>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0200000</tt></td>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.snapshot_ctrl"><tt><a href="#axi4lite_top.sw_reg.snapshot_ctrl">axi4lite_top.sw_reg.snapshot_ctrl</a></tt></td>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0204000</tt></td>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:45:48,551][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.snapshot_m00_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.snapshot_m00_ss_ctrl">axi4lite_top.sw_reg.snapshot_m00_ss_ctrl</a></tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0204004</tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.snapshot_m00_ss_status"><tt><a href="#axi4lite_top.sw_reg.snapshot_m00_ss_status">axi4lite_top.sw_reg.snapshot_m00_ss_status</a></tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0204008</tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.snapshot_m1_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.snapshot_m1_ss_ctrl">axi4lite_top.sw_reg.snapshot_m1_ss_ctrl</a></tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA020400C</tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.snapshot_m1_ss_status"><tt><a href="#axi4lite_top.sw_reg.snapshot_m1_ss_status">axi4lite_top.sw_reg.snapshot_m1_ss_status</a></tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0204010</tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.snapshot_m10_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.snapshot_m10_ss_ctrl">axi4lite_top.sw_reg.snapshot_m10_ss_ctrl</a></tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0204014</tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.snapshot_m10_ss_status"><tt><a href="#axi4lite_top.sw_reg.snapshot_m10_ss_status">axi4lite_top.sw_reg.snapshot_m10_ss_status</a></tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0204018</tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.snapshot_m30_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.snapshot_m30_ss_ctrl">axi4lite_top.sw_reg.snapshot_m30_ss_ctrl</a></tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA020401C</tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.snapshot_m30_ss_status"><tt><a href="#axi4lite_top.sw_reg.snapshot_m30_ss_status">axi4lite_top.sw_reg.snapshot_m30_ss_status</a></tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0204020</tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.snapshot_u1_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.snapshot_u1_ss_ctrl">axi4lite_top.sw_reg.snapshot_u1_ss_ctrl</a></tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0204024</tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.snapshot_u1_ss_status"><tt><a href="#axi4lite_top.sw_reg.snapshot_u1_ss_status">axi4lite_top.sw_reg.snapshot_u1_ss_status</a></tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0204028</tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.snapshot_u2_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.snapshot_u2_ss_ctrl">axi4lite_top.sw_reg.snapshot_u2_ss_ctrl</a></tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA020402C</tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.snapshot_u2_ss_status"><tt><a href="#axi4lite_top.sw_reg.snapshot_u2_ss_status">axi4lite_top.sw_reg.snapshot_u2_ss_status</a></tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0204030</tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.snapshot_u3_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.snapshot_u3_ss_ctrl">axi4lite_top.sw_reg.snapshot_u3_ss_ctrl</a></tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0204034</tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.snapshot_u3_ss_status"><tt><a href="#axi4lite_top.sw_reg.snapshot_u3_ss_status">axi4lite_top.sw_reg.snapshot_u3_ss_status</a></tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0204038</tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.test_bram_control"><tt><a href="#axi4lite_top.sw_reg.test_bram_control">axi4lite_top.sw_reg.test_bram_control</a></tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA020403C</tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys.board_id"><tt><a href="#axi4lite_top.sys.board_id">axi4lite_top.sys.board_id</a></tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0204040</tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys.rev"><tt><a href="#axi4lite_top.sys.rev">axi4lite_top.sys.rev</a></tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0204044</tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys.rev_rcs"><tt><a href="#axi4lite_top.sys.rev_rcs">axi4lite_top.sys.rev_rcs</a></tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA020404C</tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys.scratchpad"><tt><a href="#axi4lite_top.sys.scratchpad">axi4lite_top.sys.scratchpad</a></tt></td>
[2024-03-16 09:45:48,552][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0204050</tt></td>
[2024-03-16 09:45:48,553][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:45:48,553][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:45:48,553][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys.clkcounter"><tt><a href="#axi4lite_top.sys.clkcounter">axi4lite_top.sys.clkcounter</a></tt></td>
[2024-03-16 09:45:48,553][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0204054</tt></td>
[2024-03-16 09:45:48,553][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:45:48,553][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </table>
[2024-03-16 09:45:48,554][xml2ic.py:867][__init__][INFO][MainThread]: Generated HTML File: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output/html/axi4lite_top_ic_memory_map_output.html
[2024-03-16 09:45:48,554][xml2ic.py:885][__init__][INFO][MainThread]: Done!
[2024-03-16 09:45:48,554][xml2ic.py:886][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:45:48,555][xml2vhdl.py:133][__init__][INFO][MainThread]: []
[2024-03-16 09:45:48,555][toolflow.py:222][generate_hdl][INFO][MainThread]: instantiating user_ip
[2024-03-16 09:45:48,555][verilog.py:645][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: default
[2024-03-16 09:45:48,555][verilog.py:645][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: usermodule: rfdc_test_ip
[2024-03-16 09:45:48,555][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "clk" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,555][verilog.py:984][add_port][DEBUG][MainThread]:   Port "clk" is new
[2024-03-16 09:45:48,555][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_rfdc_m00_axis_tdata" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,555][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_rfdc_m00_axis_tdata" is new
[2024-03-16 09:45:48,555][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_rfdc_m10_axis_tdata" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,555][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_rfdc_m10_axis_tdata" is new
[2024-03-16 09:45:48,555][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_rfdc_m20_axis_tdata" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,555][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_rfdc_m20_axis_tdata" is new
[2024-03-16 09:45:48,555][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_rfdc_m30_axis_tdata" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,555][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_rfdc_m30_axis_tdata" is new
[2024-03-16 09:45:48,555][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_ctrl_user_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,555][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_ctrl_user_data_out" is new
[2024-03-16 09:45:48,555][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m00_ss_bram_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,555][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m00_ss_bram_data_out" is new
[2024-03-16 09:45:48,555][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m00_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,555][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m00_ss_ctrl_user_data_out" is new
[2024-03-16 09:45:48,555][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m1_ss_bram_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,555][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m1_ss_bram_data_out" is new
[2024-03-16 09:45:48,555][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m1_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,555][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m1_ss_ctrl_user_data_out" is new
[2024-03-16 09:45:48,555][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m10_ss_bram_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,555][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m10_ss_bram_data_out" is new
[2024-03-16 09:45:48,555][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m10_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,555][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m10_ss_ctrl_user_data_out" is new
[2024-03-16 09:45:48,555][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m30_ss_bram_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,555][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m30_ss_bram_data_out" is new
[2024-03-16 09:45:48,555][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m30_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,555][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m30_ss_ctrl_user_data_out" is new
[2024-03-16 09:45:48,555][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u1_ss_bram_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,555][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u1_ss_bram_data_out" is new
[2024-03-16 09:45:48,556][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u1_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,556][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u1_ss_ctrl_user_data_out" is new
[2024-03-16 09:45:48,556][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u2_ss_bram_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,556][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u2_ss_bram_data_out" is new
[2024-03-16 09:45:48,556][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u2_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,556][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u2_ss_ctrl_user_data_out" is new
[2024-03-16 09:45:48,556][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u3_ss_bram_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,556][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u3_ss_bram_data_out" is new
[2024-03-16 09:45:48,556][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u3_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,556][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u3_ss_ctrl_user_data_out" is new
[2024-03-16 09:45:48,556][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_test_bram_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,556][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_test_bram_data_out" is new
[2024-03-16 09:45:48,556][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_test_bram_control_user_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,556][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_test_bram_control_user_data_out" is new
[2024-03-16 09:45:48,556][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_gpio_gateway" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,556][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_gpio_gateway" is new
[2024-03-16 09:45:48,556][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_rfdc_s00_axis_tdata" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,556][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_rfdc_s00_axis_tdata" is new
[2024-03-16 09:45:48,556][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m00_ss_bram_addr" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,556][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m00_ss_bram_addr" is new
[2024-03-16 09:45:48,556][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m00_ss_bram_data_in" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,556][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m00_ss_bram_data_in" is new
[2024-03-16 09:45:48,556][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m00_ss_bram_we" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,556][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m00_ss_bram_we" is new
[2024-03-16 09:45:48,556][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m00_ss_status_user_data_in" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,556][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m00_ss_status_user_data_in" is new
[2024-03-16 09:45:48,556][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m1_ss_bram_addr" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,556][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m1_ss_bram_addr" is new
[2024-03-16 09:45:48,556][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m1_ss_bram_data_in" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,556][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m1_ss_bram_data_in" is new
[2024-03-16 09:45:48,556][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m1_ss_bram_we" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,556][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m1_ss_bram_we" is new
[2024-03-16 09:45:48,556][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m1_ss_status_user_data_in" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,556][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m1_ss_status_user_data_in" is new
[2024-03-16 09:45:48,556][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m10_ss_bram_addr" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,556][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m10_ss_bram_addr" is new
[2024-03-16 09:45:48,556][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m10_ss_bram_data_in" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,556][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m10_ss_bram_data_in" is new
[2024-03-16 09:45:48,556][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m10_ss_bram_we" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,556][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m10_ss_bram_we" is new
[2024-03-16 09:45:48,556][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m10_ss_status_user_data_in" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,556][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m10_ss_status_user_data_in" is new
[2024-03-16 09:45:48,556][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m30_ss_bram_addr" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,556][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m30_ss_bram_addr" is new
[2024-03-16 09:45:48,556][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m30_ss_bram_data_in" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,556][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m30_ss_bram_data_in" is new
[2024-03-16 09:45:48,556][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m30_ss_bram_we" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,556][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m30_ss_bram_we" is new
[2024-03-16 09:45:48,556][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m30_ss_status_user_data_in" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,556][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m30_ss_status_user_data_in" is new
[2024-03-16 09:45:48,556][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u1_ss_bram_addr" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,556][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u1_ss_bram_addr" is new
[2024-03-16 09:45:48,556][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u1_ss_bram_data_in" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,556][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u1_ss_bram_data_in" is new
[2024-03-16 09:45:48,556][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u1_ss_bram_we" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,556][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u1_ss_bram_we" is new
[2024-03-16 09:45:48,557][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u1_ss_status_user_data_in" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,557][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u1_ss_status_user_data_in" is new
[2024-03-16 09:45:48,557][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u2_ss_bram_addr" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,557][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u2_ss_bram_addr" is new
[2024-03-16 09:45:48,557][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u2_ss_bram_data_in" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,557][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u2_ss_bram_data_in" is new
[2024-03-16 09:45:48,557][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u2_ss_bram_we" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,557][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u2_ss_bram_we" is new
[2024-03-16 09:45:48,557][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u2_ss_status_user_data_in" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,557][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u2_ss_status_user_data_in" is new
[2024-03-16 09:45:48,557][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u3_ss_bram_addr" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,557][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u3_ss_bram_addr" is new
[2024-03-16 09:45:48,557][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u3_ss_bram_data_in" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,557][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u3_ss_bram_data_in" is new
[2024-03-16 09:45:48,557][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u3_ss_bram_we" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,557][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u3_ss_bram_we" is new
[2024-03-16 09:45:48,557][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u3_ss_status_user_data_in" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,557][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u3_ss_status_user_data_in" is new
[2024-03-16 09:45:48,557][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_test_bram_addr" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,557][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_test_bram_addr" is new
[2024-03-16 09:45:48,557][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_test_bram_data_in" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,557][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_test_bram_data_in" is new
[2024-03-16 09:45:48,557][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_test_bram_we" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,557][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_test_bram_we" is new
[2024-03-16 09:45:48,557][toolflow.py:224][generate_hdl][INFO][MainThread]: Finalizing top-level design
[2024-03-16 09:45:48,557][toolflow.py:226][generate_hdl][INFO][MainThread]: regenerating top
[2024-03-16 09:45:48,557][toolflow.py:610][regenerate_top][DEBUG][MainThread]: Looking for a max_devices_per_arbiter spec
[2024-03-16 09:45:48,557][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for axi4lite_interconnect
[2024-03-16 09:45:48,557][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aclk as signal axil_clk to top
[2024-03-16 09:45:48,557][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "axil_clk" is new
[2024-03-16 09:45:48,557][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aresetn as signal axil_rst_n to top
[2024-03-16 09:45:48,557][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" is new
[2024-03-16 09:45:48,558][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_m00_ss_bram_snapshot_m00_ss_bram_add as signal rfdc_test_snapshot_m00_ss_bram_addr to top
[2024-03-16 09:45:48,558][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m00_ss_bram_addr" already exists
[2024-03-16 09:45:48,558][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_m00_ss_bram_snapshot_m00_ss_bram_data_in as signal rfdc_test_snapshot_m00_ss_bram_data_in to top
[2024-03-16 09:45:48,558][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m00_ss_bram_data_in" already exists
[2024-03-16 09:45:48,558][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_m00_ss_bram_snapshot_m00_ss_bram_data_out as signal rfdc_test_snapshot_m00_ss_bram_data_out to top
[2024-03-16 09:45:48,558][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m00_ss_bram_data_out" already exists
[2024-03-16 09:45:48,558][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_m00_ss_bram_snapshot_m00_ss_bram_we as signal rfdc_test_snapshot_m00_ss_bram_we to top
[2024-03-16 09:45:48,558][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m00_ss_bram_we" already exists
[2024-03-16 09:45:48,558][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_m1_ss_bram_snapshot_m1_ss_bram_add as signal rfdc_test_snapshot_m1_ss_bram_addr to top
[2024-03-16 09:45:48,558][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m1_ss_bram_addr" already exists
[2024-03-16 09:45:48,558][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_m1_ss_bram_snapshot_m1_ss_bram_data_in as signal rfdc_test_snapshot_m1_ss_bram_data_in to top
[2024-03-16 09:45:48,558][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m1_ss_bram_data_in" already exists
[2024-03-16 09:45:48,558][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_m1_ss_bram_snapshot_m1_ss_bram_data_out as signal rfdc_test_snapshot_m1_ss_bram_data_out to top
[2024-03-16 09:45:48,558][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m1_ss_bram_data_out" already exists
[2024-03-16 09:45:48,558][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_m1_ss_bram_snapshot_m1_ss_bram_we as signal rfdc_test_snapshot_m1_ss_bram_we to top
[2024-03-16 09:45:48,558][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m1_ss_bram_we" already exists
[2024-03-16 09:45:48,558][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_m10_ss_bram_snapshot_m10_ss_bram_add as signal rfdc_test_snapshot_m10_ss_bram_addr to top
[2024-03-16 09:45:48,558][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m10_ss_bram_addr" already exists
[2024-03-16 09:45:48,558][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_m10_ss_bram_snapshot_m10_ss_bram_data_in as signal rfdc_test_snapshot_m10_ss_bram_data_in to top
[2024-03-16 09:45:48,558][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m10_ss_bram_data_in" already exists
[2024-03-16 09:45:48,558][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_m10_ss_bram_snapshot_m10_ss_bram_data_out as signal rfdc_test_snapshot_m10_ss_bram_data_out to top
[2024-03-16 09:45:48,558][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m10_ss_bram_data_out" already exists
[2024-03-16 09:45:48,558][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_m10_ss_bram_snapshot_m10_ss_bram_we as signal rfdc_test_snapshot_m10_ss_bram_we to top
[2024-03-16 09:45:48,558][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m10_ss_bram_we" already exists
[2024-03-16 09:45:48,558][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_m30_ss_bram_snapshot_m30_ss_bram_add as signal rfdc_test_snapshot_m30_ss_bram_addr to top
[2024-03-16 09:45:48,558][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m30_ss_bram_addr" already exists
[2024-03-16 09:45:48,558][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_m30_ss_bram_snapshot_m30_ss_bram_data_in as signal rfdc_test_snapshot_m30_ss_bram_data_in to top
[2024-03-16 09:45:48,558][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m30_ss_bram_data_in" already exists
[2024-03-16 09:45:48,558][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_m30_ss_bram_snapshot_m30_ss_bram_data_out as signal rfdc_test_snapshot_m30_ss_bram_data_out to top
[2024-03-16 09:45:48,558][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m30_ss_bram_data_out" already exists
[2024-03-16 09:45:48,558][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_m30_ss_bram_snapshot_m30_ss_bram_we as signal rfdc_test_snapshot_m30_ss_bram_we to top
[2024-03-16 09:45:48,558][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m30_ss_bram_we" already exists
[2024-03-16 09:45:48,558][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_u1_ss_bram_snapshot_u1_ss_bram_add as signal rfdc_test_snapshot_u1_ss_bram_addr to top
[2024-03-16 09:45:48,558][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u1_ss_bram_addr" already exists
[2024-03-16 09:45:48,558][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_u1_ss_bram_snapshot_u1_ss_bram_data_in as signal rfdc_test_snapshot_u1_ss_bram_data_in to top
[2024-03-16 09:45:48,558][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u1_ss_bram_data_in" already exists
[2024-03-16 09:45:48,558][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_u1_ss_bram_snapshot_u1_ss_bram_data_out as signal rfdc_test_snapshot_u1_ss_bram_data_out to top
[2024-03-16 09:45:48,558][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u1_ss_bram_data_out" already exists
[2024-03-16 09:45:48,558][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_u1_ss_bram_snapshot_u1_ss_bram_we as signal rfdc_test_snapshot_u1_ss_bram_we to top
[2024-03-16 09:45:48,558][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u1_ss_bram_we" already exists
[2024-03-16 09:45:48,558][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_u2_ss_bram_snapshot_u2_ss_bram_add as signal rfdc_test_snapshot_u2_ss_bram_addr to top
[2024-03-16 09:45:48,558][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u2_ss_bram_addr" already exists
[2024-03-16 09:45:48,558][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_u2_ss_bram_snapshot_u2_ss_bram_data_in as signal rfdc_test_snapshot_u2_ss_bram_data_in to top
[2024-03-16 09:45:48,558][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u2_ss_bram_data_in" already exists
[2024-03-16 09:45:48,558][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_u2_ss_bram_snapshot_u2_ss_bram_data_out as signal rfdc_test_snapshot_u2_ss_bram_data_out to top
[2024-03-16 09:45:48,558][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u2_ss_bram_data_out" already exists
[2024-03-16 09:45:48,558][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_u2_ss_bram_snapshot_u2_ss_bram_we as signal rfdc_test_snapshot_u2_ss_bram_we to top
[2024-03-16 09:45:48,558][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u2_ss_bram_we" already exists
[2024-03-16 09:45:48,558][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_u3_ss_bram_snapshot_u3_ss_bram_add as signal rfdc_test_snapshot_u3_ss_bram_addr to top
[2024-03-16 09:45:48,558][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u3_ss_bram_addr" already exists
[2024-03-16 09:45:48,558][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_u3_ss_bram_snapshot_u3_ss_bram_data_in as signal rfdc_test_snapshot_u3_ss_bram_data_in to top
[2024-03-16 09:45:48,558][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u3_ss_bram_data_in" already exists
[2024-03-16 09:45:48,558][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_u3_ss_bram_snapshot_u3_ss_bram_data_out as signal rfdc_test_snapshot_u3_ss_bram_data_out to top
[2024-03-16 09:45:48,558][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u3_ss_bram_data_out" already exists
[2024-03-16 09:45:48,559][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_u3_ss_bram_snapshot_u3_ss_bram_we as signal rfdc_test_snapshot_u3_ss_bram_we to top
[2024-03-16 09:45:48,559][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u3_ss_bram_we" already exists
[2024-03-16 09:45:48,559][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_test_bram_test_bram_add as signal rfdc_test_test_bram_addr to top
[2024-03-16 09:45:48,559][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_test_bram_addr" already exists
[2024-03-16 09:45:48,559][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_test_bram_test_bram_data_in as signal rfdc_test_test_bram_data_in to top
[2024-03-16 09:45:48,559][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_test_bram_data_in" already exists
[2024-03-16 09:45:48,559][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_test_bram_test_bram_data_out as signal rfdc_test_test_bram_data_out to top
[2024-03-16 09:45:48,559][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_test_bram_data_out" already exists
[2024-03-16 09:45:48,559][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_test_bram_test_bram_we as signal rfdc_test_test_bram_we to top
[2024-03-16 09:45:48,559][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_test_bram_we" already exists
[2024-03-16 09:45:48,559][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_ctrl_out as signal rfdc_test_snapshot_ctrl_out to top
[2024-03-16 09:45:48,559][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_ctrl_out" is new
[2024-03-16 09:45:48,559][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_ctrl_out_we as signal rfdc_test_snapshot_ctrl_out_we to top
[2024-03-16 09:45:48,559][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_ctrl_out_we" is new
[2024-03-16 09:45:48,559][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_m00_ss_ctrl_out as signal rfdc_test_snapshot_m00_ss_ctrl_out to top
[2024-03-16 09:45:48,559][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m00_ss_ctrl_out" is new
[2024-03-16 09:45:48,559][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_m00_ss_ctrl_out_we as signal rfdc_test_snapshot_m00_ss_ctrl_out_we to top
[2024-03-16 09:45:48,559][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m00_ss_ctrl_out_we" is new
[2024-03-16 09:45:48,559][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_m00_ss_status_in as signal rfdc_test_snapshot_m00_ss_status_in to top
[2024-03-16 09:45:48,559][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m00_ss_status_in" is new
[2024-03-16 09:45:48,559][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_m00_ss_status_in_we as signal rfdc_test_snapshot_m00_ss_status_in_we to top
[2024-03-16 09:45:48,559][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m00_ss_status_in_we" is new
[2024-03-16 09:45:48,559][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_m1_ss_ctrl_out as signal rfdc_test_snapshot_m1_ss_ctrl_out to top
[2024-03-16 09:45:48,559][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m1_ss_ctrl_out" is new
[2024-03-16 09:45:48,559][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_m1_ss_ctrl_out_we as signal rfdc_test_snapshot_m1_ss_ctrl_out_we to top
[2024-03-16 09:45:48,559][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m1_ss_ctrl_out_we" is new
[2024-03-16 09:45:48,559][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_m1_ss_status_in as signal rfdc_test_snapshot_m1_ss_status_in to top
[2024-03-16 09:45:48,559][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m1_ss_status_in" is new
[2024-03-16 09:45:48,559][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_m1_ss_status_in_we as signal rfdc_test_snapshot_m1_ss_status_in_we to top
[2024-03-16 09:45:48,559][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m1_ss_status_in_we" is new
[2024-03-16 09:45:48,559][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_m10_ss_ctrl_out as signal rfdc_test_snapshot_m10_ss_ctrl_out to top
[2024-03-16 09:45:48,559][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m10_ss_ctrl_out" is new
[2024-03-16 09:45:48,559][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_m10_ss_ctrl_out_we as signal rfdc_test_snapshot_m10_ss_ctrl_out_we to top
[2024-03-16 09:45:48,559][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m10_ss_ctrl_out_we" is new
[2024-03-16 09:45:48,559][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_m10_ss_status_in as signal rfdc_test_snapshot_m10_ss_status_in to top
[2024-03-16 09:45:48,559][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m10_ss_status_in" is new
[2024-03-16 09:45:48,559][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_m10_ss_status_in_we as signal rfdc_test_snapshot_m10_ss_status_in_we to top
[2024-03-16 09:45:48,559][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m10_ss_status_in_we" is new
[2024-03-16 09:45:48,559][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_m30_ss_ctrl_out as signal rfdc_test_snapshot_m30_ss_ctrl_out to top
[2024-03-16 09:45:48,559][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m30_ss_ctrl_out" is new
[2024-03-16 09:45:48,559][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_m30_ss_ctrl_out_we as signal rfdc_test_snapshot_m30_ss_ctrl_out_we to top
[2024-03-16 09:45:48,559][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m30_ss_ctrl_out_we" is new
[2024-03-16 09:45:48,559][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_m30_ss_status_in as signal rfdc_test_snapshot_m30_ss_status_in to top
[2024-03-16 09:45:48,559][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m30_ss_status_in" is new
[2024-03-16 09:45:48,559][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_m30_ss_status_in_we as signal rfdc_test_snapshot_m30_ss_status_in_we to top
[2024-03-16 09:45:48,559][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m30_ss_status_in_we" is new
[2024-03-16 09:45:48,559][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_u1_ss_ctrl_out as signal rfdc_test_snapshot_u1_ss_ctrl_out to top
[2024-03-16 09:45:48,559][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u1_ss_ctrl_out" is new
[2024-03-16 09:45:48,559][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_u1_ss_ctrl_out_we as signal rfdc_test_snapshot_u1_ss_ctrl_out_we to top
[2024-03-16 09:45:48,560][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u1_ss_ctrl_out_we" is new
[2024-03-16 09:45:48,560][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_u1_ss_status_in as signal rfdc_test_snapshot_u1_ss_status_in to top
[2024-03-16 09:45:48,560][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u1_ss_status_in" is new
[2024-03-16 09:45:48,560][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_u1_ss_status_in_we as signal rfdc_test_snapshot_u1_ss_status_in_we to top
[2024-03-16 09:45:48,560][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u1_ss_status_in_we" is new
[2024-03-16 09:45:48,560][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_u2_ss_ctrl_out as signal rfdc_test_snapshot_u2_ss_ctrl_out to top
[2024-03-16 09:45:48,560][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u2_ss_ctrl_out" is new
[2024-03-16 09:45:48,560][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_u2_ss_ctrl_out_we as signal rfdc_test_snapshot_u2_ss_ctrl_out_we to top
[2024-03-16 09:45:48,560][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u2_ss_ctrl_out_we" is new
[2024-03-16 09:45:48,560][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_u2_ss_status_in as signal rfdc_test_snapshot_u2_ss_status_in to top
[2024-03-16 09:45:48,560][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u2_ss_status_in" is new
[2024-03-16 09:45:48,560][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_u2_ss_status_in_we as signal rfdc_test_snapshot_u2_ss_status_in_we to top
[2024-03-16 09:45:48,560][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u2_ss_status_in_we" is new
[2024-03-16 09:45:48,560][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_u3_ss_ctrl_out as signal rfdc_test_snapshot_u3_ss_ctrl_out to top
[2024-03-16 09:45:48,560][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u3_ss_ctrl_out" is new
[2024-03-16 09:45:48,560][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_u3_ss_ctrl_out_we as signal rfdc_test_snapshot_u3_ss_ctrl_out_we to top
[2024-03-16 09:45:48,560][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u3_ss_ctrl_out_we" is new
[2024-03-16 09:45:48,560][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_u3_ss_status_in as signal rfdc_test_snapshot_u3_ss_status_in to top
[2024-03-16 09:45:48,560][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u3_ss_status_in" is new
[2024-03-16 09:45:48,560][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_u3_ss_status_in_we as signal rfdc_test_snapshot_u3_ss_status_in_we to top
[2024-03-16 09:45:48,560][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u3_ss_status_in_we" is new
[2024-03-16 09:45:48,560][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_test_bram_control_out as signal rfdc_test_test_bram_control_out to top
[2024-03-16 09:45:48,560][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_test_bram_control_out" is new
[2024-03-16 09:45:48,560][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_test_bram_control_out_we as signal rfdc_test_test_bram_control_out_we to top
[2024-03-16 09:45:48,560][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_test_bram_control_out_we" is new
[2024-03-16 09:45:48,560][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_board_id_in as signal rfdc_test_board_id_in to top
[2024-03-16 09:45:48,560][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_board_id_in" is new
[2024-03-16 09:45:48,560][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_board_id_in_we as signal rfdc_test_board_id_in_we to top
[2024-03-16 09:45:48,560][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_board_id_in_we" is new
[2024-03-16 09:45:48,560][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_rev_in as signal rfdc_test_rev_in to top
[2024-03-16 09:45:48,560][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_rev_in" is new
[2024-03-16 09:45:48,560][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_rev_in_we as signal rfdc_test_rev_in_we to top
[2024-03-16 09:45:48,560][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_rev_in_we" is new
[2024-03-16 09:45:48,560][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_rev_rcs_in as signal rfdc_test_rev_rcs_in to top
[2024-03-16 09:45:48,560][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_rev_rcs_in" is new
[2024-03-16 09:45:48,560][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_rev_rcs_in_we as signal rfdc_test_rev_rcs_in_we to top
[2024-03-16 09:45:48,560][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_rev_rcs_in_we" is new
[2024-03-16 09:45:48,560][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_scratchpad_out as signal rfdc_test_scratchpad_out to top
[2024-03-16 09:45:48,561][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_scratchpad_out" is new
[2024-03-16 09:45:48,561][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_scratchpad_out_we as signal rfdc_test_scratchpad_out_we to top
[2024-03-16 09:45:48,561][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_scratchpad_out_we" is new
[2024-03-16 09:45:48,561][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_clkcounter_in as signal rfdc_test_clkcounter_in to top
[2024-03-16 09:45:48,561][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_clkcounter_in" is new
[2024-03-16 09:45:48,561][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_clkcounter_in_we as signal rfdc_test_clkcounter_in_we to top
[2024-03-16 09:45:48,561][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_clkcounter_in_we" is new
[2024-03-16 09:45:48,561][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_ip_inst
[2024-03-16 09:45:48,561][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_gpio
[2024-03-16 09:45:48,561][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal rfdc_test_gpio_gateway to top
[2024-03-16 09:45:48,561][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_gpio_gateway" is new
[2024-03-16 09:45:48,561][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2024-03-16 09:45:48,561][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "gpio_led_0_0_ext" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,561][verilog.py:984][add_port][DEBUG][MainThread]:   Port "gpio_led_0_0_ext" is new
[2024-03-16 09:45:48,561][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zrf16_49dr_bd_inst
[2024-03-16 09:45:48,561][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_awaddr as signal m_axi4lite_rfdc_awaddr to top
[2024-03-16 09:45:48,561][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_awaddr" is new
[2024-03-16 09:45:48,561][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_awvalid as signal m_axi4lite_rfdc_awvalid to top
[2024-03-16 09:45:48,561][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_awvalid" is new
[2024-03-16 09:45:48,561][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_awready as signal m_axi4lite_rfdc_awready to top
[2024-03-16 09:45:48,561][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_awready" is new
[2024-03-16 09:45:48,562][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_wdata as signal m_axi4lite_rfdc_wdata to top
[2024-03-16 09:45:48,562][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_wdata" is new
[2024-03-16 09:45:48,562][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_wstrb as signal m_axi4lite_rfdc_wstrb to top
[2024-03-16 09:45:48,562][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_wstrb" is new
[2024-03-16 09:45:48,562][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_wvalid as signal m_axi4lite_rfdc_wvalid to top
[2024-03-16 09:45:48,562][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_wvalid" is new
[2024-03-16 09:45:48,562][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_wready as signal m_axi4lite_rfdc_wready to top
[2024-03-16 09:45:48,562][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_wready" is new
[2024-03-16 09:45:48,562][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_bresp as signal m_axi4lite_rfdc_bresp to top
[2024-03-16 09:45:48,562][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_bresp" is new
[2024-03-16 09:45:48,562][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_bvalid as signal m_axi4lite_rfdc_bvalid to top
[2024-03-16 09:45:48,562][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_bvalid" is new
[2024-03-16 09:45:48,562][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_bready as signal m_axi4lite_rfdc_bready to top
[2024-03-16 09:45:48,562][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_bready" is new
[2024-03-16 09:45:48,562][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_araddr as signal m_axi4lite_rfdc_araddr to top
[2024-03-16 09:45:48,562][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_araddr" is new
[2024-03-16 09:45:48,562][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_arvalid as signal m_axi4lite_rfdc_arvalid to top
[2024-03-16 09:45:48,562][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_arvalid" is new
[2024-03-16 09:45:48,562][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_arready as signal m_axi4lite_rfdc_arready to top
[2024-03-16 09:45:48,562][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_arready" is new
[2024-03-16 09:45:48,562][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_rdata as signal m_axi4lite_rfdc_rdata to top
[2024-03-16 09:45:48,562][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_rdata" is new
[2024-03-16 09:45:48,562][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_rresp as signal m_axi4lite_rfdc_rresp to top
[2024-03-16 09:45:48,562][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_rresp" is new
[2024-03-16 09:45:48,562][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_rvalid as signal m_axi4lite_rfdc_rvalid to top
[2024-03-16 09:45:48,562][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_rvalid" is new
[2024-03-16 09:45:48,562][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_rready as signal m_axi4lite_rfdc_rready to top
[2024-03-16 09:45:48,562][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_rready" is new
[2024-03-16 09:45:48,562][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port irq as signal rfdc_irq to top
[2024-03-16 09:45:48,562][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_irq" is new
[2024-03-16 09:45:48,562][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sysref_in_p to top
[2024-03-16 09:45:48,562][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sysref_in_p" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,562][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sysref_in_p" is new
[2024-03-16 09:45:48,562][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sysref_in_n to top
[2024-03-16 09:45:48,562][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sysref_in_n" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,562][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sysref_in_n" is new
[2024-03-16 09:45:48,562][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port s_axi_aclk as signal axil_clk to top
[2024-03-16 09:45:48,562][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2024-03-16 09:45:48,562][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port s_axi_aresetn as signal axil_rst_n to top
[2024-03-16 09:45:48,562][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2024-03-16 09:45:48,562][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_sysref_adc as signal user_sysref_adc to top
[2024-03-16 09:45:48,562][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "user_sysref_adc" is new
[2024-03-16 09:45:48,562][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m0_axis_aclk as signal m0_axis_aclk to top
[2024-03-16 09:45:48,562][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m0_axis_aclk" is new
[2024-03-16 09:45:48,562][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m0_axis_aresetn as signal axil_rst_n to top
[2024-03-16 09:45:48,562][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2024-03-16 09:45:48,562][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_adc0 as signal clk_adc0 to top
[2024-03-16 09:45:48,562][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "clk_adc0" is new
[2024-03-16 09:45:48,562][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port vin00_p to top
[2024-03-16 09:45:48,563][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "vin00_p" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,563][verilog.py:984][add_port][DEBUG][MainThread]:   Port "vin00_p" is new
[2024-03-16 09:45:48,563][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port vin00_n to top
[2024-03-16 09:45:48,563][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "vin00_n" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,563][verilog.py:984][add_port][DEBUG][MainThread]:   Port "vin00_n" is new
[2024-03-16 09:45:48,563][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m00_axis_tdata as signal rfdc_test_rfdc_m00_axis_tdata to top
[2024-03-16 09:45:48,563][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_rfdc_m00_axis_tdata" is new
[2024-03-16 09:45:48,563][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m00_axis_tvalid as signal m00_axis_tvalid to top
[2024-03-16 09:45:48,563][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m00_axis_tvalid" is new
[2024-03-16 09:45:48,563][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m1_axis_aclk as signal m1_axis_aclk to top
[2024-03-16 09:45:48,563][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m1_axis_aclk" is new
[2024-03-16 09:45:48,563][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m1_axis_aresetn as signal axil_rst_n to top
[2024-03-16 09:45:48,563][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2024-03-16 09:45:48,563][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_adc1 as signal clk_adc1 to top
[2024-03-16 09:45:48,563][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "clk_adc1" is new
[2024-03-16 09:45:48,563][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port vin10_p to top
[2024-03-16 09:45:48,563][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "vin10_p" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,563][verilog.py:984][add_port][DEBUG][MainThread]:   Port "vin10_p" is new
[2024-03-16 09:45:48,563][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port vin10_n to top
[2024-03-16 09:45:48,563][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "vin10_n" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,563][verilog.py:984][add_port][DEBUG][MainThread]:   Port "vin10_n" is new
[2024-03-16 09:45:48,563][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m10_axis_tdata as signal rfdc_test_rfdc_m10_axis_tdata to top
[2024-03-16 09:45:48,563][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_rfdc_m10_axis_tdata" is new
[2024-03-16 09:45:48,563][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m10_axis_tvalid as signal m10_axis_tvalid to top
[2024-03-16 09:45:48,563][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m10_axis_tvalid" is new
[2024-03-16 09:45:48,563][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m2_axis_aclk as signal m2_axis_aclk to top
[2024-03-16 09:45:48,563][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m2_axis_aclk" is new
[2024-03-16 09:45:48,563][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m2_axis_aresetn as signal axil_rst_n to top
[2024-03-16 09:45:48,563][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2024-03-16 09:45:48,563][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_adc2 as signal clk_adc2 to top
[2024-03-16 09:45:48,563][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "clk_adc2" is new
[2024-03-16 09:45:48,563][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port adc2_clk_p to top
[2024-03-16 09:45:48,563][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "adc2_clk_p" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,563][verilog.py:984][add_port][DEBUG][MainThread]:   Port "adc2_clk_p" is new
[2024-03-16 09:45:48,563][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port adc2_clk_n to top
[2024-03-16 09:45:48,563][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "adc2_clk_n" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,563][verilog.py:984][add_port][DEBUG][MainThread]:   Port "adc2_clk_n" is new
[2024-03-16 09:45:48,563][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port vin20_p to top
[2024-03-16 09:45:48,563][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "vin20_p" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,563][verilog.py:984][add_port][DEBUG][MainThread]:   Port "vin20_p" is new
[2024-03-16 09:45:48,563][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port vin20_n to top
[2024-03-16 09:45:48,563][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "vin20_n" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,563][verilog.py:984][add_port][DEBUG][MainThread]:   Port "vin20_n" is new
[2024-03-16 09:45:48,563][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m20_axis_tdata as signal rfdc_test_rfdc_m20_axis_tdata to top
[2024-03-16 09:45:48,563][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_rfdc_m20_axis_tdata" is new
[2024-03-16 09:45:48,563][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m20_axis_tvalid as signal m20_axis_tvalid to top
[2024-03-16 09:45:48,563][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m20_axis_tvalid" is new
[2024-03-16 09:45:48,563][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m3_axis_aclk as signal m3_axis_aclk to top
[2024-03-16 09:45:48,563][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m3_axis_aclk" is new
[2024-03-16 09:45:48,563][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m3_axis_aresetn as signal axil_rst_n to top
[2024-03-16 09:45:48,563][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2024-03-16 09:45:48,564][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_adc3 as signal clk_adc3 to top
[2024-03-16 09:45:48,564][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "clk_adc3" is new
[2024-03-16 09:45:48,564][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port vin30_p to top
[2024-03-16 09:45:48,564][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "vin30_p" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,564][verilog.py:984][add_port][DEBUG][MainThread]:   Port "vin30_p" is new
[2024-03-16 09:45:48,564][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port vin30_n to top
[2024-03-16 09:45:48,564][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "vin30_n" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,564][verilog.py:984][add_port][DEBUG][MainThread]:   Port "vin30_n" is new
[2024-03-16 09:45:48,564][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m30_axis_tdata as signal rfdc_test_rfdc_m30_axis_tdata to top
[2024-03-16 09:45:48,564][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_rfdc_m30_axis_tdata" is new
[2024-03-16 09:45:48,564][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m30_axis_tvalid as signal m30_axis_tvalid to top
[2024-03-16 09:45:48,564][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m30_axis_tvalid" is new
[2024-03-16 09:45:48,564][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port s0_axis_aclk as signal s0_axis_aclk to top
[2024-03-16 09:45:48,564][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "s0_axis_aclk" is new
[2024-03-16 09:45:48,564][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port s0_axis_aresetn as signal axil_rst_n to top
[2024-03-16 09:45:48,564][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2024-03-16 09:45:48,564][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_dac0 as signal clk_dac0 to top
[2024-03-16 09:45:48,564][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "clk_dac0" is new
[2024-03-16 09:45:48,564][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dac0_clk_p to top
[2024-03-16 09:45:48,564][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "dac0_clk_p" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,564][verilog.py:984][add_port][DEBUG][MainThread]:   Port "dac0_clk_p" is new
[2024-03-16 09:45:48,564][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dac0_clk_n to top
[2024-03-16 09:45:48,564][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "dac0_clk_n" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,564][verilog.py:984][add_port][DEBUG][MainThread]:   Port "dac0_clk_n" is new
[2024-03-16 09:45:48,564][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port vout00_p to top
[2024-03-16 09:45:48,564][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "vout00_p" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,564][verilog.py:984][add_port][DEBUG][MainThread]:   Port "vout00_p" is new
[2024-03-16 09:45:48,564][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port vout00_n to top
[2024-03-16 09:45:48,564][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "vout00_n" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,564][verilog.py:984][add_port][DEBUG][MainThread]:   Port "vout00_n" is new
[2024-03-16 09:45:48,564][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port s00_axis_tdata as signal rfdc_test_rfdc_s00_axis_tdata to top
[2024-03-16 09:45:48,564][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_rfdc_s00_axis_tdata" is new
[2024-03-16 09:45:48,564][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port s00_axis_tvalid as signal s00_axis_tvalid to top
[2024-03-16 09:45:48,564][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "s00_axis_tvalid" is new
[2024-03-16 09:45:48,564][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port pl_sys_clk as signal pl_sys_clk to top
[2024-03-16 09:45:48,564][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "pl_sys_clk" is new
[2024-03-16 09:45:48,564][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst as signal axil_rst to top
[2024-03-16 09:45:48,564][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "axil_rst" is new
[2024-03-16 09:45:48,564][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_arst_n as signal axil_arst_n to top
[2024-03-16 09:45:48,564][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "axil_arst_n" is new
[2024-03-16 09:45:48,564][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_awaddr as signal M_AXI_awaddr to top
[2024-03-16 09:45:48,564][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awaddr" is new
[2024-03-16 09:45:48,564][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_awprot as signal M_AXI_awprot to top
[2024-03-16 09:45:48,564][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awprot" is new
[2024-03-16 09:45:48,564][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_awvalid as signal M_AXI_awvalid to top
[2024-03-16 09:45:48,564][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awvalid" is new
[2024-03-16 09:45:48,564][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_awready as signal M_AXI_awready to top
[2024-03-16 09:45:48,564][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awready" is new
[2024-03-16 09:45:48,564][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_wdata as signal M_AXI_wdata to top
[2024-03-16 09:45:48,564][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wdata" is new
[2024-03-16 09:45:48,565][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_wstrb as signal M_AXI_wstrb to top
[2024-03-16 09:45:48,565][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wstrb" is new
[2024-03-16 09:45:48,565][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_wvalid as signal M_AXI_wvalid to top
[2024-03-16 09:45:48,565][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wvalid" is new
[2024-03-16 09:45:48,565][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_wready as signal M_AXI_wready to top
[2024-03-16 09:45:48,565][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wready" is new
[2024-03-16 09:45:48,565][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_bresp as signal M_AXI_bresp to top
[2024-03-16 09:45:48,565][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bresp" is new
[2024-03-16 09:45:48,565][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_bvalid as signal M_AXI_bvalid to top
[2024-03-16 09:45:48,565][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bvalid" is new
[2024-03-16 09:45:48,565][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_bready as signal M_AXI_bready to top
[2024-03-16 09:45:48,565][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bready" is new
[2024-03-16 09:45:48,565][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_araddr as signal M_AXI_araddr to top
[2024-03-16 09:45:48,565][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_araddr" is new
[2024-03-16 09:45:48,565][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_arprot as signal M_AXI_arprot to top
[2024-03-16 09:45:48,565][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arprot" is new
[2024-03-16 09:45:48,565][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_arvalid as signal M_AXI_arvalid to top
[2024-03-16 09:45:48,565][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arvalid" is new
[2024-03-16 09:45:48,565][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_arready as signal M_AXI_arready to top
[2024-03-16 09:45:48,565][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arready" is new
[2024-03-16 09:45:48,565][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_rdata as signal M_AXI_rdata to top
[2024-03-16 09:45:48,565][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rdata" is new
[2024-03-16 09:45:48,565][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_rresp as signal M_AXI_rresp to top
[2024-03-16 09:45:48,565][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rresp" is new
[2024-03-16 09:45:48,565][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_rvalid as signal M_AXI_rvalid to top
[2024-03-16 09:45:48,565][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rvalid" is new
[2024-03-16 09:45:48,565][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_rready as signal M_AXI_rready to top
[2024-03-16 09:45:48,565][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rready" is new
[2024-03-16 09:45:48,565][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for mts_pl_sysref_sync_inst
[2024-03-16 09:45:48,565][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port pl_sysref_p to top
[2024-03-16 09:45:48,565][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "pl_sysref_p" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,565][verilog.py:984][add_port][DEBUG][MainThread]:   Port "pl_sysref_p" is new
[2024-03-16 09:45:48,565][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port pl_sysref_n to top
[2024-03-16 09:45:48,565][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "pl_sysref_n" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,565][verilog.py:984][add_port][DEBUG][MainThread]:   Port "pl_sysref_n" is new
[2024-03-16 09:45:48,565][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port pl_clk as signal user_clk to top
[2024-03-16 09:45:48,565][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "user_clk" already exists
[2024-03-16 09:45:48,565][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_sysref_adc as signal user_sysref_adc to top
[2024-03-16 09:45:48,565][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "user_sysref_adc" already exists
[2024-03-16 09:45:48,565][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_snapshot_ctrl
[2024-03-16 09:45:48,565][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_snapshot_ctrl_out to top
[2024-03-16 09:45:48,565][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_ctrl_out" already exists
[2024-03-16 09:45:48,565][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_snapshot_ctrl_user_data_out to top
[2024-03-16 09:45:48,565][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_ctrl_user_data_out" is new
[2024-03-16 09:45:48,565][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_snapshot_m00_ss_ctrl
[2024-03-16 09:45:48,565][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_snapshot_m00_ss_ctrl_out to top
[2024-03-16 09:45:48,565][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m00_ss_ctrl_out" already exists
[2024-03-16 09:45:48,565][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_snapshot_m00_ss_ctrl_user_data_out to top
[2024-03-16 09:45:48,566][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m00_ss_ctrl_user_data_out" is new
[2024-03-16 09:45:48,566][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_snapshot_m00_ss_status
[2024-03-16 09:45:48,566][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_snapshot_m00_ss_status_user_data_in to top
[2024-03-16 09:45:48,566][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m00_ss_status_user_data_in" is new
[2024-03-16 09:45:48,566][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_snapshot_m00_ss_status_in to top
[2024-03-16 09:45:48,566][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m00_ss_status_in" already exists
[2024-03-16 09:45:48,566][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_snapshot_m1_ss_ctrl
[2024-03-16 09:45:48,566][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_snapshot_m1_ss_ctrl_out to top
[2024-03-16 09:45:48,566][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m1_ss_ctrl_out" already exists
[2024-03-16 09:45:48,566][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_snapshot_m1_ss_ctrl_user_data_out to top
[2024-03-16 09:45:48,566][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m1_ss_ctrl_user_data_out" is new
[2024-03-16 09:45:48,566][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_snapshot_m1_ss_status
[2024-03-16 09:45:48,566][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_snapshot_m1_ss_status_user_data_in to top
[2024-03-16 09:45:48,566][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m1_ss_status_user_data_in" is new
[2024-03-16 09:45:48,566][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_snapshot_m1_ss_status_in to top
[2024-03-16 09:45:48,566][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m1_ss_status_in" already exists
[2024-03-16 09:45:48,566][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_snapshot_m10_ss_ctrl
[2024-03-16 09:45:48,566][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_snapshot_m10_ss_ctrl_out to top
[2024-03-16 09:45:48,566][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m10_ss_ctrl_out" already exists
[2024-03-16 09:45:48,566][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_snapshot_m10_ss_ctrl_user_data_out to top
[2024-03-16 09:45:48,566][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m10_ss_ctrl_user_data_out" is new
[2024-03-16 09:45:48,566][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_snapshot_m10_ss_status
[2024-03-16 09:45:48,566][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_snapshot_m10_ss_status_user_data_in to top
[2024-03-16 09:45:48,566][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m10_ss_status_user_data_in" is new
[2024-03-16 09:45:48,566][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_snapshot_m10_ss_status_in to top
[2024-03-16 09:45:48,566][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m10_ss_status_in" already exists
[2024-03-16 09:45:48,566][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_snapshot_m30_ss_ctrl
[2024-03-16 09:45:48,566][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_snapshot_m30_ss_ctrl_out to top
[2024-03-16 09:45:48,566][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m30_ss_ctrl_out" already exists
[2024-03-16 09:45:48,566][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_snapshot_m30_ss_ctrl_user_data_out to top
[2024-03-16 09:45:48,566][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m30_ss_ctrl_user_data_out" is new
[2024-03-16 09:45:48,566][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_snapshot_m30_ss_status
[2024-03-16 09:45:48,566][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_snapshot_m30_ss_status_user_data_in to top
[2024-03-16 09:45:48,566][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m30_ss_status_user_data_in" is new
[2024-03-16 09:45:48,566][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_snapshot_m30_ss_status_in to top
[2024-03-16 09:45:48,566][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m30_ss_status_in" already exists
[2024-03-16 09:45:48,566][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_snapshot_u1_ss_ctrl
[2024-03-16 09:45:48,566][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_snapshot_u1_ss_ctrl_out to top
[2024-03-16 09:45:48,566][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u1_ss_ctrl_out" already exists
[2024-03-16 09:45:48,566][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_snapshot_u1_ss_ctrl_user_data_out to top
[2024-03-16 09:45:48,566][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u1_ss_ctrl_user_data_out" is new
[2024-03-16 09:45:48,566][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_snapshot_u1_ss_status
[2024-03-16 09:45:48,566][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_snapshot_u1_ss_status_user_data_in to top
[2024-03-16 09:45:48,566][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u1_ss_status_user_data_in" is new
[2024-03-16 09:45:48,566][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_snapshot_u1_ss_status_in to top
[2024-03-16 09:45:48,566][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u1_ss_status_in" already exists
[2024-03-16 09:45:48,566][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_snapshot_u2_ss_ctrl
[2024-03-16 09:45:48,567][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_snapshot_u2_ss_ctrl_out to top
[2024-03-16 09:45:48,567][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u2_ss_ctrl_out" already exists
[2024-03-16 09:45:48,567][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_snapshot_u2_ss_ctrl_user_data_out to top
[2024-03-16 09:45:48,567][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u2_ss_ctrl_user_data_out" is new
[2024-03-16 09:45:48,567][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_snapshot_u2_ss_status
[2024-03-16 09:45:48,567][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_snapshot_u2_ss_status_user_data_in to top
[2024-03-16 09:45:48,567][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u2_ss_status_user_data_in" is new
[2024-03-16 09:45:48,567][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_snapshot_u2_ss_status_in to top
[2024-03-16 09:45:48,567][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u2_ss_status_in" already exists
[2024-03-16 09:45:48,567][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_snapshot_u3_ss_ctrl
[2024-03-16 09:45:48,567][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_snapshot_u3_ss_ctrl_out to top
[2024-03-16 09:45:48,567][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u3_ss_ctrl_out" already exists
[2024-03-16 09:45:48,567][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_snapshot_u3_ss_ctrl_user_data_out to top
[2024-03-16 09:45:48,567][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u3_ss_ctrl_user_data_out" is new
[2024-03-16 09:45:48,567][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_snapshot_u3_ss_status
[2024-03-16 09:45:48,567][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_snapshot_u3_ss_status_user_data_in to top
[2024-03-16 09:45:48,567][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u3_ss_status_user_data_in" is new
[2024-03-16 09:45:48,567][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_snapshot_u3_ss_status_in to top
[2024-03-16 09:45:48,567][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u3_ss_status_in" already exists
[2024-03-16 09:45:48,567][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_test_bram_control
[2024-03-16 09:45:48,567][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_test_bram_control_out to top
[2024-03-16 09:45:48,567][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_test_bram_control_out" already exists
[2024-03-16 09:45:48,567][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_test_bram_control_user_data_out to top
[2024-03-16 09:45:48,567][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_test_bram_control_user_data_out" is new
[2024-03-16 09:45:48,567][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sys_block_counter_inst
[2024-03-16 09:45:48,567][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_clk as signal user_clk to top
[2024-03-16 09:45:48,567][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "user_clk" already exists
[2024-03-16 09:45:48,567][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_rst as signal user_rst to top
[2024-03-16 09:45:48,567][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "user_rst" is new
[2024-03-16 09:45:48,567][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port we as signal rfdc_test_clkcounter_we to top
[2024-03-16 09:45:48,567][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_clkcounter_we" is new
[2024-03-16 09:45:48,567][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port count_out as signal rfdc_test_clkcounter_cdc to top
[2024-03-16 09:45:48,567][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_clkcounter_cdc" is new
[2024-03-16 09:45:48,567][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sys_block_counter_cdc_inst
[2024-03-16 09:45:48,567][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_clkcounter_cdc to top
[2024-03-16 09:45:48,567][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_clkcounter_cdc" already exists
[2024-03-16 09:45:48,567][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_clkcounter_in to top
[2024-03-16 09:45:48,567][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_clkcounter_in" already exists
[2024-03-16 09:45:48,567][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu216_clk_infr_inst
[2024-03-16 09:45:48,567][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port pl_clk_p to top
[2024-03-16 09:45:48,567][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "pl_clk_p" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,567][verilog.py:984][add_port][DEBUG][MainThread]:   Port "pl_clk_p" is new
[2024-03-16 09:45:48,568][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port pl_clk_n to top
[2024-03-16 09:45:48,568][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "pl_clk_n" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,568][verilog.py:984][add_port][DEBUG][MainThread]:   Port "pl_clk_n" is new
[2024-03-16 09:45:48,568][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port adc_clk as signal adc_clk to top
[2024-03-16 09:45:48,568][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "adc_clk" is new
[2024-03-16 09:45:48,568][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port adc_clk90 as signal adc_clk90 to top
[2024-03-16 09:45:48,568][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "adc_clk90" is new
[2024-03-16 09:45:48,568][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port adc_clk180 as signal adc_clk180 to top
[2024-03-16 09:45:48,568][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "adc_clk180" is new
[2024-03-16 09:45:48,568][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port adc_clk270 as signal adc_clk270 to top
[2024-03-16 09:45:48,568][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "adc_clk270" is new
[2024-03-16 09:45:48,568][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mmcm_locked to top
[2024-03-16 09:45:48,568][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "mmcm_locked" (parent sig: False, parent port: False)
[2024-03-16 09:45:48,568][verilog.py:984][add_port][DEBUG][MainThread]:   Port "mmcm_locked" is new
[2024-03-16 09:45:48,568][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port gpio_led_0_0_ext
[2024-03-16 09:45:48,568][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port adc2_clk_n
[2024-03-16 09:45:48,568][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port adc2_clk_p
[2024-03-16 09:45:48,568][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port dac0_clk_n
[2024-03-16 09:45:48,568][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port dac0_clk_p
[2024-03-16 09:45:48,568][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port pl_sysref_n
[2024-03-16 09:45:48,568][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port pl_sysref_p
[2024-03-16 09:45:48,568][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port sysref_in_n
[2024-03-16 09:45:48,568][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port sysref_in_p
[2024-03-16 09:45:48,568][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port vin00_n
[2024-03-16 09:45:48,568][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port vin00_p
[2024-03-16 09:45:48,568][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port vin10_n
[2024-03-16 09:45:48,568][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port vin10_p
[2024-03-16 09:45:48,568][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port vin20_n
[2024-03-16 09:45:48,568][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port vin20_p
[2024-03-16 09:45:48,568][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port vin30_n
[2024-03-16 09:45:48,568][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port vin30_p
[2024-03-16 09:45:48,568][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port vout00_n
[2024-03-16 09:45:48,568][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port vout00_p
[2024-03-16 09:45:48,568][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port pl_clk_n
[2024-03-16 09:45:48,568][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port pl_clk_p
[2024-03-16 09:45:48,568][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port mmcm_locked
[2024-03-16 09:45:48,568][verilog.py:1303][gen_port_list][DEBUG][MainThread]: i: 23 n_ports: 22
[2024-03-16 09:45:48,568][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_clk
[2024-03-16 09:45:48,568][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst_n
[2024-03-16 09:45:48,568][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_board_id_in
[2024-03-16 09:45:48,568][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_board_id_in_we
[2024-03-16 09:45:48,568][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_clkcounter_in
[2024-03-16 09:45:48,568][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_clkcounter_in_we
[2024-03-16 09:45:48,568][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_rev_in
[2024-03-16 09:45:48,568][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_rev_in_we
[2024-03-16 09:45:48,568][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_rev_rcs_in
[2024-03-16 09:45:48,568][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_rev_rcs_in_we
[2024-03-16 09:45:48,568][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_scratchpad_out
[2024-03-16 09:45:48,568][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_scratchpad_out_we
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_ctrl_out
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_ctrl_out_we
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m00_ss_ctrl_out
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m00_ss_ctrl_out_we
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m00_ss_status_in
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m00_ss_status_in_we
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m10_ss_ctrl_out
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m10_ss_ctrl_out_we
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m10_ss_status_in
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m10_ss_status_in_we
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m1_ss_ctrl_out
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m1_ss_ctrl_out_we
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m1_ss_status_in
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m1_ss_status_in_we
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m30_ss_ctrl_out
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m30_ss_ctrl_out_we
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m30_ss_status_in
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m30_ss_status_in_we
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u1_ss_ctrl_out
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u1_ss_ctrl_out_we
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u1_ss_status_in
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u1_ss_status_in_we
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u2_ss_ctrl_out
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u2_ss_ctrl_out_we
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u2_ss_status_in
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u2_ss_status_in_we
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u3_ss_ctrl_out
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u3_ss_ctrl_out_we
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u3_ss_status_in
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u3_ss_status_in_we
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_test_bram_control_out
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_test_bram_control_out_we
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m00_ss_bram_addr
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m00_ss_bram_data_in
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m00_ss_bram_data_out
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m00_ss_bram_we
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m1_ss_bram_addr
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m1_ss_bram_data_in
[2024-03-16 09:45:48,569][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m1_ss_bram_data_out
[2024-03-16 09:45:48,570][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m1_ss_bram_we
[2024-03-16 09:45:48,570][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m10_ss_bram_addr
[2024-03-16 09:45:48,570][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m10_ss_bram_data_in
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m10_ss_bram_data_out
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m10_ss_bram_we
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m30_ss_bram_addr
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m30_ss_bram_data_in
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m30_ss_bram_data_out
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m30_ss_bram_we
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u1_ss_bram_addr
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u1_ss_bram_data_in
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u1_ss_bram_data_out
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u1_ss_bram_we
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u2_ss_bram_addr
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u2_ss_bram_data_in
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u2_ss_bram_data_out
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u2_ss_bram_we
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u3_ss_bram_addr
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u3_ss_bram_data_in
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u3_ss_bram_data_out
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u3_ss_bram_we
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_test_bram_addr
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_test_bram_data_in
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_test_bram_data_out
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_test_bram_we
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_gpio_gateway
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_araddr
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arprot
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arready
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arvalid
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awaddr
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awprot
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awready
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awvalid
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bready
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bresp
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bvalid
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rdata
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rready
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rresp
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rvalid
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wdata
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wready
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wstrb
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wvalid
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_arst_n
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal clk_adc0
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal clk_adc1
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal clk_adc2
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal clk_adc3
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal clk_dac0
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m00_axis_tvalid
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m0_axis_aclk
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m10_axis_tvalid
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m1_axis_aclk
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m20_axis_tvalid
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m2_axis_aclk
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m30_axis_tvalid
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m3_axis_aclk
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_araddr
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_arready
[2024-03-16 09:45:48,571][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_arvalid
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_awaddr
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_awready
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_awvalid
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_bready
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_bresp
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_bvalid
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_rdata
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_rready
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_rresp
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_rvalid
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_wdata
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_wready
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_wstrb
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_wvalid
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal pl_sys_clk
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_irq
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_rfdc_m00_axis_tdata
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_rfdc_m10_axis_tdata
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_rfdc_m20_axis_tdata
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_rfdc_m30_axis_tdata
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_rfdc_s00_axis_tdata
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal s00_axis_tvalid
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal s0_axis_aclk
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_sysref_adc
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_ctrl_user_data_out
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m00_ss_ctrl_user_data_out
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m00_ss_status_user_data_in
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m1_ss_ctrl_user_data_out
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m1_ss_status_user_data_in
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m10_ss_ctrl_user_data_out
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m10_ss_status_user_data_in
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m30_ss_ctrl_user_data_out
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m30_ss_status_user_data_in
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u1_ss_ctrl_user_data_out
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u1_ss_status_user_data_in
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u2_ss_ctrl_user_data_out
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u2_ss_status_user_data_in
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u3_ss_ctrl_user_data_out
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u3_ss_status_user_data_in
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_test_bram_control_user_data_out
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_clkcounter_cdc
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_clkcounter_we
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_rst
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk180
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk270
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk90
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal adc_clk
[2024-03-16 09:45:48,572][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal adc_clk180
[2024-03-16 09:45:48,574][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal adc_clk270
[2024-03-16 09:45:48,574][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal adc_clk90
[2024-03-16 09:45:48,575][toolflow.py:629][regenerate_top][INFO][MainThread]: Dumping pickle of top-level Verilog module
[2024-03-16 09:45:48,579][toolflow.py:228][generate_hdl][INFO][MainThread]: generating auxiliary HDL
[2024-03-16 09:45:48,579][toolflow.py:235][generate_peripheral_hdl][INFO][MainThread]: Generating yellow block custom hdl files
[2024-03-16 09:45:48,580][toolflow.py:638][generate_consts][INFO][MainThread]: Extracting constraints from peripherals
[2024-03-16 09:45:48,581][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block ZRF16
[2024-03-16 09:45:48,581][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block gpio
[2024-03-16 09:45:48,581][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2024-03-16 09:45:48,581][constraints.py:42][__init__][DEBUG][MainThread]:   portname: gpio_led_0_0_ext
[2024-03-16 09:45:48,582][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: led
[2024-03-16 09:45:48,582][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: [0]
[2024-03-16 09:45:48,582][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2024-03-16 09:45:48,582][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2024-03-16 09:45:48,582][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2024-03-16 09:45:48,582][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2024-03-16 09:45:48,582][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2024-03-16 09:45:48,582][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2024-03-16 09:45:48,582][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2024-03-16 09:45:48,582][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {gpio_led_0_0_ext[*]}]
[2024-03-16 09:45:48,582][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2024-03-16 09:45:48,582][constraints.py:408][__init__][DEBUG][MainThread]: New set max delay constraint
[2024-03-16 09:45:48,582][constraints.py:409][__init__][DEBUG][MainThread]: source path: None
[2024-03-16 09:45:48,582][constraints.py:410][__init__][DEBUG][MainThread]: destination path: [get_ports {gpio_led_0_0_ext[*]}]
[2024-03-16 09:45:48,582][constraints.py:411][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2024-03-16 09:45:48,582][constraints.py:437][__init__][DEBUG][MainThread]: New false path constraint
[2024-03-16 09:45:48,582][constraints.py:438][__init__][DEBUG][MainThread]: source path: None
[2024-03-16 09:45:48,582][constraints.py:439][__init__][DEBUG][MainThread]: destination path: [get_ports {gpio_led_0_0_ext[*]}]
[2024-03-16 09:45:48,582][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block rfdc
[2024-03-16 09:45:48,582][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2024-03-16 09:45:48,582][constraints.py:42][__init__][DEBUG][MainThread]:   portname: pl_sysref_p
[2024-03-16 09:45:48,582][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: pl_sysref_p
[2024-03-16 09:45:48,582][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2024-03-16 09:45:48,582][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2024-03-16 09:45:48,582][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2024-03-16 09:45:48,582][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2024-03-16 09:45:48,582][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2024-03-16 09:45:48,582][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2024-03-16 09:45:48,582][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block snapshot_ctrl
[2024-03-16 09:45:48,582][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block bram
[2024-03-16 09:45:48,583][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block ctrl
[2024-03-16 09:45:48,583][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block status
[2024-03-16 09:45:48,583][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block bram
[2024-03-16 09:45:48,583][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block ctrl
[2024-03-16 09:45:48,583][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block status
[2024-03-16 09:45:48,583][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block bram
[2024-03-16 09:45:48,583][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block ctrl
[2024-03-16 09:45:48,584][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block status
[2024-03-16 09:45:48,584][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block bram
[2024-03-16 09:45:48,584][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block ctrl
[2024-03-16 09:45:48,584][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block status
[2024-03-16 09:45:48,584][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block bram
[2024-03-16 09:45:48,584][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block ctrl
[2024-03-16 09:45:48,585][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block status
[2024-03-16 09:45:48,586][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block bram
[2024-03-16 09:45:48,587][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block ctrl
[2024-03-16 09:45:48,589][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block status
[2024-03-16 09:45:48,589][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block bram
[2024-03-16 09:45:48,590][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block ctrl
[2024-03-16 09:45:48,590][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block status
[2024-03-16 09:45:48,590][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block test_bram
[2024-03-16 09:45:48,590][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block test_bram_control
[2024-03-16 09:45:48,590][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block sysgen_ip
[2024-03-16 09:45:48,590][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block ZRF16
[2024-03-16 09:45:48,590][constraints.py:168][__init__][DEBUG][MainThread]: New clock constraint
[2024-03-16 09:45:48,590][constraints.py:169][__init__][DEBUG][MainThread]: clock signal: pl_clk_p
[2024-03-16 09:45:48,590][constraints.py:170][__init__][DEBUG][MainThread]: name: pl_clk_p
[2024-03-16 09:45:48,590][constraints.py:171][__init__][DEBUG][MainThread]: freq: None
[2024-03-16 09:45:48,590][constraints.py:172][__init__][DEBUG][MainThread]: period: 8.138020833333334
[2024-03-16 09:45:48,590][constraints.py:173][__init__][DEBUG][MainThread]: port_en: True
[2024-03-16 09:45:48,590][constraints.py:174][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2024-03-16 09:45:48,590][constraints.py:175][__init__][DEBUG][MainThread]: waveform_max: None
[2024-03-16 09:45:48,590][constraints.py:176][__init__][DEBUG][MainThread]: virtual_en: False
[2024-03-16 09:45:48,590][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2024-03-16 09:45:48,590][constraints.py:42][__init__][DEBUG][MainThread]:   portname: pl_clk_p
[2024-03-16 09:45:48,590][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: pl_clk_p
[2024-03-16 09:45:48,590][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2024-03-16 09:45:48,590][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2024-03-16 09:45:48,590][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2024-03-16 09:45:48,590][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2024-03-16 09:45:48,590][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2024-03-16 09:45:48,590][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2024-03-16 09:45:48,590][constraints.py:256][__init__][DEBUG][MainThread]: New clock group constraint
[2024-03-16 09:45:48,590][constraints.py:257][__init__][DEBUG][MainThread]: clock name group 1: clk_pl_0
[2024-03-16 09:45:48,590][constraints.py:258][__init__][DEBUG][MainThread]: clock name group 2: pl_clk_mmcm
[2024-03-16 09:45:48,590][constraints.py:259][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2024-03-16 09:45:48,590][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block sys_block0
[2024-03-16 09:45:48,590][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block mpsoc
[2024-03-16 09:45:48,590][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block axi_proto_conv
[2024-03-16 09:45:48,590][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block axi4lite_interconnect
[2024-03-16 09:45:48,590][toolflow.py:654][generate_consts][INFO][MainThread]: Generating physical constraints
[2024-03-16 09:45:48,590][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port gpio_led_0_0_ext on led 
[2024-03-16 09:45:48,590][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: gpio_led_0_0_ext AR10
[2024-03-16 09:45:48,590][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: gpio_led_0_0_ext LVCMOS33
[2024-03-16 09:45:48,591][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: gpio_led_0_0_ext None
[2024-03-16 09:45:48,591][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port pl_sysref_p on pl_sysref_p 
[2024-03-16 09:45:48,591][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: pl_sysref_p AP22
[2024-03-16 09:45:48,591][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: pl_sysref_p LVDS
[2024-03-16 09:45:48,591][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: pl_sysref_p None
[2024-03-16 09:45:48,591][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port pl_clk_p on pl_clk_p 
[2024-03-16 09:45:48,591][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: pl_clk_p AU12
[2024-03-16 09:45:48,591][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: pl_clk_p LVDS_25
[2024-03-16 09:45:48,591][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: pl_clk_p None
[2024-03-16 09:45:48,591][toolflow.py:531][write_core_info][DEBUG][MainThread]: Opening /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/zrf16_49dr/core_info.tab
[2024-03-16 09:45:48,591][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rfdc
[2024-03-16 09:45:48,591][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_m00_ss_bram
[2024-03-16 09:45:48,591][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_m1_ss_bram
[2024-03-16 09:45:48,591][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_m10_ss_bram
[2024-03-16 09:45:48,591][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_m30_ss_bram
[2024-03-16 09:45:48,591][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_u1_ss_bram
[2024-03-16 09:45:48,591][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_u2_ss_bram
[2024-03-16 09:45:48,591][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_u3_ss_bram
[2024-03-16 09:45:48,591][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for test_bram
[2024-03-16 09:45:48,591][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_ctrl
[2024-03-16 09:45:48,591][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_m00_ss_ctrl
[2024-03-16 09:45:48,591][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_m00_ss_status
[2024-03-16 09:45:48,591][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_m1_ss_ctrl
[2024-03-16 09:45:48,591][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_m1_ss_status
[2024-03-16 09:45:48,591][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_m10_ss_ctrl
[2024-03-16 09:45:48,591][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_m10_ss_status
[2024-03-16 09:45:48,591][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_m30_ss_ctrl
[2024-03-16 09:45:48,591][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_m30_ss_status
[2024-03-16 09:45:48,591][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_u1_ss_ctrl
[2024-03-16 09:45:48,591][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_u1_ss_status
[2024-03-16 09:45:48,591][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_u2_ss_ctrl
[2024-03-16 09:45:48,591][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_u2_ss_status
[2024-03-16 09:45:48,591][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_u3_ss_ctrl
[2024-03-16 09:45:48,591][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_u3_ss_status
[2024-03-16 09:45:48,591][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for test_bram_control
[2024-03-16 09:45:48,591][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for sys
[2024-03-16 09:45:48,591][toolflow.py:553][write_core_info][DEBUG][MainThread]: Opening /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/zrf16_49dr/core_info.tab
[2024-03-16 09:45:48,592][toolflow.py:569][write_core_jam_info][DEBUG][MainThread]: Opening /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/zrf16_49dr/core_info.jam.tab
[2024-03-16 09:45:48,592][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rfdc
[2024-03-16 09:45:48,593][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_m00_ss_bram
[2024-03-16 09:45:48,594][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_m1_ss_bram
[2024-03-16 09:45:48,594][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_m10_ss_bram
[2024-03-16 09:45:48,594][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_m30_ss_bram
[2024-03-16 09:45:48,594][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_u1_ss_bram
[2024-03-16 09:45:48,594][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_u2_ss_bram
[2024-03-16 09:45:48,594][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_u3_ss_bram
[2024-03-16 09:45:48,594][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for test_bram
[2024-03-16 09:45:48,594][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_ctrl
[2024-03-16 09:45:48,594][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_m00_ss_ctrl
[2024-03-16 09:45:48,594][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_m00_ss_status
[2024-03-16 09:45:48,594][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_m1_ss_ctrl
[2024-03-16 09:45:48,594][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_m1_ss_status
[2024-03-16 09:45:48,594][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_m10_ss_ctrl
[2024-03-16 09:45:48,594][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_m10_ss_status
[2024-03-16 09:45:48,594][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_m30_ss_ctrl
[2024-03-16 09:45:48,594][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_m30_ss_status
[2024-03-16 09:45:48,594][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_u1_ss_ctrl
[2024-03-16 09:45:48,594][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_u1_ss_status
[2024-03-16 09:45:48,594][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_u2_ss_ctrl
[2024-03-16 09:45:48,594][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_u2_ss_status
[2024-03-16 09:45:48,595][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_u3_ss_ctrl
[2024-03-16 09:45:48,595][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_u3_ss_status
[2024-03-16 09:45:48,595][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for test_bram_control
[2024-03-16 09:45:48,595][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for sys
[2024-03-16 09:45:48,595][toolflow.py:586][write_core_jam_info][DEBUG][MainThread]: Opening /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/zrf16_49dr/core_info.jam.tab
[2024-03-16 09:45:48,644][toolflow.py:666][constraints_rule_check][INFO][MainThread]: Carrying out constraints rule check
[2024-03-16 09:45:48,644][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port sysref_in_p (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:45:48,647][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port sysref_in_n (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:45:48,647][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port vin00_p (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:45:48,647][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port vin00_n (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:45:48,647][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port vin10_p (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:45:48,647][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port vin10_n (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:45:48,647][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port adc2_clk_p (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:45:48,647][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port adc2_clk_n (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:45:48,647][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port vin20_p (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:45:48,647][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port vin20_n (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:45:48,648][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port vin30_p (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:45:48,648][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port vin30_n (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:45:48,650][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port dac0_clk_p (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:45:48,653][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port dac0_clk_n (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:45:48,654][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port vout00_p (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:45:48,654][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port vout00_n (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:45:48,654][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port pl_sysref_n (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:45:48,654][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port pl_clk_n (instantiated by zrf16_49dr: ZRF16) has no constraints!
[2024-03-16 09:45:48,654][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port mmcm_locked (instantiated by zrf16_49dr: ZRF16) has no constraints!
[2024-03-16 09:45:48,654][toolflow.py:675][constraints_rule_check][INFO][MainThread]: Constraint rule check complete
[2024-03-16 09:45:48,710][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/top.v
[2024-03-16 09:45:48,710][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/top.v
[2024-03-16 09:45:48,710][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2024-03-16 09:45:48,710][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2024-03-16 09:45:48,710][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/infrastructure/mts_pl_sysref_sync.sv
[2024-03-16 09:45:48,710][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/infrastructure/mts_pl_sysref_sync.sv
[2024-03-16 09:45:48,710][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2024-03-16 09:45:48,710][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2024-03-16 09:45:48,710][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2024-03-16 09:45:48,710][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2024-03-16 09:45:48,710][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu216_clk_infrastructure.sv
[2024-03-16 09:45:48,710][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu216_clk_infrastructure.sv
[2024-03-16 09:45:48,710][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2024-03-16 09:45:48,710][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2024-03-16 09:45:48,710][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/sys_block
[2024-03-16 09:45:48,710][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/sys_block
[2024-03-16 09:45:48,710][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd
[2024-03-16 09:45:48,710][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd
[2024-03-16 09:45:48,710][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd
[2024-03-16 09:45:48,710][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd
[2024-03-16 09:45:48,710][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/axi4lite_ic_wrapper.vhdl
[2024-03-16 09:45:48,710][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/axi4lite_ic_wrapper.vhdl
[2024-03-16 09:45:48,710][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m10_ss_bram_pkg.vhd
[2024-03-16 09:45:48,710][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m10_ss_bram_pkg.vhd
[2024-03-16 09:45:48,710][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m20_ss_bram_pkg.vhd
[2024-03-16 09:45:48,710][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m20_ss_bram_pkg.vhd
[2024-03-16 09:45:48,710][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_test_bram_muxdemux.vhd
[2024-03-16 09:45:48,710][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_test_bram_muxdemux.vhd
[2024-03-16 09:45:48,711][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd
[2024-03-16 09:45:48,711][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd
[2024-03-16 09:45:48,711][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m30_ss_bram_muxdemux.vhd
[2024-03-16 09:45:48,711][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m30_ss_bram_muxdemux.vhd
[2024-03-16 09:45:48,711][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_m1_ss_bram_dp_ram.vhd
[2024-03-16 09:45:48,711][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_m1_ss_bram_dp_ram.vhd
[2024-03-16 09:45:48,711][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_m20_ss_bram_dp_ram.vhd
[2024-03-16 09:45:48,711][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_m20_ss_bram_dp_ram.vhd
[2024-03-16 09:45:48,711][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u3_ss_bram.vhd
[2024-03-16 09:45:48,711][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u3_ss_bram.vhd
[2024-03-16 09:45:48,711][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_rfdc_pkg.vhd
[2024-03-16 09:45:48,711][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_rfdc_pkg.vhd
[2024-03-16 09:45:48,711][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd
[2024-03-16 09:45:48,711][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd
[2024-03-16 09:45:48,711][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_u3_ss_bram_dp_ram.vhd
[2024-03-16 09:45:48,711][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_u3_ss_bram_dp_ram.vhd
[2024-03-16 09:45:48,711][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_bitfield_snapshot_ss_bram.vhd
[2024-03-16 09:45:48,711][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_bitfield_snapshot_ss_bram.vhd
[2024-03-16 09:45:48,711][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_bitfield_snapshot_ss_bram_dp_ram.vhd
[2024-03-16 09:45:48,711][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_bitfield_snapshot_ss_bram_dp_ram.vhd
[2024-03-16 09:45:48,711][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sys_pkg.vhd
[2024-03-16 09:45:48,711][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sys_pkg.vhd
[2024-03-16 09:45:48,711][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_m10_ss_bram_dp_ram.vhd
[2024-03-16 09:45:48,711][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_m10_ss_bram_dp_ram.vhd
[2024-03-16 09:45:48,711][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m1_ss_bram_muxdemux.vhd
[2024-03-16 09:45:48,711][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m1_ss_bram_muxdemux.vhd
[2024-03-16 09:45:48,711][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u2_ss_bram_muxdemux.vhd
[2024-03-16 09:45:48,711][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u2_ss_bram_muxdemux.vhd
[2024-03-16 09:45:48,711][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd
[2024-03-16 09:45:48,711][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd
[2024-03-16 09:45:48,711][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m30_ss_bram.vhd
[2024-03-16 09:45:48,711][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m30_ss_bram.vhd
[2024-03-16 09:45:48,711][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u1_ss_bram.vhd
[2024-03-16 09:45:48,711][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u1_ss_bram.vhd
[2024-03-16 09:45:48,711][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_rfdc_muxdemux.vhd
[2024-03-16 09:45:48,711][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_rfdc_muxdemux.vhd
[2024-03-16 09:45:48,711][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_test_bram_dp_ram.vhd
[2024-03-16 09:45:48,711][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_test_bram_dp_ram.vhd
[2024-03-16 09:45:48,711][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd
[2024-03-16 09:45:48,711][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd
[2024-03-16 09:45:48,711][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u2_ss_bram.vhd
[2024-03-16 09:45:48,711][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u2_ss_bram.vhd
[2024-03-16 09:45:48,711][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m00_ss_bram_pkg.vhd
[2024-03-16 09:45:48,711][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m00_ss_bram_pkg.vhd
[2024-03-16 09:45:48,711][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_m00_ss_bram_dp_ram.vhd
[2024-03-16 09:45:48,711][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_m00_ss_bram_dp_ram.vhd
[2024-03-16 09:45:48,711][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m20_ss_bram.vhd
[2024-03-16 09:45:48,711][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m20_ss_bram.vhd
[2024-03-16 09:45:48,711][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m1_ss_bram.vhd
[2024-03-16 09:45:48,711][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m1_ss_bram.vhd
[2024-03-16 09:45:48,711][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_bitfield_snapshot_ss_bram_muxdemux.vhd
[2024-03-16 09:45:48,711][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_bitfield_snapshot_ss_bram_muxdemux.vhd
[2024-03-16 09:45:48,711][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m00_ss_bram.vhd
[2024-03-16 09:45:48,711][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m00_ss_bram.vhd
[2024-03-16 09:45:48,711][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m20_ss_bram_muxdemux.vhd
[2024-03-16 09:45:48,711][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m20_ss_bram_muxdemux.vhd
[2024-03-16 09:45:48,711][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m30_ss_bram_pkg.vhd
[2024-03-16 09:45:48,711][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m30_ss_bram_pkg.vhd
[2024-03-16 09:45:48,712][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_bitfield_snapshot_ss_bram_pkg.vhd
[2024-03-16 09:45:48,712][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_bitfield_snapshot_ss_bram_pkg.vhd
[2024-03-16 09:45:48,712][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u3_ss_bram_pkg.vhd
[2024-03-16 09:45:48,712][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u3_ss_bram_pkg.vhd
[2024-03-16 09:45:48,712][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_test_bram_pkg.vhd
[2024-03-16 09:45:48,712][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_test_bram_pkg.vhd
[2024-03-16 09:45:48,712][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m00_ss_bram_muxdemux.vhd
[2024-03-16 09:45:48,712][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m00_ss_bram_muxdemux.vhd
[2024-03-16 09:45:48,712][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m1_ss_bram_pkg.vhd
[2024-03-16 09:45:48,712][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m1_ss_bram_pkg.vhd
[2024-03-16 09:45:48,712][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_m30_ss_bram_dp_ram.vhd
[2024-03-16 09:45:48,712][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_m30_ss_bram_dp_ram.vhd
[2024-03-16 09:45:48,712][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u1_ss_bram_pkg.vhd
[2024-03-16 09:45:48,712][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u1_ss_bram_pkg.vhd
[2024-03-16 09:45:48,712][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sys.vhd
[2024-03-16 09:45:48,712][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sys.vhd
[2024-03-16 09:45:48,712][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd
[2024-03-16 09:45:48,712][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd
[2024-03-16 09:45:48,712][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_u1_ss_bram_dp_ram.vhd
[2024-03-16 09:45:48,712][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_u1_ss_bram_dp_ram.vhd
[2024-03-16 09:45:48,712][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sys_muxdemux.vhd
[2024-03-16 09:45:48,712][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sys_muxdemux.vhd
[2024-03-16 09:45:48,712][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2024-03-16 09:45:48,712][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2024-03-16 09:45:48,712][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_u2_ss_bram_dp_ram.vhd
[2024-03-16 09:45:48,712][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_u2_ss_bram_dp_ram.vhd
[2024-03-16 09:45:48,712][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m10_ss_bram_muxdemux.vhd
[2024-03-16 09:45:48,712][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m10_ss_bram_muxdemux.vhd
[2024-03-16 09:45:48,712][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_rfdc.vhd
[2024-03-16 09:45:48,712][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_rfdc.vhd
[2024-03-16 09:45:48,712][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u2_ss_bram_pkg.vhd
[2024-03-16 09:45:48,712][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u2_ss_bram_pkg.vhd
[2024-03-16 09:45:48,712][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd
[2024-03-16 09:45:48,712][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd
[2024-03-16 09:45:48,712][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_test_bram.vhd
[2024-03-16 09:45:48,712][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_test_bram.vhd
[2024-03-16 09:45:48,712][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m10_ss_bram.vhd
[2024-03-16 09:45:48,712][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m10_ss_bram.vhd
[2024-03-16 09:45:48,712][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u3_ss_bram_muxdemux.vhd
[2024-03-16 09:45:48,712][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u3_ss_bram_muxdemux.vhd
[2024-03-16 09:45:48,712][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u1_ss_bram_muxdemux.vhd
[2024-03-16 09:45:48,712][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u1_ss_bram_muxdemux.vhd
[2024-03-16 09:45:48,712][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set repos [get_property ip_repo_paths [current_project]]
[2024-03-16 09:45:48,712][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property ip_repo_paths "$repos /home/ubuntu/casper/project/rfdc_test/rfdc_test/sysgen" [current_project]
[2024-03-16 09:45:48,712][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_ip_catalog
[2024-03-16 09:45:48,712][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_ip -name rfdc_test -vendor User_Company -library SysGen -version 1.0 -module_name rfdc_test_ip
[2024-03-16 09:45:48,712][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f0243c00af0>
[2024-03-16 09:45:48,712][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: gpio_led_0_0_ext -> led
[2024-03-16 09:45:48,713][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2024-03-16 09:45:48,713][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AR10
[2024-03-16 09:45:48,713][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2024-03-16 09:45:48,713][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2024-03-16 09:45:48,713][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2024-03-16 09:45:48,713][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2024-03-16 09:45:48,713][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name gpio_led_0_0_ext
[2024-03-16 09:45:48,713][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f0243c00b20>
[2024-03-16 09:45:48,715][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: pl_sysref_p -> pl_sysref_p
[2024-03-16 09:45:48,715][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2024-03-16 09:45:48,715][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AP22
[2024-03-16 09:45:48,715][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2024-03-16 09:45:48,715][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2024-03-16 09:45:48,715][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2024-03-16 09:45:48,715][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2024-03-16 09:45:48,715][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name pl_sysref_p
[2024-03-16 09:45:48,715][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f0243c00b50>
[2024-03-16 09:45:48,715][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: pl_clk_p -> pl_clk_p
[2024-03-16 09:45:48,715][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2024-03-16 09:45:48,715][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AU12
[2024-03-16 09:45:48,715][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2024-03-16 09:45:48,715][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS_25
[2024-03-16 09:45:48,715][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2024-03-16 09:45:48,716][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2024-03-16 09:45:48,716][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name pl_clk_p
[2024-03-16 09:45:48,716][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f0243c00a00>
[2024-03-16 09:45:48,719][toolflow.py:2383][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2024-03-16 09:45:48,719][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f0243c00a30>
[2024-03-16 09:45:48,719][toolflow.py:2391][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2024-03-16 09:45:48,719][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f0243c00a90>
[2024-03-16 09:45:48,719][toolflow.py:2403][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2024-03-16 09:45:48,719][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f0243c00ac0>
[2024-03-16 09:45:48,722][toolflow.py:2407][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2024-03-16 09:45:48,722][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f0243c00a60>
[2024-03-16 09:45:48,722][toolflow.py:2411][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2024-03-16 09:45:48,722][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f0243c00bb0>
[2024-03-16 09:45:48,725][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2024-03-16 09:45:48,725][toolflow.py:2578][gen_constraint_file][INFO][MainThread]: Constraints: set_property PACKAGE_PIN AR10 [get_ports gpio_led_0_0_ext[0]]
set_property IOSTANDARD LVCMOS33 [get_ports gpio_led_0_0_ext[0]]
set_property PACKAGE_PIN AP22 [get_ports pl_sysref_p]
set_property IOSTANDARD LVDS [get_ports pl_sysref_p]
set_property PACKAGE_PIN AU12 [get_ports pl_clk_p]
set_property IOSTANDARD LVDS_25 [get_ports pl_clk_p]
create_clock -period 8.138 -name pl_clk_p -waveform {0.000 4.069} [get_ports {pl_clk_p}]
set_clock_groups -asynchronous -group [get_clocks clk_pl_0] -group [get_clocks pl_clk_mmcm]
set_max_delay 1.0 -to [get_ports {gpio_led_0_0_ext[*]}]
set_min_delay 1.0 -to [get_ports {gpio_led_0_0_ext[*]}]
set_false_path -to [get_ports {gpio_led_0_0_ext[*]}]
set_property -dict { PACKAGE_PIN AR12 IOSTANDARD LVCMOS33 } [get_ports { mmcm_locked }]

[2024-03-16 09:45:48,730][toolflow.py:2580][gen_constraint_file][INFO][MainThread]: Finished writing constraints file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/user_const.xdc
[2024-03-16 09:45:48,730][toolflow.py:1906][add_const_file][DEBUG][MainThread]: Adding constraint file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/user_const.xdc
[2024-03-16 09:45:48,730][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force -fileset constrs_1 /home/ubuntu/casper/project/rfdc_test/rfdc_test/user_const.xdc
[2024-03-16 09:45:48,730][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set impl_dir "/home/ubuntu/casper/project/rfdc_test/rfdc_test/myproj/myproj.runs/impl_1"
[2024-03-16 09:45:48,730][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set bin_file "/home/ubuntu/casper/project/rfdc_test/rfdc_test/myproj/myproj.runs/impl_1/top.bin"
[2024-03-16 09:45:48,731][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set bit_file "/home/ubuntu/casper/project/rfdc_test/rfdc_test/myproj/myproj.runs/impl_1/top.bit"
[2024-03-16 09:45:48,731][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set hex_file "/home/ubuntu/casper/project/rfdc_test/rfdc_test/myproj/myproj.runs/impl_1/top.hex"
[2024-03-16 09:45:48,731][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set mcs_file "/home/ubuntu/casper/project/rfdc_test/rfdc_test/myproj/myproj.runs/impl_1/top.mcs"
[2024-03-16 09:45:48,731][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set prm_file "/home/ubuntu/casper/project/rfdc_test/rfdc_test/myproj/myproj.runs/impl_1/top.prm"
[2024-03-16 09:45:48,731][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set xsa_file "/home/ubuntu/casper/project/rfdc_test/rfdc_test/myproj/myproj.runs/impl_1/top.xsa"
[2024-03-16 09:45:48,731][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set jbd_name "zrf16_49dr_bd"
[2024-03-16 09:45:48,731][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: 
proc check_timing {run} {
  if { [get_property STATS.WNS [get_runs $run] ] < 0 } {
    send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs $run]] ns"
  } else {
    puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs $run]] ns"
  }

  if { [get_property STATS.TNS [get_runs $run] ] < 0 } {
    send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs $run]] ns"
  }

  if { [get_property STATS.WHS [get_runs $run] ] < 0 } {
    send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs $run]] ns"
  } else {
    puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs $run]] ns"
  }

  if { [get_property STATS.THS [get_runs $run] ] < 0 } {
    send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs $run]] ns"
  }
}

[2024-03-16 09:45:48,731][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: 
proc check_zero_critical {count mess} {
  if {$count > 0} {
    puts "************************************************"
    send_msg_id "CASPER-2" {CRITICAL WARNING} "$mess critical warning count: $count"
    puts "************************************************"
  }
}

[2024-03-16 09:45:48,731][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: 
proc puts_red {s} {
  puts -nonewline "\[1;31m"; #RED
  puts $s
  puts -nonewline "\[0m";# Reset
}

[2024-03-16 09:45:48,731][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Starting tcl script"
[2024-03-16 09:45:48,731][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: cd /home/ubuntu/casper/project/rfdc_test/rfdc_test
[2024-03-16 09:45:48,731][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_project -f myproj myproj -part xczu49dr-ffvf1760-2-e
[2024-03-16 09:45:48,731][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_design $jbd_name
[2024-03-16 09:45:48,731][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: current_bd_design $jbd_name
[2024-03-16 09:45:48,731][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property target_language VHDL [current_project]
[2024-03-16 09:45:48,731][toolflow.py:2544][gen_bd_tcl_cmds][INFO][MainThread]: Assembling the block design from yellow block peripherals
[2024-03-16 09:45:48,731][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:* mpsoc
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:* proc_sys_reset
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:* axi_proto_conv
source /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/zynq/zrf16_49dr_mpsoc.tcl
create_bd_net pl_sys_clk
connect_bd_net -net pl_sys_clk [get_bd_pins mpsoc/pl_clk0]
create_bd_net pl_resetn
connect_bd_net -net pl_resetn [get_bd_pins mpsoc/pl_resetn0]
set_property -dict [list \
CONFIG.PSU__USE__M_AXI_GP0 {1} \
CONFIG.PSU__MAXIGP0__DATA_WIDTH {32} \
CONFIG.PSU__USE__M_AXI_GP1 {0} \
CONFIG.PSU__MAXIGP1__DATA_WIDTH {128} \
CONFIG.PSU__USE__M_AXI_GP2 {0} \
CONFIG.PSU__MAXIGP2__DATA_WIDTH {128} \
] [get_bd_cells mpsoc]
set freq_mhz [get_property CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ [get_bd_cells mpsoc]]
set ps_freq_hz [expr $freq_mhz*1e6]
connect_bd_net -net pl_sys_clk [get_bd_pins mpsoc/maxihpm0_fpd_aclk]
create_bd_port -dir O -type clk pl_sys_clk
connect_bd_net -net pl_sys_clk [get_bd_ports pl_sys_clk]
connect_bd_net -net pl_sys_clk [get_bd_pins proc_sys_reset/slowest_sync_clk]
create_bd_net axil_rst
create_bd_net axil_arst_n
connect_bd_net -net pl_resetn [get_bd_pins proc_sys_reset/ext_reset_in]
connect_bd_net -net axil_rst [get_bd_pins proc_sys_reset/peripheral_reset]
connect_bd_net -net axil_arst_n [get_bd_pins proc_sys_reset/peripheral_aresetn]
create_bd_port -dir O -type rst axil_rst
create_bd_port -dir O -type rst axil_arst_n
connect_bd_net -net axil_rst [get_bd_ports axil_rst]
connect_bd_net -net axil_arst_n [get_bd_ports axil_arst_n]
set_property -dict [list \
CONFIG.ARUSER_WIDTH {0} \
CONFIG.AWUSER_WIDTH {0} \
CONFIG.BUSER_WIDTH {0} \
CONFIG.DATA_WIDTH {32} \
CONFIG.ID_WIDTH {16} \
CONFIG.MI_PROTOCOL {AXI4LITE} \
CONFIG.READ_WRITE_MODE {READ_WRITE} \
CONFIG.RUSER_WIDTH {0} \
CONFIG.SI_PROTOCOL {AXI4} \
CONFIG.TRANSLATION_MODE {2} \
CONFIG.WUSER_WIDTH {0} \
] [get_bd_cells axi_proto_conv]
connect_bd_net -net pl_sys_clk [get_bd_pins axi_proto_conv/aclk]
connect_bd_net -net axil_arst_n [get_bd_pins axi_proto_conv/aresetn]
connect_bd_intf_net [get_bd_intf_pins mpsoc/M_AXI_HPM0_FPD] [get_bd_intf_pins axi_proto_conv/S_AXI]
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI
set_property -dict [list \
CONFIG.PROTOCOL [get_property CONFIG.PROTOCOL [get_bd_intf_pins axi_proto_conv/M_AXI]] \
CONFIG.ADDR_WIDTH [get_property CONFIG.ADDR_WIDTH [get_bd_intf_pins axi_proto_conv/M_AXI]] \
CONFIG.DATA_WIDTH [get_property CONFIG.DATA_WIDTH [get_bd_intf_pins axi_proto_conv/M_AXI]] \
CONFIG.HAS_BURST [get_property CONFIG.HAS_BURST [get_bd_intf_pins axi_proto_conv/M_AXI]] \
CONFIG.HAS_LOCK [get_property CONFIG.HAS_LOCK [get_bd_intf_pins axi_proto_conv/M_AXI]] \
CONFIG.HAS_PROT [get_property CONFIG.HAS_PROT [get_bd_intf_pins axi_proto_conv/M_AXI]] \
CONFIG.HAS_CACHE [get_property CONFIG.HAS_CACHE [get_bd_intf_pins axi_proto_conv/M_AXI]] \
CONFIG.HAS_QOS [get_property CONFIG.HAS_QOS [get_bd_intf_pins axi_proto_conv/M_AXI]] \
CONFIG.HAS_REGION [get_property CONFIG.HAS_REGION [get_bd_intf_pins axi_proto_conv/M_AXI]] \
CONFIG.SUPPORTS_NARROW_BURST [get_property CONFIG.SUPPORTS_NARROW_BURST [get_bd_intf_pins axi_proto_conv/M_AXI]] \
CONFIG.MAX_BURST_LENGTH [get_property CONFIG.MAX_BURST_LENGTH [get_bd_intf_pins axi_proto_conv/M_AXI]] \
CONFIG.FREQ_HZ $ps_freq_hz \
] [get_bd_intf_ports M_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_proto_conv/M_AXI] [get_bd_intf_pins M_AXI]
assign_bd_address -offset 0xA0000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces mpsoc/Data] [get_bd_addr_segs M_AXI/Reg] -force
[2024-03-16 09:45:48,731][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property top top [current_fileset]
[2024-03-16 09:45:48,731][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2024-03-16 09:45:48,731][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
[2024-03-16 09:45:48,731][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: upgrade_ip -quiet [get_ips *]
[2024-03-16 09:45:48,732][toolflow.py:2091][add_compile_cmds][DEBUG][MainThread]: adding the upgrade_ip command to the tcl script
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: reset_run synth_1
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs synth_1 -jobs 4
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run synth_1
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run synth_1
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set synth_critical_count [get_msg_config -count -severity {CRITICAL WARNING}]
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -jobs 4
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run impl_1
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set impl_critical_count [get_msg_config -count -severity {CRITICAL WARNING}]
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -to_step write_bitstream
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: cd [get_property DIRECTORY [current_project]]
[2024-03-16 09:45:48,732][toolflow.py:2530][gen_yellowblock_tcl_cmds][INFO][MainThread]: Extracting yellow block tcl commands from peripherals
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_cell -type ip -vlnv xilinx.com:ip:usp_rf_data_converter:2.5 usp_rf_data_converter_0
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set rfdc [get_bd_cells -filter { NAME =~ *usp_rf_data_converter*}]
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 RFDC
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property -dict [list \
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.PROTOCOL [get_property CONFIG.PROTOCOL [get_bd_intf_pins $rfdc/s_axi]] \
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADDR_WIDTH [get_property CONFIG.ADDR_WIDTH [get_bd_intf_pins $rfdc/s_axi]] \
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.HAS_BURST [get_property CONFIG.HAS_BURST [get_bd_intf_pins $rfdc/s_axi]] \
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.HAS_LOCK [get_property CONFIG.HAS_LOCK [get_bd_intf_pins $rfdc/s_axi]] \
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.HAS_PROT [get_property CONFIG.HAS_PROT [get_bd_intf_pins $rfdc/s_axi]] \
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.HAS_CACHE [get_property CONFIG.HAS_CACHE [get_bd_intf_pins $rfdc/s_axi]] \
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.HAS_QOS [get_property CONFIG.HAS_QOS [get_bd_intf_pins $rfdc/s_axi]] \
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.HAS_REGION [get_property CONFIG.HAS_REGION [get_bd_intf_pins $rfdc/s_axi]] \
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.SUPPORTS_NARROW_BURST [get_property CONFIG.SUPPORTS_NARROW_BURST [get_bd_intf_pins $rfdc/s_axi]] \
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.MAX_BURST_LENGTH [get_property CONFIG.MAX_BURST_LENGTH [get_bd_intf_pins $rfdc/s_axi]] \
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: ] [get_bd_intf_ports RFDC]
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property -dict [list CONFIG.ADDR_WIDTH {40}] [get_bd_intf_ports RFDC]
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property -dict [list CONFIG.FREQ_HZ {99990001}] [get_bd_intf_ports RFDC]
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: connect_bd_intf_net [get_bd_intf_pins $rfdc/s_axi] [get_bd_intf_ports RFDC]
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -type clk -freq_hz 99990001 s_axi_aclk
connect_bd_net [get_bd_pins $rfdc/s_axi_aclk] [get_bd_ports s_axi_aclk]
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -type rst s_axi_aresetn
connect_bd_net [get_bd_pins $rfdc/s_axi_aresetn] [get_bd_ports s_axi_aresetn]
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: assign_bd_address -offset 0xA0000000 -range 256K [get_bd_addr_segs $rfdc/s_axi/Reg]
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property -dict [list \
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC224_En {false} \
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Slice00_Enable {false} \
[2024-03-16 09:45:48,732][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: ] [get_bd_cells $rfdc]
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property -dict [list \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC224_En {true} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC0_Enable {1} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC228_En {true} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC0_Enable {1} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC225_En {true} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC1_Enable {1} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC229_En {false} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC1_Enable {0} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC226_En {true} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC2_Enable {1} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC230_En {false} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC2_Enable {0} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC227_En {true} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC3_Enable {1} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC231_En {false} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC3_Enable {0} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC0_Sampling_Rate {2.45760} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC0_Refclk_Freq {491.520} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC0_Outclk_Freq {153.600} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC0_Fabric_Freq {307.200} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC0_PLL_Enable {true} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC0_Multi_Tile_Sync {true} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC0_Clock_Dist {0} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC0_Clock_Source {2} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Slice00_Enable {true} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Data_Type00 {0} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Decimation_Mode00 {1} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Data_Width00 {8} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Mixer_Type00 {1} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Mixer_Mode00 {2} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_NCO_Freq00 {0.00000} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Coarse_Mixer_Freq00 {3} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Nyquist00 {0} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_CalOpt_Mode00 {1} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC1_Sampling_Rate {2.45760} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC1_Refclk_Freq {491.520} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC1_Outclk_Freq {153.600} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC1_Fabric_Freq {307.200} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC1_PLL_Enable {true} \
[2024-03-16 09:45:48,733][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC1_Multi_Tile_Sync {true} \
[2024-03-16 09:45:48,736][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC1_Clock_Dist {0} \
[2024-03-16 09:45:48,736][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC1_Clock_Source {2} \
[2024-03-16 09:45:48,736][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Slice10_Enable {true} \
[2024-03-16 09:45:48,736][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Data_Type10 {0} \
[2024-03-16 09:45:48,737][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Decimation_Mode10 {1} \
[2024-03-16 09:45:48,737][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Data_Width10 {8} \
[2024-03-16 09:45:48,737][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Mixer_Type10 {1} \
[2024-03-16 09:45:48,737][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Mixer_Mode10 {2} \
[2024-03-16 09:45:48,737][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_NCO_Freq10 {0.00000} \
[2024-03-16 09:45:48,737][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Coarse_Mixer_Freq10 {3} \
[2024-03-16 09:45:48,737][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Nyquist10 {0} \
[2024-03-16 09:45:48,737][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_CalOpt_Mode10 {1} \
[2024-03-16 09:45:48,737][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC2_Sampling_Rate {2.45760} \
[2024-03-16 09:45:48,737][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC2_Refclk_Freq {491.520} \
[2024-03-16 09:45:48,737][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC2_Outclk_Freq {153.600} \
[2024-03-16 09:45:48,737][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC2_Fabric_Freq {307.200} \
[2024-03-16 09:45:48,737][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC2_PLL_Enable {true} \
[2024-03-16 09:45:48,737][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC2_Multi_Tile_Sync {true} \
[2024-03-16 09:45:48,737][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC2_Clock_Dist {1} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC2_Clock_Source {2} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Slice20_Enable {true} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Data_Type20 {0} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Decimation_Mode20 {1} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Data_Width20 {8} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Mixer_Type20 {1} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Mixer_Mode20 {2} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_NCO_Freq20 {0.00000} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Coarse_Mixer_Freq20 {3} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Nyquist20 {0} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_CalOpt_Mode20 {1} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC3_Sampling_Rate {2.45760} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC3_Refclk_Freq {491.520} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC3_Outclk_Freq {153.600} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC3_Fabric_Freq {307.200} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC3_PLL_Enable {true} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC3_Multi_Tile_Sync {true} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC3_Clock_Dist {0} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC3_Clock_Source {2} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Slice30_Enable {true} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Data_Type30 {0} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Decimation_Mode30 {1} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Data_Width30 {8} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Mixer_Type30 {1} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Mixer_Mode30 {2} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_NCO_Freq30 {0.00000} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Coarse_Mixer_Freq30 {3} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Nyquist30 {0} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_CalOpt_Mode30 {1} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC0_Sampling_Rate {4.91520} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC0_Refclk_Freq {4915.200} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC0_Outclk_Freq {307.200} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC0_Fabric_Freq {307.200} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC0_PLL_Enable {false} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC0_Multi_Tile_Sync {false} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC0_Clock_Dist {0} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC0_Clock_Source {4} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC0_VOP {20} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC_Slice00_Enable {true} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC_Data_Type00 {0} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC_Interpolation_Mode00 {1} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC_Data_Width00 {16} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC_Mixer_Type00 {1} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC_Mixer_Mode00 {2} \
[2024-03-16 09:45:48,738][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC_NCO_Freq00 {0.00000} \
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC_Coarse_Mixer_Freq00 {3} \
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC_Nyquist00 {0} \
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC_Decoder_Mode00 {0} \
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: ] [get_bd_cells $rfdc]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O -type clk clk_adc0
connect_bd_net [get_bd_pins $rfdc/clk_adc0] [get_bd_ports clk_adc0]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -type clk -freq_hz 153600000 m0_axis_aclk
connect_bd_net [get_bd_pins $rfdc/m0_axis_aclk] [get_bd_ports m0_axis_aclk]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -type rst m0_axis_aresetn
connect_bd_net [get_bd_pins $rfdc/m0_axis_aresetn] [get_bd_ports m0_axis_aresetn]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I vin00_n
connect_bd_net [get_bd_pins $rfdc/vin00_n] [get_bd_ports vin00_n]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I vin00_p
connect_bd_net [get_bd_pins $rfdc/vin00_p] [get_bd_ports vin00_p]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O -from 127 -to 0 m00_axis_tdata
connect_bd_net [get_bd_pins $rfdc/m00_axis_tdata] [get_bd_ports m00_axis_tdata]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O m00_axis_tvalid
connect_bd_net [get_bd_pins $rfdc/m00_axis_tvalid] [get_bd_ports m00_axis_tvalid]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I m00_axis_tready
connect_bd_net [get_bd_pins $rfdc/m00_axis_tready] [get_bd_ports m00_axis_tready]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O -type clk clk_adc1
connect_bd_net [get_bd_pins $rfdc/clk_adc1] [get_bd_ports clk_adc1]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -type clk -freq_hz 153600000 m1_axis_aclk
connect_bd_net [get_bd_pins $rfdc/m1_axis_aclk] [get_bd_ports m1_axis_aclk]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -type rst m1_axis_aresetn
connect_bd_net [get_bd_pins $rfdc/m1_axis_aresetn] [get_bd_ports m1_axis_aresetn]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I vin10_n
connect_bd_net [get_bd_pins $rfdc/vin10_n] [get_bd_ports vin10_n]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I vin10_p
connect_bd_net [get_bd_pins $rfdc/vin10_p] [get_bd_ports vin10_p]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O -from 127 -to 0 m10_axis_tdata
connect_bd_net [get_bd_pins $rfdc/m10_axis_tdata] [get_bd_ports m10_axis_tdata]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O m10_axis_tvalid
connect_bd_net [get_bd_pins $rfdc/m10_axis_tvalid] [get_bd_ports m10_axis_tvalid]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I m10_axis_tready
connect_bd_net [get_bd_pins $rfdc/m10_axis_tready] [get_bd_ports m10_axis_tready]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -type clk -freq_hz 491520000 adc2_clk_n
connect_bd_net [get_bd_pins $rfdc/adc2_clk_n] [get_bd_ports adc2_clk_n]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -type clk -freq_hz 491520000 adc2_clk_p
connect_bd_net [get_bd_pins $rfdc/adc2_clk_p] [get_bd_ports adc2_clk_p]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O -type clk clk_adc2
connect_bd_net [get_bd_pins $rfdc/clk_adc2] [get_bd_ports clk_adc2]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -type clk -freq_hz 153600000 m2_axis_aclk
connect_bd_net [get_bd_pins $rfdc/m2_axis_aclk] [get_bd_ports m2_axis_aclk]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -type rst m2_axis_aresetn
connect_bd_net [get_bd_pins $rfdc/m2_axis_aresetn] [get_bd_ports m2_axis_aresetn]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I vin20_n
connect_bd_net [get_bd_pins $rfdc/vin20_n] [get_bd_ports vin20_n]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I vin20_p
connect_bd_net [get_bd_pins $rfdc/vin20_p] [get_bd_ports vin20_p]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O -from 127 -to 0 m20_axis_tdata
connect_bd_net [get_bd_pins $rfdc/m20_axis_tdata] [get_bd_ports m20_axis_tdata]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O m20_axis_tvalid
connect_bd_net [get_bd_pins $rfdc/m20_axis_tvalid] [get_bd_ports m20_axis_tvalid]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I m20_axis_tready
connect_bd_net [get_bd_pins $rfdc/m20_axis_tready] [get_bd_ports m20_axis_tready]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O -type clk clk_adc3
connect_bd_net [get_bd_pins $rfdc/clk_adc3] [get_bd_ports clk_adc3]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -type clk -freq_hz 153600000 m3_axis_aclk
connect_bd_net [get_bd_pins $rfdc/m3_axis_aclk] [get_bd_ports m3_axis_aclk]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -type rst m3_axis_aresetn
connect_bd_net [get_bd_pins $rfdc/m3_axis_aresetn] [get_bd_ports m3_axis_aresetn]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I vin30_n
connect_bd_net [get_bd_pins $rfdc/vin30_n] [get_bd_ports vin30_n]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I vin30_p
connect_bd_net [get_bd_pins $rfdc/vin30_p] [get_bd_ports vin30_p]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O -from 127 -to 0 m30_axis_tdata
connect_bd_net [get_bd_pins $rfdc/m30_axis_tdata] [get_bd_ports m30_axis_tdata]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O m30_axis_tvalid
connect_bd_net [get_bd_pins $rfdc/m30_axis_tvalid] [get_bd_ports m30_axis_tvalid]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I m30_axis_tready
connect_bd_net [get_bd_pins $rfdc/m30_axis_tready] [get_bd_ports m30_axis_tready]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -type clk -freq_hz 491520000 dac0_clk_n
connect_bd_net [get_bd_pins $rfdc/dac0_clk_n] [get_bd_ports dac0_clk_n]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -type clk -freq_hz 491520000 dac0_clk_p
connect_bd_net [get_bd_pins $rfdc/dac0_clk_p] [get_bd_ports dac0_clk_p]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O -type clk clk_dac0
connect_bd_net [get_bd_pins $rfdc/clk_dac0] [get_bd_ports clk_dac0]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -type clk -freq_hz 153600000 s0_axis_aclk
connect_bd_net [get_bd_pins $rfdc/s0_axis_aclk] [get_bd_ports s0_axis_aclk]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -type rst s0_axis_aresetn
connect_bd_net [get_bd_pins $rfdc/s0_axis_aresetn] [get_bd_ports s0_axis_aresetn]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O vout00_n
connect_bd_net [get_bd_pins $rfdc/vout00_n] [get_bd_ports vout00_n]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O vout00_p
connect_bd_net [get_bd_pins $rfdc/vout00_p] [get_bd_ports vout00_p]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -from 255 -to 0 s00_axis_tdata
connect_bd_net [get_bd_pins $rfdc/s00_axis_tdata] [get_bd_ports s00_axis_tdata]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I s00_axis_tvalid
connect_bd_net [get_bd_pins $rfdc/s00_axis_tvalid] [get_bd_ports s00_axis_tvalid]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O s00_axis_tready
connect_bd_net [get_bd_pins $rfdc/s00_axis_tready] [get_bd_ports s00_axis_tready]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O -type intr irq
connect_bd_net [get_bd_pins $rfdc/irq] [get_bd_ports irq]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I sysref_in_p
connect_bd_net [get_bd_pins $rfdc/sysref_in_p] [get_bd_ports sysref_in_p]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I sysref_in_n
connect_bd_net [get_bd_pins $rfdc/sysref_in_n] [get_bd_ports sysref_in_n]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I user_sysref_adc
connect_bd_net [get_bd_pins $rfdc/user_sysref_adc] [get_bd_ports user_sysref_adc]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets pl_clk_p]
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: write_hw_platform -fixed -include_bit -force -file $xsa_file
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files {/home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd}
[2024-03-16 09:45:48,739][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2024-03-16 09:45:48,740][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: save_bd_design
[2024-03-16 09:45:48,740][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: validate_bd_design
[2024-03-16 09:45:48,740][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zrf16_49dr_bd/zrf16_49dr_bd.bd]
[2024-03-16 09:45:48,740][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zrf16_49dr_bd/zrf16_49dr_bd.bd] -top
[2024-03-16 09:45:48,740][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zrf16_49dr_bd/hdl/zrf16_49dr_bd_wrapper.vhd
[2024-03-16 09:45:48,740][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2024-03-16 09:45:48,740][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: check_timing impl_1
[2024-03-16 09:45:48,740][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: check_zero_critical $impl_critical_count implementation
[2024-03-16 09:45:48,740][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: check_zero_critical $synth_critical_count synthesis
[2024-03-16 09:57:53,074][version.py:119][_validate_prerelease][DEBUG][MainThread]: A Release Candidate
[2024-03-16 09:57:53,074][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2024-03-16 09:57:53,171][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2024-03-16 09:57:53,186][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2024-03-16 09:57:53,186][arguments.py:49][__init__][INFO][MainThread]: Loading Arguments from Command Line...
[2024-03-16 09:57:53,187][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2024-03-16 09:57:53,187][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --log (False)
[2024-03-16 09:57:53,187][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_file ([])
[2024-03-16 09:57:53,187][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_folder ([])
[2024-03-16 09:57:53,187][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --path ([])
[2024-03-16 09:57:53,187][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_output ()
[2024-03-16 09:57:53,187][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_output ()
[2024-03-16 09:57:53,187][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_library (work)
[2024-03-16 09:57:53,187][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --slave_library (work)
[2024-03-16 09:57:53,187][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_definition_number (0)
[2024-03-16 09:57:53,187][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relative_output_path ()
[2024-03-16 09:57:53,187][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_help (False)
[2024-03-16 09:57:53,187][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relocate_path ()
[2024-03-16 09:57:53,187][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --constant ([])
[2024-03-16 09:57:53,187][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --tb (False)
[2024-03-16 09:57:53,187][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_top ()
[2024-03-16 09:57:53,187][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_record_name (t_axi4lite_mmap_slaves)
[2024-03-16 09:57:53,187][arguments.py:194][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --zip (False)
[2024-03-16 09:57:53,187][toolflow.py:983][xml2vhdl][INFO][MainThread]: Trying to generate AXI HDL from XML
[2024-03-16 09:57:53,187][toolflow.py:984][xml2vhdl][INFO][MainThread]:   Input directory: ['/home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source']
[2024-03-16 09:57:53,187][toolflow.py:985][xml2vhdl][INFO][MainThread]:   Output XML directory: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output
[2024-03-16 09:57:53,187][toolflow.py:986][xml2vhdl][INFO][MainThread]:   Output directory: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output
[2024-03-16 09:57:53,187][toolflow.py:987][xml2vhdl][INFO][MainThread]:   Slave library: xil_defaultlib
[2024-03-16 09:57:53,187][toolflow.py:988][xml2vhdl][INFO][MainThread]:   Bus library: xil_defaultlib
[2024-03-16 09:57:53,189][xml2vhdl.py:116][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:57:53,189][xml2vhdl.py:117][__init__][INFO][MainThread]: Compile order:
[2024-03-16 09:57:53,189][xml2vhdl.py:119][__init__][INFO][MainThread]: 	rfdc
[2024-03-16 09:57:53,190][xml2vhdl.py:119][__init__][INFO][MainThread]: 	snapshot_u1_ss_bram
[2024-03-16 09:57:53,190][xml2vhdl.py:119][__init__][INFO][MainThread]: 	snapshot_u3_ss_bram
[2024-03-16 09:57:53,190][xml2vhdl.py:119][__init__][INFO][MainThread]: 	snapshot_u2_ss_bram
[2024-03-16 09:57:53,190][xml2vhdl.py:119][__init__][INFO][MainThread]: 	snapshot_m1_ss_bram
[2024-03-16 09:57:53,190][xml2vhdl.py:119][__init__][INFO][MainThread]: 	snapshot_m20_ss_bram
[2024-03-16 09:57:53,190][xml2vhdl.py:119][__init__][INFO][MainThread]: 	sw_reg
[2024-03-16 09:57:53,190][xml2vhdl.py:119][__init__][INFO][MainThread]: 	sys
[2024-03-16 09:57:53,190][xml2vhdl.py:119][__init__][INFO][MainThread]: 	snapshot_m10_ss_bram
[2024-03-16 09:57:53,190][xml2vhdl.py:119][__init__][INFO][MainThread]: 	snapshot_m30_ss_bram
[2024-03-16 09:57:53,190][xml2vhdl.py:119][__init__][INFO][MainThread]: 	snapshot_m00_ss_bram
[2024-03-16 09:57:53,190][xml2vhdl.py:119][__init__][INFO][MainThread]: 	bitfield_snapshot_ss_bram
[2024-03-16 09:57:53,192][xml2vhdl.py:119][__init__][INFO][MainThread]: 	test_bram
[2024-03-16 09:57:53,192][xml2vhdl.py:119][__init__][INFO][MainThread]: 	axi4lite_top
[2024-03-16 09:57:53,193][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/rfdc_memory_map.xml
[2024-03-16 09:57:53,193][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2024-03-16 09:57:53,193][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2024-03-16 09:57:53,193][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2024-03-16 09:57:53,195][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2024-03-16 09:57:53,196][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:57:53,196][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/rfdc_memory_map.xml"
[2024-03-16 09:57:53,196][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2024-03-16 09:57:53,196][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2024-03-16 09:57:53,196][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2024-03-16 09:57:53,196][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2024-03-16 09:57:53,196][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2024-03-16 09:57:53,197][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2024-03-16 09:57:53,197][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2024-03-16 09:57:53,197][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2024-03-16 09:57:53,197][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2024-03-16 09:57:53,198][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2024-03-16 09:57:53,198][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2024-03-16 09:57:53,198][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2024-03-16 09:57:53,198][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2024-03-16 09:57:53,198][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:57:53,198][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:57:53,198][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:57:53,199][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:57:53,199][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2024-03-16 09:57:53,199][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,199][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2024-03-16 09:57:53,199][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,199][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2024-03-16 09:57:53,199][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2024-03-16 09:57:53,199][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2024-03-16 09:57:53,199][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2024-03-16 09:57:53,199][slave.py:476][get_size][DEBUG][MainThread]: 0
[2024-03-16 09:57:53,200][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output/rfdc_memory_map_output.xml
[2024-03-16 09:57:53,201][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_rfdc_pkg.vhd
[2024-03-16 09:57:53,203][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_rfdc.vhd
[2024-03-16 09:57:53,204][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_rfdc_muxdemux.vhd
[2024-03-16 09:57:53,204][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2024-03-16 09:57:53,204][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:57:53,206][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/snapshot_u1_ss_bram_memory_map.xml
[2024-03-16 09:57:53,206][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2024-03-16 09:57:53,206][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2024-03-16 09:57:53,207][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2024-03-16 09:57:53,207][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2024-03-16 09:57:53,207][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:57:53,207][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/snapshot_u1_ss_bram_memory_map.xml"
[2024-03-16 09:57:53,207][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2024-03-16 09:57:53,207][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2024-03-16 09:57:53,207][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2024-03-16 09:57:53,207][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2024-03-16 09:57:53,207][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2024-03-16 09:57:53,207][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2024-03-16 09:57:53,207][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2024-03-16 09:57:53,207][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2024-03-16 09:57:53,207][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2024-03-16 09:57:53,208][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2024-03-16 09:57:53,208][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2024-03-16 09:57:53,208][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2024-03-16 09:57:53,208][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2024-03-16 09:57:53,208][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:57:53,208][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:57:53,208][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:57:53,208][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:57:53,208][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2024-03-16 09:57:53,208][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,208][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2024-03-16 09:57:53,208][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,208][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2024-03-16 09:57:53,208][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2024-03-16 09:57:53,208][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2024-03-16 09:57:53,208][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2024-03-16 09:57:53,209][slave.py:476][get_size][DEBUG][MainThread]: 0
[2024-03-16 09:57:53,210][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output/snapshot_u1_ss_bram_memory_map_output.xml
[2024-03-16 09:57:53,211][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u1_ss_bram_pkg.vhd
[2024-03-16 09:57:53,212][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u1_ss_bram.vhd
[2024-03-16 09:57:53,215][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u1_ss_bram_muxdemux.vhd
[2024-03-16 09:57:53,223][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_u1_ss_bram_dp_ram.vhd
[2024-03-16 09:57:53,224][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2024-03-16 09:57:53,224][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2024-03-16 09:57:53,224][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:57:53,226][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/snapshot_u3_ss_bram_memory_map.xml
[2024-03-16 09:57:53,226][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2024-03-16 09:57:53,227][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2024-03-16 09:57:53,227][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2024-03-16 09:57:53,227][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2024-03-16 09:57:53,227][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:57:53,227][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/snapshot_u3_ss_bram_memory_map.xml"
[2024-03-16 09:57:53,227][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2024-03-16 09:57:53,227][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2024-03-16 09:57:53,227][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2024-03-16 09:57:53,227][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2024-03-16 09:57:53,227][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2024-03-16 09:57:53,227][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2024-03-16 09:57:53,227][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2024-03-16 09:57:53,227][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2024-03-16 09:57:53,227][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2024-03-16 09:57:53,227][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2024-03-16 09:57:53,227][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2024-03-16 09:57:53,227][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2024-03-16 09:57:53,227][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2024-03-16 09:57:53,227][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:57:53,227][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:57:53,227][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:57:53,228][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:57:53,228][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2024-03-16 09:57:53,228][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,228][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2024-03-16 09:57:53,228][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,228][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2024-03-16 09:57:53,228][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2024-03-16 09:57:53,228][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2024-03-16 09:57:53,228][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2024-03-16 09:57:53,228][slave.py:476][get_size][DEBUG][MainThread]: 0
[2024-03-16 09:57:53,228][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output/snapshot_u3_ss_bram_memory_map_output.xml
[2024-03-16 09:57:53,230][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u3_ss_bram_pkg.vhd
[2024-03-16 09:57:53,231][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u3_ss_bram.vhd
[2024-03-16 09:57:53,232][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u3_ss_bram_muxdemux.vhd
[2024-03-16 09:57:53,232][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_u3_ss_bram_dp_ram.vhd
[2024-03-16 09:57:53,235][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2024-03-16 09:57:53,235][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2024-03-16 09:57:53,236][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:57:53,236][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/snapshot_u2_ss_bram_memory_map.xml
[2024-03-16 09:57:53,236][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2024-03-16 09:57:53,236][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2024-03-16 09:57:53,236][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2024-03-16 09:57:53,236][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2024-03-16 09:57:53,236][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:57:53,236][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/snapshot_u2_ss_bram_memory_map.xml"
[2024-03-16 09:57:53,236][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2024-03-16 09:57:53,236][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2024-03-16 09:57:53,236][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2024-03-16 09:57:53,236][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2024-03-16 09:57:53,236][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2024-03-16 09:57:53,236][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2024-03-16 09:57:53,236][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2024-03-16 09:57:53,236][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2024-03-16 09:57:53,236][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2024-03-16 09:57:53,236][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2024-03-16 09:57:53,236][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2024-03-16 09:57:53,236][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2024-03-16 09:57:53,236][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2024-03-16 09:57:53,237][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:57:53,237][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:57:53,237][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:57:53,237][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:57:53,237][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2024-03-16 09:57:53,238][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,238][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2024-03-16 09:57:53,238][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,238][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2024-03-16 09:57:53,238][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2024-03-16 09:57:53,240][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2024-03-16 09:57:53,242][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2024-03-16 09:57:53,242][slave.py:476][get_size][DEBUG][MainThread]: 0
[2024-03-16 09:57:53,242][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output/snapshot_u2_ss_bram_memory_map_output.xml
[2024-03-16 09:57:53,243][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u2_ss_bram_pkg.vhd
[2024-03-16 09:57:53,244][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u2_ss_bram.vhd
[2024-03-16 09:57:53,245][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u2_ss_bram_muxdemux.vhd
[2024-03-16 09:57:53,245][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_u2_ss_bram_dp_ram.vhd
[2024-03-16 09:57:53,245][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2024-03-16 09:57:53,246][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2024-03-16 09:57:53,246][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:57:53,246][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/snapshot_m1_ss_bram_memory_map.xml
[2024-03-16 09:57:53,246][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2024-03-16 09:57:53,246][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2024-03-16 09:57:53,246][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2024-03-16 09:57:53,246][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2024-03-16 09:57:53,246][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:57:53,247][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/snapshot_m1_ss_bram_memory_map.xml"
[2024-03-16 09:57:53,247][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2024-03-16 09:57:53,247][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2024-03-16 09:57:53,247][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2024-03-16 09:57:53,247][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2024-03-16 09:57:53,248][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2024-03-16 09:57:53,248][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2024-03-16 09:57:53,248][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2024-03-16 09:57:53,248][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2024-03-16 09:57:53,248][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2024-03-16 09:57:53,248][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2024-03-16 09:57:53,248][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2024-03-16 09:57:53,248][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2024-03-16 09:57:53,250][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2024-03-16 09:57:53,250][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:57:53,250][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:57:53,250][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:57:53,250][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:57:53,250][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2024-03-16 09:57:53,250][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,250][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2024-03-16 09:57:53,250][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,250][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2024-03-16 09:57:53,250][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2024-03-16 09:57:53,250][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2024-03-16 09:57:53,250][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2024-03-16 09:57:53,250][slave.py:476][get_size][DEBUG][MainThread]: 0
[2024-03-16 09:57:53,250][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output/snapshot_m1_ss_bram_memory_map_output.xml
[2024-03-16 09:57:53,252][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m1_ss_bram_pkg.vhd
[2024-03-16 09:57:53,254][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m1_ss_bram.vhd
[2024-03-16 09:57:53,255][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m1_ss_bram_muxdemux.vhd
[2024-03-16 09:57:53,256][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_m1_ss_bram_dp_ram.vhd
[2024-03-16 09:57:53,256][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2024-03-16 09:57:53,257][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2024-03-16 09:57:53,257][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:57:53,257][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/snapshot_m20_ss_bram_memory_map.xml
[2024-03-16 09:57:53,257][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2024-03-16 09:57:53,257][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2024-03-16 09:57:53,258][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2024-03-16 09:57:53,259][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2024-03-16 09:57:53,259][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:57:53,259][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/snapshot_m20_ss_bram_memory_map.xml"
[2024-03-16 09:57:53,259][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2024-03-16 09:57:53,259][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2024-03-16 09:57:53,259][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2024-03-16 09:57:53,259][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2024-03-16 09:57:53,259][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2024-03-16 09:57:53,259][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2024-03-16 09:57:53,259][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2024-03-16 09:57:53,259][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2024-03-16 09:57:53,259][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2024-03-16 09:57:53,259][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2024-03-16 09:57:53,259][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2024-03-16 09:57:53,259][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2024-03-16 09:57:53,259][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2024-03-16 09:57:53,259][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:57:53,259][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:57:53,259][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:57:53,259][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:57:53,260][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2024-03-16 09:57:53,260][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,260][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2024-03-16 09:57:53,260][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,260][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2024-03-16 09:57:53,260][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2024-03-16 09:57:53,260][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2024-03-16 09:57:53,260][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2024-03-16 09:57:53,260][slave.py:476][get_size][DEBUG][MainThread]: 0
[2024-03-16 09:57:53,260][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output/snapshot_m20_ss_bram_memory_map_output.xml
[2024-03-16 09:57:53,261][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m20_ss_bram_pkg.vhd
[2024-03-16 09:57:53,262][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m20_ss_bram.vhd
[2024-03-16 09:57:53,263][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m20_ss_bram_muxdemux.vhd
[2024-03-16 09:57:53,264][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_m20_ss_bram_dp_ram.vhd
[2024-03-16 09:57:53,264][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2024-03-16 09:57:53,267][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2024-03-16 09:57:53,267][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:57:53,267][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/sw_reg_memory_map.xml
[2024-03-16 09:57:53,267][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2024-03-16 09:57:53,268][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2024-03-16 09:57:53,268][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2024-03-16 09:57:53,268][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2024-03-16 09:57:53,268][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:57:53,268][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/sw_reg_memory_map.xml"
[2024-03-16 09:57:53,269][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2024-03-16 09:57:53,270][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 17
[2024-03-16 09:57:53,270][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2024-03-16 09:57:53,270][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2024-03-16 09:57:53,270][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2024-03-16 09:57:53,270][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2024-03-16 09:57:53,271][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2024-03-16 09:57:53,271][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2024-03-16 09:57:53,271][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2024-03-16 09:57:53,271][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2024-03-16 09:57:53,271][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2024-03-16 09:57:53,271][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 16
[2024-03-16 09:57:53,272][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2024-03-16 09:57:53,272][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:57:53,272][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:57:53,272][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:57:53,274][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:57:53,274][slave.py:108][dec_route_add][DEBUG][MainThread]: 16
[2024-03-16 09:57:53,274][slave.py:109][dec_route_add][DEBUG][MainThread]: 8
[2024-03-16 09:57:53,274][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2024-03-16 09:57:53,274][slave.py:111][dec_route_add][DEBUG][MainThread]: 16
[2024-03-16 09:57:53,274][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:57:53,275][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:57:53,275][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:57:53,275][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:57:53,275][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2024-03-16 09:57:53,275][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0
[2024-03-16 09:57:53,275][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_5v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:57:53,275][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2024-03-16 09:57:53,275][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:57:53,275][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:57:53,275][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2024-03-16 09:57:53,275][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2024-03-16 09:57:53,275][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1
[2024-03-16 09:57:53,275][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_5v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:57:53,275][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2024-03-16 09:57:53,275][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:57:53,275][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:57:53,275][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2024-03-16 09:57:53,275][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_5v0': [], '-1v0_5v1': [], '-1v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:57:53,276][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_5v0': [], '-1v0_5v1': [], '-1v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:57:53,277][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:57:53,277][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:57:53,277][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2024-03-16 09:57:53,277][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0
[2024-03-16 09:57:53,277][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2024-03-16 09:57:53,277][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1
[2024-03-16 09:57:53,278][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:57:53,278][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v0
[2024-03-16 09:57:53,278][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_5v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:57:53,279][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:57:53,279][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,279][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,279][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:57:53,279][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:57:53,279][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v1
[2024-03-16 09:57:53,279][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_5v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:57:53,279][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:57:53,279][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,279][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,279][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:57:53,279][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:57:53,279][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v0
[2024-03-16 09:57:53,279][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_5v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:57:53,279][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:57:53,279][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,279][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,279][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:57:53,279][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:57:53,279][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v1
[2024-03-16 09:57:53,279][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_5v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:57:53,279][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:57:53,279][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,279][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,279][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:57:53,281][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_5v0': [], '-1v0_5v1': [], '-1v0_5v0_4v0': [], '-1v0_5v0_4v1': [], '-1v0_5v1_4v0': [], '-1v0_5v1_4v1': [], '-1v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:57:53,286][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_5v0': [], '-1v0_5v1': [], '-1v0_5v0_4v0': [], '-1v0_5v0_4v1': [], '-1v0_5v1_4v0': [], '-1v0_5v1_4v1': [], '-1v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:57:53,286][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:57:53,286][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:57:53,286][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2024-03-16 09:57:53,286][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0
[2024-03-16 09:57:53,286][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2024-03-16 09:57:53,286][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1
[2024-03-16 09:57:53,286][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:57:53,286][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v0
[2024-03-16 09:57:53,286][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:57:53,286][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v1
[2024-03-16 09:57:53,286][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:57:53,286][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v0
[2024-03-16 09:57:53,286][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:57:53,286][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v1
[2024-03-16 09:57:53,286][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:57:53,286][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v0_3v0
[2024-03-16 09:57:53,286][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_5v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:57:53,286][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,286][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:57:53,286][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:57:53,286][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,286][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:57:53,286][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v0_3v1
[2024-03-16 09:57:53,286][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_5v0_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:57:53,286][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,286][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:57:53,286][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:57:53,286][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,286][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:57:53,286][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v1_3v0
[2024-03-16 09:57:53,286][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_5v0_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:57:53,286][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,286][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:57:53,286][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:57:53,286][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,286][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:57:53,286][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v1_3v1
[2024-03-16 09:57:53,286][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_5v0_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:57:53,286][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,286][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:57:53,286][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:57:53,286][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,286][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:57:53,286][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v0_3v0
[2024-03-16 09:57:53,286][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_5v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:57:53,286][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,286][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:57:53,286][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:57:53,286][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,286][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:57:53,286][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v0_3v1
[2024-03-16 09:57:53,286][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_5v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:57:53,286][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,286][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:57:53,286][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:57:53,286][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,286][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:57:53,287][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v1_3v0
[2024-03-16 09:57:53,287][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_5v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:57:53,287][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,287][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:57:53,287][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:57:53,287][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,287][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:57:53,287][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v1_3v1
[2024-03-16 09:57:53,287][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_5v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:57:53,287][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,287][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:57:53,287][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:57:53,287][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,287][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_5v0': [], '-1v0_5v1': [], '-1v0_5v0_4v0': [], '-1v0_5v0_4v1': [], '-1v0_5v1_4v0': [], '-1v0_5v1_4v1': [], '-1v0_5v0_4v0_3v0': [], '-1v0_5v0_4v0_3v1': [], '-1v0_5v0_4v1_3v0': [], '-1v0_5v0_4v1_3v1': [], '-1v0_5v1_4v0_3v0': [], '-1v0_5v1_4v0_3v1': [], '-1v0_5v1_4v1_3v0': [], '-1v0_5v1_4v1_3v1': [], '-1v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:57:53,288][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_5v0': [], '-1v0_5v1': [], '-1v0_5v0_4v0': [], '-1v0_5v0_4v1': [], '-1v0_5v1_4v0': [], '-1v0_5v1_4v1': [], '-1v0_5v0_4v0_3v0': [], '-1v0_5v0_4v0_3v1': [], '-1v0_5v0_4v1_3v0': [], '-1v0_5v0_4v1_3v1': [], '-1v0_5v1_4v0_3v0': [], '-1v0_5v1_4v0_3v1': [], '-1v0_5v1_4v1_3v0': [], '-1v0_5v1_4v1_3v1': [], '-1v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:57:53,288][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:57:53,288][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:57:53,288][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2024-03-16 09:57:53,288][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0
[2024-03-16 09:57:53,288][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2024-03-16 09:57:53,288][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1
[2024-03-16 09:57:53,288][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:57:53,288][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v0
[2024-03-16 09:57:53,288][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:57:53,288][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v1
[2024-03-16 09:57:53,288][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:57:53,288][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v0
[2024-03-16 09:57:53,288][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:57:53,288][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v1
[2024-03-16 09:57:53,288][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:57:53,288][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v0_3v0
[2024-03-16 09:57:53,288][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:57:53,288][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v0_3v1
[2024-03-16 09:57:53,288][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:57:53,288][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v1_3v0
[2024-03-16 09:57:53,288][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:57:53,288][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v1_3v1
[2024-03-16 09:57:53,288][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:57:53,288][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v0_3v0
[2024-03-16 09:57:53,288][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:57:53,288][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v0_3v1
[2024-03-16 09:57:53,288][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:57:53,288][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v1_3v0
[2024-03-16 09:57:53,288][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:57:53,288][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v1_3v1
[2024-03-16 09:57:53,288][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:57:53,288][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v0_3v0_2v0
[2024-03-16 09:57:53,288][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:57:53,288][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v0_3v0_2v1
[2024-03-16 09:57:53,288][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:57:53,288][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v0_3v1_2v0
[2024-03-16 09:57:53,288][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:57:53,288][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v0_3v1_2v1
[2024-03-16 09:57:53,288][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:57:53,288][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v1_3v0_2v0
[2024-03-16 09:57:53,288][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:57:53,288][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v1_3v0_2v1
[2024-03-16 09:57:53,288][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:57:53,288][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v1_3v1_2v0
[2024-03-16 09:57:53,288][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:57:53,288][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v0_4v1_3v1_2v1
[2024-03-16 09:57:53,288][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:57:53,288][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v0_3v0_2v0
[2024-03-16 09:57:53,288][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:57:53,288][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v0_3v0_2v1
[2024-03-16 09:57:53,288][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:57:53,288][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v0_3v1_2v0
[2024-03-16 09:57:53,288][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:57:53,288][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v0_3v1_2v1
[2024-03-16 09:57:53,288][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:57:53,288][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v1_3v0_2v0
[2024-03-16 09:57:53,288][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:57:53,288][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v1_3v0_2v1
[2024-03-16 09:57:53,288][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:57:53,288][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v1_3v1_2v0
[2024-03-16 09:57:53,288][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:57:53,288][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_5v1_4v1_3v1_2v1
[2024-03-16 09:57:53,289][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_5v0': [], '-1v0_5v1': [], '-1v0_5v0_4v0': [], '-1v0_5v0_4v1': [], '-1v0_5v1_4v0': [], '-1v0_5v1_4v1': [], '-1v0_5v0_4v0_3v0': [], '-1v0_5v0_4v0_3v1': [], '-1v0_5v0_4v1_3v0': [], '-1v0_5v0_4v1_3v1': [], '-1v0_5v1_4v0_3v0': [], '-1v0_5v1_4v0_3v1': [], '-1v0_5v1_4v1_3v0': [], '-1v0_5v1_4v1_3v1': [], '-1v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:57:53,289][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2024-03-16 09:57:53,289][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,289][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2024-03-16 09:57:53,289][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,289][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x3c
[2024-03-16 09:57:53,289][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,289][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2024-03-16 09:57:53,289][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,289][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x3c
[2024-03-16 09:57:53,289][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,289][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2024-03-16 09:57:53,289][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,289][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x3c
[2024-03-16 09:57:53,289][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,289][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2024-03-16 09:57:53,290][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,290][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x3c
[2024-03-16 09:57:53,290][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,290][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	24
[2024-03-16 09:57:53,290][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,290][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x3c
[2024-03-16 09:57:53,290][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,290][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	28
[2024-03-16 09:57:53,290][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,290][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x3c
[2024-03-16 09:57:53,290][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,290][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	32
[2024-03-16 09:57:53,290][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,290][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x3c
[2024-03-16 09:57:53,290][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,290][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	36
[2024-03-16 09:57:53,290][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,290][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x3c
[2024-03-16 09:57:53,290][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,290][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2024-03-16 09:57:53,290][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,290][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x3c
[2024-03-16 09:57:53,290][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,290][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	40
[2024-03-16 09:57:53,290][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,290][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x3c
[2024-03-16 09:57:53,290][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,290][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	44
[2024-03-16 09:57:53,290][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,290][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x3c
[2024-03-16 09:57:53,290][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,290][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	48
[2024-03-16 09:57:53,290][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,290][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x3c
[2024-03-16 09:57:53,290][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,290][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	52
[2024-03-16 09:57:53,290][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,291][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x3c
[2024-03-16 09:57:53,291][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,291][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	56
[2024-03-16 09:57:53,291][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,291][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x3c
[2024-03-16 09:57:53,291][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,291][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	60
[2024-03-16 09:57:53,291][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,291][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x3c
[2024-03-16 09:57:53,291][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,291][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	8
[2024-03-16 09:57:53,291][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,291][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x3c
[2024-03-16 09:57:53,291][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2024-03-16 09:57:53,291][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2024-03-16 09:57:53,291][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2024-03-16 09:57:53,291][slave.py:476][get_size][DEBUG][MainThread]: 0
[2024-03-16 09:57:53,291][slave.py:476][get_size][DEBUG][MainThread]: 4
[2024-03-16 09:57:53,291][slave.py:476][get_size][DEBUG][MainThread]: 8
[2024-03-16 09:57:53,291][slave.py:476][get_size][DEBUG][MainThread]: 12
[2024-03-16 09:57:53,291][slave.py:476][get_size][DEBUG][MainThread]: 16
[2024-03-16 09:57:53,291][slave.py:476][get_size][DEBUG][MainThread]: 20
[2024-03-16 09:57:53,291][slave.py:476][get_size][DEBUG][MainThread]: 24
[2024-03-16 09:57:53,291][slave.py:476][get_size][DEBUG][MainThread]: 28
[2024-03-16 09:57:53,291][slave.py:476][get_size][DEBUG][MainThread]: 32
[2024-03-16 09:57:53,291][slave.py:476][get_size][DEBUG][MainThread]: 36
[2024-03-16 09:57:53,291][slave.py:476][get_size][DEBUG][MainThread]: 40
[2024-03-16 09:57:53,291][slave.py:476][get_size][DEBUG][MainThread]: 44
[2024-03-16 09:57:53,291][slave.py:476][get_size][DEBUG][MainThread]: 48
[2024-03-16 09:57:53,291][slave.py:476][get_size][DEBUG][MainThread]: 52
[2024-03-16 09:57:53,291][slave.py:476][get_size][DEBUG][MainThread]: 56
[2024-03-16 09:57:53,291][slave.py:476][get_size][DEBUG][MainThread]: 60
[2024-03-16 09:57:53,292][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output/sw_reg_memory_map_output.xml
[2024-03-16 09:57:53,293][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd
[2024-03-16 09:57:53,293][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd
[2024-03-16 09:57:53,294][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd
[2024-03-16 09:57:53,294][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2024-03-16 09:57:53,294][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:57:53,294][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/sys_memory_map.xml
[2024-03-16 09:57:53,294][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2024-03-16 09:57:53,294][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2024-03-16 09:57:53,294][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2024-03-16 09:57:53,294][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2024-03-16 09:57:53,294][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:57:53,294][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/sys_memory_map.xml"
[2024-03-16 09:57:53,295][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2024-03-16 09:57:53,295][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 6
[2024-03-16 09:57:53,295][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2024-03-16 09:57:53,295][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2024-03-16 09:57:53,297][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2024-03-16 09:57:53,299][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2024-03-16 09:57:53,299][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2024-03-16 09:57:53,299][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2024-03-16 09:57:53,299][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2024-03-16 09:57:53,299][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2024-03-16 09:57:53,299][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2024-03-16 09:57:53,299][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 5
[2024-03-16 09:57:53,300][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2024-03-16 09:57:53,300][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:57:53,300][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:57:53,300][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:57:53,300][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:57:53,300][slave.py:108][dec_route_add][DEBUG][MainThread]: 5
[2024-03-16 09:57:53,300][slave.py:109][dec_route_add][DEBUG][MainThread]: 3
[2024-03-16 09:57:53,300][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,300][slave.py:111][dec_route_add][DEBUG][MainThread]: 5
[2024-03-16 09:57:53,300][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:57:53,300][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:57:53,300][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:57:53,300][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:57:53,300][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:57:53,300][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2024-03-16 09:57:53,300][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:57:53,300][slave.py:108][dec_route_add][DEBUG][MainThread]: 3
[2024-03-16 09:57:53,300][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,300][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:57:53,300][slave.py:111][dec_route_add][DEBUG][MainThread]: 3
[2024-03-16 09:57:53,300][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:57:53,300][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2024-03-16 09:57:53,301][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:57:53,301][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,301][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:57:53,301][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:57:53,301][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,301][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:57:53,302][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:57:53,302][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:57:53,302][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:57:53,302][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:57:53,302][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2024-03-16 09:57:53,302][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:57:53,302][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2024-03-16 09:57:53,302][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:57:53,302][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2024-03-16 09:57:53,302][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:57:53,302][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,302][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:57:53,302][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:57:53,302][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,302][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:57:53,302][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2024-03-16 09:57:53,302][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:57:53,302][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2024-03-16 09:57:53,302][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:57:53,302][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2024-03-16 09:57:53,302][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:57:53,302][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:57:53,302][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:57:53,302][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:57:53,302][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:57:53,302][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2024-03-16 09:57:53,302][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2024-03-16 09:57:53,302][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2024-03-16 09:57:53,302][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:57:53,302][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2024-03-16 09:57:53,302][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2024-03-16 09:57:53,302][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2024-03-16 09:57:53,302][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:57:53,302][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2024-03-16 09:57:53,302][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:57:53,302][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2024-03-16 09:57:53,302][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:57:53,302][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v0
[2024-03-16 09:57:53,302][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2024-03-16 09:57:53,302][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v1
[2024-03-16 09:57:53,303][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:57:53,303][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2024-03-16 09:57:53,303][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,303][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2024-03-16 09:57:53,303][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,303][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2024-03-16 09:57:53,303][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,303][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2024-03-16 09:57:53,303][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,303][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x18
[2024-03-16 09:57:53,303][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,303][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2024-03-16 09:57:53,303][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,303][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2024-03-16 09:57:53,303][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,303][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2024-03-16 09:57:53,303][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,303][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2024-03-16 09:57:53,303][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,303][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2024-03-16 09:57:53,303][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,303][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2024-03-16 09:57:53,303][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2024-03-16 09:57:53,303][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2024-03-16 09:57:53,303][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2024-03-16 09:57:53,303][slave.py:476][get_size][DEBUG][MainThread]: 0
[2024-03-16 09:57:53,303][slave.py:476][get_size][DEBUG][MainThread]: 4
[2024-03-16 09:57:53,303][slave.py:476][get_size][DEBUG][MainThread]: 12
[2024-03-16 09:57:53,303][slave.py:476][get_size][DEBUG][MainThread]: 16
[2024-03-16 09:57:53,303][slave.py:476][get_size][DEBUG][MainThread]: 20
[2024-03-16 09:57:53,303][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output/sys_memory_map_output.xml
[2024-03-16 09:57:53,304][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sys_pkg.vhd
[2024-03-16 09:57:53,306][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sys.vhd
[2024-03-16 09:57:53,310][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sys_muxdemux.vhd
[2024-03-16 09:57:53,312][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2024-03-16 09:57:53,314][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:57:53,314][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/snapshot_m10_ss_bram_memory_map.xml
[2024-03-16 09:57:53,314][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2024-03-16 09:57:53,314][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2024-03-16 09:57:53,314][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2024-03-16 09:57:53,314][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2024-03-16 09:57:53,314][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:57:53,314][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/snapshot_m10_ss_bram_memory_map.xml"
[2024-03-16 09:57:53,314][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2024-03-16 09:57:53,314][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2024-03-16 09:57:53,314][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2024-03-16 09:57:53,314][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2024-03-16 09:57:53,314][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2024-03-16 09:57:53,314][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2024-03-16 09:57:53,314][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2024-03-16 09:57:53,314][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2024-03-16 09:57:53,314][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2024-03-16 09:57:53,314][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2024-03-16 09:57:53,314][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2024-03-16 09:57:53,314][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2024-03-16 09:57:53,315][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2024-03-16 09:57:53,315][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:57:53,315][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:57:53,315][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:57:53,315][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:57:53,315][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2024-03-16 09:57:53,315][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,315][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2024-03-16 09:57:53,315][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,315][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2024-03-16 09:57:53,315][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2024-03-16 09:57:53,315][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2024-03-16 09:57:53,315][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2024-03-16 09:57:53,315][slave.py:476][get_size][DEBUG][MainThread]: 0
[2024-03-16 09:57:53,315][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output/snapshot_m10_ss_bram_memory_map_output.xml
[2024-03-16 09:57:53,318][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m10_ss_bram_pkg.vhd
[2024-03-16 09:57:53,319][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m10_ss_bram.vhd
[2024-03-16 09:57:53,322][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m10_ss_bram_muxdemux.vhd
[2024-03-16 09:57:53,323][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_m10_ss_bram_dp_ram.vhd
[2024-03-16 09:57:53,323][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2024-03-16 09:57:53,323][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2024-03-16 09:57:53,325][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:57:53,326][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/snapshot_m30_ss_bram_memory_map.xml
[2024-03-16 09:57:53,326][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2024-03-16 09:57:53,327][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2024-03-16 09:57:53,327][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2024-03-16 09:57:53,327][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2024-03-16 09:57:53,327][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:57:53,327][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/snapshot_m30_ss_bram_memory_map.xml"
[2024-03-16 09:57:53,327][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2024-03-16 09:57:53,327][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2024-03-16 09:57:53,327][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2024-03-16 09:57:53,327][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2024-03-16 09:57:53,328][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2024-03-16 09:57:53,328][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2024-03-16 09:57:53,330][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2024-03-16 09:57:53,330][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2024-03-16 09:57:53,330][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2024-03-16 09:57:53,330][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2024-03-16 09:57:53,332][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2024-03-16 09:57:53,334][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2024-03-16 09:57:53,335][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2024-03-16 09:57:53,335][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:57:53,335][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:57:53,335][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:57:53,335][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:57:53,335][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2024-03-16 09:57:53,335][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,335][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2024-03-16 09:57:53,335][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,335][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2024-03-16 09:57:53,335][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2024-03-16 09:57:53,337][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2024-03-16 09:57:53,339][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2024-03-16 09:57:53,339][slave.py:476][get_size][DEBUG][MainThread]: 0
[2024-03-16 09:57:53,340][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output/snapshot_m30_ss_bram_memory_map_output.xml
[2024-03-16 09:57:53,340][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m30_ss_bram_pkg.vhd
[2024-03-16 09:57:53,342][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m30_ss_bram.vhd
[2024-03-16 09:57:53,343][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m30_ss_bram_muxdemux.vhd
[2024-03-16 09:57:53,343][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_m30_ss_bram_dp_ram.vhd
[2024-03-16 09:57:53,344][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2024-03-16 09:57:53,344][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2024-03-16 09:57:53,344][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:57:53,344][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/snapshot_m00_ss_bram_memory_map.xml
[2024-03-16 09:57:53,344][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2024-03-16 09:57:53,345][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2024-03-16 09:57:53,348][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2024-03-16 09:57:53,348][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2024-03-16 09:57:53,348][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:57:53,348][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/snapshot_m00_ss_bram_memory_map.xml"
[2024-03-16 09:57:53,348][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2024-03-16 09:57:53,348][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2024-03-16 09:57:53,348][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2024-03-16 09:57:53,348][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2024-03-16 09:57:53,349][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2024-03-16 09:57:53,349][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2024-03-16 09:57:53,349][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2024-03-16 09:57:53,349][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2024-03-16 09:57:53,349][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2024-03-16 09:57:53,349][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2024-03-16 09:57:53,349][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2024-03-16 09:57:53,349][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2024-03-16 09:57:53,349][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2024-03-16 09:57:53,349][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:57:53,349][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:57:53,349][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:57:53,350][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:57:53,350][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2024-03-16 09:57:53,350][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,350][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2024-03-16 09:57:53,350][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,350][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2024-03-16 09:57:53,350][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2024-03-16 09:57:53,350][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2024-03-16 09:57:53,350][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2024-03-16 09:57:53,350][slave.py:476][get_size][DEBUG][MainThread]: 0
[2024-03-16 09:57:53,350][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output/snapshot_m00_ss_bram_memory_map_output.xml
[2024-03-16 09:57:53,351][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m00_ss_bram_pkg.vhd
[2024-03-16 09:57:53,351][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m00_ss_bram.vhd
[2024-03-16 09:57:53,351][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m00_ss_bram_muxdemux.vhd
[2024-03-16 09:57:53,351][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_m00_ss_bram_dp_ram.vhd
[2024-03-16 09:57:53,352][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2024-03-16 09:57:53,352][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2024-03-16 09:57:53,352][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:57:53,352][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/bitfield_snapshot_ss_bram_memory_map.xml
[2024-03-16 09:57:53,352][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2024-03-16 09:57:53,352][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2024-03-16 09:57:53,352][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2024-03-16 09:57:53,353][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2024-03-16 09:57:53,353][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:57:53,353][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/bitfield_snapshot_ss_bram_memory_map.xml"
[2024-03-16 09:57:53,353][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2024-03-16 09:57:53,353][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2024-03-16 09:57:53,353][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2024-03-16 09:57:53,353][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2024-03-16 09:57:53,353][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2024-03-16 09:57:53,353][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2024-03-16 09:57:53,354][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2024-03-16 09:57:53,354][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2024-03-16 09:57:53,354][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2024-03-16 09:57:53,354][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2024-03-16 09:57:53,354][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2024-03-16 09:57:53,354][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2024-03-16 09:57:53,354][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2024-03-16 09:57:53,354][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:57:53,354][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:57:53,354][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:57:53,354][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:57:53,354][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2024-03-16 09:57:53,354][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,355][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2024-03-16 09:57:53,355][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,355][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2024-03-16 09:57:53,355][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2024-03-16 09:57:53,355][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2024-03-16 09:57:53,356][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2024-03-16 09:57:53,356][slave.py:476][get_size][DEBUG][MainThread]: 0
[2024-03-16 09:57:53,356][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output/bitfield_snapshot_ss_bram_memory_map_output.xml
[2024-03-16 09:57:53,358][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_bitfield_snapshot_ss_bram_pkg.vhd
[2024-03-16 09:57:53,359][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_bitfield_snapshot_ss_bram.vhd
[2024-03-16 09:57:53,364][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_bitfield_snapshot_ss_bram_muxdemux.vhd
[2024-03-16 09:57:53,364][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_bitfield_snapshot_ss_bram_dp_ram.vhd
[2024-03-16 09:57:53,364][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2024-03-16 09:57:53,366][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2024-03-16 09:57:53,366][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:57:53,366][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/test_bram_memory_map.xml
[2024-03-16 09:57:53,366][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2024-03-16 09:57:53,366][xml2slave.py:45][__init__][INFO][MainThread]: 	name:  axi4lite
[2024-03-16 09:57:53,366][xml2slave.py:47][__init__][INFO][MainThread]: 	width: 32 bit
[2024-03-16 09:57:53,366][xml2slave.py:49][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2024-03-16 09:57:53,366][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:57:53,366][xml2slave.py:97][__init__][INFO][MainThread]: Analysing: "/home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/test_bram_memory_map.xml"
[2024-03-16 09:57:53,366][xml2slave.py:114][__init__][INFO][MainThread]: Hierarchical levels are 1
[2024-03-16 09:57:53,366][xml2slave.py:116][__init__][INFO][MainThread]: Nodes are 2
[2024-03-16 09:57:53,366][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2024-03-16 09:57:53,367][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2024-03-16 09:57:53,367][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2024-03-16 09:57:53,367][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2024-03-16 09:57:53,367][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2024-03-16 09:57:53,367][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2024-03-16 09:57:53,367][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2024-03-16 09:57:53,367][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2024-03-16 09:57:53,367][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2024-03-16 09:57:53,367][slave.py:402][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2024-03-16 09:57:53,367][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2024-03-16 09:57:53,367][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:57:53,367][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2024-03-16 09:57:53,367][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:57:53,367][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:57:53,367][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2024-03-16 09:57:53,367][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,367][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2024-03-16 09:57:53,367][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,367][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2024-03-16 09:57:53,367][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2024-03-16 09:57:53,367][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2024-03-16 09:57:53,368][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2024-03-16 09:57:53,368][slave.py:476][get_size][DEBUG][MainThread]: 0
[2024-03-16 09:57:53,368][xml_gen.py:79][xml_build_output][INFO][MainThread]: Processing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output/test_bram_memory_map_output.xml
[2024-03-16 09:57:53,368][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_test_bram_pkg.vhd
[2024-03-16 09:57:53,369][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_test_bram.vhd
[2024-03-16 09:57:53,370][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_test_bram_muxdemux.vhd
[2024-03-16 09:57:53,370][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_test_bram_dp_ram.vhd
[2024-03-16 09:57:53,370][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2024-03-16 09:57:53,371][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2024-03-16 09:57:53,371][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:57:53,371][xml2vhdl.py:125][__init__][INFO][MainThread]: Analysing: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/axi4lite_top_ic_memory_map.xml
[2024-03-16 09:57:53,371][xml2ic.py:468][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:57:53,371][xml2ic.py:469][__init__][INFO][MainThread]: xml2ic.py version 1.8"
[2024-03-16 09:57:53,372][xml2ic.py:472][__init__][INFO][MainThread]: Processing Paths:
[2024-03-16 09:57:53,372][xml2ic.py:474][__init__][INFO][MainThread]: 	/home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output
[2024-03-16 09:57:53,373][xml2ic.py:668][__init__][INFO][MainThread]: Searching for VHDL Top-Level: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/axi4lite_top_ic_memory_map
[2024-03-16 09:57:53,373][xml2ic.py:671][__init__][DEBUG][MainThread]: node: None
[2024-03-16 09:57:53,373][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.rfdc
[2024-03-16 09:57:53,373][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.rfdc.rfdc
[2024-03-16 09:57:53,373][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.snapshot_m00_ss_bram
[2024-03-16 09:57:53,373][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.snapshot_m00_ss_bram.snapshot_m00_ss_bram
[2024-03-16 09:57:53,373][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.snapshot_m10_ss_bram
[2024-03-16 09:57:53,373][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.snapshot_m10_ss_bram.snapshot_m10_ss_bram
[2024-03-16 09:57:53,373][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.snapshot_m20_ss_bram
[2024-03-16 09:57:53,373][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.snapshot_m20_ss_bram.snapshot_m20_ss_bram
[2024-03-16 09:57:53,373][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.snapshot_m30_ss_bram
[2024-03-16 09:57:53,373][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.snapshot_m30_ss_bram.snapshot_m30_ss_bram
[2024-03-16 09:57:53,373][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.snapshot_u1_ss_bram
[2024-03-16 09:57:53,373][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.snapshot_u1_ss_bram.snapshot_u1_ss_bram
[2024-03-16 09:57:53,373][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.snapshot_u2_ss_bram
[2024-03-16 09:57:53,373][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.snapshot_u2_ss_bram.snapshot_u2_ss_bram
[2024-03-16 09:57:53,373][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.snapshot_u3_ss_bram
[2024-03-16 09:57:53,373][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.snapshot_u3_ss_bram.snapshot_u3_ss_bram
[2024-03-16 09:57:53,373][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg
[2024-03-16 09:57:53,373][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.snapshot_ctrl
[2024-03-16 09:57:53,373][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.snapshot_m00_ss_ctrl
[2024-03-16 09:57:53,373][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.snapshot_m00_ss_status
[2024-03-16 09:57:53,373][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.snapshot_m10_ss_ctrl
[2024-03-16 09:57:53,373][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.snapshot_m10_ss_status
[2024-03-16 09:57:53,373][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.snapshot_m20_ss_ctrl
[2024-03-16 09:57:53,373][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.snapshot_m20_ss_status
[2024-03-16 09:57:53,373][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.snapshot_m30_ss_ctrl
[2024-03-16 09:57:53,374][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.snapshot_m30_ss_status
[2024-03-16 09:57:53,374][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.snapshot_u1_ss_ctrl
[2024-03-16 09:57:53,374][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.snapshot_u1_ss_status
[2024-03-16 09:57:53,374][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.snapshot_u2_ss_ctrl
[2024-03-16 09:57:53,374][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.snapshot_u2_ss_status
[2024-03-16 09:57:53,374][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.snapshot_u3_ss_ctrl
[2024-03-16 09:57:53,374][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.snapshot_u3_ss_status
[2024-03-16 09:57:53,374][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.test_bram_control
[2024-03-16 09:57:53,374][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys
[2024-03-16 09:57:53,374][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys.board_id
[2024-03-16 09:57:53,374][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys.rev
[2024-03-16 09:57:53,374][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys.rev_rcs
[2024-03-16 09:57:53,374][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys.scratchpad
[2024-03-16 09:57:53,374][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys.clkcounter
[2024-03-16 09:57:53,374][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.test_bram
[2024-03-16 09:57:53,374][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.test_bram.test_bram
[2024-03-16 09:57:53,374][xml2ic.py:680][__init__][WARNING][MainThread]: VHDL Top-Level not found: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_source/axi4lite_top_ic_memory_map
[2024-03-16 09:57:53,374][xml2ic.py:686][__init__][WARNING][MainThread]: 	Using root node: axi4lite_top
[2024-03-16 09:57:53,374][xml2ic.py:411][get_decoder_mask][INFO][MainThread]: Addresses are: 11
[2024-03-16 09:57:53,374][xml2ic.py:427][get_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0]]
[2024-03-16 09:57:53,375][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2024-03-16 09:57:53,375][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2024-03-16 09:57:53,375][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:57:53,375][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:57:53,375][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 11
[2024-03-16 09:57:53,375][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 8
[2024-03-16 09:57:53,375][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 3
[2024-03-16 09:57:53,375][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 11
[2024-03-16 09:57:53,375][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_21v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:57:53,376][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_21v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:57:53,376][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2024-03-16 09:57:53,376][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:57:53,376][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  21
[2024-03-16 09:57:53,376][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0
[2024-03-16 09:57:53,376][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_21v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:57:53,376][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 8
[2024-03-16 09:57:53,376][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:57:53,376][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:57:53,376][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 8
[2024-03-16 09:57:53,376][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  21
[2024-03-16 09:57:53,376][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v1
[2024-03-16 09:57:53,376][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_21v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:57:53,376][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 3
[2024-03-16 09:57:53,376][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:57:53,376][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,376][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 3
[2024-03-16 09:57:53,376][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_21v0': [], '-1v0_21v1': [], '-1v0_21v0_20v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:57:53,377][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_21v0': [], '-1v0_21v1': [], '-1v0_21v0_20v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1_14v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:57:53,377][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2024-03-16 09:57:53,378][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:57:53,378][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  21
[2024-03-16 09:57:53,378][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0
[2024-03-16 09:57:53,378][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  21
[2024-03-16 09:57:53,378][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v1
[2024-03-16 09:57:53,378][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  20
[2024-03-16 09:57:53,378][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v0
[2024-03-16 09:57:53,378][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_21v0_20v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:57:53,378][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:57:53,378][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,378][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,378][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:57:53,378][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  20
[2024-03-16 09:57:53,378][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v1
[2024-03-16 09:57:53,378][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_21v0_20v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:57:53,378][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:57:53,378][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,378][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,378][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 4
[2024-03-16 09:57:53,378][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2024-03-16 09:57:53,378][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v1_14v0
[2024-03-16 09:57:53,378][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2024-03-16 09:57:53,378][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v1_14v1
[2024-03-16 09:57:53,378][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_21v1_14v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:57:53,378][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,378][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:57:53,378][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:57:53,378][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,379][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_21v0': [], '-1v0_21v1': [], '-1v0_21v0_20v0': [], '-1v0_21v0_20v1': [], '-1v0_21v1_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1_14v1': [], '-1v0_21v0_20v0_19v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v0_19v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1_19v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1_19v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1_14v1_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1_14v1_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:57:53,379][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_21v0': [], '-1v0_21v1': [], '-1v0_21v0_20v0': [], '-1v0_21v0_20v1': [], '-1v0_21v1_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1_14v1': [], '-1v0_21v0_20v0_19v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v0_19v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1_19v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1_19v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1_14v1_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1_14v1_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:57:53,379][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2024-03-16 09:57:53,379][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:57:53,379][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  21
[2024-03-16 09:57:53,379][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0
[2024-03-16 09:57:53,379][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  21
[2024-03-16 09:57:53,379][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v1
[2024-03-16 09:57:53,379][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  20
[2024-03-16 09:57:53,379][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v0
[2024-03-16 09:57:53,379][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  20
[2024-03-16 09:57:53,379][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v1
[2024-03-16 09:57:53,379][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2024-03-16 09:57:53,379][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v1_14v0
[2024-03-16 09:57:53,379][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2024-03-16 09:57:53,379][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v1_14v1
[2024-03-16 09:57:53,379][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2024-03-16 09:57:53,379][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v0_19v0
[2024-03-16 09:57:53,379][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_21v0_20v0_19v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:57:53,379][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,379][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:57:53,379][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:57:53,379][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,380][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2024-03-16 09:57:53,380][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v0_19v1
[2024-03-16 09:57:53,380][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_21v0_20v0_19v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:57:53,380][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,380][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:57:53,380][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:57:53,380][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,380][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2024-03-16 09:57:53,380][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v1_19v0
[2024-03-16 09:57:53,380][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_21v0_20v1_19v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:57:53,380][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,380][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:57:53,380][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:57:53,380][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,380][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2024-03-16 09:57:53,380][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v1_19v1
[2024-03-16 09:57:53,380][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_21v0_20v1_19v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2024-03-16 09:57:53,380][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,380][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:57:53,380][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2024-03-16 09:57:53,380][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2024-03-16 09:57:53,380][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  6
[2024-03-16 09:57:53,380][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v1_14v1_6v0
[2024-03-16 09:57:53,380][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  6
[2024-03-16 09:57:53,380][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v1_14v1_6v1
[2024-03-16 09:57:53,380][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_21v0': [], '-1v0_21v1': [], '-1v0_21v0_20v0': [], '-1v0_21v0_20v1': [], '-1v0_21v1_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1_14v1': [], '-1v0_21v0_20v0_19v0': [], '-1v0_21v0_20v0_19v1': [], '-1v0_21v0_20v1_19v0': [], '-1v0_21v0_20v1_19v1': [], '-1v0_21v1_14v1_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1_14v1_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v0_19v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v0_19v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v0_19v1_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v0_19v1_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1_19v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1_19v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1_19v1_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1_19v1_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:57:53,380][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_21v0': [], '-1v0_21v1': [], '-1v0_21v0_20v0': [], '-1v0_21v0_20v1': [], '-1v0_21v1_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1_14v1': [], '-1v0_21v0_20v0_19v0': [], '-1v0_21v0_20v0_19v1': [], '-1v0_21v0_20v1_19v0': [], '-1v0_21v0_20v1_19v1': [], '-1v0_21v1_14v1_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1_14v1_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v0_19v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v0_19v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v0_19v1_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v0_19v1_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1_19v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1_19v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1_19v1_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1_19v1_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:57:53,380][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2024-03-16 09:57:53,381][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2024-03-16 09:57:53,381][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  21
[2024-03-16 09:57:53,381][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0
[2024-03-16 09:57:53,381][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  21
[2024-03-16 09:57:53,381][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v1
[2024-03-16 09:57:53,381][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  20
[2024-03-16 09:57:53,381][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v0
[2024-03-16 09:57:53,381][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  20
[2024-03-16 09:57:53,381][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v1
[2024-03-16 09:57:53,381][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2024-03-16 09:57:53,381][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v1_14v0
[2024-03-16 09:57:53,381][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  14
[2024-03-16 09:57:53,381][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v1_14v1
[2024-03-16 09:57:53,381][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2024-03-16 09:57:53,381][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v0_19v0
[2024-03-16 09:57:53,381][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2024-03-16 09:57:53,381][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v0_19v1
[2024-03-16 09:57:53,381][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2024-03-16 09:57:53,381][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v1_19v0
[2024-03-16 09:57:53,381][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2024-03-16 09:57:53,381][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v1_19v1
[2024-03-16 09:57:53,381][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  6
[2024-03-16 09:57:53,381][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v1_14v1_6v0
[2024-03-16 09:57:53,381][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  6
[2024-03-16 09:57:53,381][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v1_14v1_6v1
[2024-03-16 09:57:53,381][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2024-03-16 09:57:53,381][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v0_19v0_18v0
[2024-03-16 09:57:53,381][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2024-03-16 09:57:53,381][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v0_19v0_18v1
[2024-03-16 09:57:53,381][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2024-03-16 09:57:53,381][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v0_19v1_18v0
[2024-03-16 09:57:53,381][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2024-03-16 09:57:53,381][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v0_19v1_18v1
[2024-03-16 09:57:53,381][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2024-03-16 09:57:53,381][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v1_19v0_18v0
[2024-03-16 09:57:53,381][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2024-03-16 09:57:53,381][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v1_19v0_18v1
[2024-03-16 09:57:53,381][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2024-03-16 09:57:53,381][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v1_19v1_18v0
[2024-03-16 09:57:53,381][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2024-03-16 09:57:53,381][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_21v0_20v1_19v1_18v1
[2024-03-16 09:57:53,381][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_21v0': [], '-1v0_21v1': [], '-1v0_21v0_20v0': [], '-1v0_21v0_20v1': [], '-1v0_21v1_14v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1_14v1': [], '-1v0_21v0_20v0_19v0': [], '-1v0_21v0_20v0_19v1': [], '-1v0_21v0_20v1_19v0': [], '-1v0_21v0_20v1_19v1': [], '-1v0_21v1_14v1_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v1_14v1_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v0_19v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v0_19v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v0_19v1_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v0_19v1_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1_19v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1_19v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1_19v1_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_21v0_20v1_19v1_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2024-03-16 09:57:53,382][xml2ic.py:450][get_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2024-03-16 09:57:53,382][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,382][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	0
[2024-03-16 09:57:53,382][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,382][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x3c0000
[2024-03-16 09:57:53,382][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,382][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	1048576
[2024-03-16 09:57:53,382][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,382][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x3c0000
[2024-03-16 09:57:53,382][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,382][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	1310720
[2024-03-16 09:57:53,382][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,382][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x3c0000
[2024-03-16 09:57:53,382][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,382][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	1572864
[2024-03-16 09:57:53,382][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,382][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x3c0000
[2024-03-16 09:57:53,382][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,382][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	1835008
[2024-03-16 09:57:53,382][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,382][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x3c0000
[2024-03-16 09:57:53,382][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,382][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	2097152
[2024-03-16 09:57:53,382][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,382][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x204000
[2024-03-16 09:57:53,382][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,382][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	2113536
[2024-03-16 09:57:53,382][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,382][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x204040
[2024-03-16 09:57:53,382][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,382][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	2113600
[2024-03-16 09:57:53,382][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,382][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x204040
[2024-03-16 09:57:53,382][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,382][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	262144
[2024-03-16 09:57:53,382][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,382][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x3c0000
[2024-03-16 09:57:53,382][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,382][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	524288
[2024-03-16 09:57:53,382][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,382][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x3c0000
[2024-03-16 09:57:53,382][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2024-03-16 09:57:53,382][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	786432
[2024-03-16 09:57:53,382][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2024-03-16 09:57:53,382][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x3c0000
[2024-03-16 09:57:53,383][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd
[2024-03-16 09:57:53,387][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd
[2024-03-16 09:57:53,392][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd
[2024-03-16 09:57:53,396][string_io.py:122][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_axi4lite_top_example.vho
[2024-03-16 09:57:53,397][xml2ic.py:853][__init__][INFO][MainThread]: Writing XML output file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2024-03-16 09:57:53,397][xml2ic.py:862][__init__][INFO][MainThread]: Generating HTML Tables from: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2024-03-16 09:57:53,398][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.rfdc.rfdc', '0xA0000000', 0, 32, 'rw', 'rfdc', 'rfdc_rfdc', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,398][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.snapshot_m00_ss_bram.snapshot_m00_ss_bram', '0xA0040000', 0, 32, 'rw', 'snapshot_m00_ss_bram', 'snapshot_m00_ss_bram_snapshot_m00_ss_bram', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,398][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.snapshot_m10_ss_bram.snapshot_m10_ss_bram', '0xA0080000', 0, 32, 'rw', 'snapshot_m10_ss_bram', 'snapshot_m10_ss_bram_snapshot_m10_ss_bram', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,398][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.snapshot_m20_ss_bram.snapshot_m20_ss_bram', '0xA00C0000', 0, 32, 'rw', 'snapshot_m20_ss_bram', 'snapshot_m20_ss_bram_snapshot_m20_ss_bram', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,398][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.snapshot_m30_ss_bram.snapshot_m30_ss_bram', '0xA0100000', 0, 32, 'rw', 'snapshot_m30_ss_bram', 'snapshot_m30_ss_bram_snapshot_m30_ss_bram', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,398][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.snapshot_u1_ss_bram.snapshot_u1_ss_bram', '0xA0140000', 0, 32, 'rw', 'snapshot_u1_ss_bram', 'snapshot_u1_ss_bram_snapshot_u1_ss_bram', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,398][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.snapshot_u2_ss_bram.snapshot_u2_ss_bram', '0xA0180000', 0, 32, 'rw', 'snapshot_u2_ss_bram', 'snapshot_u2_ss_bram_snapshot_u2_ss_bram', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,398][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.snapshot_u3_ss_bram.snapshot_u3_ss_bram', '0xA01C0000', 0, 32, 'rw', 'snapshot_u3_ss_bram', 'snapshot_u3_ss_bram_snapshot_u3_ss_bram', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,398][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.test_bram.test_bram', '0xA0200000', 0, 32, 'rw', 'test_bram', 'test_bram_test_bram', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,398][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.snapshot_ctrl', '0xA0204000', 0, 32, 'rw', 'snapshot_ctrl', 'sw_reg_snapshot_ctrl', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,398][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.snapshot_m00_ss_ctrl', '0xA0204004', 0, 32, 'rw', 'snapshot_m00_ss_ctrl', 'sw_reg_snapshot_m00_ss_ctrl', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,398][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.snapshot_m00_ss_status', '0xA0204008', 0, 32, 'r', 'snapshot_m00_ss_status', 'sw_reg_snapshot_m00_ss_status', '0xffffffff', '0x0', 0]
[2024-03-16 09:57:53,398][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.snapshot_m10_ss_ctrl', '0xA020400C', 0, 32, 'rw', 'snapshot_m10_ss_ctrl', 'sw_reg_snapshot_m10_ss_ctrl', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,398][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.snapshot_m10_ss_status', '0xA0204010', 0, 32, 'r', 'snapshot_m10_ss_status', 'sw_reg_snapshot_m10_ss_status', '0xffffffff', '0x0', 0]
[2024-03-16 09:57:53,398][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.snapshot_m20_ss_ctrl', '0xA0204014', 0, 32, 'rw', 'snapshot_m20_ss_ctrl', 'sw_reg_snapshot_m20_ss_ctrl', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,398][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.snapshot_m20_ss_status', '0xA0204018', 0, 32, 'r', 'snapshot_m20_ss_status', 'sw_reg_snapshot_m20_ss_status', '0xffffffff', '0x0', 0]
[2024-03-16 09:57:53,398][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.snapshot_m30_ss_ctrl', '0xA020401C', 0, 32, 'rw', 'snapshot_m30_ss_ctrl', 'sw_reg_snapshot_m30_ss_ctrl', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,398][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.snapshot_m30_ss_status', '0xA0204020', 0, 32, 'r', 'snapshot_m30_ss_status', 'sw_reg_snapshot_m30_ss_status', '0xffffffff', '0x0', 0]
[2024-03-16 09:57:53,398][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.snapshot_u1_ss_ctrl', '0xA0204024', 0, 32, 'rw', 'snapshot_u1_ss_ctrl', 'sw_reg_snapshot_u1_ss_ctrl', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,398][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.snapshot_u1_ss_status', '0xA0204028', 0, 32, 'r', 'snapshot_u1_ss_status', 'sw_reg_snapshot_u1_ss_status', '0xffffffff', '0x0', 0]
[2024-03-16 09:57:53,398][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.snapshot_u2_ss_ctrl', '0xA020402C', 0, 32, 'rw', 'snapshot_u2_ss_ctrl', 'sw_reg_snapshot_u2_ss_ctrl', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,398][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.snapshot_u2_ss_status', '0xA0204030', 0, 32, 'r', 'snapshot_u2_ss_status', 'sw_reg_snapshot_u2_ss_status', '0xffffffff', '0x0', 0]
[2024-03-16 09:57:53,398][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.snapshot_u3_ss_ctrl', '0xA0204034', 0, 32, 'rw', 'snapshot_u3_ss_ctrl', 'sw_reg_snapshot_u3_ss_ctrl', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,398][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.snapshot_u3_ss_status', '0xA0204038', 0, 32, 'r', 'snapshot_u3_ss_status', 'sw_reg_snapshot_u3_ss_status', '0xffffffff', '0x0', 0]
[2024-03-16 09:57:53,398][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.test_bram_control', '0xA020403C', 0, 32, 'rw', 'test_bram_control', 'sw_reg_test_bram_control', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,398][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys.board_id', '0xA0204040', 0, 32, 'r', 'board_id', 'sys_board_id', '0xffffffff', '164', 0]
[2024-03-16 09:57:53,398][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys.rev', '0xA0204044', 0, 32, 'r', 'rev', 'sys_rev', '0xffffffff', '131072', 0]
[2024-03-16 09:57:53,398][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys.rev_rcs', '0xA020404C', 0, 32, 'r', 'rev_rcs', 'sys_rev_rcs', '0xffffffff', '1', 0]
[2024-03-16 09:57:53,398][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys.scratchpad', '0xA0204050', 0, 32, 'rw', 'scratchpad', 'sys_scratchpad', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,398][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys.clkcounter', '0xA0204054', 0, 32, 'r', 'clkcounter', 'sys_clkcounter', '0xffffffff', '0x0', 0]
[2024-03-16 09:57:53,398][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.rfdc.rfdc, Changed from: 
[2024-03-16 09:57:53,398][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.rfdc.rfdc, Field: rfdc
[2024-03-16 09:57:53,398][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.snapshot_m00_ss_bram.snapshot_m00_ss_bram, Changed from: axi4lite_top.rfdc.rfdc
[2024-03-16 09:57:53,398][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.snapshot_m00_ss_bram.snapshot_m00_ss_bram
[2024-03-16 09:57:53,398][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.snapshot_m00_ss_bram.snapshot_m00_ss_bram
[2024-03-16 09:57:53,398][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.snapshot_m00_ss_bram.snapshot_m00_ss_bram
[2024-03-16 09:57:53,398][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:57:53,398][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.rfdc.rfdc', '0xA0000000', 0, 32, 'rw', 'rfdc', 'rfdc_rfdc', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,398][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.snapshot_m00_ss_bram.snapshot_m00_ss_bram, Field: snapshot_m00_ss_bram
[2024-03-16 09:57:53,398][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.snapshot_m10_ss_bram.snapshot_m10_ss_bram, Changed from: axi4lite_top.snapshot_m00_ss_bram.snapshot_m00_ss_bram
[2024-03-16 09:57:53,398][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.snapshot_m10_ss_bram.snapshot_m10_ss_bram
[2024-03-16 09:57:53,398][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.snapshot_m10_ss_bram.snapshot_m10_ss_bram
[2024-03-16 09:57:53,398][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.snapshot_m10_ss_bram.snapshot_m10_ss_bram
[2024-03-16 09:57:53,398][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:57:53,398][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.snapshot_m00_ss_bram.snapshot_m00_ss_bram', '0xA0040000', 0, 32, 'rw', 'snapshot_m00_ss_bram', 'snapshot_m00_ss_bram_snapshot_m00_ss_bram', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,398][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.snapshot_m10_ss_bram.snapshot_m10_ss_bram, Field: snapshot_m10_ss_bram
[2024-03-16 09:57:53,398][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.snapshot_m20_ss_bram.snapshot_m20_ss_bram, Changed from: axi4lite_top.snapshot_m10_ss_bram.snapshot_m10_ss_bram
[2024-03-16 09:57:53,399][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.snapshot_m20_ss_bram.snapshot_m20_ss_bram
[2024-03-16 09:57:53,399][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.snapshot_m20_ss_bram.snapshot_m20_ss_bram
[2024-03-16 09:57:53,399][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.snapshot_m20_ss_bram.snapshot_m20_ss_bram
[2024-03-16 09:57:53,399][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:57:53,399][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.snapshot_m10_ss_bram.snapshot_m10_ss_bram', '0xA0080000', 0, 32, 'rw', 'snapshot_m10_ss_bram', 'snapshot_m10_ss_bram_snapshot_m10_ss_bram', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,399][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.snapshot_m20_ss_bram.snapshot_m20_ss_bram, Field: snapshot_m20_ss_bram
[2024-03-16 09:57:53,399][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.snapshot_m30_ss_bram.snapshot_m30_ss_bram, Changed from: axi4lite_top.snapshot_m20_ss_bram.snapshot_m20_ss_bram
[2024-03-16 09:57:53,399][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.snapshot_m30_ss_bram.snapshot_m30_ss_bram
[2024-03-16 09:57:53,399][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.snapshot_m30_ss_bram.snapshot_m30_ss_bram
[2024-03-16 09:57:53,399][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.snapshot_m30_ss_bram.snapshot_m30_ss_bram
[2024-03-16 09:57:53,399][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:57:53,399][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.snapshot_m20_ss_bram.snapshot_m20_ss_bram', '0xA00C0000', 0, 32, 'rw', 'snapshot_m20_ss_bram', 'snapshot_m20_ss_bram_snapshot_m20_ss_bram', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,399][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.snapshot_m30_ss_bram.snapshot_m30_ss_bram, Field: snapshot_m30_ss_bram
[2024-03-16 09:57:53,399][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.snapshot_u1_ss_bram.snapshot_u1_ss_bram, Changed from: axi4lite_top.snapshot_m30_ss_bram.snapshot_m30_ss_bram
[2024-03-16 09:57:53,399][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.snapshot_u1_ss_bram.snapshot_u1_ss_bram
[2024-03-16 09:57:53,399][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.snapshot_u1_ss_bram.snapshot_u1_ss_bram
[2024-03-16 09:57:53,399][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.snapshot_u1_ss_bram.snapshot_u1_ss_bram
[2024-03-16 09:57:53,399][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:57:53,399][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.snapshot_m30_ss_bram.snapshot_m30_ss_bram', '0xA0100000', 0, 32, 'rw', 'snapshot_m30_ss_bram', 'snapshot_m30_ss_bram_snapshot_m30_ss_bram', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,399][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.snapshot_u1_ss_bram.snapshot_u1_ss_bram, Field: snapshot_u1_ss_bram
[2024-03-16 09:57:53,399][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.snapshot_u2_ss_bram.snapshot_u2_ss_bram, Changed from: axi4lite_top.snapshot_u1_ss_bram.snapshot_u1_ss_bram
[2024-03-16 09:57:53,399][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.snapshot_u2_ss_bram.snapshot_u2_ss_bram
[2024-03-16 09:57:53,399][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.snapshot_u2_ss_bram.snapshot_u2_ss_bram
[2024-03-16 09:57:53,399][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.snapshot_u2_ss_bram.snapshot_u2_ss_bram
[2024-03-16 09:57:53,399][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:57:53,399][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.snapshot_u1_ss_bram.snapshot_u1_ss_bram', '0xA0140000', 0, 32, 'rw', 'snapshot_u1_ss_bram', 'snapshot_u1_ss_bram_snapshot_u1_ss_bram', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,399][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.snapshot_u2_ss_bram.snapshot_u2_ss_bram, Field: snapshot_u2_ss_bram
[2024-03-16 09:57:53,399][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.snapshot_u3_ss_bram.snapshot_u3_ss_bram, Changed from: axi4lite_top.snapshot_u2_ss_bram.snapshot_u2_ss_bram
[2024-03-16 09:57:53,399][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.snapshot_u3_ss_bram.snapshot_u3_ss_bram
[2024-03-16 09:57:53,399][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.snapshot_u3_ss_bram.snapshot_u3_ss_bram
[2024-03-16 09:57:53,399][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.snapshot_u3_ss_bram.snapshot_u3_ss_bram
[2024-03-16 09:57:53,399][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:57:53,399][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.snapshot_u2_ss_bram.snapshot_u2_ss_bram', '0xA0180000', 0, 32, 'rw', 'snapshot_u2_ss_bram', 'snapshot_u2_ss_bram_snapshot_u2_ss_bram', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,399][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.snapshot_u3_ss_bram.snapshot_u3_ss_bram, Field: snapshot_u3_ss_bram
[2024-03-16 09:57:53,399][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.test_bram.test_bram, Changed from: axi4lite_top.snapshot_u3_ss_bram.snapshot_u3_ss_bram
[2024-03-16 09:57:53,399][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.test_bram.test_bram
[2024-03-16 09:57:53,399][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.test_bram.test_bram
[2024-03-16 09:57:53,399][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.test_bram.test_bram
[2024-03-16 09:57:53,399][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:57:53,399][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.snapshot_u3_ss_bram.snapshot_u3_ss_bram', '0xA01C0000', 0, 32, 'rw', 'snapshot_u3_ss_bram', 'snapshot_u3_ss_bram_snapshot_u3_ss_bram', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,399][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.test_bram.test_bram, Field: test_bram
[2024-03-16 09:57:53,399][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.snapshot_ctrl, Changed from: axi4lite_top.test_bram.test_bram
[2024-03-16 09:57:53,399][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.snapshot_ctrl
[2024-03-16 09:57:53,399][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.snapshot_ctrl
[2024-03-16 09:57:53,399][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.snapshot_ctrl
[2024-03-16 09:57:53,399][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:57:53,399][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.test_bram.test_bram', '0xA0200000', 0, 32, 'rw', 'test_bram', 'test_bram_test_bram', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,399][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.snapshot_ctrl, Field: snapshot_ctrl
[2024-03-16 09:57:53,399][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.snapshot_m00_ss_ctrl, Changed from: axi4lite_top.sw_reg.snapshot_ctrl
[2024-03-16 09:57:53,399][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.snapshot_m00_ss_ctrl
[2024-03-16 09:57:53,399][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.snapshot_m00_ss_ctrl
[2024-03-16 09:57:53,399][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.snapshot_m00_ss_ctrl
[2024-03-16 09:57:53,399][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:57:53,399][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.snapshot_ctrl', '0xA0204000', 0, 32, 'rw', 'snapshot_ctrl', 'sw_reg_snapshot_ctrl', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,399][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.snapshot_m00_ss_ctrl, Field: snapshot_m00_ss_ctrl
[2024-03-16 09:57:53,399][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.snapshot_m00_ss_status, Changed from: axi4lite_top.sw_reg.snapshot_m00_ss_ctrl
[2024-03-16 09:57:53,399][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.snapshot_m00_ss_status
[2024-03-16 09:57:53,399][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.snapshot_m00_ss_status
[2024-03-16 09:57:53,399][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.snapshot_m00_ss_status
[2024-03-16 09:57:53,399][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:57:53,399][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.snapshot_m00_ss_ctrl', '0xA0204004', 0, 32, 'rw', 'snapshot_m00_ss_ctrl', 'sw_reg_snapshot_m00_ss_ctrl', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,399][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.snapshot_m00_ss_status, Field: snapshot_m00_ss_status
[2024-03-16 09:57:53,399][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.snapshot_m10_ss_ctrl, Changed from: axi4lite_top.sw_reg.snapshot_m00_ss_status
[2024-03-16 09:57:53,399][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.snapshot_m10_ss_ctrl
[2024-03-16 09:57:53,399][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.snapshot_m10_ss_ctrl
[2024-03-16 09:57:53,399][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.snapshot_m10_ss_ctrl
[2024-03-16 09:57:53,399][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:57:53,399][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.snapshot_m00_ss_status', '0xA0204008', 0, 32, 'r', 'snapshot_m00_ss_status', 'sw_reg_snapshot_m00_ss_status', '0xffffffff', '0x0', 0]
[2024-03-16 09:57:53,399][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.snapshot_m10_ss_ctrl, Field: snapshot_m10_ss_ctrl
[2024-03-16 09:57:53,399][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.snapshot_m10_ss_status, Changed from: axi4lite_top.sw_reg.snapshot_m10_ss_ctrl
[2024-03-16 09:57:53,399][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.snapshot_m10_ss_status
[2024-03-16 09:57:53,399][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.snapshot_m10_ss_status
[2024-03-16 09:57:53,399][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.snapshot_m10_ss_status
[2024-03-16 09:57:53,399][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:57:53,399][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.snapshot_m10_ss_ctrl', '0xA020400C', 0, 32, 'rw', 'snapshot_m10_ss_ctrl', 'sw_reg_snapshot_m10_ss_ctrl', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,399][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.snapshot_m10_ss_status, Field: snapshot_m10_ss_status
[2024-03-16 09:57:53,399][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.snapshot_m20_ss_ctrl, Changed from: axi4lite_top.sw_reg.snapshot_m10_ss_status
[2024-03-16 09:57:53,400][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.snapshot_m20_ss_ctrl
[2024-03-16 09:57:53,400][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.snapshot_m20_ss_ctrl
[2024-03-16 09:57:53,400][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.snapshot_m20_ss_ctrl
[2024-03-16 09:57:53,400][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:57:53,400][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.snapshot_m10_ss_status', '0xA0204010', 0, 32, 'r', 'snapshot_m10_ss_status', 'sw_reg_snapshot_m10_ss_status', '0xffffffff', '0x0', 0]
[2024-03-16 09:57:53,400][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.snapshot_m20_ss_ctrl, Field: snapshot_m20_ss_ctrl
[2024-03-16 09:57:53,400][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.snapshot_m20_ss_status, Changed from: axi4lite_top.sw_reg.snapshot_m20_ss_ctrl
[2024-03-16 09:57:53,400][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.snapshot_m20_ss_status
[2024-03-16 09:57:53,400][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.snapshot_m20_ss_status
[2024-03-16 09:57:53,400][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.snapshot_m20_ss_status
[2024-03-16 09:57:53,400][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:57:53,400][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.snapshot_m20_ss_ctrl', '0xA0204014', 0, 32, 'rw', 'snapshot_m20_ss_ctrl', 'sw_reg_snapshot_m20_ss_ctrl', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,400][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.snapshot_m20_ss_status, Field: snapshot_m20_ss_status
[2024-03-16 09:57:53,400][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.snapshot_m30_ss_ctrl, Changed from: axi4lite_top.sw_reg.snapshot_m20_ss_status
[2024-03-16 09:57:53,400][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.snapshot_m30_ss_ctrl
[2024-03-16 09:57:53,400][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.snapshot_m30_ss_ctrl
[2024-03-16 09:57:53,400][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.snapshot_m30_ss_ctrl
[2024-03-16 09:57:53,400][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:57:53,400][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.snapshot_m20_ss_status', '0xA0204018', 0, 32, 'r', 'snapshot_m20_ss_status', 'sw_reg_snapshot_m20_ss_status', '0xffffffff', '0x0', 0]
[2024-03-16 09:57:53,400][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.snapshot_m30_ss_ctrl, Field: snapshot_m30_ss_ctrl
[2024-03-16 09:57:53,400][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.snapshot_m30_ss_status, Changed from: axi4lite_top.sw_reg.snapshot_m30_ss_ctrl
[2024-03-16 09:57:53,400][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.snapshot_m30_ss_status
[2024-03-16 09:57:53,400][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.snapshot_m30_ss_status
[2024-03-16 09:57:53,400][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.snapshot_m30_ss_status
[2024-03-16 09:57:53,400][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:57:53,400][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.snapshot_m30_ss_ctrl', '0xA020401C', 0, 32, 'rw', 'snapshot_m30_ss_ctrl', 'sw_reg_snapshot_m30_ss_ctrl', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,400][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.snapshot_m30_ss_status, Field: snapshot_m30_ss_status
[2024-03-16 09:57:53,400][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.snapshot_u1_ss_ctrl, Changed from: axi4lite_top.sw_reg.snapshot_m30_ss_status
[2024-03-16 09:57:53,400][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.snapshot_u1_ss_ctrl
[2024-03-16 09:57:53,400][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.snapshot_u1_ss_ctrl
[2024-03-16 09:57:53,400][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.snapshot_u1_ss_ctrl
[2024-03-16 09:57:53,400][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:57:53,400][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.snapshot_m30_ss_status', '0xA0204020', 0, 32, 'r', 'snapshot_m30_ss_status', 'sw_reg_snapshot_m30_ss_status', '0xffffffff', '0x0', 0]
[2024-03-16 09:57:53,400][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.snapshot_u1_ss_ctrl, Field: snapshot_u1_ss_ctrl
[2024-03-16 09:57:53,400][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.snapshot_u1_ss_status, Changed from: axi4lite_top.sw_reg.snapshot_u1_ss_ctrl
[2024-03-16 09:57:53,400][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.snapshot_u1_ss_status
[2024-03-16 09:57:53,400][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.snapshot_u1_ss_status
[2024-03-16 09:57:53,400][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.snapshot_u1_ss_status
[2024-03-16 09:57:53,400][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:57:53,400][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.snapshot_u1_ss_ctrl', '0xA0204024', 0, 32, 'rw', 'snapshot_u1_ss_ctrl', 'sw_reg_snapshot_u1_ss_ctrl', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,400][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.snapshot_u1_ss_status, Field: snapshot_u1_ss_status
[2024-03-16 09:57:53,400][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.snapshot_u2_ss_ctrl, Changed from: axi4lite_top.sw_reg.snapshot_u1_ss_status
[2024-03-16 09:57:53,400][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.snapshot_u2_ss_ctrl
[2024-03-16 09:57:53,400][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.snapshot_u2_ss_ctrl
[2024-03-16 09:57:53,400][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.snapshot_u2_ss_ctrl
[2024-03-16 09:57:53,400][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:57:53,400][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.snapshot_u1_ss_status', '0xA0204028', 0, 32, 'r', 'snapshot_u1_ss_status', 'sw_reg_snapshot_u1_ss_status', '0xffffffff', '0x0', 0]
[2024-03-16 09:57:53,400][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.snapshot_u2_ss_ctrl, Field: snapshot_u2_ss_ctrl
[2024-03-16 09:57:53,400][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.snapshot_u2_ss_status, Changed from: axi4lite_top.sw_reg.snapshot_u2_ss_ctrl
[2024-03-16 09:57:53,400][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.snapshot_u2_ss_status
[2024-03-16 09:57:53,400][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.snapshot_u2_ss_status
[2024-03-16 09:57:53,400][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.snapshot_u2_ss_status
[2024-03-16 09:57:53,400][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:57:53,400][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.snapshot_u2_ss_ctrl', '0xA020402C', 0, 32, 'rw', 'snapshot_u2_ss_ctrl', 'sw_reg_snapshot_u2_ss_ctrl', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,400][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.snapshot_u2_ss_status, Field: snapshot_u2_ss_status
[2024-03-16 09:57:53,400][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.snapshot_u3_ss_ctrl, Changed from: axi4lite_top.sw_reg.snapshot_u2_ss_status
[2024-03-16 09:57:53,400][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.snapshot_u3_ss_ctrl
[2024-03-16 09:57:53,400][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.snapshot_u3_ss_ctrl
[2024-03-16 09:57:53,400][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.snapshot_u3_ss_ctrl
[2024-03-16 09:57:53,400][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:57:53,400][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.snapshot_u2_ss_status', '0xA0204030', 0, 32, 'r', 'snapshot_u2_ss_status', 'sw_reg_snapshot_u2_ss_status', '0xffffffff', '0x0', 0]
[2024-03-16 09:57:53,400][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.snapshot_u3_ss_ctrl, Field: snapshot_u3_ss_ctrl
[2024-03-16 09:57:53,400][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.snapshot_u3_ss_status, Changed from: axi4lite_top.sw_reg.snapshot_u3_ss_ctrl
[2024-03-16 09:57:53,400][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.snapshot_u3_ss_status
[2024-03-16 09:57:53,400][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.snapshot_u3_ss_status
[2024-03-16 09:57:53,400][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.snapshot_u3_ss_status
[2024-03-16 09:57:53,400][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:57:53,401][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.snapshot_u3_ss_ctrl', '0xA0204034', 0, 32, 'rw', 'snapshot_u3_ss_ctrl', 'sw_reg_snapshot_u3_ss_ctrl', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,401][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.snapshot_u3_ss_status, Field: snapshot_u3_ss_status
[2024-03-16 09:57:53,401][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.test_bram_control, Changed from: axi4lite_top.sw_reg.snapshot_u3_ss_status
[2024-03-16 09:57:53,401][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.test_bram_control
[2024-03-16 09:57:53,401][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.test_bram_control
[2024-03-16 09:57:53,401][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.test_bram_control
[2024-03-16 09:57:53,401][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:57:53,401][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.snapshot_u3_ss_status', '0xA0204038', 0, 32, 'r', 'snapshot_u3_ss_status', 'sw_reg_snapshot_u3_ss_status', '0xffffffff', '0x0', 0]
[2024-03-16 09:57:53,401][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.test_bram_control, Field: test_bram_control
[2024-03-16 09:57:53,401][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys.board_id, Changed from: axi4lite_top.sw_reg.test_bram_control
[2024-03-16 09:57:53,401][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys.board_id
[2024-03-16 09:57:53,401][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys.board_id
[2024-03-16 09:57:53,401][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys.board_id
[2024-03-16 09:57:53,401][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:57:53,401][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.test_bram_control', '0xA020403C', 0, 32, 'rw', 'test_bram_control', 'sw_reg_test_bram_control', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,401][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys.board_id, Field: board_id
[2024-03-16 09:57:53,401][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys.rev, Changed from: axi4lite_top.sys.board_id
[2024-03-16 09:57:53,403][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys.rev
[2024-03-16 09:57:53,403][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys.rev
[2024-03-16 09:57:53,403][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys.rev
[2024-03-16 09:57:53,403][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:57:53,403][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys.board_id', '0xA0204040', 0, 32, 'r', 'board_id', 'sys_board_id', '0xffffffff', '164', 0]
[2024-03-16 09:57:53,403][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys.rev, Field: rev
[2024-03-16 09:57:53,403][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys.rev_rcs, Changed from: axi4lite_top.sys.rev
[2024-03-16 09:57:53,403][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys.rev_rcs
[2024-03-16 09:57:53,403][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys.rev_rcs
[2024-03-16 09:57:53,403][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys.rev_rcs
[2024-03-16 09:57:53,403][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:57:53,403][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys.rev', '0xA0204044', 0, 32, 'r', 'rev', 'sys_rev', '0xffffffff', '131072', 0]
[2024-03-16 09:57:53,403][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys.rev_rcs, Field: rev_rcs
[2024-03-16 09:57:53,403][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys.scratchpad, Changed from: axi4lite_top.sys.rev_rcs
[2024-03-16 09:57:53,403][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys.scratchpad
[2024-03-16 09:57:53,403][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys.scratchpad
[2024-03-16 09:57:53,403][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys.scratchpad
[2024-03-16 09:57:53,403][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:57:53,403][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys.rev_rcs', '0xA020404C', 0, 32, 'r', 'rev_rcs', 'sys_rev_rcs', '0xffffffff', '1', 0]
[2024-03-16 09:57:53,403][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys.scratchpad, Field: scratchpad
[2024-03-16 09:57:53,403][xml2htmltable.py:176][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys.clkcounter, Changed from: axi4lite_top.sys.scratchpad
[2024-03-16 09:57:53,403][xml2htmltable.py:191][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys.clkcounter
[2024-03-16 09:57:53,403][xml2htmltable.py:212][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys.clkcounter
[2024-03-16 09:57:53,403][xml2htmltable.py:215][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys.clkcounter
[2024-03-16 09:57:53,403][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:57:53,403][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys.scratchpad', '0xA0204050', 0, 32, 'rw', 'scratchpad', 'sys_scratchpad', '0xffffffff', '0', 0]
[2024-03-16 09:57:53,403][xml2htmltable.py:231][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys.clkcounter, Field: clkcounter
[2024-03-16 09:57:53,403][xml2htmltable.py:283][generate_multifield_html_table][DEBUG][MainThread]: Finalising Register with Empty LSB for Register: axi4lite_top.sys.clkcounter
[2024-03-16 09:57:53,403][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2024-03-16 09:57:53,403][xml2htmltable.py:313][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys.clkcounter', '0xA0204054', 0, 32, 'r', 'clkcounter', 'sys_clkcounter', '0xffffffff', '0x0', 0]
[2024-03-16 09:57:53,403][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <!DOCTYPE html>
[2024-03-16 09:57:53,403][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <html>
[2024-03-16 09:57:53,403][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <head>
[2024-03-16 09:57:53,403][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <link rel="stylesheet" href="regtables.css">
[2024-03-16 09:57:53,403][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </head>
[2024-03-16 09:57:53,403][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <body>
[2024-03-16 09:57:53,403][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h2>Auto Generated Register Tables</h2>
[2024-03-16 09:57:53,403][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The following tables have been automatically generated using the XML file used to create the Memory-Mapped Register locations.
[2024-03-16 09:57:53,403][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: Descriptions have been extracted from the XML file used to generate the Memory-Mapped Registers and their corresponding fields.</p>
[2024-03-16 09:57:53,403][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h3>All Register</h3>
[2024-03-16 09:57:53,403][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The Absolute Addresses are shown at this level of hierachy. They may change if a connection
[2024-03-16 09:57:53,403][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: to an upstream AXI4-Lite is made.</p>
[2024-03-16 09:57:53,403][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <table width="75%" class="doxtable" id="absolutetable">
[2024-03-16 09:57:53,403][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <thead>
[2024-03-16 09:57:53,403][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="75%" align="left">Register</th>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="25%" align="right">Absolute Address</th>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </thead>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.rfdc.rfdc"><tt><a href="#axi4lite_top.rfdc.rfdc">axi4lite_top.rfdc.rfdc</a></tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0000000</tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.snapshot_m00_ss_bram.snapshot_m00_ss_bram"><tt><a href="#axi4lite_top.snapshot_m00_ss_bram.snapshot_m00_ss_bram">axi4lite_top.snapshot_m00_ss_bram.snapshot_m00_ss_bram</a></tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0040000</tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.snapshot_m10_ss_bram.snapshot_m10_ss_bram"><tt><a href="#axi4lite_top.snapshot_m10_ss_bram.snapshot_m10_ss_bram">axi4lite_top.snapshot_m10_ss_bram.snapshot_m10_ss_bram</a></tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0080000</tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.snapshot_m20_ss_bram.snapshot_m20_ss_bram"><tt><a href="#axi4lite_top.snapshot_m20_ss_bram.snapshot_m20_ss_bram">axi4lite_top.snapshot_m20_ss_bram.snapshot_m20_ss_bram</a></tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00C0000</tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.snapshot_m30_ss_bram.snapshot_m30_ss_bram"><tt><a href="#axi4lite_top.snapshot_m30_ss_bram.snapshot_m30_ss_bram">axi4lite_top.snapshot_m30_ss_bram.snapshot_m30_ss_bram</a></tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100000</tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.snapshot_u1_ss_bram.snapshot_u1_ss_bram"><tt><a href="#axi4lite_top.snapshot_u1_ss_bram.snapshot_u1_ss_bram">axi4lite_top.snapshot_u1_ss_bram.snapshot_u1_ss_bram</a></tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0140000</tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.snapshot_u2_ss_bram.snapshot_u2_ss_bram"><tt><a href="#axi4lite_top.snapshot_u2_ss_bram.snapshot_u2_ss_bram">axi4lite_top.snapshot_u2_ss_bram.snapshot_u2_ss_bram</a></tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0180000</tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.snapshot_u3_ss_bram.snapshot_u3_ss_bram"><tt><a href="#axi4lite_top.snapshot_u3_ss_bram.snapshot_u3_ss_bram">axi4lite_top.snapshot_u3_ss_bram.snapshot_u3_ss_bram</a></tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01C0000</tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.test_bram.test_bram"><tt><a href="#axi4lite_top.test_bram.test_bram">axi4lite_top.test_bram.test_bram</a></tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0200000</tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.snapshot_ctrl"><tt><a href="#axi4lite_top.sw_reg.snapshot_ctrl">axi4lite_top.sw_reg.snapshot_ctrl</a></tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0204000</tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.snapshot_m00_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.snapshot_m00_ss_ctrl">axi4lite_top.sw_reg.snapshot_m00_ss_ctrl</a></tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0204004</tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.snapshot_m00_ss_status"><tt><a href="#axi4lite_top.sw_reg.snapshot_m00_ss_status">axi4lite_top.sw_reg.snapshot_m00_ss_status</a></tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0204008</tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.snapshot_m10_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.snapshot_m10_ss_ctrl">axi4lite_top.sw_reg.snapshot_m10_ss_ctrl</a></tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA020400C</tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.snapshot_m10_ss_status"><tt><a href="#axi4lite_top.sw_reg.snapshot_m10_ss_status">axi4lite_top.sw_reg.snapshot_m10_ss_status</a></tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0204010</tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.snapshot_m20_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.snapshot_m20_ss_ctrl">axi4lite_top.sw_reg.snapshot_m20_ss_ctrl</a></tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0204014</tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.snapshot_m20_ss_status"><tt><a href="#axi4lite_top.sw_reg.snapshot_m20_ss_status">axi4lite_top.sw_reg.snapshot_m20_ss_status</a></tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0204018</tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.snapshot_m30_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.snapshot_m30_ss_ctrl">axi4lite_top.sw_reg.snapshot_m30_ss_ctrl</a></tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA020401C</tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.snapshot_m30_ss_status"><tt><a href="#axi4lite_top.sw_reg.snapshot_m30_ss_status">axi4lite_top.sw_reg.snapshot_m30_ss_status</a></tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0204020</tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.snapshot_u1_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.snapshot_u1_ss_ctrl">axi4lite_top.sw_reg.snapshot_u1_ss_ctrl</a></tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0204024</tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.snapshot_u1_ss_status"><tt><a href="#axi4lite_top.sw_reg.snapshot_u1_ss_status">axi4lite_top.sw_reg.snapshot_u1_ss_status</a></tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0204028</tt></td>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:57:53,404][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.snapshot_u2_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.snapshot_u2_ss_ctrl">axi4lite_top.sw_reg.snapshot_u2_ss_ctrl</a></tt></td>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA020402C</tt></td>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.snapshot_u2_ss_status"><tt><a href="#axi4lite_top.sw_reg.snapshot_u2_ss_status">axi4lite_top.sw_reg.snapshot_u2_ss_status</a></tt></td>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0204030</tt></td>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.snapshot_u3_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.snapshot_u3_ss_ctrl">axi4lite_top.sw_reg.snapshot_u3_ss_ctrl</a></tt></td>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0204034</tt></td>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.snapshot_u3_ss_status"><tt><a href="#axi4lite_top.sw_reg.snapshot_u3_ss_status">axi4lite_top.sw_reg.snapshot_u3_ss_status</a></tt></td>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0204038</tt></td>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.test_bram_control"><tt><a href="#axi4lite_top.sw_reg.test_bram_control">axi4lite_top.sw_reg.test_bram_control</a></tt></td>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA020403C</tt></td>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys.board_id"><tt><a href="#axi4lite_top.sys.board_id">axi4lite_top.sys.board_id</a></tt></td>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0204040</tt></td>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys.rev"><tt><a href="#axi4lite_top.sys.rev">axi4lite_top.sys.rev</a></tt></td>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0204044</tt></td>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys.rev_rcs"><tt><a href="#axi4lite_top.sys.rev_rcs">axi4lite_top.sys.rev_rcs</a></tt></td>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA020404C</tt></td>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys.scratchpad"><tt><a href="#axi4lite_top.sys.scratchpad">axi4lite_top.sys.scratchpad</a></tt></td>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0204050</tt></td>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys.clkcounter"><tt><a href="#axi4lite_top.sys.clkcounter">axi4lite_top.sys.clkcounter</a></tt></td>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0204054</tt></td>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2024-03-16 09:57:53,405][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </table>
[2024-03-16 09:57:53,408][xml2ic.py:867][__init__][INFO][MainThread]: Generated HTML File: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_xml_output/html/axi4lite_top_ic_memory_map_output.html
[2024-03-16 09:57:53,408][xml2ic.py:885][__init__][INFO][MainThread]: Done!
[2024-03-16 09:57:53,408][xml2ic.py:886][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2024-03-16 09:57:53,409][xml2vhdl.py:133][__init__][INFO][MainThread]: []
[2024-03-16 09:57:53,409][toolflow.py:222][generate_hdl][INFO][MainThread]: instantiating user_ip
[2024-03-16 09:57:53,409][verilog.py:645][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: default
[2024-03-16 09:57:53,410][verilog.py:645][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: usermodule: rfdc_test_ip
[2024-03-16 09:57:53,410][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "clk" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,410][verilog.py:984][add_port][DEBUG][MainThread]:   Port "clk" is new
[2024-03-16 09:57:53,410][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_rfdc_m00_axis_tdata" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,410][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_rfdc_m00_axis_tdata" is new
[2024-03-16 09:57:53,410][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_rfdc_m10_axis_tdata" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,410][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_rfdc_m10_axis_tdata" is new
[2024-03-16 09:57:53,410][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_rfdc_m20_axis_tdata" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,410][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_rfdc_m20_axis_tdata" is new
[2024-03-16 09:57:53,410][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_rfdc_m30_axis_tdata" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,410][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_rfdc_m30_axis_tdata" is new
[2024-03-16 09:57:53,411][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_ctrl_user_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,411][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_ctrl_user_data_out" is new
[2024-03-16 09:57:53,411][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m00_ss_bram_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,411][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m00_ss_bram_data_out" is new
[2024-03-16 09:57:53,411][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m00_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,411][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m00_ss_ctrl_user_data_out" is new
[2024-03-16 09:57:53,411][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m10_ss_bram_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,411][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m10_ss_bram_data_out" is new
[2024-03-16 09:57:53,411][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m10_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,411][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m10_ss_ctrl_user_data_out" is new
[2024-03-16 09:57:53,411][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m20_ss_bram_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,412][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m20_ss_bram_data_out" is new
[2024-03-16 09:57:53,412][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m20_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,412][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m20_ss_ctrl_user_data_out" is new
[2024-03-16 09:57:53,412][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m30_ss_bram_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,412][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m30_ss_bram_data_out" is new
[2024-03-16 09:57:53,412][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m30_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,412][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m30_ss_ctrl_user_data_out" is new
[2024-03-16 09:57:53,412][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u1_ss_bram_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,412][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u1_ss_bram_data_out" is new
[2024-03-16 09:57:53,412][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u1_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,412][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u1_ss_ctrl_user_data_out" is new
[2024-03-16 09:57:53,412][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u2_ss_bram_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,412][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u2_ss_bram_data_out" is new
[2024-03-16 09:57:53,412][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u2_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,412][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u2_ss_ctrl_user_data_out" is new
[2024-03-16 09:57:53,412][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u3_ss_bram_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,412][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u3_ss_bram_data_out" is new
[2024-03-16 09:57:53,412][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u3_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,412][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u3_ss_ctrl_user_data_out" is new
[2024-03-16 09:57:53,412][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_test_bram_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,412][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_test_bram_data_out" is new
[2024-03-16 09:57:53,412][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_test_bram_control_user_data_out" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,412][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_test_bram_control_user_data_out" is new
[2024-03-16 09:57:53,412][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_gpio_gateway" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,412][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_gpio_gateway" is new
[2024-03-16 09:57:53,412][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_rfdc_s00_axis_tdata" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,412][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_rfdc_s00_axis_tdata" is new
[2024-03-16 09:57:53,412][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m00_ss_bram_addr" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,412][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m00_ss_bram_addr" is new
[2024-03-16 09:57:53,412][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m00_ss_bram_data_in" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,412][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m00_ss_bram_data_in" is new
[2024-03-16 09:57:53,412][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m00_ss_bram_we" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,412][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m00_ss_bram_we" is new
[2024-03-16 09:57:53,412][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m00_ss_status_user_data_in" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,412][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m00_ss_status_user_data_in" is new
[2024-03-16 09:57:53,412][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m10_ss_bram_addr" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,412][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m10_ss_bram_addr" is new
[2024-03-16 09:57:53,412][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m10_ss_bram_data_in" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,412][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m10_ss_bram_data_in" is new
[2024-03-16 09:57:53,412][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m10_ss_bram_we" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,412][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m10_ss_bram_we" is new
[2024-03-16 09:57:53,412][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m10_ss_status_user_data_in" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,412][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m10_ss_status_user_data_in" is new
[2024-03-16 09:57:53,412][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m20_ss_bram_addr" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,412][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m20_ss_bram_addr" is new
[2024-03-16 09:57:53,412][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m20_ss_bram_data_in" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,412][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m20_ss_bram_data_in" is new
[2024-03-16 09:57:53,412][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m20_ss_bram_we" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,412][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m20_ss_bram_we" is new
[2024-03-16 09:57:53,412][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m20_ss_status_user_data_in" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,412][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m20_ss_status_user_data_in" is new
[2024-03-16 09:57:53,412][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m30_ss_bram_addr" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,412][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m30_ss_bram_addr" is new
[2024-03-16 09:57:53,412][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m30_ss_bram_data_in" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,412][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m30_ss_bram_data_in" is new
[2024-03-16 09:57:53,412][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m30_ss_bram_we" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,413][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m30_ss_bram_we" is new
[2024-03-16 09:57:53,413][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_m30_ss_status_user_data_in" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,413][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_m30_ss_status_user_data_in" is new
[2024-03-16 09:57:53,413][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u1_ss_bram_addr" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,413][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u1_ss_bram_addr" is new
[2024-03-16 09:57:53,413][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u1_ss_bram_data_in" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,413][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u1_ss_bram_data_in" is new
[2024-03-16 09:57:53,413][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u1_ss_bram_we" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,413][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u1_ss_bram_we" is new
[2024-03-16 09:57:53,413][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u1_ss_status_user_data_in" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,413][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u1_ss_status_user_data_in" is new
[2024-03-16 09:57:53,413][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u2_ss_bram_addr" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,413][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u2_ss_bram_addr" is new
[2024-03-16 09:57:53,413][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u2_ss_bram_data_in" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,413][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u2_ss_bram_data_in" is new
[2024-03-16 09:57:53,413][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u2_ss_bram_we" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,413][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u2_ss_bram_we" is new
[2024-03-16 09:57:53,413][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u2_ss_status_user_data_in" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,413][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u2_ss_status_user_data_in" is new
[2024-03-16 09:57:53,413][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u3_ss_bram_addr" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,413][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u3_ss_bram_addr" is new
[2024-03-16 09:57:53,413][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u3_ss_bram_data_in" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,413][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u3_ss_bram_data_in" is new
[2024-03-16 09:57:53,413][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u3_ss_bram_we" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,413][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u3_ss_bram_we" is new
[2024-03-16 09:57:53,413][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_snapshot_u3_ss_status_user_data_in" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,413][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_snapshot_u3_ss_status_user_data_in" is new
[2024-03-16 09:57:53,413][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_test_bram_addr" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,413][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_test_bram_addr" is new
[2024-03-16 09:57:53,413][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_test_bram_data_in" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,413][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_test_bram_data_in" is new
[2024-03-16 09:57:53,413][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "rfdc_test_test_bram_we" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,413][verilog.py:984][add_port][DEBUG][MainThread]:   Port "rfdc_test_test_bram_we" is new
[2024-03-16 09:57:53,413][toolflow.py:224][generate_hdl][INFO][MainThread]: Finalizing top-level design
[2024-03-16 09:57:53,413][toolflow.py:226][generate_hdl][INFO][MainThread]: regenerating top
[2024-03-16 09:57:53,413][toolflow.py:610][regenerate_top][DEBUG][MainThread]: Looking for a max_devices_per_arbiter spec
[2024-03-16 09:57:53,413][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for axi4lite_interconnect
[2024-03-16 09:57:53,413][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aclk as signal axil_clk to top
[2024-03-16 09:57:53,413][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "axil_clk" is new
[2024-03-16 09:57:53,413][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aresetn as signal axil_rst_n to top
[2024-03-16 09:57:53,413][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" is new
[2024-03-16 09:57:53,413][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_m00_ss_bram_snapshot_m00_ss_bram_add as signal rfdc_test_snapshot_m00_ss_bram_addr to top
[2024-03-16 09:57:53,413][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m00_ss_bram_addr" already exists
[2024-03-16 09:57:53,413][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_m00_ss_bram_snapshot_m00_ss_bram_data_in as signal rfdc_test_snapshot_m00_ss_bram_data_in to top
[2024-03-16 09:57:53,413][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m00_ss_bram_data_in" already exists
[2024-03-16 09:57:53,413][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_m00_ss_bram_snapshot_m00_ss_bram_data_out as signal rfdc_test_snapshot_m00_ss_bram_data_out to top
[2024-03-16 09:57:53,414][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m00_ss_bram_data_out" already exists
[2024-03-16 09:57:53,414][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_m00_ss_bram_snapshot_m00_ss_bram_we as signal rfdc_test_snapshot_m00_ss_bram_we to top
[2024-03-16 09:57:53,414][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m00_ss_bram_we" already exists
[2024-03-16 09:57:53,414][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_m10_ss_bram_snapshot_m10_ss_bram_add as signal rfdc_test_snapshot_m10_ss_bram_addr to top
[2024-03-16 09:57:53,414][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m10_ss_bram_addr" already exists
[2024-03-16 09:57:53,414][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_m10_ss_bram_snapshot_m10_ss_bram_data_in as signal rfdc_test_snapshot_m10_ss_bram_data_in to top
[2024-03-16 09:57:53,414][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m10_ss_bram_data_in" already exists
[2024-03-16 09:57:53,415][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_m10_ss_bram_snapshot_m10_ss_bram_data_out as signal rfdc_test_snapshot_m10_ss_bram_data_out to top
[2024-03-16 09:57:53,415][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m10_ss_bram_data_out" already exists
[2024-03-16 09:57:53,415][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_m10_ss_bram_snapshot_m10_ss_bram_we as signal rfdc_test_snapshot_m10_ss_bram_we to top
[2024-03-16 09:57:53,415][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m10_ss_bram_we" already exists
[2024-03-16 09:57:53,415][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_m20_ss_bram_snapshot_m20_ss_bram_add as signal rfdc_test_snapshot_m20_ss_bram_addr to top
[2024-03-16 09:57:53,415][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m20_ss_bram_addr" already exists
[2024-03-16 09:57:53,415][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_m20_ss_bram_snapshot_m20_ss_bram_data_in as signal rfdc_test_snapshot_m20_ss_bram_data_in to top
[2024-03-16 09:57:53,415][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m20_ss_bram_data_in" already exists
[2024-03-16 09:57:53,415][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_m20_ss_bram_snapshot_m20_ss_bram_data_out as signal rfdc_test_snapshot_m20_ss_bram_data_out to top
[2024-03-16 09:57:53,415][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m20_ss_bram_data_out" already exists
[2024-03-16 09:57:53,415][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_m20_ss_bram_snapshot_m20_ss_bram_we as signal rfdc_test_snapshot_m20_ss_bram_we to top
[2024-03-16 09:57:53,415][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m20_ss_bram_we" already exists
[2024-03-16 09:57:53,416][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_m30_ss_bram_snapshot_m30_ss_bram_add as signal rfdc_test_snapshot_m30_ss_bram_addr to top
[2024-03-16 09:57:53,416][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m30_ss_bram_addr" already exists
[2024-03-16 09:57:53,416][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_m30_ss_bram_snapshot_m30_ss_bram_data_in as signal rfdc_test_snapshot_m30_ss_bram_data_in to top
[2024-03-16 09:57:53,416][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m30_ss_bram_data_in" already exists
[2024-03-16 09:57:53,416][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_m30_ss_bram_snapshot_m30_ss_bram_data_out as signal rfdc_test_snapshot_m30_ss_bram_data_out to top
[2024-03-16 09:57:53,416][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m30_ss_bram_data_out" already exists
[2024-03-16 09:57:53,416][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_m30_ss_bram_snapshot_m30_ss_bram_we as signal rfdc_test_snapshot_m30_ss_bram_we to top
[2024-03-16 09:57:53,416][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m30_ss_bram_we" already exists
[2024-03-16 09:57:53,416][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_u1_ss_bram_snapshot_u1_ss_bram_add as signal rfdc_test_snapshot_u1_ss_bram_addr to top
[2024-03-16 09:57:53,416][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u1_ss_bram_addr" already exists
[2024-03-16 09:57:53,416][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_u1_ss_bram_snapshot_u1_ss_bram_data_in as signal rfdc_test_snapshot_u1_ss_bram_data_in to top
[2024-03-16 09:57:53,416][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u1_ss_bram_data_in" already exists
[2024-03-16 09:57:53,416][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_u1_ss_bram_snapshot_u1_ss_bram_data_out as signal rfdc_test_snapshot_u1_ss_bram_data_out to top
[2024-03-16 09:57:53,416][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u1_ss_bram_data_out" already exists
[2024-03-16 09:57:53,416][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_u1_ss_bram_snapshot_u1_ss_bram_we as signal rfdc_test_snapshot_u1_ss_bram_we to top
[2024-03-16 09:57:53,416][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u1_ss_bram_we" already exists
[2024-03-16 09:57:53,416][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_u2_ss_bram_snapshot_u2_ss_bram_add as signal rfdc_test_snapshot_u2_ss_bram_addr to top
[2024-03-16 09:57:53,416][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u2_ss_bram_addr" already exists
[2024-03-16 09:57:53,416][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_u2_ss_bram_snapshot_u2_ss_bram_data_in as signal rfdc_test_snapshot_u2_ss_bram_data_in to top
[2024-03-16 09:57:53,416][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u2_ss_bram_data_in" already exists
[2024-03-16 09:57:53,416][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_u2_ss_bram_snapshot_u2_ss_bram_data_out as signal rfdc_test_snapshot_u2_ss_bram_data_out to top
[2024-03-16 09:57:53,416][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u2_ss_bram_data_out" already exists
[2024-03-16 09:57:53,416][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_u2_ss_bram_snapshot_u2_ss_bram_we as signal rfdc_test_snapshot_u2_ss_bram_we to top
[2024-03-16 09:57:53,416][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u2_ss_bram_we" already exists
[2024-03-16 09:57:53,416][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_u3_ss_bram_snapshot_u3_ss_bram_add as signal rfdc_test_snapshot_u3_ss_bram_addr to top
[2024-03-16 09:57:53,416][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u3_ss_bram_addr" already exists
[2024-03-16 09:57:53,416][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_u3_ss_bram_snapshot_u3_ss_bram_data_in as signal rfdc_test_snapshot_u3_ss_bram_data_in to top
[2024-03-16 09:57:53,416][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u3_ss_bram_data_in" already exists
[2024-03-16 09:57:53,416][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_u3_ss_bram_snapshot_u3_ss_bram_data_out as signal rfdc_test_snapshot_u3_ss_bram_data_out to top
[2024-03-16 09:57:53,416][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u3_ss_bram_data_out" already exists
[2024-03-16 09:57:53,416][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_snapshot_u3_ss_bram_snapshot_u3_ss_bram_we as signal rfdc_test_snapshot_u3_ss_bram_we to top
[2024-03-16 09:57:53,416][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u3_ss_bram_we" already exists
[2024-03-16 09:57:53,416][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_test_bram_test_bram_add as signal rfdc_test_test_bram_addr to top
[2024-03-16 09:57:53,416][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_test_bram_addr" already exists
[2024-03-16 09:57:53,416][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_test_bram_test_bram_data_in as signal rfdc_test_test_bram_data_in to top
[2024-03-16 09:57:53,416][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_test_bram_data_in" already exists
[2024-03-16 09:57:53,416][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_test_bram_test_bram_data_out as signal rfdc_test_test_bram_data_out to top
[2024-03-16 09:57:53,416][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_test_bram_data_out" already exists
[2024-03-16 09:57:53,416][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_test_bram_test_bram_we as signal rfdc_test_test_bram_we to top
[2024-03-16 09:57:53,416][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_test_bram_we" already exists
[2024-03-16 09:57:53,416][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_ctrl_out as signal rfdc_test_snapshot_ctrl_out to top
[2024-03-16 09:57:53,416][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_ctrl_out" is new
[2024-03-16 09:57:53,416][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_ctrl_out_we as signal rfdc_test_snapshot_ctrl_out_we to top
[2024-03-16 09:57:53,417][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_ctrl_out_we" is new
[2024-03-16 09:57:53,417][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_m00_ss_ctrl_out as signal rfdc_test_snapshot_m00_ss_ctrl_out to top
[2024-03-16 09:57:53,417][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m00_ss_ctrl_out" is new
[2024-03-16 09:57:53,417][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_m00_ss_ctrl_out_we as signal rfdc_test_snapshot_m00_ss_ctrl_out_we to top
[2024-03-16 09:57:53,417][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m00_ss_ctrl_out_we" is new
[2024-03-16 09:57:53,417][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_m00_ss_status_in as signal rfdc_test_snapshot_m00_ss_status_in to top
[2024-03-16 09:57:53,417][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m00_ss_status_in" is new
[2024-03-16 09:57:53,417][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_m00_ss_status_in_we as signal rfdc_test_snapshot_m00_ss_status_in_we to top
[2024-03-16 09:57:53,417][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m00_ss_status_in_we" is new
[2024-03-16 09:57:53,417][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_m10_ss_ctrl_out as signal rfdc_test_snapshot_m10_ss_ctrl_out to top
[2024-03-16 09:57:53,417][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m10_ss_ctrl_out" is new
[2024-03-16 09:57:53,417][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_m10_ss_ctrl_out_we as signal rfdc_test_snapshot_m10_ss_ctrl_out_we to top
[2024-03-16 09:57:53,417][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m10_ss_ctrl_out_we" is new
[2024-03-16 09:57:53,417][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_m10_ss_status_in as signal rfdc_test_snapshot_m10_ss_status_in to top
[2024-03-16 09:57:53,417][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m10_ss_status_in" is new
[2024-03-16 09:57:53,417][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_m10_ss_status_in_we as signal rfdc_test_snapshot_m10_ss_status_in_we to top
[2024-03-16 09:57:53,417][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m10_ss_status_in_we" is new
[2024-03-16 09:57:53,417][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_m20_ss_ctrl_out as signal rfdc_test_snapshot_m20_ss_ctrl_out to top
[2024-03-16 09:57:53,417][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m20_ss_ctrl_out" is new
[2024-03-16 09:57:53,417][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_m20_ss_ctrl_out_we as signal rfdc_test_snapshot_m20_ss_ctrl_out_we to top
[2024-03-16 09:57:53,417][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m20_ss_ctrl_out_we" is new
[2024-03-16 09:57:53,417][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_m20_ss_status_in as signal rfdc_test_snapshot_m20_ss_status_in to top
[2024-03-16 09:57:53,417][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m20_ss_status_in" is new
[2024-03-16 09:57:53,417][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_m20_ss_status_in_we as signal rfdc_test_snapshot_m20_ss_status_in_we to top
[2024-03-16 09:57:53,417][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m20_ss_status_in_we" is new
[2024-03-16 09:57:53,417][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_m30_ss_ctrl_out as signal rfdc_test_snapshot_m30_ss_ctrl_out to top
[2024-03-16 09:57:53,418][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m30_ss_ctrl_out" is new
[2024-03-16 09:57:53,418][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_m30_ss_ctrl_out_we as signal rfdc_test_snapshot_m30_ss_ctrl_out_we to top
[2024-03-16 09:57:53,418][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m30_ss_ctrl_out_we" is new
[2024-03-16 09:57:53,418][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_m30_ss_status_in as signal rfdc_test_snapshot_m30_ss_status_in to top
[2024-03-16 09:57:53,418][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m30_ss_status_in" is new
[2024-03-16 09:57:53,418][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_m30_ss_status_in_we as signal rfdc_test_snapshot_m30_ss_status_in_we to top
[2024-03-16 09:57:53,418][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m30_ss_status_in_we" is new
[2024-03-16 09:57:53,418][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_u1_ss_ctrl_out as signal rfdc_test_snapshot_u1_ss_ctrl_out to top
[2024-03-16 09:57:53,418][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u1_ss_ctrl_out" is new
[2024-03-16 09:57:53,418][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_u1_ss_ctrl_out_we as signal rfdc_test_snapshot_u1_ss_ctrl_out_we to top
[2024-03-16 09:57:53,418][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u1_ss_ctrl_out_we" is new
[2024-03-16 09:57:53,418][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_u1_ss_status_in as signal rfdc_test_snapshot_u1_ss_status_in to top
[2024-03-16 09:57:53,418][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u1_ss_status_in" is new
[2024-03-16 09:57:53,418][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_u1_ss_status_in_we as signal rfdc_test_snapshot_u1_ss_status_in_we to top
[2024-03-16 09:57:53,418][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u1_ss_status_in_we" is new
[2024-03-16 09:57:53,418][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_u2_ss_ctrl_out as signal rfdc_test_snapshot_u2_ss_ctrl_out to top
[2024-03-16 09:57:53,418][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u2_ss_ctrl_out" is new
[2024-03-16 09:57:53,418][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_u2_ss_ctrl_out_we as signal rfdc_test_snapshot_u2_ss_ctrl_out_we to top
[2024-03-16 09:57:53,418][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u2_ss_ctrl_out_we" is new
[2024-03-16 09:57:53,418][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_u2_ss_status_in as signal rfdc_test_snapshot_u2_ss_status_in to top
[2024-03-16 09:57:53,418][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u2_ss_status_in" is new
[2024-03-16 09:57:53,418][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_u2_ss_status_in_we as signal rfdc_test_snapshot_u2_ss_status_in_we to top
[2024-03-16 09:57:53,418][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u2_ss_status_in_we" is new
[2024-03-16 09:57:53,418][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_u3_ss_ctrl_out as signal rfdc_test_snapshot_u3_ss_ctrl_out to top
[2024-03-16 09:57:53,418][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u3_ss_ctrl_out" is new
[2024-03-16 09:57:53,418][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_u3_ss_ctrl_out_we as signal rfdc_test_snapshot_u3_ss_ctrl_out_we to top
[2024-03-16 09:57:53,418][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u3_ss_ctrl_out_we" is new
[2024-03-16 09:57:53,418][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_u3_ss_status_in as signal rfdc_test_snapshot_u3_ss_status_in to top
[2024-03-16 09:57:53,418][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u3_ss_status_in" is new
[2024-03-16 09:57:53,418][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_snapshot_u3_ss_status_in_we as signal rfdc_test_snapshot_u3_ss_status_in_we to top
[2024-03-16 09:57:53,418][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u3_ss_status_in_we" is new
[2024-03-16 09:57:53,418][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_test_bram_control_out as signal rfdc_test_test_bram_control_out to top
[2024-03-16 09:57:53,418][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_test_bram_control_out" is new
[2024-03-16 09:57:53,418][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_test_bram_control_out_we as signal rfdc_test_test_bram_control_out_we to top
[2024-03-16 09:57:53,418][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_test_bram_control_out_we" is new
[2024-03-16 09:57:53,418][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_board_id_in as signal rfdc_test_board_id_in to top
[2024-03-16 09:57:53,418][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_board_id_in" is new
[2024-03-16 09:57:53,418][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_board_id_in_we as signal rfdc_test_board_id_in_we to top
[2024-03-16 09:57:53,418][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_board_id_in_we" is new
[2024-03-16 09:57:53,418][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_rev_in as signal rfdc_test_rev_in to top
[2024-03-16 09:57:53,419][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_rev_in" is new
[2024-03-16 09:57:53,419][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_rev_in_we as signal rfdc_test_rev_in_we to top
[2024-03-16 09:57:53,419][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_rev_in_we" is new
[2024-03-16 09:57:53,419][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_rev_rcs_in as signal rfdc_test_rev_rcs_in to top
[2024-03-16 09:57:53,419][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_rev_rcs_in" is new
[2024-03-16 09:57:53,419][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_rev_rcs_in_we as signal rfdc_test_rev_rcs_in_we to top
[2024-03-16 09:57:53,419][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_rev_rcs_in_we" is new
[2024-03-16 09:57:53,419][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_scratchpad_out as signal rfdc_test_scratchpad_out to top
[2024-03-16 09:57:53,419][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_scratchpad_out" is new
[2024-03-16 09:57:53,419][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_scratchpad_out_we as signal rfdc_test_scratchpad_out_we to top
[2024-03-16 09:57:53,419][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_scratchpad_out_we" is new
[2024-03-16 09:57:53,419][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_clkcounter_in as signal rfdc_test_clkcounter_in to top
[2024-03-16 09:57:53,419][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_clkcounter_in" is new
[2024-03-16 09:57:53,419][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_clkcounter_in_we as signal rfdc_test_clkcounter_in_we to top
[2024-03-16 09:57:53,419][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_clkcounter_in_we" is new
[2024-03-16 09:57:53,419][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_ip_inst
[2024-03-16 09:57:53,419][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_gpio
[2024-03-16 09:57:53,419][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal rfdc_test_gpio_gateway to top
[2024-03-16 09:57:53,419][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_gpio_gateway" is new
[2024-03-16 09:57:53,419][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2024-03-16 09:57:53,419][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "gpio_led_0_0_ext" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,419][verilog.py:984][add_port][DEBUG][MainThread]:   Port "gpio_led_0_0_ext" is new
[2024-03-16 09:57:53,419][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zrf16_49dr_bd_inst
[2024-03-16 09:57:53,419][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_awaddr as signal m_axi4lite_rfdc_awaddr to top
[2024-03-16 09:57:53,419][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_awaddr" is new
[2024-03-16 09:57:53,419][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_awvalid as signal m_axi4lite_rfdc_awvalid to top
[2024-03-16 09:57:53,419][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_awvalid" is new
[2024-03-16 09:57:53,419][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_awready as signal m_axi4lite_rfdc_awready to top
[2024-03-16 09:57:53,419][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_awready" is new
[2024-03-16 09:57:53,419][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_wdata as signal m_axi4lite_rfdc_wdata to top
[2024-03-16 09:57:53,419][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_wdata" is new
[2024-03-16 09:57:53,419][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_wstrb as signal m_axi4lite_rfdc_wstrb to top
[2024-03-16 09:57:53,419][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_wstrb" is new
[2024-03-16 09:57:53,419][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_wvalid as signal m_axi4lite_rfdc_wvalid to top
[2024-03-16 09:57:53,419][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_wvalid" is new
[2024-03-16 09:57:53,419][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_wready as signal m_axi4lite_rfdc_wready to top
[2024-03-16 09:57:53,419][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_wready" is new
[2024-03-16 09:57:53,419][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_bresp as signal m_axi4lite_rfdc_bresp to top
[2024-03-16 09:57:53,419][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_bresp" is new
[2024-03-16 09:57:53,419][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_bvalid as signal m_axi4lite_rfdc_bvalid to top
[2024-03-16 09:57:53,419][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_bvalid" is new
[2024-03-16 09:57:53,419][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_bready as signal m_axi4lite_rfdc_bready to top
[2024-03-16 09:57:53,419][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_bready" is new
[2024-03-16 09:57:53,419][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_araddr as signal m_axi4lite_rfdc_araddr to top
[2024-03-16 09:57:53,419][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_araddr" is new
[2024-03-16 09:57:53,420][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_arvalid as signal m_axi4lite_rfdc_arvalid to top
[2024-03-16 09:57:53,420][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_arvalid" is new
[2024-03-16 09:57:53,420][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_arready as signal m_axi4lite_rfdc_arready to top
[2024-03-16 09:57:53,420][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_arready" is new
[2024-03-16 09:57:53,420][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_rdata as signal m_axi4lite_rfdc_rdata to top
[2024-03-16 09:57:53,420][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_rdata" is new
[2024-03-16 09:57:53,420][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_rresp as signal m_axi4lite_rfdc_rresp to top
[2024-03-16 09:57:53,420][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_rresp" is new
[2024-03-16 09:57:53,420][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_rvalid as signal m_axi4lite_rfdc_rvalid to top
[2024-03-16 09:57:53,420][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_rvalid" is new
[2024-03-16 09:57:53,420][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rfdc_rready as signal m_axi4lite_rfdc_rready to top
[2024-03-16 09:57:53,420][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_rfdc_rready" is new
[2024-03-16 09:57:53,420][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port irq as signal rfdc_irq to top
[2024-03-16 09:57:53,420][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_irq" is new
[2024-03-16 09:57:53,420][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sysref_in_p to top
[2024-03-16 09:57:53,420][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sysref_in_p" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,420][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sysref_in_p" is new
[2024-03-16 09:57:53,420][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sysref_in_n to top
[2024-03-16 09:57:53,420][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "sysref_in_n" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,420][verilog.py:984][add_port][DEBUG][MainThread]:   Port "sysref_in_n" is new
[2024-03-16 09:57:53,420][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port s_axi_aclk as signal axil_clk to top
[2024-03-16 09:57:53,420][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2024-03-16 09:57:53,420][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port s_axi_aresetn as signal axil_rst_n to top
[2024-03-16 09:57:53,420][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2024-03-16 09:57:53,420][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_sysref_adc as signal user_sysref_adc to top
[2024-03-16 09:57:53,420][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "user_sysref_adc" is new
[2024-03-16 09:57:53,420][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m0_axis_aclk as signal m0_axis_aclk to top
[2024-03-16 09:57:53,420][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m0_axis_aclk" is new
[2024-03-16 09:57:53,420][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m0_axis_aresetn as signal axil_rst_n to top
[2024-03-16 09:57:53,420][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2024-03-16 09:57:53,420][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_adc0 as signal clk_adc0 to top
[2024-03-16 09:57:53,420][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "clk_adc0" is new
[2024-03-16 09:57:53,420][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port vin00_p to top
[2024-03-16 09:57:53,420][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "vin00_p" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,420][verilog.py:984][add_port][DEBUG][MainThread]:   Port "vin00_p" is new
[2024-03-16 09:57:53,420][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port vin00_n to top
[2024-03-16 09:57:53,420][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "vin00_n" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,420][verilog.py:984][add_port][DEBUG][MainThread]:   Port "vin00_n" is new
[2024-03-16 09:57:53,420][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m00_axis_tdata as signal rfdc_test_rfdc_m00_axis_tdata to top
[2024-03-16 09:57:53,420][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_rfdc_m00_axis_tdata" is new
[2024-03-16 09:57:53,420][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m00_axis_tvalid as signal m00_axis_tvalid to top
[2024-03-16 09:57:53,420][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m00_axis_tvalid" is new
[2024-03-16 09:57:53,420][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m1_axis_aclk as signal m1_axis_aclk to top
[2024-03-16 09:57:53,421][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m1_axis_aclk" is new
[2024-03-16 09:57:53,421][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m1_axis_aresetn as signal axil_rst_n to top
[2024-03-16 09:57:53,421][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2024-03-16 09:57:53,421][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_adc1 as signal clk_adc1 to top
[2024-03-16 09:57:53,421][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "clk_adc1" is new
[2024-03-16 09:57:53,421][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port vin10_p to top
[2024-03-16 09:57:53,421][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "vin10_p" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,421][verilog.py:984][add_port][DEBUG][MainThread]:   Port "vin10_p" is new
[2024-03-16 09:57:53,421][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port vin10_n to top
[2024-03-16 09:57:53,421][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "vin10_n" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,421][verilog.py:984][add_port][DEBUG][MainThread]:   Port "vin10_n" is new
[2024-03-16 09:57:53,421][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m10_axis_tdata as signal rfdc_test_rfdc_m10_axis_tdata to top
[2024-03-16 09:57:53,421][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_rfdc_m10_axis_tdata" is new
[2024-03-16 09:57:53,421][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m10_axis_tvalid as signal m10_axis_tvalid to top
[2024-03-16 09:57:53,421][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m10_axis_tvalid" is new
[2024-03-16 09:57:53,421][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m2_axis_aclk as signal m2_axis_aclk to top
[2024-03-16 09:57:53,421][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m2_axis_aclk" is new
[2024-03-16 09:57:53,421][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m2_axis_aresetn as signal axil_rst_n to top
[2024-03-16 09:57:53,421][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2024-03-16 09:57:53,421][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_adc2 as signal clk_adc2 to top
[2024-03-16 09:57:53,421][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "clk_adc2" is new
[2024-03-16 09:57:53,421][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port adc2_clk_p to top
[2024-03-16 09:57:53,421][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "adc2_clk_p" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,421][verilog.py:984][add_port][DEBUG][MainThread]:   Port "adc2_clk_p" is new
[2024-03-16 09:57:53,421][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port adc2_clk_n to top
[2024-03-16 09:57:53,421][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "adc2_clk_n" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,421][verilog.py:984][add_port][DEBUG][MainThread]:   Port "adc2_clk_n" is new
[2024-03-16 09:57:53,421][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port vin20_p to top
[2024-03-16 09:57:53,421][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "vin20_p" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,421][verilog.py:984][add_port][DEBUG][MainThread]:   Port "vin20_p" is new
[2024-03-16 09:57:53,421][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port vin20_n to top
[2024-03-16 09:57:53,421][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "vin20_n" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,421][verilog.py:984][add_port][DEBUG][MainThread]:   Port "vin20_n" is new
[2024-03-16 09:57:53,421][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m20_axis_tdata as signal rfdc_test_rfdc_m20_axis_tdata to top
[2024-03-16 09:57:53,421][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_rfdc_m20_axis_tdata" is new
[2024-03-16 09:57:53,421][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m20_axis_tvalid as signal m20_axis_tvalid to top
[2024-03-16 09:57:53,421][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m20_axis_tvalid" is new
[2024-03-16 09:57:53,421][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m3_axis_aclk as signal m3_axis_aclk to top
[2024-03-16 09:57:53,421][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m3_axis_aclk" is new
[2024-03-16 09:57:53,421][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m3_axis_aresetn as signal axil_rst_n to top
[2024-03-16 09:57:53,421][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2024-03-16 09:57:53,421][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_adc3 as signal clk_adc3 to top
[2024-03-16 09:57:53,421][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "clk_adc3" is new
[2024-03-16 09:57:53,421][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port vin30_p to top
[2024-03-16 09:57:53,421][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "vin30_p" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,421][verilog.py:984][add_port][DEBUG][MainThread]:   Port "vin30_p" is new
[2024-03-16 09:57:53,421][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port vin30_n to top
[2024-03-16 09:57:53,421][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "vin30_n" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,421][verilog.py:984][add_port][DEBUG][MainThread]:   Port "vin30_n" is new
[2024-03-16 09:57:53,422][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m30_axis_tdata as signal rfdc_test_rfdc_m30_axis_tdata to top
[2024-03-16 09:57:53,422][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_rfdc_m30_axis_tdata" is new
[2024-03-16 09:57:53,422][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m30_axis_tvalid as signal m30_axis_tvalid to top
[2024-03-16 09:57:53,422][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "m30_axis_tvalid" is new
[2024-03-16 09:57:53,422][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port s0_axis_aclk as signal s0_axis_aclk to top
[2024-03-16 09:57:53,422][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "s0_axis_aclk" is new
[2024-03-16 09:57:53,422][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port s0_axis_aresetn as signal axil_rst_n to top
[2024-03-16 09:57:53,422][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2024-03-16 09:57:53,422][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_dac0 as signal clk_dac0 to top
[2024-03-16 09:57:53,422][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "clk_dac0" is new
[2024-03-16 09:57:53,422][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dac0_clk_p to top
[2024-03-16 09:57:53,422][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "dac0_clk_p" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,422][verilog.py:984][add_port][DEBUG][MainThread]:   Port "dac0_clk_p" is new
[2024-03-16 09:57:53,422][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dac0_clk_n to top
[2024-03-16 09:57:53,422][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "dac0_clk_n" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,422][verilog.py:984][add_port][DEBUG][MainThread]:   Port "dac0_clk_n" is new
[2024-03-16 09:57:53,422][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port vout00_p to top
[2024-03-16 09:57:53,422][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "vout00_p" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,422][verilog.py:984][add_port][DEBUG][MainThread]:   Port "vout00_p" is new
[2024-03-16 09:57:53,422][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port vout00_n to top
[2024-03-16 09:57:53,422][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "vout00_n" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,422][verilog.py:984][add_port][DEBUG][MainThread]:   Port "vout00_n" is new
[2024-03-16 09:57:53,422][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port s00_axis_tdata as signal rfdc_test_rfdc_s00_axis_tdata to top
[2024-03-16 09:57:53,422][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_rfdc_s00_axis_tdata" is new
[2024-03-16 09:57:53,422][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port s00_axis_tvalid as signal s00_axis_tvalid to top
[2024-03-16 09:57:53,422][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "s00_axis_tvalid" is new
[2024-03-16 09:57:53,422][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port pl_sys_clk as signal pl_sys_clk to top
[2024-03-16 09:57:53,422][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "pl_sys_clk" is new
[2024-03-16 09:57:53,422][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst as signal axil_rst to top
[2024-03-16 09:57:53,422][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "axil_rst" is new
[2024-03-16 09:57:53,423][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_arst_n as signal axil_arst_n to top
[2024-03-16 09:57:53,423][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "axil_arst_n" is new
[2024-03-16 09:57:53,423][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_awaddr as signal M_AXI_awaddr to top
[2024-03-16 09:57:53,423][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awaddr" is new
[2024-03-16 09:57:53,423][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_awprot as signal M_AXI_awprot to top
[2024-03-16 09:57:53,423][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awprot" is new
[2024-03-16 09:57:53,423][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_awvalid as signal M_AXI_awvalid to top
[2024-03-16 09:57:53,423][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awvalid" is new
[2024-03-16 09:57:53,423][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_awready as signal M_AXI_awready to top
[2024-03-16 09:57:53,423][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awready" is new
[2024-03-16 09:57:53,423][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_wdata as signal M_AXI_wdata to top
[2024-03-16 09:57:53,423][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wdata" is new
[2024-03-16 09:57:53,423][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_wstrb as signal M_AXI_wstrb to top
[2024-03-16 09:57:53,423][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wstrb" is new
[2024-03-16 09:57:53,423][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_wvalid as signal M_AXI_wvalid to top
[2024-03-16 09:57:53,423][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wvalid" is new
[2024-03-16 09:57:53,423][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_wready as signal M_AXI_wready to top
[2024-03-16 09:57:53,423][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wready" is new
[2024-03-16 09:57:53,423][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_bresp as signal M_AXI_bresp to top
[2024-03-16 09:57:53,423][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bresp" is new
[2024-03-16 09:57:53,423][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_bvalid as signal M_AXI_bvalid to top
[2024-03-16 09:57:53,423][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bvalid" is new
[2024-03-16 09:57:53,423][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_bready as signal M_AXI_bready to top
[2024-03-16 09:57:53,423][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bready" is new
[2024-03-16 09:57:53,423][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_araddr as signal M_AXI_araddr to top
[2024-03-16 09:57:53,423][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_araddr" is new
[2024-03-16 09:57:53,423][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_arprot as signal M_AXI_arprot to top
[2024-03-16 09:57:53,423][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arprot" is new
[2024-03-16 09:57:53,423][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_arvalid as signal M_AXI_arvalid to top
[2024-03-16 09:57:53,423][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arvalid" is new
[2024-03-16 09:57:53,423][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_arready as signal M_AXI_arready to top
[2024-03-16 09:57:53,423][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arready" is new
[2024-03-16 09:57:53,423][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_rdata as signal M_AXI_rdata to top
[2024-03-16 09:57:53,423][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rdata" is new
[2024-03-16 09:57:53,423][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_rresp as signal M_AXI_rresp to top
[2024-03-16 09:57:53,423][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rresp" is new
[2024-03-16 09:57:53,423][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_rvalid as signal M_AXI_rvalid to top
[2024-03-16 09:57:53,424][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rvalid" is new
[2024-03-16 09:57:53,424][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port m_axi_rready as signal M_AXI_rready to top
[2024-03-16 09:57:53,424][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rready" is new
[2024-03-16 09:57:53,424][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for mts_pl_sysref_sync_inst
[2024-03-16 09:57:53,424][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port pl_sysref_p to top
[2024-03-16 09:57:53,424][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "pl_sysref_p" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,424][verilog.py:984][add_port][DEBUG][MainThread]:   Port "pl_sysref_p" is new
[2024-03-16 09:57:53,424][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port pl_sysref_n to top
[2024-03-16 09:57:53,424][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "pl_sysref_n" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,424][verilog.py:984][add_port][DEBUG][MainThread]:   Port "pl_sysref_n" is new
[2024-03-16 09:57:53,424][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port pl_clk as signal user_clk to top
[2024-03-16 09:57:53,424][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "user_clk" already exists
[2024-03-16 09:57:53,424][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_sysref_adc as signal user_sysref_adc to top
[2024-03-16 09:57:53,424][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "user_sysref_adc" already exists
[2024-03-16 09:57:53,424][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_snapshot_ctrl
[2024-03-16 09:57:53,424][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_snapshot_ctrl_out to top
[2024-03-16 09:57:53,424][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_ctrl_out" already exists
[2024-03-16 09:57:53,424][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_snapshot_ctrl_user_data_out to top
[2024-03-16 09:57:53,424][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_ctrl_user_data_out" is new
[2024-03-16 09:57:53,424][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_snapshot_m00_ss_ctrl
[2024-03-16 09:57:53,424][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_snapshot_m00_ss_ctrl_out to top
[2024-03-16 09:57:53,424][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m00_ss_ctrl_out" already exists
[2024-03-16 09:57:53,424][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_snapshot_m00_ss_ctrl_user_data_out to top
[2024-03-16 09:57:53,424][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m00_ss_ctrl_user_data_out" is new
[2024-03-16 09:57:53,424][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_snapshot_m00_ss_status
[2024-03-16 09:57:53,424][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_snapshot_m00_ss_status_user_data_in to top
[2024-03-16 09:57:53,424][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m00_ss_status_user_data_in" is new
[2024-03-16 09:57:53,424][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_snapshot_m00_ss_status_in to top
[2024-03-16 09:57:53,424][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m00_ss_status_in" already exists
[2024-03-16 09:57:53,424][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_snapshot_m10_ss_ctrl
[2024-03-16 09:57:53,424][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_snapshot_m10_ss_ctrl_out to top
[2024-03-16 09:57:53,424][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m10_ss_ctrl_out" already exists
[2024-03-16 09:57:53,424][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_snapshot_m10_ss_ctrl_user_data_out to top
[2024-03-16 09:57:53,424][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m10_ss_ctrl_user_data_out" is new
[2024-03-16 09:57:53,424][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_snapshot_m10_ss_status
[2024-03-16 09:57:53,424][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_snapshot_m10_ss_status_user_data_in to top
[2024-03-16 09:57:53,424][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m10_ss_status_user_data_in" is new
[2024-03-16 09:57:53,424][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_snapshot_m10_ss_status_in to top
[2024-03-16 09:57:53,424][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m10_ss_status_in" already exists
[2024-03-16 09:57:53,426][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_snapshot_m20_ss_ctrl
[2024-03-16 09:57:53,426][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_snapshot_m20_ss_ctrl_out to top
[2024-03-16 09:57:53,426][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m20_ss_ctrl_out" already exists
[2024-03-16 09:57:53,426][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_snapshot_m20_ss_ctrl_user_data_out to top
[2024-03-16 09:57:53,426][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m20_ss_ctrl_user_data_out" is new
[2024-03-16 09:57:53,426][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_snapshot_m20_ss_status
[2024-03-16 09:57:53,426][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_snapshot_m20_ss_status_user_data_in to top
[2024-03-16 09:57:53,426][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m20_ss_status_user_data_in" is new
[2024-03-16 09:57:53,426][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_snapshot_m20_ss_status_in to top
[2024-03-16 09:57:53,426][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m20_ss_status_in" already exists
[2024-03-16 09:57:53,426][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_snapshot_m30_ss_ctrl
[2024-03-16 09:57:53,426][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_snapshot_m30_ss_ctrl_out to top
[2024-03-16 09:57:53,426][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m30_ss_ctrl_out" already exists
[2024-03-16 09:57:53,426][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_snapshot_m30_ss_ctrl_user_data_out to top
[2024-03-16 09:57:53,426][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m30_ss_ctrl_user_data_out" is new
[2024-03-16 09:57:53,426][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_snapshot_m30_ss_status
[2024-03-16 09:57:53,427][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_snapshot_m30_ss_status_user_data_in to top
[2024-03-16 09:57:53,427][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m30_ss_status_user_data_in" is new
[2024-03-16 09:57:53,427][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_snapshot_m30_ss_status_in to top
[2024-03-16 09:57:53,427][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_m30_ss_status_in" already exists
[2024-03-16 09:57:53,427][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_snapshot_u1_ss_ctrl
[2024-03-16 09:57:53,427][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_snapshot_u1_ss_ctrl_out to top
[2024-03-16 09:57:53,427][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u1_ss_ctrl_out" already exists
[2024-03-16 09:57:53,427][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_snapshot_u1_ss_ctrl_user_data_out to top
[2024-03-16 09:57:53,427][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u1_ss_ctrl_user_data_out" is new
[2024-03-16 09:57:53,427][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_snapshot_u1_ss_status
[2024-03-16 09:57:53,427][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_snapshot_u1_ss_status_user_data_in to top
[2024-03-16 09:57:53,427][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u1_ss_status_user_data_in" is new
[2024-03-16 09:57:53,427][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_snapshot_u1_ss_status_in to top
[2024-03-16 09:57:53,427][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u1_ss_status_in" already exists
[2024-03-16 09:57:53,427][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_snapshot_u2_ss_ctrl
[2024-03-16 09:57:53,427][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_snapshot_u2_ss_ctrl_out to top
[2024-03-16 09:57:53,427][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u2_ss_ctrl_out" already exists
[2024-03-16 09:57:53,427][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_snapshot_u2_ss_ctrl_user_data_out to top
[2024-03-16 09:57:53,427][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u2_ss_ctrl_user_data_out" is new
[2024-03-16 09:57:53,427][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_snapshot_u2_ss_status
[2024-03-16 09:57:53,427][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_snapshot_u2_ss_status_user_data_in to top
[2024-03-16 09:57:53,427][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u2_ss_status_user_data_in" is new
[2024-03-16 09:57:53,427][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_snapshot_u2_ss_status_in to top
[2024-03-16 09:57:53,427][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u2_ss_status_in" already exists
[2024-03-16 09:57:53,427][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_snapshot_u3_ss_ctrl
[2024-03-16 09:57:53,427][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_snapshot_u3_ss_ctrl_out to top
[2024-03-16 09:57:53,427][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u3_ss_ctrl_out" already exists
[2024-03-16 09:57:53,427][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_snapshot_u3_ss_ctrl_user_data_out to top
[2024-03-16 09:57:53,427][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u3_ss_ctrl_user_data_out" is new
[2024-03-16 09:57:53,427][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_snapshot_u3_ss_status
[2024-03-16 09:57:53,427][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_snapshot_u3_ss_status_user_data_in to top
[2024-03-16 09:57:53,427][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u3_ss_status_user_data_in" is new
[2024-03-16 09:57:53,427][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_snapshot_u3_ss_status_in to top
[2024-03-16 09:57:53,427][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_snapshot_u3_ss_status_in" already exists
[2024-03-16 09:57:53,427][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for rfdc_test_test_bram_control
[2024-03-16 09:57:53,427][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_test_bram_control_out to top
[2024-03-16 09:57:53,427][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_test_bram_control_out" already exists
[2024-03-16 09:57:53,427][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_test_bram_control_user_data_out to top
[2024-03-16 09:57:53,427][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_test_bram_control_user_data_out" is new
[2024-03-16 09:57:53,427][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sys_block_counter_inst
[2024-03-16 09:57:53,427][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_clk as signal user_clk to top
[2024-03-16 09:57:53,427][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "user_clk" already exists
[2024-03-16 09:57:53,427][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_rst as signal user_rst to top
[2024-03-16 09:57:53,427][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "user_rst" is new
[2024-03-16 09:57:53,427][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port we as signal rfdc_test_clkcounter_we to top
[2024-03-16 09:57:53,427][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_clkcounter_we" is new
[2024-03-16 09:57:53,428][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port count_out as signal rfdc_test_clkcounter_cdc to top
[2024-03-16 09:57:53,428][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_clkcounter_cdc" is new
[2024-03-16 09:57:53,428][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sys_block_counter_cdc_inst
[2024-03-16 09:57:53,428][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal rfdc_test_clkcounter_cdc to top
[2024-03-16 09:57:53,428][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_clkcounter_cdc" already exists
[2024-03-16 09:57:53,428][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal rfdc_test_clkcounter_in to top
[2024-03-16 09:57:53,428][verilog.py:1038][add_signal][DEBUG][MainThread]:   Signal "rfdc_test_clkcounter_in" already exists
[2024-03-16 09:57:53,428][verilog.py:1079][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu216_clk_infr_inst
[2024-03-16 09:57:53,428][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port pl_clk_p to top
[2024-03-16 09:57:53,428][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "pl_clk_p" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,428][verilog.py:984][add_port][DEBUG][MainThread]:   Port "pl_clk_p" is new
[2024-03-16 09:57:53,428][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port pl_clk_n to top
[2024-03-16 09:57:53,428][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "pl_clk_n" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,428][verilog.py:984][add_port][DEBUG][MainThread]:   Port "pl_clk_n" is new
[2024-03-16 09:57:53,428][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port adc_clk as signal adc_clk to top
[2024-03-16 09:57:53,428][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "adc_clk" is new
[2024-03-16 09:57:53,428][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port adc_clk90 as signal adc_clk90 to top
[2024-03-16 09:57:53,428][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "adc_clk90" is new
[2024-03-16 09:57:53,428][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port adc_clk180 as signal adc_clk180 to top
[2024-03-16 09:57:53,428][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "adc_clk180" is new
[2024-03-16 09:57:53,428][verilog.py:1083][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port adc_clk270 as signal adc_clk270 to top
[2024-03-16 09:57:53,428][verilog.py:1035][add_signal][DEBUG][MainThread]:   Signal "adc_clk270" is new
[2024-03-16 09:57:53,428][verilog.py:1088][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mmcm_locked to top
[2024-03-16 09:57:53,428][verilog.py:980][add_port][DEBUG][MainThread]: Attempting to add port "mmcm_locked" (parent sig: False, parent port: False)
[2024-03-16 09:57:53,428][verilog.py:984][add_port][DEBUG][MainThread]:   Port "mmcm_locked" is new
[2024-03-16 09:57:53,428][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port gpio_led_0_0_ext
[2024-03-16 09:57:53,428][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port adc2_clk_n
[2024-03-16 09:57:53,428][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port adc2_clk_p
[2024-03-16 09:57:53,428][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port dac0_clk_n
[2024-03-16 09:57:53,428][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port dac0_clk_p
[2024-03-16 09:57:53,428][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port pl_sysref_n
[2024-03-16 09:57:53,428][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port pl_sysref_p
[2024-03-16 09:57:53,428][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port sysref_in_n
[2024-03-16 09:57:53,428][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port sysref_in_p
[2024-03-16 09:57:53,428][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port vin00_n
[2024-03-16 09:57:53,428][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port vin00_p
[2024-03-16 09:57:53,428][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port vin10_n
[2024-03-16 09:57:53,428][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port vin10_p
[2024-03-16 09:57:53,428][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port vin20_n
[2024-03-16 09:57:53,428][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port vin20_p
[2024-03-16 09:57:53,428][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port vin30_n
[2024-03-16 09:57:53,428][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port vin30_p
[2024-03-16 09:57:53,428][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port vout00_n
[2024-03-16 09:57:53,428][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port vout00_p
[2024-03-16 09:57:53,428][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port pl_clk_n
[2024-03-16 09:57:53,428][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port pl_clk_p
[2024-03-16 09:57:53,428][verilog.py:1292][gen_port_list][DEBUG][MainThread]: Generating port mmcm_locked
[2024-03-16 09:57:53,428][verilog.py:1303][gen_port_list][DEBUG][MainThread]: i: 23 n_ports: 22
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_clk
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst_n
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_board_id_in
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_board_id_in_we
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_clkcounter_in
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_clkcounter_in_we
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_rev_in
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_rev_in_we
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_rev_rcs_in
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_rev_rcs_in_we
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_scratchpad_out
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_scratchpad_out_we
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_ctrl_out
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_ctrl_out_we
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m00_ss_ctrl_out
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m00_ss_ctrl_out_we
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m00_ss_status_in
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m00_ss_status_in_we
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m10_ss_ctrl_out
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m10_ss_ctrl_out_we
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m10_ss_status_in
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m10_ss_status_in_we
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m20_ss_ctrl_out
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m20_ss_ctrl_out_we
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m20_ss_status_in
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m20_ss_status_in_we
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m30_ss_ctrl_out
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m30_ss_ctrl_out_we
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m30_ss_status_in
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m30_ss_status_in_we
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u1_ss_ctrl_out
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u1_ss_ctrl_out_we
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u1_ss_status_in
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u1_ss_status_in_we
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u2_ss_ctrl_out
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u2_ss_ctrl_out_we
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u2_ss_status_in
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u2_ss_status_in_we
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u3_ss_ctrl_out
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u3_ss_ctrl_out_we
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u3_ss_status_in
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u3_ss_status_in_we
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_test_bram_control_out
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_test_bram_control_out_we
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m00_ss_bram_addr
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m00_ss_bram_data_in
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m00_ss_bram_data_out
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m00_ss_bram_we
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m10_ss_bram_addr
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m10_ss_bram_data_in
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m10_ss_bram_data_out
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m10_ss_bram_we
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m20_ss_bram_addr
[2024-03-16 09:57:53,429][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m20_ss_bram_data_in
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m20_ss_bram_data_out
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m20_ss_bram_we
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m30_ss_bram_addr
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m30_ss_bram_data_in
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m30_ss_bram_data_out
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m30_ss_bram_we
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u1_ss_bram_addr
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u1_ss_bram_data_in
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u1_ss_bram_data_out
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u1_ss_bram_we
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u2_ss_bram_addr
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u2_ss_bram_data_in
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u2_ss_bram_data_out
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u2_ss_bram_we
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u3_ss_bram_addr
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u3_ss_bram_data_in
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u3_ss_bram_data_out
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u3_ss_bram_we
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_test_bram_addr
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_test_bram_data_in
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_test_bram_data_out
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_test_bram_we
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_gpio_gateway
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_araddr
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arprot
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arready
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arvalid
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awaddr
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awprot
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awready
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awvalid
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bready
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bresp
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bvalid
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rdata
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rready
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rresp
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rvalid
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wdata
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wready
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wstrb
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wvalid
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_arst_n
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal clk_adc0
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal clk_adc1
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal clk_adc2
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal clk_adc3
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal clk_dac0
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m00_axis_tvalid
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m0_axis_aclk
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m10_axis_tvalid
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m1_axis_aclk
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m20_axis_tvalid
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m2_axis_aclk
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m30_axis_tvalid
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m3_axis_aclk
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_araddr
[2024-03-16 09:57:53,430][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_arready
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_arvalid
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_awaddr
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_awready
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_awvalid
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_bready
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_bresp
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_bvalid
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_rdata
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_rready
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_rresp
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_rvalid
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_wdata
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_wready
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_wstrb
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_rfdc_wvalid
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal pl_sys_clk
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_irq
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_rfdc_m00_axis_tdata
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_rfdc_m10_axis_tdata
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_rfdc_m20_axis_tdata
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_rfdc_m30_axis_tdata
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_rfdc_s00_axis_tdata
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal s00_axis_tvalid
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal s0_axis_aclk
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_sysref_adc
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_ctrl_user_data_out
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m00_ss_ctrl_user_data_out
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m00_ss_status_user_data_in
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m10_ss_ctrl_user_data_out
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m10_ss_status_user_data_in
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m20_ss_ctrl_user_data_out
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m20_ss_status_user_data_in
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m30_ss_ctrl_user_data_out
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_m30_ss_status_user_data_in
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u1_ss_ctrl_user_data_out
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u1_ss_status_user_data_in
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u2_ss_ctrl_user_data_out
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u2_ss_status_user_data_in
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u3_ss_ctrl_user_data_out
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_snapshot_u3_ss_status_user_data_in
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_test_bram_control_user_data_out
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_clkcounter_cdc
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rfdc_test_clkcounter_we
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_rst
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk180
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk270
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk90
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal adc_clk
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal adc_clk180
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal adc_clk270
[2024-03-16 09:57:53,431][verilog.py:1349][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal adc_clk90
[2024-03-16 09:57:53,432][toolflow.py:629][regenerate_top][INFO][MainThread]: Dumping pickle of top-level Verilog module
[2024-03-16 09:57:53,432][toolflow.py:228][generate_hdl][INFO][MainThread]: generating auxiliary HDL
[2024-03-16 09:57:53,433][toolflow.py:235][generate_peripheral_hdl][INFO][MainThread]: Generating yellow block custom hdl files
[2024-03-16 09:57:53,435][toolflow.py:638][generate_consts][INFO][MainThread]: Extracting constraints from peripherals
[2024-03-16 09:57:53,435][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block ZRF16
[2024-03-16 09:57:53,435][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block gpio
[2024-03-16 09:57:53,435][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2024-03-16 09:57:53,435][constraints.py:42][__init__][DEBUG][MainThread]:   portname: gpio_led_0_0_ext
[2024-03-16 09:57:53,435][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: led
[2024-03-16 09:57:53,435][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: [0]
[2024-03-16 09:57:53,435][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2024-03-16 09:57:53,435][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2024-03-16 09:57:53,435][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2024-03-16 09:57:53,436][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2024-03-16 09:57:53,436][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2024-03-16 09:57:53,436][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2024-03-16 09:57:53,436][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2024-03-16 09:57:53,436][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {gpio_led_0_0_ext[*]}]
[2024-03-16 09:57:53,436][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2024-03-16 09:57:53,436][constraints.py:408][__init__][DEBUG][MainThread]: New set max delay constraint
[2024-03-16 09:57:53,436][constraints.py:409][__init__][DEBUG][MainThread]: source path: None
[2024-03-16 09:57:53,436][constraints.py:410][__init__][DEBUG][MainThread]: destination path: [get_ports {gpio_led_0_0_ext[*]}]
[2024-03-16 09:57:53,436][constraints.py:411][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2024-03-16 09:57:53,436][constraints.py:437][__init__][DEBUG][MainThread]: New false path constraint
[2024-03-16 09:57:53,436][constraints.py:438][__init__][DEBUG][MainThread]: source path: None
[2024-03-16 09:57:53,436][constraints.py:439][__init__][DEBUG][MainThread]: destination path: [get_ports {gpio_led_0_0_ext[*]}]
[2024-03-16 09:57:53,436][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block rfdc
[2024-03-16 09:57:53,438][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2024-03-16 09:57:53,438][constraints.py:42][__init__][DEBUG][MainThread]:   portname: pl_sysref_p
[2024-03-16 09:57:53,438][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: pl_sysref_p
[2024-03-16 09:57:53,438][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2024-03-16 09:57:53,438][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2024-03-16 09:57:53,438][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2024-03-16 09:57:53,438][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2024-03-16 09:57:53,438][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2024-03-16 09:57:53,438][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2024-03-16 09:57:53,438][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block snapshot_ctrl
[2024-03-16 09:57:53,438][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block bram
[2024-03-16 09:57:53,439][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block ctrl
[2024-03-16 09:57:53,439][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block status
[2024-03-16 09:57:53,439][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block bram
[2024-03-16 09:57:53,439][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block ctrl
[2024-03-16 09:57:53,439][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block status
[2024-03-16 09:57:53,439][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block bram
[2024-03-16 09:57:53,439][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block ctrl
[2024-03-16 09:57:53,439][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block status
[2024-03-16 09:57:53,439][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block bram
[2024-03-16 09:57:53,441][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block ctrl
[2024-03-16 09:57:53,441][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block status
[2024-03-16 09:57:53,441][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block bram
[2024-03-16 09:57:53,441][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block ctrl
[2024-03-16 09:57:53,441][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block status
[2024-03-16 09:57:53,441][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block bram
[2024-03-16 09:57:53,442][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block ctrl
[2024-03-16 09:57:53,442][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block status
[2024-03-16 09:57:53,442][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block bram
[2024-03-16 09:57:53,442][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block ctrl
[2024-03-16 09:57:53,448][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block status
[2024-03-16 09:57:53,448][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block test_bram
[2024-03-16 09:57:53,448][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block test_bram_control
[2024-03-16 09:57:53,448][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block sysgen_ip
[2024-03-16 09:57:53,448][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block ZRF16
[2024-03-16 09:57:53,448][constraints.py:168][__init__][DEBUG][MainThread]: New clock constraint
[2024-03-16 09:57:53,448][constraints.py:169][__init__][DEBUG][MainThread]: clock signal: pl_clk_p
[2024-03-16 09:57:53,448][constraints.py:170][__init__][DEBUG][MainThread]: name: pl_clk_p
[2024-03-16 09:57:53,448][constraints.py:171][__init__][DEBUG][MainThread]: freq: None
[2024-03-16 09:57:53,448][constraints.py:172][__init__][DEBUG][MainThread]: period: 8.138020833333334
[2024-03-16 09:57:53,448][constraints.py:173][__init__][DEBUG][MainThread]: port_en: True
[2024-03-16 09:57:53,448][constraints.py:174][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2024-03-16 09:57:53,448][constraints.py:175][__init__][DEBUG][MainThread]: waveform_max: None
[2024-03-16 09:57:53,448][constraints.py:176][__init__][DEBUG][MainThread]: virtual_en: False
[2024-03-16 09:57:53,448][constraints.py:41][__init__][DEBUG][MainThread]: new PortConstraint:
[2024-03-16 09:57:53,448][constraints.py:42][__init__][DEBUG][MainThread]:   portname: pl_clk_p
[2024-03-16 09:57:53,448][constraints.py:43][__init__][DEBUG][MainThread]:   iogroup: pl_clk_p
[2024-03-16 09:57:53,448][constraints.py:44][__init__][DEBUG][MainThread]:   port_index: []
[2024-03-16 09:57:53,448][constraints.py:45][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2024-03-16 09:57:53,448][constraints.py:46][__init__][DEBUG][MainThread]:   loc: None
[2024-03-16 09:57:53,448][constraints.py:47][__init__][DEBUG][MainThread]:   iostd: None
[2024-03-16 09:57:53,448][constraints.py:48][__init__][DEBUG][MainThread]:   drive_strength: None
[2024-03-16 09:57:53,448][constraints.py:49][__init__][DEBUG][MainThread]:   diff_term: None
[2024-03-16 09:57:53,448][constraints.py:256][__init__][DEBUG][MainThread]: New clock group constraint
[2024-03-16 09:57:53,448][constraints.py:257][__init__][DEBUG][MainThread]: clock name group 1: clk_pl_0
[2024-03-16 09:57:53,448][constraints.py:258][__init__][DEBUG][MainThread]: clock name group 2: pl_clk_mmcm
[2024-03-16 09:57:53,448][constraints.py:259][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2024-03-16 09:57:53,448][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block sys_block0
[2024-03-16 09:57:53,450][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block mpsoc
[2024-03-16 09:57:53,450][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block axi_proto_conv
[2024-03-16 09:57:53,450][toolflow.py:642][generate_consts][INFO][MainThread]: Getting constraints for block axi4lite_interconnect
[2024-03-16 09:57:53,450][toolflow.py:654][generate_consts][INFO][MainThread]: Generating physical constraints
[2024-03-16 09:57:53,451][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port gpio_led_0_0_ext on led 
[2024-03-16 09:57:53,451][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: gpio_led_0_0_ext AR10
[2024-03-16 09:57:53,451][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: gpio_led_0_0_ext LVCMOS33
[2024-03-16 09:57:53,451][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: gpio_led_0_0_ext None
[2024-03-16 09:57:53,451][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port pl_sysref_p on pl_sysref_p 
[2024-03-16 09:57:53,451][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: pl_sysref_p AP22
[2024-03-16 09:57:53,451][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: pl_sysref_p LVDS
[2024-03-16 09:57:53,451][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: pl_sysref_p None
[2024-03-16 09:57:53,451][constraints.py:119][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port pl_clk_p on pl_clk_p 
[2024-03-16 09:57:53,451][constraints.py:123][gen_physical_const][DEBUG][MainThread]: Setting pin loc: pl_clk_p AU12
[2024-03-16 09:57:53,451][constraints.py:126][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: pl_clk_p LVDS_25
[2024-03-16 09:57:53,451][constraints.py:129][gen_physical_const][DEBUG][MainThread]: Setting pin drive_strength: pl_clk_p None
[2024-03-16 09:57:53,451][toolflow.py:531][write_core_info][DEBUG][MainThread]: Opening /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/zrf16_49dr/core_info.tab
[2024-03-16 09:57:53,451][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rfdc
[2024-03-16 09:57:53,451][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_m00_ss_bram
[2024-03-16 09:57:53,451][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_m10_ss_bram
[2024-03-16 09:57:53,451][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_m20_ss_bram
[2024-03-16 09:57:53,451][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_m30_ss_bram
[2024-03-16 09:57:53,451][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_u1_ss_bram
[2024-03-16 09:57:53,451][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_u2_ss_bram
[2024-03-16 09:57:53,451][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_u3_ss_bram
[2024-03-16 09:57:53,451][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for test_bram
[2024-03-16 09:57:53,451][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_ctrl
[2024-03-16 09:57:53,451][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_m00_ss_ctrl
[2024-03-16 09:57:53,451][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_m00_ss_status
[2024-03-16 09:57:53,451][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_m10_ss_ctrl
[2024-03-16 09:57:53,451][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_m10_ss_status
[2024-03-16 09:57:53,451][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_m20_ss_ctrl
[2024-03-16 09:57:53,451][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_m20_ss_status
[2024-03-16 09:57:53,451][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_m30_ss_ctrl
[2024-03-16 09:57:53,451][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_m30_ss_status
[2024-03-16 09:57:53,451][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_u1_ss_ctrl
[2024-03-16 09:57:53,451][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_u1_ss_status
[2024-03-16 09:57:53,451][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_u2_ss_ctrl
[2024-03-16 09:57:53,451][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_u2_ss_status
[2024-03-16 09:57:53,451][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_u3_ss_ctrl
[2024-03-16 09:57:53,451][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for snapshot_u3_ss_status
[2024-03-16 09:57:53,451][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for test_bram_control
[2024-03-16 09:57:53,451][toolflow.py:543][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for sys
[2024-03-16 09:57:53,451][toolflow.py:553][write_core_info][DEBUG][MainThread]: Opening /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/zrf16_49dr/core_info.tab
[2024-03-16 09:57:53,451][toolflow.py:569][write_core_jam_info][DEBUG][MainThread]: Opening /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/zrf16_49dr/core_info.jam.tab
[2024-03-16 09:57:53,451][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rfdc
[2024-03-16 09:57:53,451][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_m00_ss_bram
[2024-03-16 09:57:53,451][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_m10_ss_bram
[2024-03-16 09:57:53,452][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_m20_ss_bram
[2024-03-16 09:57:53,452][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_m30_ss_bram
[2024-03-16 09:57:53,452][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_u1_ss_bram
[2024-03-16 09:57:53,452][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_u2_ss_bram
[2024-03-16 09:57:53,452][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_u3_ss_bram
[2024-03-16 09:57:53,452][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for test_bram
[2024-03-16 09:57:53,452][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_ctrl
[2024-03-16 09:57:53,452][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_m00_ss_ctrl
[2024-03-16 09:57:53,452][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_m00_ss_status
[2024-03-16 09:57:53,452][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_m10_ss_ctrl
[2024-03-16 09:57:53,452][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_m10_ss_status
[2024-03-16 09:57:53,452][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_m20_ss_ctrl
[2024-03-16 09:57:53,452][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_m20_ss_status
[2024-03-16 09:57:53,452][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_m30_ss_ctrl
[2024-03-16 09:57:53,452][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_m30_ss_status
[2024-03-16 09:57:53,452][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_u1_ss_ctrl
[2024-03-16 09:57:53,452][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_u1_ss_status
[2024-03-16 09:57:53,452][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_u2_ss_ctrl
[2024-03-16 09:57:53,452][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_u2_ss_status
[2024-03-16 09:57:53,452][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_u3_ss_ctrl
[2024-03-16 09:57:53,452][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for snapshot_u3_ss_status
[2024-03-16 09:57:53,452][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for test_bram_control
[2024-03-16 09:57:53,452][toolflow.py:581][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for sys
[2024-03-16 09:57:53,452][toolflow.py:586][write_core_jam_info][DEBUG][MainThread]: Opening /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/zrf16_49dr/core_info.jam.tab
[2024-03-16 09:57:53,491][toolflow.py:666][constraints_rule_check][INFO][MainThread]: Carrying out constraints rule check
[2024-03-16 09:57:53,491][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port sysref_in_p (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:57:53,492][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port sysref_in_n (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:57:53,492][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port vin00_p (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:57:53,492][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port vin00_n (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:57:53,492][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port vin10_p (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:57:53,496][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port vin10_n (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:57:53,497][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port adc2_clk_p (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:57:53,497][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port adc2_clk_n (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:57:53,498][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port vin20_p (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:57:53,498][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port vin20_n (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:57:53,498][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port vin30_p (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:57:53,498][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port vin30_n (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:57:53,499][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port dac0_clk_p (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:57:53,499][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port dac0_clk_n (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:57:53,501][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port vout00_p (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:57:53,503][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port vout00_n (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:57:53,503][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port pl_sysref_n (instantiated by rfdc: rfdc) has no constraints!
[2024-03-16 09:57:53,503][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port pl_clk_n (instantiated by zrf16_49dr: ZRF16) has no constraints!
[2024-03-16 09:57:53,503][toolflow.py:674][constraints_rule_check][WARNING][MainThread]: Port mmcm_locked (instantiated by zrf16_49dr: ZRF16) has no constraints!
[2024-03-16 09:57:53,504][toolflow.py:675][constraints_rule_check][INFO][MainThread]: Constraint rule check complete
[2024-03-16 09:57:53,567][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/top.v
[2024-03-16 09:57:53,567][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/top.v
[2024-03-16 09:57:53,568][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2024-03-16 09:57:53,568][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2024-03-16 09:57:53,568][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/infrastructure/mts_pl_sysref_sync.sv
[2024-03-16 09:57:53,568][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/infrastructure/mts_pl_sysref_sync.sv
[2024-03-16 09:57:53,568][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2024-03-16 09:57:53,568][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2024-03-16 09:57:53,568][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2024-03-16 09:57:53,568][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2024-03-16 09:57:53,568][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu216_clk_infrastructure.sv
[2024-03-16 09:57:53,568][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu216_clk_infrastructure.sv
[2024-03-16 09:57:53,568][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2024-03-16 09:57:53,568][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2024-03-16 09:57:53,568][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/sys_block
[2024-03-16 09:57:53,568][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/sys_block
[2024-03-16 09:57:53,568][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd
[2024-03-16 09:57:53,568][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd
[2024-03-16 09:57:53,568][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd
[2024-03-16 09:57:53,568][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd
[2024-03-16 09:57:53,568][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/axi4lite_ic_wrapper.vhdl
[2024-03-16 09:57:53,568][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/axi4lite_ic_wrapper.vhdl
[2024-03-16 09:57:53,568][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m10_ss_bram_pkg.vhd
[2024-03-16 09:57:53,568][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m10_ss_bram_pkg.vhd
[2024-03-16 09:57:53,568][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m20_ss_bram_pkg.vhd
[2024-03-16 09:57:53,568][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m20_ss_bram_pkg.vhd
[2024-03-16 09:57:53,568][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_test_bram_muxdemux.vhd
[2024-03-16 09:57:53,568][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_test_bram_muxdemux.vhd
[2024-03-16 09:57:53,568][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd
[2024-03-16 09:57:53,568][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd
[2024-03-16 09:57:53,568][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m30_ss_bram_muxdemux.vhd
[2024-03-16 09:57:53,568][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m30_ss_bram_muxdemux.vhd
[2024-03-16 09:57:53,568][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_m1_ss_bram_dp_ram.vhd
[2024-03-16 09:57:53,568][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_m1_ss_bram_dp_ram.vhd
[2024-03-16 09:57:53,568][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_m20_ss_bram_dp_ram.vhd
[2024-03-16 09:57:53,568][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_m20_ss_bram_dp_ram.vhd
[2024-03-16 09:57:53,568][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u3_ss_bram.vhd
[2024-03-16 09:57:53,568][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u3_ss_bram.vhd
[2024-03-16 09:57:53,568][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_rfdc_pkg.vhd
[2024-03-16 09:57:53,568][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_rfdc_pkg.vhd
[2024-03-16 09:57:53,568][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd
[2024-03-16 09:57:53,568][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd
[2024-03-16 09:57:53,568][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_u3_ss_bram_dp_ram.vhd
[2024-03-16 09:57:53,568][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_u3_ss_bram_dp_ram.vhd
[2024-03-16 09:57:53,568][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_bitfield_snapshot_ss_bram.vhd
[2024-03-16 09:57:53,568][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_bitfield_snapshot_ss_bram.vhd
[2024-03-16 09:57:53,568][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_bitfield_snapshot_ss_bram_dp_ram.vhd
[2024-03-16 09:57:53,568][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_bitfield_snapshot_ss_bram_dp_ram.vhd
[2024-03-16 09:57:53,568][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sys_pkg.vhd
[2024-03-16 09:57:53,568][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sys_pkg.vhd
[2024-03-16 09:57:53,568][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_m10_ss_bram_dp_ram.vhd
[2024-03-16 09:57:53,568][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_m10_ss_bram_dp_ram.vhd
[2024-03-16 09:57:53,568][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m1_ss_bram_muxdemux.vhd
[2024-03-16 09:57:53,569][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m1_ss_bram_muxdemux.vhd
[2024-03-16 09:57:53,569][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u2_ss_bram_muxdemux.vhd
[2024-03-16 09:57:53,569][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u2_ss_bram_muxdemux.vhd
[2024-03-16 09:57:53,569][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd
[2024-03-16 09:57:53,569][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd
[2024-03-16 09:57:53,569][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m30_ss_bram.vhd
[2024-03-16 09:57:53,569][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m30_ss_bram.vhd
[2024-03-16 09:57:53,569][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u1_ss_bram.vhd
[2024-03-16 09:57:53,569][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u1_ss_bram.vhd
[2024-03-16 09:57:53,569][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_rfdc_muxdemux.vhd
[2024-03-16 09:57:53,569][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_rfdc_muxdemux.vhd
[2024-03-16 09:57:53,569][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_test_bram_dp_ram.vhd
[2024-03-16 09:57:53,569][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_test_bram_dp_ram.vhd
[2024-03-16 09:57:53,569][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd
[2024-03-16 09:57:53,569][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd
[2024-03-16 09:57:53,569][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u2_ss_bram.vhd
[2024-03-16 09:57:53,569][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u2_ss_bram.vhd
[2024-03-16 09:57:53,569][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m00_ss_bram_pkg.vhd
[2024-03-16 09:57:53,569][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m00_ss_bram_pkg.vhd
[2024-03-16 09:57:53,569][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_m00_ss_bram_dp_ram.vhd
[2024-03-16 09:57:53,569][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_m00_ss_bram_dp_ram.vhd
[2024-03-16 09:57:53,569][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m20_ss_bram.vhd
[2024-03-16 09:57:53,569][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m20_ss_bram.vhd
[2024-03-16 09:57:53,569][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m1_ss_bram.vhd
[2024-03-16 09:57:53,569][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m1_ss_bram.vhd
[2024-03-16 09:57:53,569][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_bitfield_snapshot_ss_bram_muxdemux.vhd
[2024-03-16 09:57:53,569][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_bitfield_snapshot_ss_bram_muxdemux.vhd
[2024-03-16 09:57:53,569][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m00_ss_bram.vhd
[2024-03-16 09:57:53,569][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m00_ss_bram.vhd
[2024-03-16 09:57:53,569][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m20_ss_bram_muxdemux.vhd
[2024-03-16 09:57:53,569][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m20_ss_bram_muxdemux.vhd
[2024-03-16 09:57:53,569][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m30_ss_bram_pkg.vhd
[2024-03-16 09:57:53,569][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m30_ss_bram_pkg.vhd
[2024-03-16 09:57:53,569][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_bitfield_snapshot_ss_bram_pkg.vhd
[2024-03-16 09:57:53,569][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_bitfield_snapshot_ss_bram_pkg.vhd
[2024-03-16 09:57:53,569][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u3_ss_bram_pkg.vhd
[2024-03-16 09:57:53,569][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u3_ss_bram_pkg.vhd
[2024-03-16 09:57:53,569][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_test_bram_pkg.vhd
[2024-03-16 09:57:53,569][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_test_bram_pkg.vhd
[2024-03-16 09:57:53,569][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m00_ss_bram_muxdemux.vhd
[2024-03-16 09:57:53,569][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m00_ss_bram_muxdemux.vhd
[2024-03-16 09:57:53,569][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m1_ss_bram_pkg.vhd
[2024-03-16 09:57:53,569][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m1_ss_bram_pkg.vhd
[2024-03-16 09:57:53,569][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_m30_ss_bram_dp_ram.vhd
[2024-03-16 09:57:53,569][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_m30_ss_bram_dp_ram.vhd
[2024-03-16 09:57:53,569][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u1_ss_bram_pkg.vhd
[2024-03-16 09:57:53,569][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u1_ss_bram_pkg.vhd
[2024-03-16 09:57:53,569][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sys.vhd
[2024-03-16 09:57:53,569][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sys.vhd
[2024-03-16 09:57:53,569][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd
[2024-03-16 09:57:53,569][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd
[2024-03-16 09:57:53,569][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_u1_ss_bram_dp_ram.vhd
[2024-03-16 09:57:53,570][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_u1_ss_bram_dp_ram.vhd
[2024-03-16 09:57:53,570][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sys_muxdemux.vhd
[2024-03-16 09:57:53,570][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_sys_muxdemux.vhd
[2024-03-16 09:57:53,570][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2024-03-16 09:57:53,570][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2024-03-16 09:57:53,570][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_u2_ss_bram_dp_ram.vhd
[2024-03-16 09:57:53,570][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/ipb_snapshot_u2_ss_bram_dp_ram.vhd
[2024-03-16 09:57:53,570][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m10_ss_bram_muxdemux.vhd
[2024-03-16 09:57:53,570][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m10_ss_bram_muxdemux.vhd
[2024-03-16 09:57:53,570][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_rfdc.vhd
[2024-03-16 09:57:53,570][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_rfdc.vhd
[2024-03-16 09:57:53,570][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u2_ss_bram_pkg.vhd
[2024-03-16 09:57:53,570][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u2_ss_bram_pkg.vhd
[2024-03-16 09:57:53,570][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd
[2024-03-16 09:57:53,570][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd
[2024-03-16 09:57:53,570][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_test_bram.vhd
[2024-03-16 09:57:53,570][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_test_bram.vhd
[2024-03-16 09:57:53,570][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m10_ss_bram.vhd
[2024-03-16 09:57:53,570][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_m10_ss_bram.vhd
[2024-03-16 09:57:53,570][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u3_ss_bram_muxdemux.vhd
[2024-03-16 09:57:53,570][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u3_ss_bram_muxdemux.vhd
[2024-03-16 09:57:53,570][toolflow.py:1838][add_source][DEBUG][MainThread]: Adding source file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u1_ss_bram_muxdemux.vhd
[2024-03-16 09:57:53,570][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/ubuntu/casper/project/rfdc_test/rfdc_test/xml2vhdl_hdl_output/axi4lite_snapshot_u1_ss_bram_muxdemux.vhd
[2024-03-16 09:57:53,570][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set repos [get_property ip_repo_paths [current_project]]
[2024-03-16 09:57:53,570][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property ip_repo_paths "$repos /home/ubuntu/casper/project/rfdc_test/rfdc_test/sysgen" [current_project]
[2024-03-16 09:57:53,570][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_ip_catalog
[2024-03-16 09:57:53,570][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_ip -name rfdc_test -vendor User_Company -library SysGen -version 1.0 -module_name rfdc_test_ip
[2024-03-16 09:57:53,570][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f616c76caf0>
[2024-03-16 09:57:53,570][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: gpio_led_0_0_ext -> led
[2024-03-16 09:57:53,570][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2024-03-16 09:57:53,570][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AR10
[2024-03-16 09:57:53,570][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2024-03-16 09:57:53,570][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2024-03-16 09:57:53,570][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2024-03-16 09:57:53,570][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2024-03-16 09:57:53,570][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name gpio_led_0_0_ext
[2024-03-16 09:57:53,570][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f616c76cb20>
[2024-03-16 09:57:53,571][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: pl_sysref_p -> pl_sysref_p
[2024-03-16 09:57:53,571][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2024-03-16 09:57:53,571][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AP22
[2024-03-16 09:57:53,571][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2024-03-16 09:57:53,571][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2024-03-16 09:57:53,571][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2024-03-16 09:57:53,571][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2024-03-16 09:57:53,571][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name pl_sysref_p
[2024-03-16 09:57:53,571][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f616c76cb50>
[2024-03-16 09:57:53,571][toolflow.py:2339][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: pl_clk_p -> pl_clk_p
[2024-03-16 09:57:53,572][toolflow.py:2342][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2024-03-16 09:57:53,572][toolflow.py:2345][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AU12
[2024-03-16 09:57:53,572][toolflow.py:2352][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2024-03-16 09:57:53,572][toolflow.py:2355][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS_25
[2024-03-16 09:57:53,572][toolflow.py:2362][get_tcl_const][DEBUG][MainThread]: Getting drive_strength for port index 0
[2024-03-16 09:57:53,572][toolflow.py:2372][get_tcl_const][DEBUG][MainThread]: Getting diff_term for port index 0
[2024-03-16 09:57:53,572][toolflow.py:2373][get_tcl_const][DEBUG][MainThread]: with port name pl_clk_p
[2024-03-16 09:57:53,572][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f616c76ca00>
[2024-03-16 09:57:53,572][toolflow.py:2383][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2024-03-16 09:57:53,572][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f616c76ca30>
[2024-03-16 09:57:53,572][toolflow.py:2391][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2024-03-16 09:57:53,572][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f616c76ca90>
[2024-03-16 09:57:53,572][toolflow.py:2403][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2024-03-16 09:57:53,572][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f616c76cac0>
[2024-03-16 09:57:53,572][toolflow.py:2407][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2024-03-16 09:57:53,572][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f616c76ca60>
[2024-03-16 09:57:53,572][toolflow.py:2411][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2024-03-16 09:57:53,572][toolflow.py:2576][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f616c76cbb0>
[2024-03-16 09:57:53,572][toolflow.py:2419][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2024-03-16 09:57:53,572][toolflow.py:2578][gen_constraint_file][INFO][MainThread]: Constraints: set_property PACKAGE_PIN AR10 [get_ports gpio_led_0_0_ext[0]]
set_property IOSTANDARD LVCMOS33 [get_ports gpio_led_0_0_ext[0]]
set_property PACKAGE_PIN AP22 [get_ports pl_sysref_p]
set_property IOSTANDARD LVDS [get_ports pl_sysref_p]
set_property PACKAGE_PIN AU12 [get_ports pl_clk_p]
set_property IOSTANDARD LVDS_25 [get_ports pl_clk_p]
create_clock -period 8.138 -name pl_clk_p -waveform {0.000 4.069} [get_ports {pl_clk_p}]
set_clock_groups -asynchronous -group [get_clocks clk_pl_0] -group [get_clocks pl_clk_mmcm]
set_max_delay 1.0 -to [get_ports {gpio_led_0_0_ext[*]}]
set_min_delay 1.0 -to [get_ports {gpio_led_0_0_ext[*]}]
set_false_path -to [get_ports {gpio_led_0_0_ext[*]}]
set_property -dict { PACKAGE_PIN AR12 IOSTANDARD LVCMOS33 } [get_ports { mmcm_locked }]

[2024-03-16 09:57:53,573][toolflow.py:2580][gen_constraint_file][INFO][MainThread]: Finished writing constraints file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/user_const.xdc
[2024-03-16 09:57:53,573][toolflow.py:1906][add_const_file][DEBUG][MainThread]: Adding constraint file: /home/ubuntu/casper/project/rfdc_test/rfdc_test/user_const.xdc
[2024-03-16 09:57:53,573][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force -fileset constrs_1 /home/ubuntu/casper/project/rfdc_test/rfdc_test/user_const.xdc
[2024-03-16 09:57:53,573][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set impl_dir "/home/ubuntu/casper/project/rfdc_test/rfdc_test/myproj/myproj.runs/impl_1"
[2024-03-16 09:57:53,573][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set bin_file "/home/ubuntu/casper/project/rfdc_test/rfdc_test/myproj/myproj.runs/impl_1/top.bin"
[2024-03-16 09:57:53,573][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set bit_file "/home/ubuntu/casper/project/rfdc_test/rfdc_test/myproj/myproj.runs/impl_1/top.bit"
[2024-03-16 09:57:53,573][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set hex_file "/home/ubuntu/casper/project/rfdc_test/rfdc_test/myproj/myproj.runs/impl_1/top.hex"
[2024-03-16 09:57:53,573][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set mcs_file "/home/ubuntu/casper/project/rfdc_test/rfdc_test/myproj/myproj.runs/impl_1/top.mcs"
[2024-03-16 09:57:53,573][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set prm_file "/home/ubuntu/casper/project/rfdc_test/rfdc_test/myproj/myproj.runs/impl_1/top.prm"
[2024-03-16 09:57:53,574][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set xsa_file "/home/ubuntu/casper/project/rfdc_test/rfdc_test/myproj/myproj.runs/impl_1/top.xsa"
[2024-03-16 09:57:53,574][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set jbd_name "zrf16_49dr_bd"
[2024-03-16 09:57:53,574][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: 
proc check_timing {run} {
  if { [get_property STATS.WNS [get_runs $run] ] < 0 } {
    send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs $run]] ns"
  } else {
    puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs $run]] ns"
  }

  if { [get_property STATS.TNS [get_runs $run] ] < 0 } {
    send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs $run]] ns"
  }

  if { [get_property STATS.WHS [get_runs $run] ] < 0 } {
    send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs $run]] ns"
  } else {
    puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs $run]] ns"
  }

  if { [get_property STATS.THS [get_runs $run] ] < 0 } {
    send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs $run]] ns"
  }
}

[2024-03-16 09:57:53,574][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: 
proc check_zero_critical {count mess} {
  if {$count > 0} {
    puts "************************************************"
    send_msg_id "CASPER-2" {CRITICAL WARNING} "$mess critical warning count: $count"
    puts "************************************************"
  }
}

[2024-03-16 09:57:53,574][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: 
proc puts_red {s} {
  puts -nonewline "\[1;31m"; #RED
  puts $s
  puts -nonewline "\[0m";# Reset
}

[2024-03-16 09:57:53,574][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Starting tcl script"
[2024-03-16 09:57:53,574][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: cd /home/ubuntu/casper/project/rfdc_test/rfdc_test
[2024-03-16 09:57:53,574][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_project -f myproj myproj -part xczu49dr-ffvf1760-2-e
[2024-03-16 09:57:53,574][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_design $jbd_name
[2024-03-16 09:57:53,574][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: current_bd_design $jbd_name
[2024-03-16 09:57:53,574][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property target_language VHDL [current_project]
[2024-03-16 09:57:53,574][toolflow.py:2544][gen_bd_tcl_cmds][INFO][MainThread]: Assembling the block design from yellow block peripherals
[2024-03-16 09:57:53,574][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:* mpsoc
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:* proc_sys_reset
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:* axi_proto_conv
source /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/zynq/zrf16_49dr_mpsoc.tcl
create_bd_net pl_sys_clk
connect_bd_net -net pl_sys_clk [get_bd_pins mpsoc/pl_clk0]
create_bd_net pl_resetn
connect_bd_net -net pl_resetn [get_bd_pins mpsoc/pl_resetn0]
set_property -dict [list \
CONFIG.PSU__USE__M_AXI_GP0 {1} \
CONFIG.PSU__MAXIGP0__DATA_WIDTH {32} \
CONFIG.PSU__USE__M_AXI_GP1 {0} \
CONFIG.PSU__MAXIGP1__DATA_WIDTH {128} \
CONFIG.PSU__USE__M_AXI_GP2 {0} \
CONFIG.PSU__MAXIGP2__DATA_WIDTH {128} \
] [get_bd_cells mpsoc]
set freq_mhz [get_property CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ [get_bd_cells mpsoc]]
set ps_freq_hz [expr $freq_mhz*1e6]
connect_bd_net -net pl_sys_clk [get_bd_pins mpsoc/maxihpm0_fpd_aclk]
create_bd_port -dir O -type clk pl_sys_clk
connect_bd_net -net pl_sys_clk [get_bd_ports pl_sys_clk]
connect_bd_net -net pl_sys_clk [get_bd_pins proc_sys_reset/slowest_sync_clk]
create_bd_net axil_rst
create_bd_net axil_arst_n
connect_bd_net -net pl_resetn [get_bd_pins proc_sys_reset/ext_reset_in]
connect_bd_net -net axil_rst [get_bd_pins proc_sys_reset/peripheral_reset]
connect_bd_net -net axil_arst_n [get_bd_pins proc_sys_reset/peripheral_aresetn]
create_bd_port -dir O -type rst axil_rst
create_bd_port -dir O -type rst axil_arst_n
connect_bd_net -net axil_rst [get_bd_ports axil_rst]
connect_bd_net -net axil_arst_n [get_bd_ports axil_arst_n]
set_property -dict [list \
CONFIG.ARUSER_WIDTH {0} \
CONFIG.AWUSER_WIDTH {0} \
CONFIG.BUSER_WIDTH {0} \
CONFIG.DATA_WIDTH {32} \
CONFIG.ID_WIDTH {16} \
CONFIG.MI_PROTOCOL {AXI4LITE} \
CONFIG.READ_WRITE_MODE {READ_WRITE} \
CONFIG.RUSER_WIDTH {0} \
CONFIG.SI_PROTOCOL {AXI4} \
CONFIG.TRANSLATION_MODE {2} \
CONFIG.WUSER_WIDTH {0} \
] [get_bd_cells axi_proto_conv]
connect_bd_net -net pl_sys_clk [get_bd_pins axi_proto_conv/aclk]
connect_bd_net -net axil_arst_n [get_bd_pins axi_proto_conv/aresetn]
connect_bd_intf_net [get_bd_intf_pins mpsoc/M_AXI_HPM0_FPD] [get_bd_intf_pins axi_proto_conv/S_AXI]
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI
set_property -dict [list \
CONFIG.PROTOCOL [get_property CONFIG.PROTOCOL [get_bd_intf_pins axi_proto_conv/M_AXI]] \
CONFIG.ADDR_WIDTH [get_property CONFIG.ADDR_WIDTH [get_bd_intf_pins axi_proto_conv/M_AXI]] \
CONFIG.DATA_WIDTH [get_property CONFIG.DATA_WIDTH [get_bd_intf_pins axi_proto_conv/M_AXI]] \
CONFIG.HAS_BURST [get_property CONFIG.HAS_BURST [get_bd_intf_pins axi_proto_conv/M_AXI]] \
CONFIG.HAS_LOCK [get_property CONFIG.HAS_LOCK [get_bd_intf_pins axi_proto_conv/M_AXI]] \
CONFIG.HAS_PROT [get_property CONFIG.HAS_PROT [get_bd_intf_pins axi_proto_conv/M_AXI]] \
CONFIG.HAS_CACHE [get_property CONFIG.HAS_CACHE [get_bd_intf_pins axi_proto_conv/M_AXI]] \
CONFIG.HAS_QOS [get_property CONFIG.HAS_QOS [get_bd_intf_pins axi_proto_conv/M_AXI]] \
CONFIG.HAS_REGION [get_property CONFIG.HAS_REGION [get_bd_intf_pins axi_proto_conv/M_AXI]] \
CONFIG.SUPPORTS_NARROW_BURST [get_property CONFIG.SUPPORTS_NARROW_BURST [get_bd_intf_pins axi_proto_conv/M_AXI]] \
CONFIG.MAX_BURST_LENGTH [get_property CONFIG.MAX_BURST_LENGTH [get_bd_intf_pins axi_proto_conv/M_AXI]] \
CONFIG.FREQ_HZ $ps_freq_hz \
] [get_bd_intf_ports M_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_proto_conv/M_AXI] [get_bd_intf_pins M_AXI]
assign_bd_address -offset 0xA0000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces mpsoc/Data] [get_bd_addr_segs M_AXI/Reg] -force
[2024-03-16 09:57:53,574][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property top top [current_fileset]
[2024-03-16 09:57:53,574][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2024-03-16 09:57:53,574][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
[2024-03-16 09:57:53,574][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
[2024-03-16 09:57:53,574][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2024-03-16 09:57:53,574][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: upgrade_ip -quiet [get_ips *]
[2024-03-16 09:57:53,574][toolflow.py:2091][add_compile_cmds][DEBUG][MainThread]: adding the upgrade_ip command to the tcl script
[2024-03-16 09:57:53,574][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: reset_run synth_1
[2024-03-16 09:57:53,574][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs synth_1 -jobs 4
[2024-03-16 09:57:53,574][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run synth_1
[2024-03-16 09:57:53,574][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run synth_1
[2024-03-16 09:57:53,574][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set synth_critical_count [get_msg_config -count -severity {CRITICAL WARNING}]
[2024-03-16 09:57:53,574][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2024-03-16 09:57:53,574][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
[2024-03-16 09:57:53,574][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2024-03-16 09:57:53,574][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -jobs 4
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run impl_1
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set impl_critical_count [get_msg_config -count -severity {CRITICAL WARNING}]
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -to_step write_bitstream
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: cd [get_property DIRECTORY [current_project]]
[2024-03-16 09:57:53,575][toolflow.py:2530][gen_yellowblock_tcl_cmds][INFO][MainThread]: Extracting yellow block tcl commands from peripherals
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_cell -type ip -vlnv xilinx.com:ip:usp_rf_data_converter:2.5 usp_rf_data_converter_0
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set rfdc [get_bd_cells -filter { NAME =~ *usp_rf_data_converter*}]
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 RFDC
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property -dict [list \
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.PROTOCOL [get_property CONFIG.PROTOCOL [get_bd_intf_pins $rfdc/s_axi]] \
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADDR_WIDTH [get_property CONFIG.ADDR_WIDTH [get_bd_intf_pins $rfdc/s_axi]] \
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.HAS_BURST [get_property CONFIG.HAS_BURST [get_bd_intf_pins $rfdc/s_axi]] \
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.HAS_LOCK [get_property CONFIG.HAS_LOCK [get_bd_intf_pins $rfdc/s_axi]] \
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.HAS_PROT [get_property CONFIG.HAS_PROT [get_bd_intf_pins $rfdc/s_axi]] \
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.HAS_CACHE [get_property CONFIG.HAS_CACHE [get_bd_intf_pins $rfdc/s_axi]] \
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.HAS_QOS [get_property CONFIG.HAS_QOS [get_bd_intf_pins $rfdc/s_axi]] \
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.HAS_REGION [get_property CONFIG.HAS_REGION [get_bd_intf_pins $rfdc/s_axi]] \
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.SUPPORTS_NARROW_BURST [get_property CONFIG.SUPPORTS_NARROW_BURST [get_bd_intf_pins $rfdc/s_axi]] \
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.MAX_BURST_LENGTH [get_property CONFIG.MAX_BURST_LENGTH [get_bd_intf_pins $rfdc/s_axi]] \
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: ] [get_bd_intf_ports RFDC]
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property -dict [list CONFIG.ADDR_WIDTH {40}] [get_bd_intf_ports RFDC]
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property -dict [list CONFIG.FREQ_HZ {99990001}] [get_bd_intf_ports RFDC]
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: connect_bd_intf_net [get_bd_intf_pins $rfdc/s_axi] [get_bd_intf_ports RFDC]
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -type clk -freq_hz 99990001 s_axi_aclk
connect_bd_net [get_bd_pins $rfdc/s_axi_aclk] [get_bd_ports s_axi_aclk]
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -type rst s_axi_aresetn
connect_bd_net [get_bd_pins $rfdc/s_axi_aresetn] [get_bd_ports s_axi_aresetn]
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: assign_bd_address -offset 0xA0000000 -range 256K [get_bd_addr_segs $rfdc/s_axi/Reg]
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property -dict [list \
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC224_En {false} \
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Slice00_Enable {false} \
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: ] [get_bd_cells $rfdc]
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property -dict [list \
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC224_En {true} \
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC0_Enable {1} \
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC228_En {true} \
[2024-03-16 09:57:53,575][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC0_Enable {1} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC225_En {true} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC1_Enable {1} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC229_En {false} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC1_Enable {0} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC226_En {true} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC2_Enable {1} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC230_En {false} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC2_Enable {0} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC227_En {true} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC3_Enable {1} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC231_En {false} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC3_Enable {0} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC0_Sampling_Rate {2.45760} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC0_Refclk_Freq {491.520} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC0_Outclk_Freq {153.600} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC0_Fabric_Freq {307.200} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC0_PLL_Enable {true} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC0_Multi_Tile_Sync {true} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC0_Clock_Dist {0} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC0_Clock_Source {2} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Slice00_Enable {true} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Data_Type00 {0} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Decimation_Mode00 {1} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Data_Width00 {8} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Mixer_Type00 {1} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Mixer_Mode00 {2} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_NCO_Freq00 {0.00000} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Coarse_Mixer_Freq00 {3} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Nyquist00 {0} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_CalOpt_Mode00 {1} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC1_Sampling_Rate {2.45760} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC1_Refclk_Freq {491.520} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC1_Outclk_Freq {153.600} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC1_Fabric_Freq {307.200} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC1_PLL_Enable {true} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC1_Multi_Tile_Sync {true} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC1_Clock_Dist {0} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC1_Clock_Source {2} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Slice10_Enable {true} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Data_Type10 {0} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Decimation_Mode10 {1} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Data_Width10 {8} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Mixer_Type10 {1} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Mixer_Mode10 {2} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_NCO_Freq10 {0.00000} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Coarse_Mixer_Freq10 {3} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Nyquist10 {0} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_CalOpt_Mode10 {1} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC2_Sampling_Rate {2.45760} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC2_Refclk_Freq {491.520} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC2_Outclk_Freq {153.600} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC2_Fabric_Freq {307.200} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC2_PLL_Enable {true} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC2_Multi_Tile_Sync {true} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC2_Clock_Dist {1} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC2_Clock_Source {2} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Slice20_Enable {true} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Data_Type20 {0} \
[2024-03-16 09:57:53,576][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Decimation_Mode20 {1} \
[2024-03-16 09:57:53,577][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Data_Width20 {8} \
[2024-03-16 09:57:53,577][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Mixer_Type20 {1} \
[2024-03-16 09:57:53,577][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Mixer_Mode20 {2} \
[2024-03-16 09:57:53,577][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_NCO_Freq20 {0.00000} \
[2024-03-16 09:57:53,577][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Coarse_Mixer_Freq20 {3} \
[2024-03-16 09:57:53,577][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Nyquist20 {0} \
[2024-03-16 09:57:53,577][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_CalOpt_Mode20 {1} \
[2024-03-16 09:57:53,577][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC3_Sampling_Rate {2.45760} \
[2024-03-16 09:57:53,577][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC3_Refclk_Freq {491.520} \
[2024-03-16 09:57:53,577][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC3_Outclk_Freq {153.600} \
[2024-03-16 09:57:53,577][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC3_Fabric_Freq {307.200} \
[2024-03-16 09:57:53,577][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC3_PLL_Enable {true} \
[2024-03-16 09:57:53,577][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC3_Multi_Tile_Sync {true} \
[2024-03-16 09:57:53,577][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC3_Clock_Dist {0} \
[2024-03-16 09:57:53,577][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC3_Clock_Source {2} \
[2024-03-16 09:57:53,577][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Slice30_Enable {true} \
[2024-03-16 09:57:53,577][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Data_Type30 {0} \
[2024-03-16 09:57:53,577][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Decimation_Mode30 {1} \
[2024-03-16 09:57:53,577][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Data_Width30 {8} \
[2024-03-16 09:57:53,577][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Mixer_Type30 {1} \
[2024-03-16 09:57:53,577][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Mixer_Mode30 {2} \
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_NCO_Freq30 {0.00000} \
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Coarse_Mixer_Freq30 {3} \
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_Nyquist30 {0} \
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.ADC_CalOpt_Mode30 {1} \
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC0_Sampling_Rate {4.91520} \
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC0_Refclk_Freq {4915.200} \
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC0_Outclk_Freq {307.200} \
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC0_Fabric_Freq {307.200} \
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC0_PLL_Enable {false} \
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC0_Multi_Tile_Sync {false} \
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC0_Clock_Dist {0} \
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC0_Clock_Source {4} \
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC0_VOP {20} \
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC_Slice00_Enable {true} \
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC_Data_Type00 {0} \
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC_Interpolation_Mode00 {1} \
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC_Data_Width00 {16} \
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC_Mixer_Type00 {1} \
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC_Mixer_Mode00 {2} \
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC_NCO_Freq00 {0.00000} \
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC_Coarse_Mixer_Freq00 {3} \
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC_Nyquist00 {0} \
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: CONFIG.DAC_Decoder_Mode00 {0} \
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: ] [get_bd_cells $rfdc]
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O -type clk clk_adc0
connect_bd_net [get_bd_pins $rfdc/clk_adc0] [get_bd_ports clk_adc0]
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -type clk -freq_hz 153600000 m0_axis_aclk
connect_bd_net [get_bd_pins $rfdc/m0_axis_aclk] [get_bd_ports m0_axis_aclk]
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -type rst m0_axis_aresetn
connect_bd_net [get_bd_pins $rfdc/m0_axis_aresetn] [get_bd_ports m0_axis_aresetn]
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I vin00_n
connect_bd_net [get_bd_pins $rfdc/vin00_n] [get_bd_ports vin00_n]
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I vin00_p
connect_bd_net [get_bd_pins $rfdc/vin00_p] [get_bd_ports vin00_p]
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O -from 127 -to 0 m00_axis_tdata
connect_bd_net [get_bd_pins $rfdc/m00_axis_tdata] [get_bd_ports m00_axis_tdata]
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O m00_axis_tvalid
connect_bd_net [get_bd_pins $rfdc/m00_axis_tvalid] [get_bd_ports m00_axis_tvalid]
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I m00_axis_tready
connect_bd_net [get_bd_pins $rfdc/m00_axis_tready] [get_bd_ports m00_axis_tready]
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O -type clk clk_adc1
connect_bd_net [get_bd_pins $rfdc/clk_adc1] [get_bd_ports clk_adc1]
[2024-03-16 09:57:53,578][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -type clk -freq_hz 153600000 m1_axis_aclk
connect_bd_net [get_bd_pins $rfdc/m1_axis_aclk] [get_bd_ports m1_axis_aclk]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -type rst m1_axis_aresetn
connect_bd_net [get_bd_pins $rfdc/m1_axis_aresetn] [get_bd_ports m1_axis_aresetn]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I vin10_n
connect_bd_net [get_bd_pins $rfdc/vin10_n] [get_bd_ports vin10_n]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I vin10_p
connect_bd_net [get_bd_pins $rfdc/vin10_p] [get_bd_ports vin10_p]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O -from 127 -to 0 m10_axis_tdata
connect_bd_net [get_bd_pins $rfdc/m10_axis_tdata] [get_bd_ports m10_axis_tdata]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O m10_axis_tvalid
connect_bd_net [get_bd_pins $rfdc/m10_axis_tvalid] [get_bd_ports m10_axis_tvalid]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I m10_axis_tready
connect_bd_net [get_bd_pins $rfdc/m10_axis_tready] [get_bd_ports m10_axis_tready]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -type clk -freq_hz 491520000 adc2_clk_n
connect_bd_net [get_bd_pins $rfdc/adc2_clk_n] [get_bd_ports adc2_clk_n]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -type clk -freq_hz 491520000 adc2_clk_p
connect_bd_net [get_bd_pins $rfdc/adc2_clk_p] [get_bd_ports adc2_clk_p]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O -type clk clk_adc2
connect_bd_net [get_bd_pins $rfdc/clk_adc2] [get_bd_ports clk_adc2]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -type clk -freq_hz 153600000 m2_axis_aclk
connect_bd_net [get_bd_pins $rfdc/m2_axis_aclk] [get_bd_ports m2_axis_aclk]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -type rst m2_axis_aresetn
connect_bd_net [get_bd_pins $rfdc/m2_axis_aresetn] [get_bd_ports m2_axis_aresetn]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I vin20_n
connect_bd_net [get_bd_pins $rfdc/vin20_n] [get_bd_ports vin20_n]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I vin20_p
connect_bd_net [get_bd_pins $rfdc/vin20_p] [get_bd_ports vin20_p]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O -from 127 -to 0 m20_axis_tdata
connect_bd_net [get_bd_pins $rfdc/m20_axis_tdata] [get_bd_ports m20_axis_tdata]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O m20_axis_tvalid
connect_bd_net [get_bd_pins $rfdc/m20_axis_tvalid] [get_bd_ports m20_axis_tvalid]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I m20_axis_tready
connect_bd_net [get_bd_pins $rfdc/m20_axis_tready] [get_bd_ports m20_axis_tready]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O -type clk clk_adc3
connect_bd_net [get_bd_pins $rfdc/clk_adc3] [get_bd_ports clk_adc3]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -type clk -freq_hz 153600000 m3_axis_aclk
connect_bd_net [get_bd_pins $rfdc/m3_axis_aclk] [get_bd_ports m3_axis_aclk]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -type rst m3_axis_aresetn
connect_bd_net [get_bd_pins $rfdc/m3_axis_aresetn] [get_bd_ports m3_axis_aresetn]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I vin30_n
connect_bd_net [get_bd_pins $rfdc/vin30_n] [get_bd_ports vin30_n]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I vin30_p
connect_bd_net [get_bd_pins $rfdc/vin30_p] [get_bd_ports vin30_p]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O -from 127 -to 0 m30_axis_tdata
connect_bd_net [get_bd_pins $rfdc/m30_axis_tdata] [get_bd_ports m30_axis_tdata]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O m30_axis_tvalid
connect_bd_net [get_bd_pins $rfdc/m30_axis_tvalid] [get_bd_ports m30_axis_tvalid]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I m30_axis_tready
connect_bd_net [get_bd_pins $rfdc/m30_axis_tready] [get_bd_ports m30_axis_tready]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -type clk -freq_hz 491520000 dac0_clk_n
connect_bd_net [get_bd_pins $rfdc/dac0_clk_n] [get_bd_ports dac0_clk_n]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -type clk -freq_hz 491520000 dac0_clk_p
connect_bd_net [get_bd_pins $rfdc/dac0_clk_p] [get_bd_ports dac0_clk_p]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O -type clk clk_dac0
connect_bd_net [get_bd_pins $rfdc/clk_dac0] [get_bd_ports clk_dac0]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -type clk -freq_hz 153600000 s0_axis_aclk
connect_bd_net [get_bd_pins $rfdc/s0_axis_aclk] [get_bd_ports s0_axis_aclk]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -type rst s0_axis_aresetn
connect_bd_net [get_bd_pins $rfdc/s0_axis_aresetn] [get_bd_ports s0_axis_aresetn]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O vout00_n
connect_bd_net [get_bd_pins $rfdc/vout00_n] [get_bd_ports vout00_n]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O vout00_p
connect_bd_net [get_bd_pins $rfdc/vout00_p] [get_bd_ports vout00_p]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I -from 255 -to 0 s00_axis_tdata
connect_bd_net [get_bd_pins $rfdc/s00_axis_tdata] [get_bd_ports s00_axis_tdata]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I s00_axis_tvalid
connect_bd_net [get_bd_pins $rfdc/s00_axis_tvalid] [get_bd_ports s00_axis_tvalid]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O s00_axis_tready
connect_bd_net [get_bd_pins $rfdc/s00_axis_tready] [get_bd_ports s00_axis_tready]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir O -type intr irq
connect_bd_net [get_bd_pins $rfdc/irq] [get_bd_ports irq]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I sysref_in_p
connect_bd_net [get_bd_pins $rfdc/sysref_in_p] [get_bd_ports sysref_in_p]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I sysref_in_n
connect_bd_net [get_bd_pins $rfdc/sysref_in_n] [get_bd_ports sysref_in_n]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_bd_port -dir I user_sysref_adc
connect_bd_net [get_bd_pins $rfdc/user_sysref_adc] [get_bd_ports user_sysref_adc]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets pl_clk_p]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: write_hw_platform -fixed -include_bit -force -file $xsa_file
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files {/home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd /home/ubuntu/casper/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd}
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: save_bd_design
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: validate_bd_design
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zrf16_49dr_bd/zrf16_49dr_bd.bd]
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zrf16_49dr_bd/zrf16_49dr_bd.bd] -top
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zrf16_49dr_bd/hdl/zrf16_49dr_bd_wrapper.vhd
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: check_timing impl_1
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: check_zero_critical $impl_critical_count implementation
[2024-03-16 09:57:53,579][toolflow.py:1927][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: check_zero_critical $synth_critical_count synthesis
[2024-03-16 10:10:17,801][toolflow.py:1254][mkfpg][DEBUG][MainThread]: Opening core_info.tab file /home/ubuntu/casper/project/rfdc_test/rfdc_test/core_info.tab
[2024-03-16 10:10:17,829][toolflow.py:1255][mkfpg][DEBUG][MainThread]: Opening design_info.tab file /home/ubuntu/casper/project/rfdc_test/rfdc_test/design_info.tab
[2024-03-16 10:10:17,829][toolflow.py:1256][mkfpg][DEBUG][MainThread]: Opening git_info.tab file /home/ubuntu/casper/project/rfdc_test/rfdc_test/git_info.tab
[2024-03-16 10:10:20,161][toolflow.py:1517][compile][INFO][MainThread]: Building xsct script
[2024-03-16 10:10:39,379][toolflow.py:1564][compile][INFO][MainThread]: Assembling jasper dt node
