Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Oct 10 01:59:39 2024
| Host         : LEGION-5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[10] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[11] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[12] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[13] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[14] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[15] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[4] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[5] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[6] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[7] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[8] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[9] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: A/u2/newclock_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: A/u3/newclock_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: D/u2/newclock_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: D/u3/newclock_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m_mod/flex_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: task_4b_mod/clk25m_mod/flex_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: task_4b_mod/s1_input_mod/clk2k_mod/flex_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: task_4b_mod/s2_input_mod/clk2k_mod/flex_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: task_4b_mod/s3_input_mod/clk2k_mod/flex_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 432 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.278        0.000                      0                  715        0.254        0.000                      0                  715        4.500        0.000                       0                   365  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.278        0.000                      0                  715        0.254        0.000                      0                  715        4.500        0.000                       0                   365  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 A/u3/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/u3/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 0.704ns (16.634%)  route 3.528ns (83.366%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.557     5.078    A/u3/clk_IBUF_BUFG
    SLICE_X53Y21         FDRE                                         r  A/u3/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  A/u3/count_reg[22]/Q
                         net (fo=2, routed)           0.826     6.361    A/u3/count_reg[22]
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.485 r  A/u3/count[0]_i_5/O
                         net (fo=2, routed)           1.340     7.825    A/u3/count[0]_i_5_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I4_O)        0.124     7.949 r  A/u3/count[0]_i_1/O
                         net (fo=32, routed)          1.362     9.310    A/u3/count[0]_i_1_n_0
    SLICE_X53Y22         FDRE                                         r  A/u3/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.438    14.779    A/u3/clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  A/u3/count_reg[24]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X53Y22         FDRE (Setup_fdre_C_R)       -0.429    14.589    A/u3/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.310    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 A/u3/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/u3/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 0.704ns (16.634%)  route 3.528ns (83.366%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.557     5.078    A/u3/clk_IBUF_BUFG
    SLICE_X53Y21         FDRE                                         r  A/u3/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  A/u3/count_reg[22]/Q
                         net (fo=2, routed)           0.826     6.361    A/u3/count_reg[22]
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.485 r  A/u3/count[0]_i_5/O
                         net (fo=2, routed)           1.340     7.825    A/u3/count[0]_i_5_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I4_O)        0.124     7.949 r  A/u3/count[0]_i_1/O
                         net (fo=32, routed)          1.362     9.310    A/u3/count[0]_i_1_n_0
    SLICE_X53Y22         FDRE                                         r  A/u3/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.438    14.779    A/u3/clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  A/u3/count_reg[25]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X53Y22         FDRE (Setup_fdre_C_R)       -0.429    14.589    A/u3/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.310    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 A/u3/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/u3/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 0.704ns (16.634%)  route 3.528ns (83.366%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.557     5.078    A/u3/clk_IBUF_BUFG
    SLICE_X53Y21         FDRE                                         r  A/u3/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  A/u3/count_reg[22]/Q
                         net (fo=2, routed)           0.826     6.361    A/u3/count_reg[22]
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.485 r  A/u3/count[0]_i_5/O
                         net (fo=2, routed)           1.340     7.825    A/u3/count[0]_i_5_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I4_O)        0.124     7.949 r  A/u3/count[0]_i_1/O
                         net (fo=32, routed)          1.362     9.310    A/u3/count[0]_i_1_n_0
    SLICE_X53Y22         FDRE                                         r  A/u3/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.438    14.779    A/u3/clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  A/u3/count_reg[26]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X53Y22         FDRE (Setup_fdre_C_R)       -0.429    14.589    A/u3/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.310    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 A/u3/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/u3/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 0.704ns (16.634%)  route 3.528ns (83.366%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.557     5.078    A/u3/clk_IBUF_BUFG
    SLICE_X53Y21         FDRE                                         r  A/u3/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  A/u3/count_reg[22]/Q
                         net (fo=2, routed)           0.826     6.361    A/u3/count_reg[22]
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.485 r  A/u3/count[0]_i_5/O
                         net (fo=2, routed)           1.340     7.825    A/u3/count[0]_i_5_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I4_O)        0.124     7.949 r  A/u3/count[0]_i_1/O
                         net (fo=32, routed)          1.362     9.310    A/u3/count[0]_i_1_n_0
    SLICE_X53Y22         FDRE                                         r  A/u3/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.438    14.779    A/u3/clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  A/u3/count_reg[27]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X53Y22         FDRE (Setup_fdre_C_R)       -0.429    14.589    A/u3/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.310    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.704ns (16.746%)  route 3.500ns (83.254%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.549     5.070    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.833     6.360    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[27]
    SLICE_X46Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.484 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_6__3/O
                         net (fo=2, routed)           1.226     7.709    task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_6__3_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.833 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.441     9.274    task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_1_n_0
    SLICE_X47Y24         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.431    14.772    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[28]/C
                         clock pessimism              0.274    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X47Y24         FDRE (Setup_fdre_C_R)       -0.429    14.582    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.704ns (16.746%)  route 3.500ns (83.254%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.549     5.070    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.833     6.360    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[27]
    SLICE_X46Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.484 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_6__3/O
                         net (fo=2, routed)           1.226     7.709    task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_6__3_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.833 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.441     9.274    task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_1_n_0
    SLICE_X47Y24         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.431    14.772    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[29]/C
                         clock pessimism              0.274    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X47Y24         FDRE (Setup_fdre_C_R)       -0.429    14.582    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.704ns (16.746%)  route 3.500ns (83.254%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.549     5.070    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.833     6.360    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[27]
    SLICE_X46Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.484 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_6__3/O
                         net (fo=2, routed)           1.226     7.709    task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_6__3_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.833 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.441     9.274    task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_1_n_0
    SLICE_X47Y24         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.431    14.772    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[30]/C
                         clock pessimism              0.274    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X47Y24         FDRE (Setup_fdre_C_R)       -0.429    14.582    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.704ns (16.746%)  route 3.500ns (83.254%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.549     5.070    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.833     6.360    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[27]
    SLICE_X46Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.484 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_6__3/O
                         net (fo=2, routed)           1.226     7.709    task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_6__3_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.833 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.441     9.274    task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_1_n_0
    SLICE_X47Y24         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.431    14.772    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[31]/C
                         clock pessimism              0.274    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X47Y24         FDRE (Setup_fdre_C_R)       -0.429    14.582    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.327ns  (required time - arrival time)
  Source:                 task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 0.704ns (16.726%)  route 3.505ns (83.274%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.549     5.070    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.833     6.360    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[27]
    SLICE_X46Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.484 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_6__3/O
                         net (fo=2, routed)           1.226     7.709    task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_6__3_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.833 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.446     9.279    task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_1_n_0
    SLICE_X47Y23         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.433    14.774    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[24]/C
                         clock pessimism              0.296    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X47Y23         FDRE (Setup_fdre_C_R)       -0.429    14.606    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                  5.327    

Slack (MET) :             5.327ns  (required time - arrival time)
  Source:                 task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 0.704ns (16.726%)  route 3.505ns (83.274%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.549     5.070    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.833     6.360    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[27]
    SLICE_X46Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.484 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_6__3/O
                         net (fo=2, routed)           1.226     7.709    task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_6__3_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.833 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.446     9.279    task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_1_n_0
    SLICE_X47Y23         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.433    14.774    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]/C
                         clock pessimism              0.296    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X47Y23         FDRE (Setup_fdre_C_R)       -0.429    14.606    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                  5.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 A/u2/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/u2/newclock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.955%)  route 0.172ns (48.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.562     1.445    A/u2/clk_IBUF_BUFG
    SLICE_X49Y15         FDRE                                         r  A/u2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  A/u2/count_reg[1]/Q
                         net (fo=3, routed)           0.172     1.758    A/u2/count_reg[1]
    SLICE_X48Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.803 r  A/u2/newclock_i_1__0/O
                         net (fo=1, routed)           0.000     1.803    A/u2/newclock_i_1__0_n_0
    SLICE_X48Y16         FDRE                                         r  A/u2/newclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.829     1.956    A/u2/clk_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  A/u2/newclock_reg/C
                         clock pessimism             -0.498     1.458    
    SLICE_X48Y16         FDRE (Hold_fdre_C_D)         0.091     1.549    A/u2/newclock_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.554     1.437    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X39Y20         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[15]/Q
                         net (fo=3, routed)           0.117     1.695    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[15]
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[12]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.803    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[12]_i_1__3_n_4
    SLICE_X39Y20         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.821     1.948    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X39Y20         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[15]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X39Y20         FDRE (Hold_fdre_C_D)         0.105     1.542    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 D/u2/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D/u2/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.555     1.438    D/u2/clk_IBUF_BUFG
    SLICE_X37Y19         FDRE                                         r  D/u2/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  D/u2/count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.696    D/u2/count_reg[23]
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  D/u2/count_reg[20]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.804    D/u2/count_reg[20]_i_1__2_n_4
    SLICE_X37Y19         FDRE                                         r  D/u2/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.822     1.949    D/u2/clk_IBUF_BUFG
    SLICE_X37Y19         FDRE                                         r  D/u2/count_reg[23]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X37Y19         FDRE (Hold_fdre_C_D)         0.105     1.543    D/u2/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.554     1.437    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.117     1.695    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[23]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[20]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.803    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[20]_i_1__2_n_4
    SLICE_X47Y22         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.821     1.948    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[23]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X47Y22         FDRE (Hold_fdre_C_D)         0.105     1.542    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 A/u2/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/u2/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.560     1.443    A/u2/clk_IBUF_BUFG
    SLICE_X49Y17         FDRE                                         r  A/u2/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  A/u2/count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.701    A/u2/count_reg[11]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  A/u2/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.809    A/u2/count_reg[8]_i_1__0_n_4
    SLICE_X49Y17         FDRE                                         r  A/u2/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.828     1.955    A/u2/clk_IBUF_BUFG
    SLICE_X49Y17         FDRE                                         r  A/u2/count_reg[11]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X49Y17         FDRE (Hold_fdre_C_D)         0.105     1.548    A/u2/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 A/u2/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/u2/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.558     1.441    A/u2/clk_IBUF_BUFG
    SLICE_X49Y19         FDRE                                         r  A/u2/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  A/u2/count_reg[19]/Q
                         net (fo=2, routed)           0.117     1.699    A/u2/count_reg[19]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  A/u2/count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.807    A/u2/count_reg[16]_i_1__0_n_4
    SLICE_X49Y19         FDRE                                         r  A/u2/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.826     1.953    A/u2/clk_IBUF_BUFG
    SLICE_X49Y19         FDRE                                         r  A/u2/count_reg[19]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X49Y19         FDRE (Hold_fdre_C_D)         0.105     1.546    A/u2/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 A/u2/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/u2/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.557     1.440    A/u2/clk_IBUF_BUFG
    SLICE_X49Y20         FDRE                                         r  A/u2/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  A/u2/count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.698    A/u2/count_reg[23]
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  A/u2/count_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.806    A/u2/count_reg[20]_i_1__0_n_4
    SLICE_X49Y20         FDRE                                         r  A/u2/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.825     1.952    A/u2/clk_IBUF_BUFG
    SLICE_X49Y20         FDRE                                         r  A/u2/count_reg[23]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X49Y20         FDRE (Hold_fdre_C_D)         0.105     1.545    A/u2/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.553     1.436    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X39Y22         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.117     1.694    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[23]
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[20]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.802    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[20]_i_1__3_n_4
    SLICE_X39Y22         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.819     1.946    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X39Y22         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[23]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X39Y22         FDRE (Hold_fdre_C_D)         0.105     1.541    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.550     1.433    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[31]/Q
                         net (fo=2, routed)           0.117     1.691    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[31]
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[28]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.799    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[28]_i_1__3_n_4
    SLICE_X39Y24         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.816     1.943    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[31]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X39Y24         FDRE (Hold_fdre_C_D)         0.105     1.538    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 A/u2/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/u2/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.561     1.444    A/u2/clk_IBUF_BUFG
    SLICE_X49Y16         FDRE                                         r  A/u2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  A/u2/count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.702    A/u2/count_reg[7]
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  A/u2/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.810    A/u2/count_reg[4]_i_1__0_n_4
    SLICE_X49Y16         FDRE                                         r  A/u2/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.829     1.956    A/u2/clk_IBUF_BUFG
    SLICE_X49Y16         FDRE                                         r  A/u2/count_reg[7]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X49Y16         FDRE (Hold_fdre_C_D)         0.105     1.549    A/u2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y21   clk6Hz_mod/COUNT_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y14   clk6Hz_mod/COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y21   clk6Hz_mod/COUNT_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y21   clk6Hz_mod/COUNT_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y14   clk6Hz_mod/COUNT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y15   clk6Hz_mod/COUNT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y15   clk6Hz_mod/COUNT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y15   clk6Hz_mod/COUNT_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y15   clk6Hz_mod/COUNT_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y14   clk6Hz_mod/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y14   clk6Hz_mod/COUNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk6p25m_mod/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk6p25m_mod/COUNT_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk6p25m_mod/COUNT_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk6p25m_mod/COUNT_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clk6p25m_mod/COUNT_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clk6p25m_mod/COUNT_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clk6p25m_mod/COUNT_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clk6p25m_mod/COUNT_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y16   clk6Hz_mod/COUNT_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y16   clk6Hz_mod/COUNT_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y18    clk6Hz_mod/flex_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y18   A/u2/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y18   A/u2/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y18   A/u2/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y18   A/u2/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y19   A/u2/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y19   A/u2/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y19   A/u2/count_reg[18]/C



