![Wave 01_09_2022 02_54_14 م](https://user-images.githubusercontent.com/82718853/187919801-83b390de-c777-43b3-a336-057986a39bc5.png)
![Wave 01_09_2022 02_52_43 م](https://user-images.githubusercontent.com/82718853/187919833-13f32e6f-5ac1-4e7d-8dd1-65f407c5b931.png)
![Final Project pdf - Foxit PhantomPDF 01_09_2022 02_59_20 م](https://user-images.githubusercontent.com/82718853/187920394-67fc6945-f213-41a2-bd69-57279ce35a9e.png)
![Final Project pdf - Foxit PhantomPDF 01_09_2022 02_59_12 م](https://user-images.githubusercontent.com/82718853/187920423-0ca0305f-0227-4cc0-9c0b-69b49ce8493d.png)
# MIPS-single-cycle
Introduction In this project, you are required to implement a 32-bit single-cycle microarchitecture MIPS processor based on Harvard Architecture. The single-cycle microarchitecture executes an entire instruction in one cycle. In other words instruction fetch, instruction decode, execute, write back, and program counter update occurs within a single clock cycle
