instruction memory:
	instrMem[ 0 ]	= 0x01000000	= 16777216	= beq 0 0 0
	instrMem[ 1 ]	= 0x00810001	= 8454145	= lw 0 1 1
	instrMem[ 2 ]	= 0x01010006	= 16842758	= beq 0 1 6
	instrMem[ 3 ]	= 0x01090004	= 17367044	= beq 1 1 4
	instrMem[ 4 ]	= 0x00090002	= 589826	= add 1 1 2
	instrMem[ 5 ]	= 0x00120004	= 1179652	= add 2 2 4
	instrMem[ 6 ]	= 0x000a0003	= 655363	= add 1 2 3
	instrMem[ 7 ]	= 0x011b0001	= 18546689	= beq 3 3 1
	instrMem[ 8 ]	= 0x0100fffb	= 16842747	= beq 0 0 -5
	instrMem[ 9 ]	= 0x01800000	= 25165824	= halt
	instrMem[ 10 ]	= 0x00000001	= 1	= add 0 0 1

@@@
state before cycle 0 starts:
	pc = 0
	data memory:
		dataMem[ 0 ] = 16777216
		dataMem[ 1 ] = 8454145
		dataMem[ 2 ] = 16842758
		dataMem[ 3 ] = 17367044
		dataMem[ 4 ] = 589826
		dataMem[ 5 ] = 1179652
		dataMem[ 6 ] = 655363
		dataMem[ 7 ] = 18546689
		dataMem[ 8 ] = 16842747
		dataMem[ 9 ] = 25165824
		dataMem[ 10 ] = 1
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 29360128 ( noop )
		pcPlus1 = 0 (Don't Care)
	ID/EX pipeline register:
		instruction = 29360128 ( noop )
		pcPlus1 = 0 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop )
		branchTarget 0 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 0 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 1 starts:
	pc = 1
	data memory:
		dataMem[ 0 ] = 16777216
		dataMem[ 1 ] = 8454145
		dataMem[ 2 ] = 16842758
		dataMem[ 3 ] = 17367044
		dataMem[ 4 ] = 589826
		dataMem[ 5 ] = 1179652
		dataMem[ 6 ] = 655363
		dataMem[ 7 ] = 18546689
		dataMem[ 8 ] = 16842747
		dataMem[ 9 ] = 25165824
		dataMem[ 10 ] = 1
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 16777216 ( beq 0 0 0 )
		pcPlus1 = 1
	ID/EX pipeline register:
		instruction = 29360128 ( noop )
		pcPlus1 = 0 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop )
		branchTarget 0 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 2 starts:
	pc = 2
	data memory:
		dataMem[ 0 ] = 16777216
		dataMem[ 1 ] = 8454145
		dataMem[ 2 ] = 16842758
		dataMem[ 3 ] = 17367044
		dataMem[ 4 ] = 589826
		dataMem[ 5 ] = 1179652
		dataMem[ 6 ] = 655363
		dataMem[ 7 ] = 18546689
		dataMem[ 8 ] = 16842747
		dataMem[ 9 ] = 25165824
		dataMem[ 10 ] = 1
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 8454145 ( lw 0 1 1 )
		pcPlus1 = 2
	ID/EX pipeline register:
		instruction = 16777216 ( beq 0 0 0 )
		pcPlus1 = 1
		readRegA = 0
		readRegB = 0
		offset = 0
	EX/MEM pipeline register:
		instruction = 29360128 ( noop )
		branchTarget 0 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 3 starts:
	pc = 3
	data memory:
		dataMem[ 0 ] = 16777216
		dataMem[ 1 ] = 8454145
		dataMem[ 2 ] = 16842758
		dataMem[ 3 ] = 17367044
		dataMem[ 4 ] = 589826
		dataMem[ 5 ] = 1179652
		dataMem[ 6 ] = 655363
		dataMem[ 7 ] = 18546689
		dataMem[ 8 ] = 16842747
		dataMem[ 9 ] = 25165824
		dataMem[ 10 ] = 1
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 16842758 ( beq 0 1 6 )
		pcPlus1 = 3
	ID/EX pipeline register:
		instruction = 8454145 ( lw 0 1 1 )
		pcPlus1 = 2
		readRegA = 0
		readRegB = 0 (Don't Care)
		offset = 1
	EX/MEM pipeline register:
		instruction = 16777216 ( beq 0 0 0 )
		branchTarget 1
		eq ? True
		aluResult = 0 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 4 starts:
	pc = 1
	data memory:
		dataMem[ 0 ] = 16777216
		dataMem[ 1 ] = 8454145
		dataMem[ 2 ] = 16842758
		dataMem[ 3 ] = 17367044
		dataMem[ 4 ] = 589826
		dataMem[ 5 ] = 1179652
		dataMem[ 6 ] = 655363
		dataMem[ 7 ] = 18546689
		dataMem[ 8 ] = 16842747
		dataMem[ 9 ] = 25165824
		dataMem[ 10 ] = 1
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 29360128 ( noop )
		pcPlus1 = 3 (Don't Care)
	ID/EX pipeline register:
		instruction = 29360128 ( noop )
		pcPlus1 = 2 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 1 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop )
		branchTarget 3 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 1 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 16777216 ( beq 0 0 0 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 5 starts:
	pc = 2
	data memory:
		dataMem[ 0 ] = 16777216
		dataMem[ 1 ] = 8454145
		dataMem[ 2 ] = 16842758
		dataMem[ 3 ] = 17367044
		dataMem[ 4 ] = 589826
		dataMem[ 5 ] = 1179652
		dataMem[ 6 ] = 655363
		dataMem[ 7 ] = 18546689
		dataMem[ 8 ] = 16842747
		dataMem[ 9 ] = 25165824
		dataMem[ 10 ] = 1
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 8454145 ( lw 0 1 1 )
		pcPlus1 = 2
	ID/EX pipeline register:
		instruction = 29360128 ( noop )
		pcPlus1 = 3 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop )
		branchTarget 3 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 1 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 16777216 ( beq 0 0 0 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 6 starts:
	pc = 3
	data memory:
		dataMem[ 0 ] = 16777216
		dataMem[ 1 ] = 8454145
		dataMem[ 2 ] = 16842758
		dataMem[ 3 ] = 17367044
		dataMem[ 4 ] = 589826
		dataMem[ 5 ] = 1179652
		dataMem[ 6 ] = 655363
		dataMem[ 7 ] = 18546689
		dataMem[ 8 ] = 16842747
		dataMem[ 9 ] = 25165824
		dataMem[ 10 ] = 1
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 16842758 ( beq 0 1 6 )
		pcPlus1 = 3
	ID/EX pipeline register:
		instruction = 8454145 ( lw 0 1 1 )
		pcPlus1 = 2
		readRegA = 0
		readRegB = 0 (Don't Care)
		offset = 1
	EX/MEM pipeline register:
		instruction = 29360128 ( noop )
		branchTarget 3 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 7 starts:
	pc = 3
	data memory:
		dataMem[ 0 ] = 16777216
		dataMem[ 1 ] = 8454145
		dataMem[ 2 ] = 16842758
		dataMem[ 3 ] = 17367044
		dataMem[ 4 ] = 589826
		dataMem[ 5 ] = 1179652
		dataMem[ 6 ] = 655363
		dataMem[ 7 ] = 18546689
		dataMem[ 8 ] = 16842747
		dataMem[ 9 ] = 25165824
		dataMem[ 10 ] = 1
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 16842758 ( beq 0 1 6 )
		pcPlus1 = 3
	ID/EX pipeline register:
		instruction = 29360128 ( noop )
		pcPlus1 = 2 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 1 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8454145 ( lw 0 1 1 )
		branchTarget 3 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 1
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 8 starts:
	pc = 4
	data memory:
		dataMem[ 0 ] = 16777216
		dataMem[ 1 ] = 8454145
		dataMem[ 2 ] = 16842758
		dataMem[ 3 ] = 17367044
		dataMem[ 4 ] = 589826
		dataMem[ 5 ] = 1179652
		dataMem[ 6 ] = 655363
		dataMem[ 7 ] = 18546689
		dataMem[ 8 ] = 16842747
		dataMem[ 9 ] = 25165824
		dataMem[ 10 ] = 1
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 17367044 ( beq 1 1 4 )
		pcPlus1 = 4
	ID/EX pipeline register:
		instruction = 16842758 ( beq 0 1 6 )
		pcPlus1 = 3
		readRegA = 0
		readRegB = 0
		offset = 6
	EX/MEM pipeline register:
		instruction = 29360128 ( noop )
		branchTarget 3 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 1 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8454145 ( lw 0 1 1 )
		writeData = 8454145
	WB/END pipeline register:
		instruction = 29360128 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 9 starts:
	pc = 5
	data memory:
		dataMem[ 0 ] = 16777216
		dataMem[ 1 ] = 8454145
		dataMem[ 2 ] = 16842758
		dataMem[ 3 ] = 17367044
		dataMem[ 4 ] = 589826
		dataMem[ 5 ] = 1179652
		dataMem[ 6 ] = 655363
		dataMem[ 7 ] = 18546689
		dataMem[ 8 ] = 16842747
		dataMem[ 9 ] = 25165824
		dataMem[ 10 ] = 1
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 8454145
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 589826 ( add 1 1 2 )
		pcPlus1 = 5
	ID/EX pipeline register:
		instruction = 17367044 ( beq 1 1 4 )
		pcPlus1 = 4
		readRegA = 0
		readRegB = 0
		offset = 4
	EX/MEM pipeline register:
		instruction = 16842758 ( beq 0 1 6 )
		branchTarget 9
		eq ? False
		aluResult = 8454145 (Don't Care)
		readRegB = 8454145 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop )
		writeData = 8454145 (Don't Care)
	WB/END pipeline register:
		instruction = 8454145 ( lw 0 1 1 )
		writeData = 8454145
end state

@@@
state before cycle 10 starts:
	pc = 6
	data memory:
		dataMem[ 0 ] = 16777216
		dataMem[ 1 ] = 8454145
		dataMem[ 2 ] = 16842758
		dataMem[ 3 ] = 17367044
		dataMem[ 4 ] = 589826
		dataMem[ 5 ] = 1179652
		dataMem[ 6 ] = 655363
		dataMem[ 7 ] = 18546689
		dataMem[ 8 ] = 16842747
		dataMem[ 9 ] = 25165824
		dataMem[ 10 ] = 1
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 8454145
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 1179652 ( add 2 2 4 )
		pcPlus1 = 6
	ID/EX pipeline register:
		instruction = 589826 ( add 1 1 2 )
		pcPlus1 = 5
		readRegA = 8454145
		readRegB = 8454145
		offset = 2 (Don't Care)
	EX/MEM pipeline register:
		instruction = 17367044 ( beq 1 1 4 )
		branchTarget 8
		eq ? True
		aluResult = 16908290 (Don't Care)
		readRegB = 8454145 (Don't Care)
	MEM/WB pipeline register:
		instruction = 16842758 ( beq 0 1 6 )
		writeData = 8454145 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop )
		writeData = 8454145 (Don't Care)
end state

@@@
state before cycle 11 starts:
	pc = 8
	data memory:
		dataMem[ 0 ] = 16777216
		dataMem[ 1 ] = 8454145
		dataMem[ 2 ] = 16842758
		dataMem[ 3 ] = 17367044
		dataMem[ 4 ] = 589826
		dataMem[ 5 ] = 1179652
		dataMem[ 6 ] = 655363
		dataMem[ 7 ] = 18546689
		dataMem[ 8 ] = 16842747
		dataMem[ 9 ] = 25165824
		dataMem[ 10 ] = 1
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 8454145
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 29360128 ( noop )
		pcPlus1 = 7 (Don't Care)
	ID/EX pipeline register:
		instruction = 29360128 ( noop )
		pcPlus1 = 6 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 4 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop )
		branchTarget 7 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 16908290 (Don't Care)
		readRegB = 8454145 (Don't Care)
	MEM/WB pipeline register:
		instruction = 17367044 ( beq 1 1 4 )
		writeData = 8454145 (Don't Care)
	WB/END pipeline register:
		instruction = 16842758 ( beq 0 1 6 )
		writeData = 8454145 (Don't Care)
end state

@@@
state before cycle 12 starts:
	pc = 9
	data memory:
		dataMem[ 0 ] = 16777216
		dataMem[ 1 ] = 8454145
		dataMem[ 2 ] = 16842758
		dataMem[ 3 ] = 17367044
		dataMem[ 4 ] = 589826
		dataMem[ 5 ] = 1179652
		dataMem[ 6 ] = 655363
		dataMem[ 7 ] = 18546689
		dataMem[ 8 ] = 16842747
		dataMem[ 9 ] = 25165824
		dataMem[ 10 ] = 1
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 8454145
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 16842747 ( beq 0 0 -5 )
		pcPlus1 = 9
	ID/EX pipeline register:
		instruction = 29360128 ( noop )
		pcPlus1 = 7 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop )
		branchTarget 10 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 4 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop )
		writeData = 8454145 (Don't Care)
	WB/END pipeline register:
		instruction = 17367044 ( beq 1 1 4 )
		writeData = 8454145 (Don't Care)
end state

@@@
state before cycle 13 starts:
	pc = 10
	data memory:
		dataMem[ 0 ] = 16777216
		dataMem[ 1 ] = 8454145
		dataMem[ 2 ] = 16842758
		dataMem[ 3 ] = 17367044
		dataMem[ 4 ] = 589826
		dataMem[ 5 ] = 1179652
		dataMem[ 6 ] = 655363
		dataMem[ 7 ] = 18546689
		dataMem[ 8 ] = 16842747
		dataMem[ 9 ] = 25165824
		dataMem[ 10 ] = 1
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 8454145
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 25165824 ( halt )
		pcPlus1 = 10
	ID/EX pipeline register:
		instruction = 16842747 ( beq 0 0 -5 )
		pcPlus1 = 9
		readRegA = 0
		readRegB = 0
		offset = -5
	EX/MEM pipeline register:
		instruction = 29360128 ( noop )
		branchTarget 7 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop )
		writeData = 8454145 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop )
		writeData = 8454145 (Don't Care)
end state

@@@
state before cycle 14 starts:
	pc = 11
	data memory:
		dataMem[ 0 ] = 16777216
		dataMem[ 1 ] = 8454145
		dataMem[ 2 ] = 16842758
		dataMem[ 3 ] = 17367044
		dataMem[ 4 ] = 589826
		dataMem[ 5 ] = 1179652
		dataMem[ 6 ] = 655363
		dataMem[ 7 ] = 18546689
		dataMem[ 8 ] = 16842747
		dataMem[ 9 ] = 25165824
		dataMem[ 10 ] = 1
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 8454145
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 1 ( add 0 0 1 )
		pcPlus1 = 11
	ID/EX pipeline register:
		instruction = 25165824 ( halt )
		pcPlus1 = 10
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 16842747 ( beq 0 0 -5 )
		branchTarget 4
		eq ? True
		aluResult = 0 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop )
		writeData = 8454145 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop )
		writeData = 8454145 (Don't Care)
end state

@@@
state before cycle 15 starts:
	pc = 4
	data memory:
		dataMem[ 0 ] = 16777216
		dataMem[ 1 ] = 8454145
		dataMem[ 2 ] = 16842758
		dataMem[ 3 ] = 17367044
		dataMem[ 4 ] = 589826
		dataMem[ 5 ] = 1179652
		dataMem[ 6 ] = 655363
		dataMem[ 7 ] = 18546689
		dataMem[ 8 ] = 16842747
		dataMem[ 9 ] = 25165824
		dataMem[ 10 ] = 1
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 8454145
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 29360128 ( noop )
		pcPlus1 = 12 (Don't Care)
	ID/EX pipeline register:
		instruction = 29360128 ( noop )
		pcPlus1 = 11 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 1 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop )
		branchTarget 10 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 16842747 ( beq 0 0 -5 )
		writeData = 8454145 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop )
		writeData = 8454145 (Don't Care)
end state

@@@
state before cycle 16 starts:
	pc = 5
	data memory:
		dataMem[ 0 ] = 16777216
		dataMem[ 1 ] = 8454145
		dataMem[ 2 ] = 16842758
		dataMem[ 3 ] = 17367044
		dataMem[ 4 ] = 589826
		dataMem[ 5 ] = 1179652
		dataMem[ 6 ] = 655363
		dataMem[ 7 ] = 18546689
		dataMem[ 8 ] = 16842747
		dataMem[ 9 ] = 25165824
		dataMem[ 10 ] = 1
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 8454145
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 589826 ( add 1 1 2 )
		pcPlus1 = 5
	ID/EX pipeline register:
		instruction = 29360128 ( noop )
		pcPlus1 = 12 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop )
		branchTarget 12 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 1 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop )
		writeData = 8454145 (Don't Care)
	WB/END pipeline register:
		instruction = 16842747 ( beq 0 0 -5 )
		writeData = 8454145 (Don't Care)
end state

@@@
state before cycle 17 starts:
	pc = 6
	data memory:
		dataMem[ 0 ] = 16777216
		dataMem[ 1 ] = 8454145
		dataMem[ 2 ] = 16842758
		dataMem[ 3 ] = 17367044
		dataMem[ 4 ] = 589826
		dataMem[ 5 ] = 1179652
		dataMem[ 6 ] = 655363
		dataMem[ 7 ] = 18546689
		dataMem[ 8 ] = 16842747
		dataMem[ 9 ] = 25165824
		dataMem[ 10 ] = 1
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 8454145
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 1179652 ( add 2 2 4 )
		pcPlus1 = 6
	ID/EX pipeline register:
		instruction = 589826 ( add 1 1 2 )
		pcPlus1 = 5
		readRegA = 8454145
		readRegB = 8454145
		offset = 2 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop )
		branchTarget 12 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop )
		writeData = 8454145 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop )
		writeData = 8454145 (Don't Care)
end state

@@@
state before cycle 18 starts:
	pc = 7
	data memory:
		dataMem[ 0 ] = 16777216
		dataMem[ 1 ] = 8454145
		dataMem[ 2 ] = 16842758
		dataMem[ 3 ] = 17367044
		dataMem[ 4 ] = 589826
		dataMem[ 5 ] = 1179652
		dataMem[ 6 ] = 655363
		dataMem[ 7 ] = 18546689
		dataMem[ 8 ] = 16842747
		dataMem[ 9 ] = 25165824
		dataMem[ 10 ] = 1
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 8454145
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 655363 ( add 1 2 3 )
		pcPlus1 = 7
	ID/EX pipeline register:
		instruction = 1179652 ( add 2 2 4 )
		pcPlus1 = 6
		readRegA = 0
		readRegB = 0
		offset = 4 (Don't Care)
	EX/MEM pipeline register:
		instruction = 589826 ( add 1 1 2 )
		branchTarget 7 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 16908290
		readRegB = 8454145 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop )
		writeData = 8454145 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop )
		writeData = 8454145 (Don't Care)
end state

@@@
state before cycle 19 starts:
	pc = 8
	data memory:
		dataMem[ 0 ] = 16777216
		dataMem[ 1 ] = 8454145
		dataMem[ 2 ] = 16842758
		dataMem[ 3 ] = 17367044
		dataMem[ 4 ] = 589826
		dataMem[ 5 ] = 1179652
		dataMem[ 6 ] = 655363
		dataMem[ 7 ] = 18546689
		dataMem[ 8 ] = 16842747
		dataMem[ 9 ] = 25165824
		dataMem[ 10 ] = 1
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 8454145
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 18546689 ( beq 3 3 1 )
		pcPlus1 = 8
	ID/EX pipeline register:
		instruction = 655363 ( add 1 2 3 )
		pcPlus1 = 7
		readRegA = 8454145
		readRegB = 0
		offset = 3 (Don't Care)
	EX/MEM pipeline register:
		instruction = 1179652 ( add 2 2 4 )
		branchTarget 10 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 33816580
		readRegB = 16908290 (Don't Care)
	MEM/WB pipeline register:
		instruction = 589826 ( add 1 1 2 )
		writeData = 16908290
	WB/END pipeline register:
		instruction = 29360128 ( noop )
		writeData = 8454145 (Don't Care)
end state

@@@
state before cycle 20 starts:
	pc = 9
	data memory:
		dataMem[ 0 ] = 16777216
		dataMem[ 1 ] = 8454145
		dataMem[ 2 ] = 16842758
		dataMem[ 3 ] = 17367044
		dataMem[ 4 ] = 589826
		dataMem[ 5 ] = 1179652
		dataMem[ 6 ] = 655363
		dataMem[ 7 ] = 18546689
		dataMem[ 8 ] = 16842747
		dataMem[ 9 ] = 25165824
		dataMem[ 10 ] = 1
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 8454145
		reg[ 2 ] = 16908290
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 16842747 ( beq 0 0 -5 )
		pcPlus1 = 9
	ID/EX pipeline register:
		instruction = 18546689 ( beq 3 3 1 )
		pcPlus1 = 8
		readRegA = 0
		readRegB = 0
		offset = 1
	EX/MEM pipeline register:
		instruction = 655363 ( add 1 2 3 )
		branchTarget 10 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 25362435
		readRegB = 16908290 (Don't Care)
	MEM/WB pipeline register:
		instruction = 1179652 ( add 2 2 4 )
		writeData = 33816580
	WB/END pipeline register:
		instruction = 589826 ( add 1 1 2 )
		writeData = 16908290
end state

@@@
state before cycle 21 starts:
	pc = 10
	data memory:
		dataMem[ 0 ] = 16777216
		dataMem[ 1 ] = 8454145
		dataMem[ 2 ] = 16842758
		dataMem[ 3 ] = 17367044
		dataMem[ 4 ] = 589826
		dataMem[ 5 ] = 1179652
		dataMem[ 6 ] = 655363
		dataMem[ 7 ] = 18546689
		dataMem[ 8 ] = 16842747
		dataMem[ 9 ] = 25165824
		dataMem[ 10 ] = 1
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 8454145
		reg[ 2 ] = 16908290
		reg[ 3 ] = 0
		reg[ 4 ] = 33816580
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 25165824 ( halt )
		pcPlus1 = 10
	ID/EX pipeline register:
		instruction = 16842747 ( beq 0 0 -5 )
		pcPlus1 = 9
		readRegA = 0
		readRegB = 0
		offset = -5
	EX/MEM pipeline register:
		instruction = 18546689 ( beq 3 3 1 )
		branchTarget 9
		eq ? True
		aluResult = 50724870 (Don't Care)
		readRegB = 25362435 (Don't Care)
	MEM/WB pipeline register:
		instruction = 655363 ( add 1 2 3 )
		writeData = 25362435
	WB/END pipeline register:
		instruction = 1179652 ( add 2 2 4 )
		writeData = 33816580
end state

@@@
state before cycle 22 starts:
	pc = 9
	data memory:
		dataMem[ 0 ] = 16777216
		dataMem[ 1 ] = 8454145
		dataMem[ 2 ] = 16842758
		dataMem[ 3 ] = 17367044
		dataMem[ 4 ] = 589826
		dataMem[ 5 ] = 1179652
		dataMem[ 6 ] = 655363
		dataMem[ 7 ] = 18546689
		dataMem[ 8 ] = 16842747
		dataMem[ 9 ] = 25165824
		dataMem[ 10 ] = 1
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 8454145
		reg[ 2 ] = 16908290
		reg[ 3 ] = 25362435
		reg[ 4 ] = 33816580
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 29360128 ( noop )
		pcPlus1 = 11 (Don't Care)
	ID/EX pipeline register:
		instruction = 29360128 ( noop )
		pcPlus1 = 10 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop )
		branchTarget 4 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 18546689 ( beq 3 3 1 )
		writeData = 25362435 (Don't Care)
	WB/END pipeline register:
		instruction = 655363 ( add 1 2 3 )
		writeData = 25362435
end state

@@@
state before cycle 23 starts:
	pc = 10
	data memory:
		dataMem[ 0 ] = 16777216
		dataMem[ 1 ] = 8454145
		dataMem[ 2 ] = 16842758
		dataMem[ 3 ] = 17367044
		dataMem[ 4 ] = 589826
		dataMem[ 5 ] = 1179652
		dataMem[ 6 ] = 655363
		dataMem[ 7 ] = 18546689
		dataMem[ 8 ] = 16842747
		dataMem[ 9 ] = 25165824
		dataMem[ 10 ] = 1
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 8454145
		reg[ 2 ] = 16908290
		reg[ 3 ] = 25362435
		reg[ 4 ] = 33816580
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 25165824 ( halt )
		pcPlus1 = 10
	ID/EX pipeline register:
		instruction = 29360128 ( noop )
		pcPlus1 = 11 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop )
		branchTarget 10 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop )
		writeData = 25362435 (Don't Care)
	WB/END pipeline register:
		instruction = 18546689 ( beq 3 3 1 )
		writeData = 25362435 (Don't Care)
end state

@@@
state before cycle 24 starts:
	pc = 11
	data memory:
		dataMem[ 0 ] = 16777216
		dataMem[ 1 ] = 8454145
		dataMem[ 2 ] = 16842758
		dataMem[ 3 ] = 17367044
		dataMem[ 4 ] = 589826
		dataMem[ 5 ] = 1179652
		dataMem[ 6 ] = 655363
		dataMem[ 7 ] = 18546689
		dataMem[ 8 ] = 16842747
		dataMem[ 9 ] = 25165824
		dataMem[ 10 ] = 1
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 8454145
		reg[ 2 ] = 16908290
		reg[ 3 ] = 25362435
		reg[ 4 ] = 33816580
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 1 ( add 0 0 1 )
		pcPlus1 = 11
	ID/EX pipeline register:
		instruction = 25165824 ( halt )
		pcPlus1 = 10
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop )
		branchTarget 11 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop )
		writeData = 25362435 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop )
		writeData = 25362435 (Don't Care)
end state

@@@
state before cycle 25 starts:
	pc = 12
	data memory:
		dataMem[ 0 ] = 16777216
		dataMem[ 1 ] = 8454145
		dataMem[ 2 ] = 16842758
		dataMem[ 3 ] = 17367044
		dataMem[ 4 ] = 589826
		dataMem[ 5 ] = 1179652
		dataMem[ 6 ] = 655363
		dataMem[ 7 ] = 18546689
		dataMem[ 8 ] = 16842747
		dataMem[ 9 ] = 25165824
		dataMem[ 10 ] = 1
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 8454145
		reg[ 2 ] = 16908290
		reg[ 3 ] = 25362435
		reg[ 4 ] = 33816580
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0 ( add 0 0 0 )
		pcPlus1 = 12
	ID/EX pipeline register:
		instruction = 1 ( add 0 0 1 )
		pcPlus1 = 11
		readRegA = 0
		readRegB = 0
		offset = 1 (Don't Care)
	EX/MEM pipeline register:
		instruction = 25165824 ( halt )
		branchTarget 10 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop )
		writeData = 25362435 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop )
		writeData = 25362435 (Don't Care)
end state
Machine halted
Total of 26 cycles executed
Final state of machine:

@@@
state before cycle 26 starts:
	pc = 13
	data memory:
		dataMem[ 0 ] = 16777216
		dataMem[ 1 ] = 8454145
		dataMem[ 2 ] = 16842758
		dataMem[ 3 ] = 17367044
		dataMem[ 4 ] = 589826
		dataMem[ 5 ] = 1179652
		dataMem[ 6 ] = 655363
		dataMem[ 7 ] = 18546689
		dataMem[ 8 ] = 16842747
		dataMem[ 9 ] = 25165824
		dataMem[ 10 ] = 1
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 8454145
		reg[ 2 ] = 16908290
		reg[ 3 ] = 25362435
		reg[ 4 ] = 33816580
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0 ( add 0 0 0 )
		pcPlus1 = 13
	ID/EX pipeline register:
		instruction = 0 ( add 0 0 0 )
		pcPlus1 = 12
		readRegA = 0
		readRegB = 0
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 1 ( add 0 0 1 )
		branchTarget 12 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 25165824 ( halt )
		writeData = 25362435 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop )
		writeData = 25362435 (Don't Care)
end state
