# Arch-final-project
Visualizing Verilog!!!
