// Seed: 42256532
module module_0 ();
  always @(posedge "" << -1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  module_0 modCall_1 ();
  output wire id_2;
  output wire id_1;
  wire id_12;
  logic [-1 : 1] id_13;
  ;
endmodule
