// Seed: 536134497
module module_0 (
    id_1
);
  output reg id_1;
  wire id_2;
  assign module_1.id_2 = 0;
  always id_1 <= 1;
  wire [-1 : 1] id_3;
  logic id_4;
endmodule
program module_1 (
    output tri1 id_0,
    output tri0 id_1,
    output logic id_2,
    input supply0 id_3,
    input tri1 id_4
);
  always begin : LABEL_0
    id_2 <= 1;
  end
  logic id_6 = 1;
  logic id_7;
  logic id_8 = id_4, id_9 = id_8, id_10[1 'd0 : 1], id_11;
  always_ff id_9 = -1 - id_4;
  assign id_11 = 1;
  logic id_12;
  localparam id_13 = 1;
  logic id_14;
  module_0 modCall_1 (id_8);
endprogram
