//WD_Mem_ADR_Mem_MWM_WD_Reg _ADR_Reg _MWR											|WB	|M	|EX	|ID	|IF stage
00000000_00000000_0_00000000_00000000_0 //											|n	|n	|n	|n	|0(miss)
00000000_00000000_0_00000000_00000000_0 //											|n	|n	|n	|n	|0(miss)
00000000_00000000_0_00000000_00000000_0 //											|n	|n	|n	|n	|0(miss)
00000000_00000000_0_00000000_00000000_0 //											|n	|n	|n	|n	|0
00000000_00000000_0_00000000_00000000_0 // IC miss bubble							|n	|n	|n	|0	|1
00000000_00000000_0_00000000_00000000_0 // IC miss bubble							|n	|n	|0	|1	|2
00000000_00000200_0_00000000_00000000_0 // IC miss bubble							|n	|0	|1	|2	|3(DM miss stall)
00000000_00000200_0_00000000_00000000_0 // Data cache miss							|n	|0	|1	|2	|3(DM miss stall)
00000000_00000200_0_00000000_00000000_0 // Data cache miss							|n	|0	|1	|2	|3(DM miss stall)
00000000_00000200_0_00000000_00000000_0 // Data cache miss							|n	|0	|1	|2	|3
00000000_00000204_0_0000000f_00000020_1 //0											|0	|1	|2	|3	|4(miss)
xxxxxxxx_41700000_0_3f8001a3_00000022_1 //1											|1	|2	|3	|n	|4(miss)
41700000_xxxxxxxx_0_41700000_00000024_1 //2											|2	|3	|n	|n	|4(miss), FPADD miss stall
41700000_xxxxxxxx_0_00000000_00000000_0 //FPADD stall								|n	|3	|n	|n	|4
00000000_00000000_0_4180001a_00000020_1 //3, IC miss bubble(hided by fpadd stall)	|3	|n	|n	|4	|5
00000000_00000000_0_00000000_00000000_0 // IC miss bubble							|n	|n	|4	|5	|6
00000000_4180001A_0_00000000_00000000_0 // IC miss bubble							|n	|4	|5	|6	|7
4180001a_0000020c_1_4180001A_00000010_1 //4(mfc1 flush)								|4	|5	|6	|7	|8(miss), mtc miss stall
00000000_00000208_0_0000020c_00000010_0 //5											|5	|6	|n	|7	|8(miss), mtc miss stall
00000000_00000000_0_440df102_00000011_1 //6											|6	|n	|7	|n	|8(miss)
440df102_440df102_0_00000000_00000000_0 //mtc1 stall								|n	|7	|n	|n	|8
00000000_00000000_0_440df102_00000020_1 //7, IC miss bubble							|7	|n	|n	|8	|9
00000000_00000000_0_00000000_00000000_0 //IC miss bubble							|n	|n	|8	|9	|10
00000000_00000238_0_00000000_00000000_0 //IC miss bubble							|n	|8	|9	|10	|11
00000238_00000200_1_00000238_00000020_1 //8											|8	|9	|10	|11	|12(miss), RAW stall
3f8001a3_xxxxxxxx_0_00000200_00000020_0 //9											|9	|10	|n	|11	|12(miss), sub.c stall
3f8001a3_xxxxxxxx_0_00000000_00000000_0 //sub.s stall								|n	|10	|n	|11	|12(miss),
00000000_00000000_0_415fffcc_00000020_1 //10			IC miss bubble				|10	|n	|11	|n	|12
41700000_xxxxxxxx_0_00000000_00000000_0 //RAW stall		IC miss bubble				|n	|11	|n	|12	|13(c.lt stall), branch stall
41700000_xxxxxxxx_0_00000000_00000000_0 //c.lt stall	IC miss bubble				|n	|11	|n	|12	|13(branch stall)
00000000_00000000_0_xxxxxxxx_xxxxxxxx_0 //11										|11	|n	|n	|12	|13
00000000_00000000_0_00000000_00000000_0 // Branch stall								|n	|n	|12	|n	|14
00000000_xxxxxxxx_0_00000000_00000000_0 // Branch stall								|n	|12	|n	|14	|15
00000000_00000000_0_xxxxxxxx_00000021_0 //12(bc1t)									|12	|n	|14	|15	|16(miss)
41700000_xxxxxxxx_0_00000000_00000000_0 //bc1t flush								|n	|14	|n	|15	|16(miss)
41700000_xxxxxxxx_0_00000000_00000000_0 //c.eq stall								|n	|14	|n	|15	|16(miss)
00000000_00000000_0_bf8001a0_xxxxxxxx_0 //14										|14	|n	|n	|15	|16
00000000_00000000_0_00000000_00000000_0 //branchstall								|n	|n	|15	|n	|18
415fffcc_xxxxxxxx_0_00000000_00000000_0 //branchstall								|n	|15	|n	|18	|19
00000000_00000000_0_xxxxxxxx_00000020_0 //15(bc1f)									|15	|n	|18	|19	|20(miss)
3F8001A3_xxxxxxxx_0_00000000_00000000_0 //bc1f flush								|n	|18	|n	|19	|20(miss)
3F8001A3_xxxxxxxx_0_00000000_00000000_0 //c.le stall								|n	|18	|n	|19	|20(miss)
00000000_00000000_0_414fff98_xxxxxxxx_0 //18										|18	|n	|n	|19	|20
00000000_00000000_0_00000000_00000000_0 //branchstall								|n	|n	|19	|20	|21
00000000_xxxxxxxx_0_00000000_00000000_0 //branchstall								|n	|19	|20	|n	|16
00000000_00000000_0_xxxxxxxx_00000021_0 //19(bc1t)									|19	|20	|n	|16	|17
00000000_00000000_0_00000000_00000000_0 //20										|20	|n	|16	|17	|18
415fffcc_xxxxxxxx_0_00000000_00000000_0 //jump flush								|n	|16	|n	|17	|18
415fffcc_xxxxxxxx_0_00000000_00000000_0 //fpadd stall								|n	|16	|n	|17	|18
00000000_00000000_0_41700000_00000022_1 //16										|16	|n	|17	|18	|19
41700000_xxxxxxxx_0_00000000_00000000_0 //RAW stall									|n	|17	|n	|18	|19
41700000_xxxxxxxx_0_00000000_00000000_0 //sub.s stall								|n	|17	|n	|18	|19
00000000_00000000_0_bf8001a0_00000020_1 //17										|17	|n	|18	|19	|20
41700000_xxxxxxxx_0_00000000_00000000_0 //RAW stall									|n	|18	|n	|19	|20
41700000_xxxxxxxx_0_00000000_00000000_0 //c.le stall								|n	|18	|n	|19	|20
00000000_00000000_0_c180001a_xxxxxxxx_0 //18										|18	|n	|n	|19	|20
00000000_00000000_0_00000000_00000000_0 //											|n	|n	|19	|20	|21