\hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h}{}\doxysection{Dave/\+Model/\+A\+P\+P\+S/\+F\+R\+E\+E\+R\+T\+O\+S/v4\+\_\+1\+\_\+2/\+Templates/portable/\+I\+A\+R/\+A\+R\+M\+\_\+\+C\+M4\+F/port\+\_\+mpu.h File Reference}
\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h}\index{Dave/Model/APPS/FREERTOS/v4\_1\_2/Templates/portable/IAR/ARM\_CM4F/port\_mpu.h@{Dave/Model/APPS/FREERTOS/v4\_1\_2/Templates/portable/IAR/ARM\_CM4F/port\_mpu.h}}
{\ttfamily \#include $<$intrinsics.\+h$>$}\newline
{\ttfamily \#include \char`\"{}F\+R\+E\+E\+R\+T\+O\+S/\+Free\+R\+T\+O\+S.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}F\+R\+E\+E\+R\+T\+O\+S/task.\+h\char`\"{}}\newline
Include dependency graph for port\+\_\+mpu.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h__incl}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ab622d8c674f2a417a666a7ed89109e79}{M\+P\+U\+\_\+\+W\+R\+A\+P\+P\+E\+R\+S\+\_\+\+I\+N\+C\+L\+U\+D\+E\+D\+\_\+\+F\+R\+O\+M\+\_\+\+A\+P\+I\+\_\+\+F\+I\+LE}}
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_aa6c52b1b434ca2a708c56fdee02e7946}{config\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+C\+L\+O\+C\+K\+\_\+\+HZ}}~\mbox{\hyperlink{_free_r_t_o_s_config_8h_aa68082df879e6fc96bcb9b26513639e7}{config\+C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+HZ}}
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a94a387a85f1ebbd3d23feceb63d995c5}{port\+N\+V\+I\+C\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+C\+L\+K\+\_\+\+B\+IT}}~( 1UL $<$$<$ 2UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_adad03b75dbce86018cd8f77724f5f89a}{port\+N\+V\+I\+C\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+C\+T\+R\+L\+\_\+\+R\+EG}}~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0xe000e010 ) )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a6fb185b6f87a37fcb11be7f5f7f74c3c}{port\+N\+V\+I\+C\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+L\+O\+A\+D\+\_\+\+R\+EG}}~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0xe000e014 ) )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a840264c4ada33651c41921488329f127}{port\+N\+V\+I\+C\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+\+V\+A\+L\+U\+E\+\_\+\+R\+EG}}~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0xe000e018 ) )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a9d076b8b45d4ab187668bb7b0c1f8d31}{port\+N\+V\+I\+C\+\_\+\+S\+Y\+S\+P\+R\+I2\+\_\+\+R\+EG}}~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0xe000ed20 ) )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ac4cbf096bd80014415c454f9141279ca}{port\+N\+V\+I\+C\+\_\+\+S\+Y\+S\+P\+R\+I1\+\_\+\+R\+EG}}~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0xe000ed1c ) )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a0d3d0b2d6b418d965a0fe19a1ffb83f1}{port\+N\+V\+I\+C\+\_\+\+S\+Y\+S\+\_\+\+C\+T\+R\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+EG}}~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0xe000ed24 ) )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_acdef952eb903280dc93852a6533a77ac}{port\+N\+V\+I\+C\+\_\+\+M\+E\+M\+\_\+\+F\+A\+U\+L\+T\+\_\+\+E\+N\+A\+B\+LE}}~( 1UL $<$$<$ 16UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_aeb3b919525b5dbfd78bd5f470a1092f1}{port\+M\+P\+U\+\_\+\+T\+Y\+P\+E\+\_\+\+R\+EG}}~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0xe000ed90 ) )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_aac6cdf78e51154baa7431f253cf33bb6}{port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+R\+EG}}~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0xe000ed9C ) )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a100489cacc1a4c0ddf3f75e285091f38}{port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+A\+T\+T\+R\+I\+B\+U\+T\+E\+\_\+\+R\+EG}}~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0xe000ed\+A0 ) )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a9479ccbf12b6a6fac418f477b0a8d8a3}{port\+M\+P\+U\+\_\+\+C\+T\+R\+L\+\_\+\+R\+EG}}~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0xe000ed94 ) )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a7b72d249500608fc2029c6de80ac5863}{port\+E\+X\+P\+E\+C\+T\+E\+D\+\_\+\+M\+P\+U\+\_\+\+T\+Y\+P\+E\+\_\+\+V\+A\+L\+UE}}~( 8UL $<$$<$ 8UL ) /$\ast$ 8 regions, unified. $\ast$/
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a3f406b36c513d575edab59ff2752ed9e}{port\+M\+P\+U\+\_\+\+E\+N\+A\+B\+LE}}~( 0x01\+UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a40db474ecba1086d93db1b4733584da9}{port\+M\+P\+U\+\_\+\+B\+A\+C\+K\+G\+R\+O\+U\+N\+D\+\_\+\+E\+N\+A\+B\+LE}}~( 1UL $<$$<$ 2UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ac367710b7ceb5b51f1490bb7b33be31f}{port\+P\+R\+I\+V\+I\+L\+E\+G\+E\+D\+\_\+\+E\+X\+E\+C\+U\+T\+I\+O\+N\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+D\+R\+E\+SS}}~( 0\+UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a108ee0d861562b61efb679612f01638b}{port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+V\+A\+L\+ID}}~( 0x10\+UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a6323908daa39345ab5a7ed0b72619c5c}{port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+E\+N\+A\+B\+LE}}~( 0x01\+UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_af10b52e6c8c44893154ca83c86687756}{port\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+S\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+D\+R\+E\+SS}}~0x40000000\+UL
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a6b32ee18154a22e980f1c4251fc40088}{port\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+S\+\_\+\+E\+N\+D\+\_\+\+A\+D\+D\+R\+E\+SS}}~0x5\+F\+F\+F\+F\+F\+F\+F\+UL
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_aeb00c00ae5a1b5c39ef0d008cdc2aabe}{port\+N\+V\+I\+C\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+I\+N\+T\+\_\+\+B\+IT}}~( 1UL $<$$<$ 1UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a4c9342fc3940bcd756f344e3489a030e}{port\+N\+V\+I\+C\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+B\+IT}}~( 1UL $<$$<$ 0\+UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a1774a206db4e93668b7508965338893f}{port\+N\+V\+I\+C\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+C\+O\+U\+N\+T\+\_\+\+F\+L\+A\+G\+\_\+\+B\+IT}}~( 1UL $<$$<$ 16UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a786050ea368d9645ca097b3b8a51af2e}{port\+N\+V\+I\+C\+\_\+\+P\+E\+N\+D\+S\+V\+C\+L\+E\+A\+R\+\_\+\+B\+IT}}~( 1UL $<$$<$ 27UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a8c6cabffb5fdea8c959c2025f1e0488f}{port\+N\+V\+I\+C\+\_\+\+P\+E\+N\+D\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+C\+L\+E\+A\+R\+\_\+\+B\+IT}}~( 1UL $<$$<$ 25UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a6c5290885b276bfcff1a8b11fdbc7922}{port\+C\+P\+U\+ID}}~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0x\+E000ed00 ) )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a886265a9e68a1d7f89a6e8175ea5afbe}{port\+C\+O\+R\+T\+E\+X\+\_\+\+M7\+\_\+r0p1\+\_\+\+ID}}~( 0x410\+F\+C271\+UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ac5ff711f46f557286695d23f48ccd8c1}{port\+C\+O\+R\+T\+E\+X\+\_\+\+M7\+\_\+r0p0\+\_\+\+ID}}~( 0x410\+F\+C270\+UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a71a0b2492ed73217b5864c1e3ba8c9be}{port\+N\+V\+I\+C\+\_\+\+P\+E\+N\+D\+S\+V\+\_\+\+P\+RI}}~( ( ( uint32\+\_\+t ) \mbox{\hyperlink{_free_r_t_o_s_config_8h_ac42cff506ad61d4174fa23e952e3225e}{config\+K\+E\+R\+N\+E\+L\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY}} ) $<$$<$ 16UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ae4ddaa528bc05260d1a5a607c8a00d9f}{port\+N\+V\+I\+C\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+P\+RI}}~( ( ( uint32\+\_\+t ) \mbox{\hyperlink{_free_r_t_o_s_config_8h_ac42cff506ad61d4174fa23e952e3225e}{config\+K\+E\+R\+N\+E\+L\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY}} ) $<$$<$ 24UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_aaf64c884e2c61ba605619242efbd6656}{port\+N\+V\+I\+C\+\_\+\+S\+V\+C\+\_\+\+P\+RI}}~( ( ( uint32\+\_\+t ) \mbox{\hyperlink{_free_r_t_o_s_config_8h_a54bfc31c410ee452577a25a4552c3704}{config\+M\+A\+X\+\_\+\+S\+Y\+S\+C\+A\+L\+L\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY}} -\/ 1UL ) $<$$<$ 24UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a9bf7ad0c574222fbbf0ad6ac5a387a11}{port\+F\+I\+R\+S\+T\+\_\+\+U\+S\+E\+R\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+U\+M\+B\+ER}}~( 16 )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a72b5f375744da7a3ec890dd573dddc77}{port\+N\+V\+I\+C\+\_\+\+I\+P\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+S\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+16}}~( 0x\+E000\+E3\+F0 )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ad4e191d3886fa6ba91bb7cd11cdc665e}{port\+A\+I\+R\+C\+R\+\_\+\+R\+EG}}~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0x\+E000\+E\+D0C ) )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a6a8cc3be38f6a681ffcf3a895970853f}{port\+M\+A\+X\+\_\+8\+\_\+\+B\+I\+T\+\_\+\+V\+A\+L\+UE}}~( ( uint8\+\_\+t ) 0xff )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a046cc13f73dad0c8a9cdd0504bc35a88}{port\+T\+O\+P\+\_\+\+B\+I\+T\+\_\+\+O\+F\+\_\+\+B\+Y\+TE}}~( ( uint8\+\_\+t ) 0x80 )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_abbfa60faa2116dee71c1923a4ec3aa4a}{port\+M\+A\+X\+\_\+\+P\+R\+I\+G\+R\+O\+U\+P\+\_\+\+B\+I\+TS}}~( ( uint8\+\_\+t ) 7 )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a3de9530f5de675c37a0195cda9e272d0}{port\+P\+R\+I\+O\+R\+I\+T\+Y\+\_\+\+G\+R\+O\+U\+P\+\_\+\+M\+A\+SK}}~( 0x07\+UL $<$$<$ 8UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a31e85c2138ccee8dc7a8397f0c5cf44c}{port\+P\+R\+I\+G\+R\+O\+U\+P\+\_\+\+S\+H\+I\+FT}}~( 8UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a9a481ef8434703c3834dd1e701805853}{port\+V\+E\+C\+T\+A\+C\+T\+I\+V\+E\+\_\+\+M\+A\+SK}}~( 0x\+F\+F\+UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a45273dc9a093bf983ce3797ca3a3b58e}{port\+F\+P\+C\+CR}}~( ( volatile uint32\+\_\+t $\ast$ ) 0xe000ef34 ) /$\ast$ Floating point context \mbox{\hyperlink{portasm__mpu_8h_a74c2020176ad9adfbe1f144348dc39e4}{control}} register. $\ast$/
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_aba967c75b3173a502d99d274da0f6757}{port\+A\+S\+P\+E\+N\+\_\+\+A\+N\+D\+\_\+\+L\+S\+P\+E\+N\+\_\+\+B\+I\+TS}}~( 0x3\+UL $<$$<$ 30\+UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a062d03aca8ae932b4552a2aa19853b44}{port\+I\+N\+I\+T\+I\+A\+L\+\_\+\+X\+P\+SR}}~( 0x01000000 )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a372d1affad9d6424b60dac6c513e97f0}{port\+I\+N\+I\+T\+I\+A\+L\+\_\+\+E\+X\+C\+\_\+\+R\+E\+T\+U\+RN}}~( 0xfffffffd )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a841afcdc52ed68a2d5cc0884ff9a67b0}{port\+I\+N\+I\+T\+I\+A\+L\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+I\+F\+\_\+\+U\+N\+P\+R\+I\+V\+I\+L\+E\+G\+ED}}~( 0x03 )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a6cc91f3151d1a38897a23ccacefe3388}{port\+I\+N\+I\+T\+I\+A\+L\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+I\+F\+\_\+\+P\+R\+I\+V\+I\+L\+E\+G\+ED}}~( 0x02 )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a999f8ac4db72ceef6f6922f385fadbcd}{port\+O\+F\+F\+S\+E\+T\+\_\+\+T\+O\+\_\+\+PC}}~( 6 )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a14e81b7d3d94bf8d192c05c06f82c8d8}{port\+M\+A\+X\+\_\+24\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}}~( 0xffffff\+UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a5ee932503b5ba9d5a6125df7e7fc459b}{port\+M\+I\+S\+S\+E\+D\+\_\+\+C\+O\+U\+N\+T\+S\+\_\+\+F\+A\+C\+T\+OR}}~( 45UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ac4d0dccf5f3a96cf955bd2cf5ff987a2}{port\+S\+T\+A\+R\+T\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+SK}}~( ( \mbox{\hyperlink{_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\+Type\+\_\+t}} ) 0xfffffffe\+UL )
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
static void \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ac2f4514b384239d075fe4fe8d0daa891}{prv\+Setup\+M\+PU}} (void) \mbox{\hyperlink{_model_2_a_p_p_s_2_f_r_e_e_r_t_o_s_2v4__1__2_2_templates_2mpu__wrappers_8h_a4785c4f4a8c04b835139dcc2a6682078}{P\+R\+I\+V\+I\+L\+E\+G\+E\+D\+\_\+\+F\+U\+N\+C\+T\+I\+ON}}
\item 
static uint32\+\_\+t \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_abb4b5cabdd1cf4e24cc69850144ea727}{prv\+Get\+M\+P\+U\+Region\+Size\+Setting}} (uint32\+\_\+t ul\+Actual\+Size\+In\+Bytes) \mbox{\hyperlink{_model_2_a_p_p_s_2_f_r_e_e_r_t_o_s_2v4__1__2_2_templates_2mpu__wrappers_8h_a4785c4f4a8c04b835139dcc2a6682078}{P\+R\+I\+V\+I\+L\+E\+G\+E\+D\+\_\+\+F\+U\+N\+C\+T\+I\+ON}}
\item 
\mbox{\hyperlink{_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_a46fb21e00ae0729d7515c0fbf2269796}{Base\+Type\+\_\+t}} \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ac42aa31652a6e8158f8ea8a88aad8275}{x\+Port\+Raise\+Privilege}} (void)
\item 
void \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a4649001ea4d29b80759e6eca4bba58eb}{v\+Port\+Setup\+Timer\+Interrupt}} (void)
\item 
void \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ab643439f618ca253f9483429dc6d0ded}{x\+Port\+Sys\+Tick\+Handler}} (void) \mbox{\hyperlink{_model_2_a_p_p_s_2_f_r_e_e_r_t_o_s_2v4__1__2_2_templates_2mpu__wrappers_8h_a4785c4f4a8c04b835139dcc2a6682078}{P\+R\+I\+V\+I\+L\+E\+G\+E\+D\+\_\+\+F\+U\+N\+C\+T\+I\+ON}}
\item 
void \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_af64e1d94c315eeda3ccf941ec0bcb579}{v\+Port\+Start\+First\+Task}} (void) \mbox{\hyperlink{_model_2_a_p_p_s_2_f_r_e_e_r_t_o_s_2v4__1__2_2_templates_2mpu__wrappers_8h_a4785c4f4a8c04b835139dcc2a6682078}{P\+R\+I\+V\+I\+L\+E\+G\+E\+D\+\_\+\+F\+U\+N\+C\+T\+I\+ON}}
\item 
void \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a9ff246b1dcf8d5478bfb6f0b88258513}{v\+Port\+Enable\+V\+FP}} (void)
\item 
void \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ab620761336a86016a92fe379d409ac4b}{v\+Port\+S\+V\+C\+Handler\+\_\+C}} (uint32\+\_\+t $\ast$pul\+Param)
\item 
void \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a3b9ca89bea1639d6dad074cee491b60b}{v\+Port\+Restore\+Context\+Of\+First\+Task}} (void) \mbox{\hyperlink{_model_2_a_p_p_s_2_f_r_e_e_r_t_o_s_2v4__1__2_2_templates_2mpu__wrappers_8h_a4785c4f4a8c04b835139dcc2a6682078}{P\+R\+I\+V\+I\+L\+E\+G\+E\+D\+\_\+\+F\+U\+N\+C\+T\+I\+ON}}
\item 
\mbox{\hyperlink{_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\+Type\+\_\+t}} $\ast$ \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a8a07b687c67d8d2aac2808bb1d8c1c01}{px\+Port\+Initialise\+Stack}} (\mbox{\hyperlink{_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\+Type\+\_\+t}} $\ast$px\+Top\+Of\+Stack, \mbox{\hyperlink{_model_2_a_p_p_s_2_f_r_e_e_r_t_o_s_2v4__1__2_2_templates_2projdefs_8h_a9b32502ff92c255c686dacde53c1cba0}{Task\+Function\+\_\+t}} px\+Code, void $\ast$pv\+Parameters, \mbox{\hyperlink{_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_a46fb21e00ae0729d7515c0fbf2269796}{Base\+Type\+\_\+t}} x\+Run\+Privileged)
\item 
\mbox{\hyperlink{_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_a46fb21e00ae0729d7515c0fbf2269796}{Base\+Type\+\_\+t}} \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ade5a8c6666e7413a0355cc252029c5c6}{x\+Port\+Start\+Scheduler}} (void)
\item 
void \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_af76f3c0b44c5b5c06fc046a4ee1a6423}{v\+Port\+End\+Scheduler}} (void)
\item 
void \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a2ed3554a3de09a3bd09d396ee081ab69}{v\+Port\+Enter\+Critical}} (void)
\item 
void \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_aed20ada05b957181a0de042802a82a5b}{v\+Port\+Exit\+Critical}} (void)
\item 
void \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_acd9e35db61806f0202f515454ce9d0df}{v\+Port\+Reset\+Privilege}} (\mbox{\hyperlink{_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_a46fb21e00ae0729d7515c0fbf2269796}{Base\+Type\+\_\+t}} x\+Running\+Privileged)
\item 
void \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a67ff6f07b6f326aaef810791955a7b64}{v\+Port\+Store\+Task\+M\+P\+U\+Settings}} (\mbox{\hyperlink{_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a0f8f90148a90e1be9815fda669fc0e28}{x\+M\+P\+U\+\_\+\+S\+E\+T\+T\+I\+N\+GS}} $\ast$x\+M\+P\+U\+Settings, const struct \mbox{\hyperlink{structx_m_e_m_o_r_y___r_e_g_i_o_n}{x\+M\+E\+M\+O\+R\+Y\+\_\+\+R\+E\+G\+I\+ON}} $\ast$const x\+Regions, \mbox{\hyperlink{_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\+Type\+\_\+t}} $\ast$px\+Bottom\+Of\+Stack, uint32\+\_\+t ul\+Stack\+Depth)
\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
static \mbox{\hyperlink{_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_a646f89d4298e4f5afd522202b11cb2e6}{U\+Base\+Type\+\_\+t}} \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_af1ef0b7e839d2e30cc6ef9cdc93b8801}{ux\+Critical\+Nesting}} = 0xaaaaaaaa
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_aa6c52b1b434ca2a708c56fdee02e7946}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_aa6c52b1b434ca2a708c56fdee02e7946}} 
\index{port\_mpu.h@{port\_mpu.h}!configSYSTICK\_CLOCK\_HZ@{configSYSTICK\_CLOCK\_HZ}}
\index{configSYSTICK\_CLOCK\_HZ@{configSYSTICK\_CLOCK\_HZ}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{configSYSTICK\_CLOCK\_HZ}{configSYSTICK\_CLOCK\_HZ}}
{\footnotesize\ttfamily \#define config\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+C\+L\+O\+C\+K\+\_\+\+HZ~\mbox{\hyperlink{_free_r_t_o_s_config_8h_aa68082df879e6fc96bcb9b26513639e7}{config\+C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+HZ}}}



Definition at line 58 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ab622d8c674f2a417a666a7ed89109e79}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ab622d8c674f2a417a666a7ed89109e79}} 
\index{port\_mpu.h@{port\_mpu.h}!MPU\_WRAPPERS\_INCLUDED\_FROM\_API\_FILE@{MPU\_WRAPPERS\_INCLUDED\_FROM\_API\_FILE}}
\index{MPU\_WRAPPERS\_INCLUDED\_FROM\_API\_FILE@{MPU\_WRAPPERS\_INCLUDED\_FROM\_API\_FILE}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{MPU\_WRAPPERS\_INCLUDED\_FROM\_API\_FILE}{MPU\_WRAPPERS\_INCLUDED\_FROM\_API\_FILE}}
{\footnotesize\ttfamily \#define M\+P\+U\+\_\+\+W\+R\+A\+P\+P\+E\+R\+S\+\_\+\+I\+N\+C\+L\+U\+D\+E\+D\+\_\+\+F\+R\+O\+M\+\_\+\+A\+P\+I\+\_\+\+F\+I\+LE}



Definition at line 39 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ad4e191d3886fa6ba91bb7cd11cdc665e}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ad4e191d3886fa6ba91bb7cd11cdc665e}} 
\index{port\_mpu.h@{port\_mpu.h}!portAIRCR\_REG@{portAIRCR\_REG}}
\index{portAIRCR\_REG@{portAIRCR\_REG}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portAIRCR\_REG}{portAIRCR\_REG}}
{\footnotesize\ttfamily \#define port\+A\+I\+R\+C\+R\+\_\+\+R\+EG~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0x\+E000\+E\+D0C ) )}



Definition at line 110 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_aba967c75b3173a502d99d274da0f6757}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_aba967c75b3173a502d99d274da0f6757}} 
\index{port\_mpu.h@{port\_mpu.h}!portASPEN\_AND\_LSPEN\_BITS@{portASPEN\_AND\_LSPEN\_BITS}}
\index{portASPEN\_AND\_LSPEN\_BITS@{portASPEN\_AND\_LSPEN\_BITS}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portASPEN\_AND\_LSPEN\_BITS}{portASPEN\_AND\_LSPEN\_BITS}}
{\footnotesize\ttfamily \#define port\+A\+S\+P\+E\+N\+\_\+\+A\+N\+D\+\_\+\+L\+S\+P\+E\+N\+\_\+\+B\+I\+TS~( 0x3\+UL $<$$<$ 30\+UL )}



Definition at line 122 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ac5ff711f46f557286695d23f48ccd8c1}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ac5ff711f46f557286695d23f48ccd8c1}} 
\index{port\_mpu.h@{port\_mpu.h}!portCORTEX\_M7\_r0p0\_ID@{portCORTEX\_M7\_r0p0\_ID}}
\index{portCORTEX\_M7\_r0p0\_ID@{portCORTEX\_M7\_r0p0\_ID}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portCORTEX\_M7\_r0p0\_ID}{portCORTEX\_M7\_r0p0\_ID}}
{\footnotesize\ttfamily \#define port\+C\+O\+R\+T\+E\+X\+\_\+\+M7\+\_\+r0p0\+\_\+\+ID~( 0x410\+F\+C270\+UL )}



Definition at line 101 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a886265a9e68a1d7f89a6e8175ea5afbe}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a886265a9e68a1d7f89a6e8175ea5afbe}} 
\index{port\_mpu.h@{port\_mpu.h}!portCORTEX\_M7\_r0p1\_ID@{portCORTEX\_M7\_r0p1\_ID}}
\index{portCORTEX\_M7\_r0p1\_ID@{portCORTEX\_M7\_r0p1\_ID}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portCORTEX\_M7\_r0p1\_ID}{portCORTEX\_M7\_r0p1\_ID}}
{\footnotesize\ttfamily \#define port\+C\+O\+R\+T\+E\+X\+\_\+\+M7\+\_\+r0p1\+\_\+\+ID~( 0x410\+F\+C271\+UL )}



Definition at line 100 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a6c5290885b276bfcff1a8b11fdbc7922}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a6c5290885b276bfcff1a8b11fdbc7922}} 
\index{port\_mpu.h@{port\_mpu.h}!portCPUID@{portCPUID}}
\index{portCPUID@{portCPUID}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portCPUID}{portCPUID}}
{\footnotesize\ttfamily \#define port\+C\+P\+U\+ID~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0x\+E000ed00 ) )}



Definition at line 99 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a7b72d249500608fc2029c6de80ac5863}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a7b72d249500608fc2029c6de80ac5863}} 
\index{port\_mpu.h@{port\_mpu.h}!portEXPECTED\_MPU\_TYPE\_VALUE@{portEXPECTED\_MPU\_TYPE\_VALUE}}
\index{portEXPECTED\_MPU\_TYPE\_VALUE@{portEXPECTED\_MPU\_TYPE\_VALUE}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portEXPECTED\_MPU\_TYPE\_VALUE}{portEXPECTED\_MPU\_TYPE\_VALUE}}
{\footnotesize\ttfamily \#define port\+E\+X\+P\+E\+C\+T\+E\+D\+\_\+\+M\+P\+U\+\_\+\+T\+Y\+P\+E\+\_\+\+V\+A\+L\+UE~( 8UL $<$$<$ 8UL ) /$\ast$ 8 regions, unified. $\ast$/}



Definition at line 81 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a9bf7ad0c574222fbbf0ad6ac5a387a11}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a9bf7ad0c574222fbbf0ad6ac5a387a11}} 
\index{port\_mpu.h@{port\_mpu.h}!portFIRST\_USER\_INTERRUPT\_NUMBER@{portFIRST\_USER\_INTERRUPT\_NUMBER}}
\index{portFIRST\_USER\_INTERRUPT\_NUMBER@{portFIRST\_USER\_INTERRUPT\_NUMBER}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portFIRST\_USER\_INTERRUPT\_NUMBER}{portFIRST\_USER\_INTERRUPT\_NUMBER}}
{\footnotesize\ttfamily \#define port\+F\+I\+R\+S\+T\+\_\+\+U\+S\+E\+R\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+U\+M\+B\+ER~( 16 )}



Definition at line 108 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a45273dc9a093bf983ce3797ca3a3b58e}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a45273dc9a093bf983ce3797ca3a3b58e}} 
\index{port\_mpu.h@{port\_mpu.h}!portFPCCR@{portFPCCR}}
\index{portFPCCR@{portFPCCR}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portFPCCR}{portFPCCR}}
{\footnotesize\ttfamily \#define port\+F\+P\+C\+CR~( ( volatile uint32\+\_\+t $\ast$ ) 0xe000ef34 ) /$\ast$ Floating point context \mbox{\hyperlink{portasm__mpu_8h_a74c2020176ad9adfbe1f144348dc39e4}{control}} register. $\ast$/}



Definition at line 121 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a6cc91f3151d1a38897a23ccacefe3388}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a6cc91f3151d1a38897a23ccacefe3388}} 
\index{port\_mpu.h@{port\_mpu.h}!portINITIAL\_CONTROL\_IF\_PRIVILEGED@{portINITIAL\_CONTROL\_IF\_PRIVILEGED}}
\index{portINITIAL\_CONTROL\_IF\_PRIVILEGED@{portINITIAL\_CONTROL\_IF\_PRIVILEGED}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portINITIAL\_CONTROL\_IF\_PRIVILEGED}{portINITIAL\_CONTROL\_IF\_PRIVILEGED}}
{\footnotesize\ttfamily \#define port\+I\+N\+I\+T\+I\+A\+L\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+I\+F\+\_\+\+P\+R\+I\+V\+I\+L\+E\+G\+ED~( 0x02 )}



Definition at line 128 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a841afcdc52ed68a2d5cc0884ff9a67b0}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a841afcdc52ed68a2d5cc0884ff9a67b0}} 
\index{port\_mpu.h@{port\_mpu.h}!portINITIAL\_CONTROL\_IF\_UNPRIVILEGED@{portINITIAL\_CONTROL\_IF\_UNPRIVILEGED}}
\index{portINITIAL\_CONTROL\_IF\_UNPRIVILEGED@{portINITIAL\_CONTROL\_IF\_UNPRIVILEGED}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portINITIAL\_CONTROL\_IF\_UNPRIVILEGED}{portINITIAL\_CONTROL\_IF\_UNPRIVILEGED}}
{\footnotesize\ttfamily \#define port\+I\+N\+I\+T\+I\+A\+L\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+I\+F\+\_\+\+U\+N\+P\+R\+I\+V\+I\+L\+E\+G\+ED~( 0x03 )}



Definition at line 127 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a372d1affad9d6424b60dac6c513e97f0}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a372d1affad9d6424b60dac6c513e97f0}} 
\index{port\_mpu.h@{port\_mpu.h}!portINITIAL\_EXC\_RETURN@{portINITIAL\_EXC\_RETURN}}
\index{portINITIAL\_EXC\_RETURN@{portINITIAL\_EXC\_RETURN}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portINITIAL\_EXC\_RETURN}{portINITIAL\_EXC\_RETURN}}
{\footnotesize\ttfamily \#define port\+I\+N\+I\+T\+I\+A\+L\+\_\+\+E\+X\+C\+\_\+\+R\+E\+T\+U\+RN~( 0xfffffffd )}



Definition at line 126 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a062d03aca8ae932b4552a2aa19853b44}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a062d03aca8ae932b4552a2aa19853b44}} 
\index{port\_mpu.h@{port\_mpu.h}!portINITIAL\_XPSR@{portINITIAL\_XPSR}}
\index{portINITIAL\_XPSR@{portINITIAL\_XPSR}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portINITIAL\_XPSR}{portINITIAL\_XPSR}}
{\footnotesize\ttfamily \#define port\+I\+N\+I\+T\+I\+A\+L\+\_\+\+X\+P\+SR~( 0x01000000 )}



Definition at line 125 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a14e81b7d3d94bf8d192c05c06f82c8d8}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a14e81b7d3d94bf8d192c05c06f82c8d8}} 
\index{port\_mpu.h@{port\_mpu.h}!portMAX\_24\_BIT\_NUMBER@{portMAX\_24\_BIT\_NUMBER}}
\index{portMAX\_24\_BIT\_NUMBER@{portMAX\_24\_BIT\_NUMBER}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portMAX\_24\_BIT\_NUMBER}{portMAX\_24\_BIT\_NUMBER}}
{\footnotesize\ttfamily \#define port\+M\+A\+X\+\_\+24\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER~( 0xffffff\+UL )}



Definition at line 134 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a6a8cc3be38f6a681ffcf3a895970853f}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a6a8cc3be38f6a681ffcf3a895970853f}} 
\index{port\_mpu.h@{port\_mpu.h}!portMAX\_8\_BIT\_VALUE@{portMAX\_8\_BIT\_VALUE}}
\index{portMAX\_8\_BIT\_VALUE@{portMAX\_8\_BIT\_VALUE}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portMAX\_8\_BIT\_VALUE}{portMAX\_8\_BIT\_VALUE}}
{\footnotesize\ttfamily \#define port\+M\+A\+X\+\_\+8\+\_\+\+B\+I\+T\+\_\+\+V\+A\+L\+UE~( ( uint8\+\_\+t ) 0xff )}



Definition at line 111 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_abbfa60faa2116dee71c1923a4ec3aa4a}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_abbfa60faa2116dee71c1923a4ec3aa4a}} 
\index{port\_mpu.h@{port\_mpu.h}!portMAX\_PRIGROUP\_BITS@{portMAX\_PRIGROUP\_BITS}}
\index{portMAX\_PRIGROUP\_BITS@{portMAX\_PRIGROUP\_BITS}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portMAX\_PRIGROUP\_BITS}{portMAX\_PRIGROUP\_BITS}}
{\footnotesize\ttfamily \#define port\+M\+A\+X\+\_\+\+P\+R\+I\+G\+R\+O\+U\+P\+\_\+\+B\+I\+TS~( ( uint8\+\_\+t ) 7 )}



Definition at line 113 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a5ee932503b5ba9d5a6125df7e7fc459b}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a5ee932503b5ba9d5a6125df7e7fc459b}} 
\index{port\_mpu.h@{port\_mpu.h}!portMISSED\_COUNTS\_FACTOR@{portMISSED\_COUNTS\_FACTOR}}
\index{portMISSED\_COUNTS\_FACTOR@{portMISSED\_COUNTS\_FACTOR}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portMISSED\_COUNTS\_FACTOR}{portMISSED\_COUNTS\_FACTOR}}
{\footnotesize\ttfamily \#define port\+M\+I\+S\+S\+E\+D\+\_\+\+C\+O\+U\+N\+T\+S\+\_\+\+F\+A\+C\+T\+OR~( 45UL )}



Definition at line 139 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a40db474ecba1086d93db1b4733584da9}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a40db474ecba1086d93db1b4733584da9}} 
\index{port\_mpu.h@{port\_mpu.h}!portMPU\_BACKGROUND\_ENABLE@{portMPU\_BACKGROUND\_ENABLE}}
\index{portMPU\_BACKGROUND\_ENABLE@{portMPU\_BACKGROUND\_ENABLE}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portMPU\_BACKGROUND\_ENABLE}{portMPU\_BACKGROUND\_ENABLE}}
{\footnotesize\ttfamily \#define port\+M\+P\+U\+\_\+\+B\+A\+C\+K\+G\+R\+O\+U\+N\+D\+\_\+\+E\+N\+A\+B\+LE~( 1UL $<$$<$ 2UL )}



Definition at line 83 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a9479ccbf12b6a6fac418f477b0a8d8a3}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a9479ccbf12b6a6fac418f477b0a8d8a3}} 
\index{port\_mpu.h@{port\_mpu.h}!portMPU\_CTRL\_REG@{portMPU\_CTRL\_REG}}
\index{portMPU\_CTRL\_REG@{portMPU\_CTRL\_REG}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portMPU\_CTRL\_REG}{portMPU\_CTRL\_REG}}
{\footnotesize\ttfamily \#define port\+M\+P\+U\+\_\+\+C\+T\+R\+L\+\_\+\+R\+EG~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0xe000ed94 ) )}



Definition at line 80 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a3f406b36c513d575edab59ff2752ed9e}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a3f406b36c513d575edab59ff2752ed9e}} 
\index{port\_mpu.h@{port\_mpu.h}!portMPU\_ENABLE@{portMPU\_ENABLE}}
\index{portMPU\_ENABLE@{portMPU\_ENABLE}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portMPU\_ENABLE}{portMPU\_ENABLE}}
{\footnotesize\ttfamily \#define port\+M\+P\+U\+\_\+\+E\+N\+A\+B\+LE~( 0x01\+UL )}



Definition at line 82 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a100489cacc1a4c0ddf3f75e285091f38}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a100489cacc1a4c0ddf3f75e285091f38}} 
\index{port\_mpu.h@{port\_mpu.h}!portMPU\_REGION\_ATTRIBUTE\_REG@{portMPU\_REGION\_ATTRIBUTE\_REG}}
\index{portMPU\_REGION\_ATTRIBUTE\_REG@{portMPU\_REGION\_ATTRIBUTE\_REG}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portMPU\_REGION\_ATTRIBUTE\_REG}{portMPU\_REGION\_ATTRIBUTE\_REG}}
{\footnotesize\ttfamily \#define port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+A\+T\+T\+R\+I\+B\+U\+T\+E\+\_\+\+R\+EG~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0xe000ed\+A0 ) )}



Definition at line 79 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_aac6cdf78e51154baa7431f253cf33bb6}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_aac6cdf78e51154baa7431f253cf33bb6}} 
\index{port\_mpu.h@{port\_mpu.h}!portMPU\_REGION\_BASE\_ADDRESS\_REG@{portMPU\_REGION\_BASE\_ADDRESS\_REG}}
\index{portMPU\_REGION\_BASE\_ADDRESS\_REG@{portMPU\_REGION\_BASE\_ADDRESS\_REG}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portMPU\_REGION\_BASE\_ADDRESS\_REG}{portMPU\_REGION\_BASE\_ADDRESS\_REG}}
{\footnotesize\ttfamily \#define port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+R\+EG~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0xe000ed9C ) )}



Definition at line 78 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a6323908daa39345ab5a7ed0b72619c5c}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a6323908daa39345ab5a7ed0b72619c5c}} 
\index{port\_mpu.h@{port\_mpu.h}!portMPU\_REGION\_ENABLE@{portMPU\_REGION\_ENABLE}}
\index{portMPU\_REGION\_ENABLE@{portMPU\_REGION\_ENABLE}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portMPU\_REGION\_ENABLE}{portMPU\_REGION\_ENABLE}}
{\footnotesize\ttfamily \#define port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+E\+N\+A\+B\+LE~( 0x01\+UL )}



Definition at line 86 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a108ee0d861562b61efb679612f01638b}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a108ee0d861562b61efb679612f01638b}} 
\index{port\_mpu.h@{port\_mpu.h}!portMPU\_REGION\_VALID@{portMPU\_REGION\_VALID}}
\index{portMPU\_REGION\_VALID@{portMPU\_REGION\_VALID}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portMPU\_REGION\_VALID}{portMPU\_REGION\_VALID}}
{\footnotesize\ttfamily \#define port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+V\+A\+L\+ID~( 0x10\+UL )}



Definition at line 85 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_aeb3b919525b5dbfd78bd5f470a1092f1}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_aeb3b919525b5dbfd78bd5f470a1092f1}} 
\index{port\_mpu.h@{port\_mpu.h}!portMPU\_TYPE\_REG@{portMPU\_TYPE\_REG}}
\index{portMPU\_TYPE\_REG@{portMPU\_TYPE\_REG}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portMPU\_TYPE\_REG}{portMPU\_TYPE\_REG}}
{\footnotesize\ttfamily \#define port\+M\+P\+U\+\_\+\+T\+Y\+P\+E\+\_\+\+R\+EG~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0xe000ed90 ) )}



Definition at line 77 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a72b5f375744da7a3ec890dd573dddc77}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a72b5f375744da7a3ec890dd573dddc77}} 
\index{port\_mpu.h@{port\_mpu.h}!portNVIC\_IP\_REGISTERS\_OFFSET\_16@{portNVIC\_IP\_REGISTERS\_OFFSET\_16}}
\index{portNVIC\_IP\_REGISTERS\_OFFSET\_16@{portNVIC\_IP\_REGISTERS\_OFFSET\_16}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portNVIC\_IP\_REGISTERS\_OFFSET\_16}{portNVIC\_IP\_REGISTERS\_OFFSET\_16}}
{\footnotesize\ttfamily \#define port\+N\+V\+I\+C\+\_\+\+I\+P\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+S\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+16~( 0x\+E000\+E3\+F0 )}



Definition at line 109 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_acdef952eb903280dc93852a6533a77ac}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_acdef952eb903280dc93852a6533a77ac}} 
\index{port\_mpu.h@{port\_mpu.h}!portNVIC\_MEM\_FAULT\_ENABLE@{portNVIC\_MEM\_FAULT\_ENABLE}}
\index{portNVIC\_MEM\_FAULT\_ENABLE@{portNVIC\_MEM\_FAULT\_ENABLE}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portNVIC\_MEM\_FAULT\_ENABLE}{portNVIC\_MEM\_FAULT\_ENABLE}}
{\footnotesize\ttfamily \#define port\+N\+V\+I\+C\+\_\+\+M\+E\+M\+\_\+\+F\+A\+U\+L\+T\+\_\+\+E\+N\+A\+B\+LE~( 1UL $<$$<$ 16UL )}



Definition at line 74 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a8c6cabffb5fdea8c959c2025f1e0488f}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a8c6cabffb5fdea8c959c2025f1e0488f}} 
\index{port\_mpu.h@{port\_mpu.h}!portNVIC\_PEND\_SYSTICK\_CLEAR\_BIT@{portNVIC\_PEND\_SYSTICK\_CLEAR\_BIT}}
\index{portNVIC\_PEND\_SYSTICK\_CLEAR\_BIT@{portNVIC\_PEND\_SYSTICK\_CLEAR\_BIT}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portNVIC\_PEND\_SYSTICK\_CLEAR\_BIT}{portNVIC\_PEND\_SYSTICK\_CLEAR\_BIT}}
{\footnotesize\ttfamily \#define port\+N\+V\+I\+C\+\_\+\+P\+E\+N\+D\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+C\+L\+E\+A\+R\+\_\+\+B\+IT~( 1UL $<$$<$ 25UL )}



Definition at line 95 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a71a0b2492ed73217b5864c1e3ba8c9be}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a71a0b2492ed73217b5864c1e3ba8c9be}} 
\index{port\_mpu.h@{port\_mpu.h}!portNVIC\_PENDSV\_PRI@{portNVIC\_PENDSV\_PRI}}
\index{portNVIC\_PENDSV\_PRI@{portNVIC\_PENDSV\_PRI}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portNVIC\_PENDSV\_PRI}{portNVIC\_PENDSV\_PRI}}
{\footnotesize\ttfamily \#define port\+N\+V\+I\+C\+\_\+\+P\+E\+N\+D\+S\+V\+\_\+\+P\+RI~( ( ( uint32\+\_\+t ) \mbox{\hyperlink{_free_r_t_o_s_config_8h_ac42cff506ad61d4174fa23e952e3225e}{config\+K\+E\+R\+N\+E\+L\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY}} ) $<$$<$ 16UL )}



Definition at line 103 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a786050ea368d9645ca097b3b8a51af2e}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a786050ea368d9645ca097b3b8a51af2e}} 
\index{port\_mpu.h@{port\_mpu.h}!portNVIC\_PENDSVCLEAR\_BIT@{portNVIC\_PENDSVCLEAR\_BIT}}
\index{portNVIC\_PENDSVCLEAR\_BIT@{portNVIC\_PENDSVCLEAR\_BIT}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portNVIC\_PENDSVCLEAR\_BIT}{portNVIC\_PENDSVCLEAR\_BIT}}
{\footnotesize\ttfamily \#define port\+N\+V\+I\+C\+\_\+\+P\+E\+N\+D\+S\+V\+C\+L\+E\+A\+R\+\_\+\+B\+IT~( 1UL $<$$<$ 27UL )}



Definition at line 94 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_aaf64c884e2c61ba605619242efbd6656}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_aaf64c884e2c61ba605619242efbd6656}} 
\index{port\_mpu.h@{port\_mpu.h}!portNVIC\_SVC\_PRI@{portNVIC\_SVC\_PRI}}
\index{portNVIC\_SVC\_PRI@{portNVIC\_SVC\_PRI}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portNVIC\_SVC\_PRI}{portNVIC\_SVC\_PRI}}
{\footnotesize\ttfamily \#define port\+N\+V\+I\+C\+\_\+\+S\+V\+C\+\_\+\+P\+RI~( ( ( uint32\+\_\+t ) \mbox{\hyperlink{_free_r_t_o_s_config_8h_a54bfc31c410ee452577a25a4552c3704}{config\+M\+A\+X\+\_\+\+S\+Y\+S\+C\+A\+L\+L\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY}} -\/ 1UL ) $<$$<$ 24UL )}



Definition at line 105 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a0d3d0b2d6b418d965a0fe19a1ffb83f1}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a0d3d0b2d6b418d965a0fe19a1ffb83f1}} 
\index{port\_mpu.h@{port\_mpu.h}!portNVIC\_SYS\_CTRL\_STATE\_REG@{portNVIC\_SYS\_CTRL\_STATE\_REG}}
\index{portNVIC\_SYS\_CTRL\_STATE\_REG@{portNVIC\_SYS\_CTRL\_STATE\_REG}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portNVIC\_SYS\_CTRL\_STATE\_REG}{portNVIC\_SYS\_CTRL\_STATE\_REG}}
{\footnotesize\ttfamily \#define port\+N\+V\+I\+C\+\_\+\+S\+Y\+S\+\_\+\+C\+T\+R\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+EG~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0xe000ed24 ) )}



Definition at line 73 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ac4cbf096bd80014415c454f9141279ca}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ac4cbf096bd80014415c454f9141279ca}} 
\index{port\_mpu.h@{port\_mpu.h}!portNVIC\_SYSPRI1\_REG@{portNVIC\_SYSPRI1\_REG}}
\index{portNVIC\_SYSPRI1\_REG@{portNVIC\_SYSPRI1\_REG}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portNVIC\_SYSPRI1\_REG}{portNVIC\_SYSPRI1\_REG}}
{\footnotesize\ttfamily \#define port\+N\+V\+I\+C\+\_\+\+S\+Y\+S\+P\+R\+I1\+\_\+\+R\+EG~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0xe000ed1c ) )}



Definition at line 72 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a9d076b8b45d4ab187668bb7b0c1f8d31}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a9d076b8b45d4ab187668bb7b0c1f8d31}} 
\index{port\_mpu.h@{port\_mpu.h}!portNVIC\_SYSPRI2\_REG@{portNVIC\_SYSPRI2\_REG}}
\index{portNVIC\_SYSPRI2\_REG@{portNVIC\_SYSPRI2\_REG}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portNVIC\_SYSPRI2\_REG}{portNVIC\_SYSPRI2\_REG}}
{\footnotesize\ttfamily \#define port\+N\+V\+I\+C\+\_\+\+S\+Y\+S\+P\+R\+I2\+\_\+\+R\+EG~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0xe000ed20 ) )}



Definition at line 71 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a94a387a85f1ebbd3d23feceb63d995c5}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a94a387a85f1ebbd3d23feceb63d995c5}} 
\index{port\_mpu.h@{port\_mpu.h}!portNVIC\_SYSTICK\_CLK\_BIT@{portNVIC\_SYSTICK\_CLK\_BIT}}
\index{portNVIC\_SYSTICK\_CLK\_BIT@{portNVIC\_SYSTICK\_CLK\_BIT}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portNVIC\_SYSTICK\_CLK\_BIT}{portNVIC\_SYSTICK\_CLK\_BIT}}
{\footnotesize\ttfamily \#define port\+N\+V\+I\+C\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+C\+L\+K\+\_\+\+B\+IT~( 1UL $<$$<$ 2UL )}



Definition at line 60 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a1774a206db4e93668b7508965338893f}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a1774a206db4e93668b7508965338893f}} 
\index{port\_mpu.h@{port\_mpu.h}!portNVIC\_SYSTICK\_COUNT\_FLAG\_BIT@{portNVIC\_SYSTICK\_COUNT\_FLAG\_BIT}}
\index{portNVIC\_SYSTICK\_COUNT\_FLAG\_BIT@{portNVIC\_SYSTICK\_COUNT\_FLAG\_BIT}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portNVIC\_SYSTICK\_COUNT\_FLAG\_BIT}{portNVIC\_SYSTICK\_COUNT\_FLAG\_BIT}}
{\footnotesize\ttfamily \#define port\+N\+V\+I\+C\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+C\+O\+U\+N\+T\+\_\+\+F\+L\+A\+G\+\_\+\+B\+IT~( 1UL $<$$<$ 16UL )}



Definition at line 93 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_adad03b75dbce86018cd8f77724f5f89a}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_adad03b75dbce86018cd8f77724f5f89a}} 
\index{port\_mpu.h@{port\_mpu.h}!portNVIC\_SYSTICK\_CTRL\_REG@{portNVIC\_SYSTICK\_CTRL\_REG}}
\index{portNVIC\_SYSTICK\_CTRL\_REG@{portNVIC\_SYSTICK\_CTRL\_REG}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portNVIC\_SYSTICK\_CTRL\_REG}{portNVIC\_SYSTICK\_CTRL\_REG}}
{\footnotesize\ttfamily \#define port\+N\+V\+I\+C\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+C\+T\+R\+L\+\_\+\+R\+EG~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0xe000e010 ) )}



Definition at line 68 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a840264c4ada33651c41921488329f127}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a840264c4ada33651c41921488329f127}} 
\index{port\_mpu.h@{port\_mpu.h}!portNVIC\_SYSTICK\_CURRENT\_VALUE\_REG@{portNVIC\_SYSTICK\_CURRENT\_VALUE\_REG}}
\index{portNVIC\_SYSTICK\_CURRENT\_VALUE\_REG@{portNVIC\_SYSTICK\_CURRENT\_VALUE\_REG}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portNVIC\_SYSTICK\_CURRENT\_VALUE\_REG}{portNVIC\_SYSTICK\_CURRENT\_VALUE\_REG}}
{\footnotesize\ttfamily \#define port\+N\+V\+I\+C\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+\+V\+A\+L\+U\+E\+\_\+\+R\+EG~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0xe000e018 ) )}



Definition at line 70 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a4c9342fc3940bcd756f344e3489a030e}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a4c9342fc3940bcd756f344e3489a030e}} 
\index{port\_mpu.h@{port\_mpu.h}!portNVIC\_SYSTICK\_ENABLE\_BIT@{portNVIC\_SYSTICK\_ENABLE\_BIT}}
\index{portNVIC\_SYSTICK\_ENABLE\_BIT@{portNVIC\_SYSTICK\_ENABLE\_BIT}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portNVIC\_SYSTICK\_ENABLE\_BIT}{portNVIC\_SYSTICK\_ENABLE\_BIT}}
{\footnotesize\ttfamily \#define port\+N\+V\+I\+C\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+B\+IT~( 1UL $<$$<$ 0\+UL )}



Definition at line 92 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_aeb00c00ae5a1b5c39ef0d008cdc2aabe}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_aeb00c00ae5a1b5c39ef0d008cdc2aabe}} 
\index{port\_mpu.h@{port\_mpu.h}!portNVIC\_SYSTICK\_INT\_BIT@{portNVIC\_SYSTICK\_INT\_BIT}}
\index{portNVIC\_SYSTICK\_INT\_BIT@{portNVIC\_SYSTICK\_INT\_BIT}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portNVIC\_SYSTICK\_INT\_BIT}{portNVIC\_SYSTICK\_INT\_BIT}}
{\footnotesize\ttfamily \#define port\+N\+V\+I\+C\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+I\+N\+T\+\_\+\+B\+IT~( 1UL $<$$<$ 1UL )}



Definition at line 91 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a6fb185b6f87a37fcb11be7f5f7f74c3c}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a6fb185b6f87a37fcb11be7f5f7f74c3c}} 
\index{port\_mpu.h@{port\_mpu.h}!portNVIC\_SYSTICK\_LOAD\_REG@{portNVIC\_SYSTICK\_LOAD\_REG}}
\index{portNVIC\_SYSTICK\_LOAD\_REG@{portNVIC\_SYSTICK\_LOAD\_REG}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portNVIC\_SYSTICK\_LOAD\_REG}{portNVIC\_SYSTICK\_LOAD\_REG}}
{\footnotesize\ttfamily \#define port\+N\+V\+I\+C\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+L\+O\+A\+D\+\_\+\+R\+EG~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0xe000e014 ) )}



Definition at line 69 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ae4ddaa528bc05260d1a5a607c8a00d9f}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ae4ddaa528bc05260d1a5a607c8a00d9f}} 
\index{port\_mpu.h@{port\_mpu.h}!portNVIC\_SYSTICK\_PRI@{portNVIC\_SYSTICK\_PRI}}
\index{portNVIC\_SYSTICK\_PRI@{portNVIC\_SYSTICK\_PRI}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portNVIC\_SYSTICK\_PRI}{portNVIC\_SYSTICK\_PRI}}
{\footnotesize\ttfamily \#define port\+N\+V\+I\+C\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+P\+RI~( ( ( uint32\+\_\+t ) \mbox{\hyperlink{_free_r_t_o_s_config_8h_ac42cff506ad61d4174fa23e952e3225e}{config\+K\+E\+R\+N\+E\+L\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY}} ) $<$$<$ 24UL )}



Definition at line 104 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a999f8ac4db72ceef6f6922f385fadbcd}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a999f8ac4db72ceef6f6922f385fadbcd}} 
\index{port\_mpu.h@{port\_mpu.h}!portOFFSET\_TO\_PC@{portOFFSET\_TO\_PC}}
\index{portOFFSET\_TO\_PC@{portOFFSET\_TO\_PC}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portOFFSET\_TO\_PC}{portOFFSET\_TO\_PC}}
{\footnotesize\ttfamily \#define port\+O\+F\+F\+S\+E\+T\+\_\+\+T\+O\+\_\+\+PC~( 6 )}



Definition at line 131 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a6b32ee18154a22e980f1c4251fc40088}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a6b32ee18154a22e980f1c4251fc40088}} 
\index{port\_mpu.h@{port\_mpu.h}!portPERIPHERALS\_END\_ADDRESS@{portPERIPHERALS\_END\_ADDRESS}}
\index{portPERIPHERALS\_END\_ADDRESS@{portPERIPHERALS\_END\_ADDRESS}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portPERIPHERALS\_END\_ADDRESS}{portPERIPHERALS\_END\_ADDRESS}}
{\footnotesize\ttfamily \#define port\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+S\+\_\+\+E\+N\+D\+\_\+\+A\+D\+D\+R\+E\+SS~0x5\+F\+F\+F\+F\+F\+F\+F\+UL}



Definition at line 88 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_af10b52e6c8c44893154ca83c86687756}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_af10b52e6c8c44893154ca83c86687756}} 
\index{port\_mpu.h@{port\_mpu.h}!portPERIPHERALS\_START\_ADDRESS@{portPERIPHERALS\_START\_ADDRESS}}
\index{portPERIPHERALS\_START\_ADDRESS@{portPERIPHERALS\_START\_ADDRESS}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portPERIPHERALS\_START\_ADDRESS}{portPERIPHERALS\_START\_ADDRESS}}
{\footnotesize\ttfamily \#define port\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+S\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+D\+R\+E\+SS~0x40000000\+UL}



Definition at line 87 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a31e85c2138ccee8dc7a8397f0c5cf44c}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a31e85c2138ccee8dc7a8397f0c5cf44c}} 
\index{port\_mpu.h@{port\_mpu.h}!portPRIGROUP\_SHIFT@{portPRIGROUP\_SHIFT}}
\index{portPRIGROUP\_SHIFT@{portPRIGROUP\_SHIFT}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portPRIGROUP\_SHIFT}{portPRIGROUP\_SHIFT}}
{\footnotesize\ttfamily \#define port\+P\+R\+I\+G\+R\+O\+U\+P\+\_\+\+S\+H\+I\+FT~( 8UL )}



Definition at line 115 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a3de9530f5de675c37a0195cda9e272d0}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a3de9530f5de675c37a0195cda9e272d0}} 
\index{port\_mpu.h@{port\_mpu.h}!portPRIORITY\_GROUP\_MASK@{portPRIORITY\_GROUP\_MASK}}
\index{portPRIORITY\_GROUP\_MASK@{portPRIORITY\_GROUP\_MASK}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portPRIORITY\_GROUP\_MASK}{portPRIORITY\_GROUP\_MASK}}
{\footnotesize\ttfamily \#define port\+P\+R\+I\+O\+R\+I\+T\+Y\+\_\+\+G\+R\+O\+U\+P\+\_\+\+M\+A\+SK~( 0x07\+UL $<$$<$ 8UL )}



Definition at line 114 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ac367710b7ceb5b51f1490bb7b33be31f}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ac367710b7ceb5b51f1490bb7b33be31f}} 
\index{port\_mpu.h@{port\_mpu.h}!portPRIVILEGED\_EXECUTION\_START\_ADDRESS@{portPRIVILEGED\_EXECUTION\_START\_ADDRESS}}
\index{portPRIVILEGED\_EXECUTION\_START\_ADDRESS@{portPRIVILEGED\_EXECUTION\_START\_ADDRESS}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portPRIVILEGED\_EXECUTION\_START\_ADDRESS}{portPRIVILEGED\_EXECUTION\_START\_ADDRESS}}
{\footnotesize\ttfamily \#define port\+P\+R\+I\+V\+I\+L\+E\+G\+E\+D\+\_\+\+E\+X\+E\+C\+U\+T\+I\+O\+N\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+D\+R\+E\+SS~( 0\+UL )}



Definition at line 84 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ac4d0dccf5f3a96cf955bd2cf5ff987a2}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ac4d0dccf5f3a96cf955bd2cf5ff987a2}} 
\index{port\_mpu.h@{port\_mpu.h}!portSTART\_ADDRESS\_MASK@{portSTART\_ADDRESS\_MASK}}
\index{portSTART\_ADDRESS\_MASK@{portSTART\_ADDRESS\_MASK}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portSTART\_ADDRESS\_MASK}{portSTART\_ADDRESS\_MASK}}
{\footnotesize\ttfamily \#define port\+S\+T\+A\+R\+T\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+SK~( ( \mbox{\hyperlink{_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\+Type\+\_\+t}} ) 0xfffffffe\+UL )}



Definition at line 143 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a046cc13f73dad0c8a9cdd0504bc35a88}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a046cc13f73dad0c8a9cdd0504bc35a88}} 
\index{port\_mpu.h@{port\_mpu.h}!portTOP\_BIT\_OF\_BYTE@{portTOP\_BIT\_OF\_BYTE}}
\index{portTOP\_BIT\_OF\_BYTE@{portTOP\_BIT\_OF\_BYTE}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portTOP\_BIT\_OF\_BYTE}{portTOP\_BIT\_OF\_BYTE}}
{\footnotesize\ttfamily \#define port\+T\+O\+P\+\_\+\+B\+I\+T\+\_\+\+O\+F\+\_\+\+B\+Y\+TE~( ( uint8\+\_\+t ) 0x80 )}



Definition at line 112 of file port\+\_\+mpu.\+h.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a9a481ef8434703c3834dd1e701805853}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a9a481ef8434703c3834dd1e701805853}} 
\index{port\_mpu.h@{port\_mpu.h}!portVECTACTIVE\_MASK@{portVECTACTIVE\_MASK}}
\index{portVECTACTIVE\_MASK@{portVECTACTIVE\_MASK}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portVECTACTIVE\_MASK}{portVECTACTIVE\_MASK}}
{\footnotesize\ttfamily \#define port\+V\+E\+C\+T\+A\+C\+T\+I\+V\+E\+\_\+\+M\+A\+SK~( 0x\+F\+F\+UL )}



Definition at line 118 of file port\+\_\+mpu.\+h.



\doxysubsection{Function Documentation}
\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_abb4b5cabdd1cf4e24cc69850144ea727}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_abb4b5cabdd1cf4e24cc69850144ea727}} 
\index{port\_mpu.h@{port\_mpu.h}!prvGetMPURegionSizeSetting@{prvGetMPURegionSizeSetting}}
\index{prvGetMPURegionSizeSetting@{prvGetMPURegionSizeSetting}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{prvGetMPURegionSizeSetting()}{prvGetMPURegionSizeSetting()}}
{\footnotesize\ttfamily static uint32\+\_\+t prv\+Get\+M\+P\+U\+Region\+Size\+Setting (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ul\+Actual\+Size\+In\+Bytes }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Definition at line 543 of file port\+\_\+mpu.\+h.



Referenced by prv\+Setup\+M\+P\+U(), and v\+Port\+Store\+Task\+M\+P\+U\+Settings().

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ac2f4514b384239d075fe4fe8d0daa891}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ac2f4514b384239d075fe4fe8d0daa891}} 
\index{port\_mpu.h@{port\_mpu.h}!prvSetupMPU@{prvSetupMPU}}
\index{prvSetupMPU@{prvSetupMPU}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{prvSetupMPU()}{prvSetupMPU()}}
{\footnotesize\ttfamily static void prv\+Setup\+M\+PU (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Definition at line 480 of file port\+\_\+mpu.\+h.



References port\+E\+X\+P\+E\+C\+T\+E\+D\+\_\+\+M\+P\+U\+\_\+\+T\+Y\+P\+E\+\_\+\+V\+A\+L\+UE, port\+G\+E\+N\+E\+R\+A\+L\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+S\+\_\+\+R\+E\+G\+I\+ON, port\+M\+P\+U\+\_\+\+B\+A\+C\+K\+G\+R\+O\+U\+N\+D\+\_\+\+E\+N\+A\+B\+LE, port\+M\+P\+U\+\_\+\+C\+T\+R\+L\+\_\+\+R\+EG, port\+M\+P\+U\+\_\+\+E\+N\+A\+B\+LE, port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+A\+T\+T\+R\+I\+B\+U\+T\+E\+\_\+\+R\+EG, port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+R\+EG, port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+C\+A\+C\+H\+E\+A\+B\+L\+E\+\_\+\+B\+U\+F\+F\+E\+R\+A\+B\+LE, port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+E\+N\+A\+B\+LE, port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+E\+X\+E\+C\+U\+T\+E\+\_\+\+N\+E\+V\+ER, port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+P\+R\+I\+V\+I\+L\+E\+G\+E\+D\+\_\+\+R\+E\+A\+D\+\_\+\+O\+N\+LY, port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+P\+R\+I\+V\+I\+L\+E\+G\+E\+D\+\_\+\+R\+E\+A\+D\+\_\+\+W\+R\+I\+TE, port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+R\+E\+A\+D\+\_\+\+O\+N\+LY, port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+R\+E\+A\+D\+\_\+\+W\+R\+I\+TE, port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+V\+A\+L\+ID, port\+M\+P\+U\+\_\+\+T\+Y\+P\+E\+\_\+\+R\+EG, port\+N\+V\+I\+C\+\_\+\+M\+E\+M\+\_\+\+F\+A\+U\+L\+T\+\_\+\+E\+N\+A\+B\+LE, port\+N\+V\+I\+C\+\_\+\+S\+Y\+S\+\_\+\+C\+T\+R\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+EG, port\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+S\+\_\+\+E\+N\+D\+\_\+\+A\+D\+D\+R\+E\+SS, port\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+S\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+D\+R\+E\+SS, port\+P\+R\+I\+V\+I\+L\+E\+G\+E\+D\+\_\+\+F\+L\+A\+S\+H\+\_\+\+R\+E\+G\+I\+ON, port\+P\+R\+I\+V\+I\+L\+E\+G\+E\+D\+\_\+\+R\+A\+M\+\_\+\+R\+E\+G\+I\+ON, port\+U\+N\+P\+R\+I\+V\+I\+L\+E\+G\+E\+D\+\_\+\+F\+L\+A\+S\+H\+\_\+\+R\+E\+G\+I\+ON, and prv\+Get\+M\+P\+U\+Region\+Size\+Setting().



Referenced by x\+Port\+Start\+Scheduler().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=338pt]{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ac2f4514b384239d075fe4fe8d0daa891_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a8a07b687c67d8d2aac2808bb1d8c1c01}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a8a07b687c67d8d2aac2808bb1d8c1c01}} 
\index{port\_mpu.h@{port\_mpu.h}!pxPortInitialiseStack@{pxPortInitialiseStack}}
\index{pxPortInitialiseStack@{pxPortInitialiseStack}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{pxPortInitialiseStack()}{pxPortInitialiseStack()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\+Type\+\_\+t}}$\ast$ px\+Port\+Initialise\+Stack (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\+Type\+\_\+t}} $\ast$}]{px\+Top\+Of\+Stack,  }\item[{\mbox{\hyperlink{_model_2_a_p_p_s_2_f_r_e_e_r_t_o_s_2v4__1__2_2_templates_2projdefs_8h_a9b32502ff92c255c686dacde53c1cba0}{Task\+Function\+\_\+t}}}]{px\+Code,  }\item[{void $\ast$}]{pv\+Parameters,  }\item[{\mbox{\hyperlink{_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_a46fb21e00ae0729d7515c0fbf2269796}{Base\+Type\+\_\+t}}}]{x\+Run\+Privileged }\end{DoxyParamCaption})}



Definition at line 217 of file port\+\_\+mpu.\+h.



References pd\+T\+R\+UE, port\+I\+N\+I\+T\+I\+A\+L\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+I\+F\+\_\+\+P\+R\+I\+V\+I\+L\+E\+G\+ED, port\+I\+N\+I\+T\+I\+A\+L\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+I\+F\+\_\+\+U\+N\+P\+R\+I\+V\+I\+L\+E\+G\+ED, port\+I\+N\+I\+T\+I\+A\+L\+\_\+\+E\+X\+C\+\_\+\+R\+E\+T\+U\+RN, port\+I\+N\+I\+T\+I\+A\+L\+\_\+\+X\+P\+SR, and port\+S\+T\+A\+R\+T\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+SK.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a9ff246b1dcf8d5478bfb6f0b88258513}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a9ff246b1dcf8d5478bfb6f0b88258513}} 
\index{port\_mpu.h@{port\_mpu.h}!vPortEnableVFP@{vPortEnableVFP}}
\index{vPortEnableVFP@{vPortEnableVFP}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{vPortEnableVFP()}{vPortEnableVFP()}}
{\footnotesize\ttfamily \+\_\+\+\_\+asm void v\+Port\+Enable\+V\+FP (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Definition at line 552 of file port\+\_\+mpu.\+h.



Referenced by x\+Port\+Start\+Scheduler().

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_af76f3c0b44c5b5c06fc046a4ee1a6423}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_af76f3c0b44c5b5c06fc046a4ee1a6423}} 
\index{port\_mpu.h@{port\_mpu.h}!vPortEndScheduler@{vPortEndScheduler}}
\index{vPortEndScheduler@{vPortEndScheduler}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{vPortEndScheduler()}{vPortEndScheduler()}}
{\footnotesize\ttfamily void v\+Port\+End\+Scheduler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Definition at line 399 of file port\+\_\+mpu.\+h.



References config\+A\+S\+S\+E\+RT, and ux\+Critical\+Nesting.

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a2ed3554a3de09a3bd09d396ee081ab69}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a2ed3554a3de09a3bd09d396ee081ab69}} 
\index{port\_mpu.h@{port\_mpu.h}!vPortEnterCritical@{vPortEnterCritical}}
\index{vPortEnterCritical@{vPortEnterCritical}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{vPortEnterCritical()}{vPortEnterCritical()}}
{\footnotesize\ttfamily void v\+Port\+Enter\+Critical (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Definition at line 407 of file port\+\_\+mpu.\+h.



References config\+A\+S\+S\+E\+RT, port\+D\+I\+S\+A\+B\+L\+E\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+TS, port\+N\+V\+I\+C\+\_\+\+I\+N\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+EG, port\+V\+E\+C\+T\+A\+C\+T\+I\+V\+E\+\_\+\+M\+A\+SK, ux\+Critical\+Nesting, v\+Port\+Reset\+Privilege(), and x\+Port\+Raise\+Privilege().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=309pt]{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a2ed3554a3de09a3bd09d396ee081ab69_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_aed20ada05b957181a0de042802a82a5b}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_aed20ada05b957181a0de042802a82a5b}} 
\index{port\_mpu.h@{port\_mpu.h}!vPortExitCritical@{vPortExitCritical}}
\index{vPortExitCritical@{vPortExitCritical}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{vPortExitCritical()}{vPortExitCritical()}}
{\footnotesize\ttfamily void v\+Port\+Exit\+Critical (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Definition at line 428 of file port\+\_\+mpu.\+h.



References config\+A\+S\+S\+E\+RT, port\+E\+N\+A\+B\+L\+E\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+TS, ux\+Critical\+Nesting, v\+Port\+Reset\+Privilege(), and x\+Port\+Raise\+Privilege().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=303pt]{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_aed20ada05b957181a0de042802a82a5b_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_acd9e35db61806f0202f515454ce9d0df}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_acd9e35db61806f0202f515454ce9d0df}} 
\index{port\_mpu.h@{port\_mpu.h}!vPortResetPrivilege@{vPortResetPrivilege}}
\index{vPortResetPrivilege@{vPortResetPrivilege}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{vPortResetPrivilege()}{vPortResetPrivilege()}}
{\footnotesize\ttfamily void v\+Port\+Reset\+Privilege (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_a46fb21e00ae0729d7515c0fbf2269796}{Base\+Type\+\_\+t}}}]{x\+Running\+Privileged }\end{DoxyParamCaption})}



Definition at line 567 of file port\+\_\+mpu.\+h.



References pd\+T\+R\+UE.



Referenced by v\+Port\+Enter\+Critical(), and v\+Port\+Exit\+Critical().

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a3b9ca89bea1639d6dad074cee491b60b}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a3b9ca89bea1639d6dad074cee491b60b}} 
\index{port\_mpu.h@{port\_mpu.h}!vPortRestoreContextOfFirstTask@{vPortRestoreContextOfFirstTask}}
\index{vPortRestoreContextOfFirstTask@{vPortRestoreContextOfFirstTask}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{vPortRestoreContextOfFirstTask()}{vPortRestoreContextOfFirstTask()}}
{\footnotesize\ttfamily void v\+Port\+Restore\+Context\+Of\+First\+Task (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Referenced by v\+Port\+S\+V\+C\+Handler\+\_\+\+C().

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a4649001ea4d29b80759e6eca4bba58eb}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a4649001ea4d29b80759e6eca4bba58eb}} 
\index{port\_mpu.h@{port\_mpu.h}!vPortSetupTimerInterrupt@{vPortSetupTimerInterrupt}}
\index{vPortSetupTimerInterrupt@{vPortSetupTimerInterrupt}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{vPortSetupTimerInterrupt()}{vPortSetupTimerInterrupt()}}
{\footnotesize\ttfamily void v\+Port\+Setup\+Timer\+Interrupt (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Definition at line 468 of file port\+\_\+mpu.\+h.



References config\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+C\+L\+O\+C\+K\+\_\+\+HZ, config\+T\+I\+C\+K\+\_\+\+R\+A\+T\+E\+\_\+\+HZ, port\+N\+V\+I\+C\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+C\+L\+K\+\_\+\+B\+IT, port\+N\+V\+I\+C\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+C\+T\+R\+L\+\_\+\+R\+EG, port\+N\+V\+I\+C\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+\+V\+A\+L\+U\+E\+\_\+\+R\+EG, port\+N\+V\+I\+C\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+B\+IT, port\+N\+V\+I\+C\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+I\+N\+T\+\_\+\+B\+IT, and port\+N\+V\+I\+C\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+L\+O\+A\+D\+\_\+\+R\+EG.



Referenced by x\+Port\+Start\+Scheduler().

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_af64e1d94c315eeda3ccf941ec0bcb579}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_af64e1d94c315eeda3ccf941ec0bcb579}} 
\index{port\_mpu.h@{port\_mpu.h}!vPortStartFirstTask@{vPortStartFirstTask}}
\index{vPortStartFirstTask@{vPortStartFirstTask}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{vPortStartFirstTask()}{vPortStartFirstTask()}}
{\footnotesize\ttfamily void v\+Port\+Start\+First\+Task (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Referenced by x\+Port\+Start\+Scheduler().

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a67ff6f07b6f326aaef810791955a7b64}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a67ff6f07b6f326aaef810791955a7b64}} 
\index{port\_mpu.h@{port\_mpu.h}!vPortStoreTaskMPUSettings@{vPortStoreTaskMPUSettings}}
\index{vPortStoreTaskMPUSettings@{vPortStoreTaskMPUSettings}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{vPortStoreTaskMPUSettings()}{vPortStoreTaskMPUSettings()}}
{\footnotesize\ttfamily void v\+Port\+Store\+Task\+M\+P\+U\+Settings (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a0f8f90148a90e1be9815fda669fc0e28}{x\+M\+P\+U\+\_\+\+S\+E\+T\+T\+I\+N\+GS}} $\ast$}]{x\+M\+P\+U\+Settings,  }\item[{const struct \mbox{\hyperlink{structx_m_e_m_o_r_y___r_e_g_i_o_n}{x\+M\+E\+M\+O\+R\+Y\+\_\+\+R\+E\+G\+I\+ON}} $\ast$const}]{x\+Regions,  }\item[{\mbox{\hyperlink{_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\+Type\+\_\+t}} $\ast$}]{px\+Bottom\+Of\+Stack,  }\item[{uint32\+\_\+t}]{ul\+Stack\+Depth }\end{DoxyParamCaption})}



Definition at line 579 of file port\+\_\+mpu.\+h.



References port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+C\+A\+C\+H\+E\+A\+B\+L\+E\+\_\+\+B\+U\+F\+F\+E\+R\+A\+B\+LE, port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+E\+N\+A\+B\+LE, port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+P\+R\+I\+V\+I\+L\+E\+G\+E\+D\+\_\+\+R\+E\+A\+D\+\_\+\+W\+R\+I\+TE, port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+R\+E\+A\+D\+\_\+\+W\+R\+I\+TE, port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+V\+A\+L\+ID, port\+N\+U\+M\+\_\+\+C\+O\+N\+F\+I\+G\+U\+R\+A\+B\+L\+E\+\_\+\+R\+E\+G\+I\+O\+NS, port\+S\+T\+A\+C\+K\+\_\+\+R\+E\+G\+I\+ON, prv\+Get\+M\+P\+U\+Region\+Size\+Setting(), M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+S\+::ul\+Region\+Attribute, M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+S\+::ul\+Region\+Base\+Address, and M\+P\+U\+\_\+\+S\+E\+T\+T\+I\+N\+G\+S\+::x\+Region.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a67ff6f07b6f326aaef810791955a7b64_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ab620761336a86016a92fe379d409ac4b}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ab620761336a86016a92fe379d409ac4b}} 
\index{port\_mpu.h@{port\_mpu.h}!vPortSVCHandler\_C@{vPortSVCHandler\_C}}
\index{vPortSVCHandler\_C@{vPortSVCHandler\_C}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{vPortSVCHandler\_C()}{vPortSVCHandler\_C()}}
{\footnotesize\ttfamily void v\+Port\+S\+V\+C\+Handler\+\_\+C (\begin{DoxyParamCaption}\item[{uint32\+\_\+t $\ast$}]{pul\+Param }\end{DoxyParamCaption})}



Definition at line 256 of file port\+\_\+mpu.\+h.



References port\+N\+V\+I\+C\+\_\+\+I\+N\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+EG, port\+N\+V\+I\+C\+\_\+\+P\+E\+N\+D\+S\+V\+S\+E\+T\+\_\+\+B\+IT, port\+N\+V\+I\+C\+\_\+\+S\+V\+C\+\_\+\+P\+RI, port\+N\+V\+I\+C\+\_\+\+S\+Y\+S\+P\+R\+I1\+\_\+\+R\+EG, port\+O\+F\+F\+S\+E\+T\+\_\+\+T\+O\+\_\+\+PC, port\+S\+V\+C\+\_\+\+R\+A\+I\+S\+E\+\_\+\+P\+R\+I\+V\+I\+L\+E\+GE, port\+S\+V\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+S\+C\+H\+E\+D\+U\+L\+ER, port\+S\+V\+C\+\_\+\+Y\+I\+E\+LD, and v\+Port\+Restore\+Context\+Of\+First\+Task().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ab620761336a86016a92fe379d409ac4b_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ac42aa31652a6e8158f8ea8a88aad8275}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ac42aa31652a6e8158f8ea8a88aad8275}} 
\index{port\_mpu.h@{port\_mpu.h}!xPortRaisePrivilege@{xPortRaisePrivilege}}
\index{xPortRaisePrivilege@{xPortRaisePrivilege}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{xPortRaisePrivilege()}{xPortRaisePrivilege()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_a46fb21e00ae0729d7515c0fbf2269796}{Base\+Type\+\_\+t}} x\+Port\+Raise\+Privilege (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Definition at line 642 of file port\+\_\+mpu.\+h.



References control, port\+S\+V\+C\+\_\+\+R\+A\+I\+S\+E\+\_\+\+P\+R\+I\+V\+I\+L\+E\+GE, and r0.



Referenced by v\+Port\+Enter\+Critical(), and v\+Port\+Exit\+Critical().

\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ade5a8c6666e7413a0355cc252029c5c6}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ade5a8c6666e7413a0355cc252029c5c6}} 
\index{port\_mpu.h@{port\_mpu.h}!xPortStartScheduler@{xPortStartScheduler}}
\index{xPortStartScheduler@{xPortStartScheduler}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{xPortStartScheduler()}{xPortStartScheduler()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_a46fb21e00ae0729d7515c0fbf2269796}{Base\+Type\+\_\+t}} x\+Port\+Start\+Scheduler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Definition at line 297 of file port\+\_\+mpu.\+h.



References \+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+\_\+\+B\+I\+TS, config\+A\+S\+S\+E\+RT, config\+M\+A\+X\+\_\+\+S\+Y\+S\+C\+A\+L\+L\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY, port\+A\+S\+P\+E\+N\+\_\+\+A\+N\+D\+\_\+\+L\+S\+P\+E\+N\+\_\+\+B\+I\+TS, port\+C\+O\+R\+T\+E\+X\+\_\+\+M7\+\_\+r0p0\+\_\+\+ID, port\+C\+O\+R\+T\+E\+X\+\_\+\+M7\+\_\+r0p1\+\_\+\+ID, port\+C\+P\+U\+ID, port\+F\+I\+R\+S\+T\+\_\+\+U\+S\+E\+R\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+U\+M\+B\+ER, port\+F\+P\+C\+CR, port\+M\+A\+X\+\_\+8\+\_\+\+B\+I\+T\+\_\+\+V\+A\+L\+UE, port\+M\+A\+X\+\_\+\+P\+R\+I\+G\+R\+O\+U\+P\+\_\+\+B\+I\+TS, port\+N\+V\+I\+C\+\_\+\+I\+P\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+S\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+16, port\+N\+V\+I\+C\+\_\+\+P\+E\+N\+D\+S\+V\+\_\+\+P\+RI, port\+N\+V\+I\+C\+\_\+\+S\+Y\+S\+P\+R\+I2\+\_\+\+R\+EG, port\+N\+V\+I\+C\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+P\+RI, port\+P\+R\+I\+G\+R\+O\+U\+P\+\_\+\+S\+H\+I\+FT, port\+P\+R\+I\+O\+R\+I\+T\+Y\+\_\+\+G\+R\+O\+U\+P\+\_\+\+M\+A\+SK, port\+T\+O\+P\+\_\+\+B\+I\+T\+\_\+\+O\+F\+\_\+\+B\+Y\+TE, prv\+Setup\+M\+P\+U(), ux\+Critical\+Nesting, v\+Port\+Enable\+V\+F\+P(), v\+Port\+Setup\+Timer\+Interrupt(), and v\+Port\+Start\+First\+Task().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ade5a8c6666e7413a0355cc252029c5c6_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ab643439f618ca253f9483429dc6d0ded}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ab643439f618ca253f9483429dc6d0ded}} 
\index{port\_mpu.h@{port\_mpu.h}!xPortSysTickHandler@{xPortSysTickHandler}}
\index{xPortSysTickHandler@{xPortSysTickHandler}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{xPortSysTickHandler()}{xPortSysTickHandler()}}
{\footnotesize\ttfamily void x\+Port\+Sys\+Tick\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Definition at line 444 of file port\+\_\+mpu.\+h.



References pd\+F\+A\+L\+SE, port\+D\+I\+S\+A\+B\+L\+E\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+TS, port\+E\+N\+A\+B\+L\+E\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+TS, port\+N\+V\+I\+C\+\_\+\+I\+N\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+EG, port\+N\+V\+I\+C\+\_\+\+P\+E\+N\+D\+S\+V\+S\+E\+T\+\_\+\+B\+IT, and x\+Task\+Increment\+Tick().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=328pt]{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ab643439f618ca253f9483429dc6d0ded_cgraph}
\end{center}
\end{figure}


\doxysubsection{Variable Documentation}
\mbox{\Hypertarget{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_af1ef0b7e839d2e30cc6ef9cdc93b8801}\label{_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_af1ef0b7e839d2e30cc6ef9cdc93b8801}} 
\index{port\_mpu.h@{port\_mpu.h}!uxCriticalNesting@{uxCriticalNesting}}
\index{uxCriticalNesting@{uxCriticalNesting}!port\_mpu.h@{port\_mpu.h}}
\doxysubsubsection{\texorpdfstring{uxCriticalNesting}{uxCriticalNesting}}
{\footnotesize\ttfamily \mbox{\hyperlink{_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_a646f89d4298e4f5afd522202b11cb2e6}{U\+Base\+Type\+\_\+t}} ux\+Critical\+Nesting = 0xaaaaaaaa\hspace{0.3cm}{\ttfamily [static]}}



Definition at line 199 of file port\+\_\+mpu.\+h.



Referenced by v\+Port\+End\+Scheduler(), v\+Port\+Enter\+Critical(), v\+Port\+Exit\+Critical(), and x\+Port\+Start\+Scheduler().

