Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Jun 14 18:58:12 2017
| Host         : LAPTOP-LB22AJFN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Puto_Dios_timing_summary_routed.rpt -rpx Puto_Dios_timing_summary_routed.rpx
| Design       : Puto_Dios
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: slavecito/ALU_DISPLAY/FSM_sequential_estado_actual_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: slavecito/ALU_DISPLAY/FSM_sequential_estado_actual_reg[1]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: slavecito/ALU_DISPLAY/clockcito/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 155 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.609        0.000                      0                  495        0.103        0.000                      0                  495        4.500        0.000                       0                   258  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.609        0.000                      0                  495        0.103        0.000                      0                  495        4.500        0.000                       0                   258  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 slavecito/ALU_DISPLAY/clockcito/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/clockcito/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 0.828ns (21.851%)  route 2.961ns (78.149%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.635     5.238    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X47Y99         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  slavecito/ALU_DISPLAY/clockcito/count_reg[28]/Q
                         net (fo=2, routed)           0.987     6.680    slavecito/ALU_DISPLAY/clockcito/count[28]
    SLICE_X46Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.804 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_12/O
                         net (fo=1, routed)           0.479     7.283    slavecito/ALU_DISPLAY/clockcito/count[31]_i_12_n_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.407 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_5/O
                         net (fo=2, routed)           0.810     8.217    slavecito/ALU_DISPLAY/clockcito/count[31]_i_5_n_0
    SLICE_X46Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.341 r  slavecito/ALU_DISPLAY/clockcito/count[31]_i_1/O
                         net (fo=31, routed)          0.686     9.027    slavecito/ALU_DISPLAY/clockcito/clk_out
    SLICE_X47Y100        FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.498    14.920    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X47Y100        FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[29]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X47Y100        FDRE (Setup_fdre_C_R)       -0.429    14.636    slavecito/ALU_DISPLAY/clockcito/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 slavecito/ALU_DISPLAY/clockcito/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/clockcito/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 0.828ns (21.851%)  route 2.961ns (78.149%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.635     5.238    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X47Y99         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  slavecito/ALU_DISPLAY/clockcito/count_reg[28]/Q
                         net (fo=2, routed)           0.987     6.680    slavecito/ALU_DISPLAY/clockcito/count[28]
    SLICE_X46Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.804 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_12/O
                         net (fo=1, routed)           0.479     7.283    slavecito/ALU_DISPLAY/clockcito/count[31]_i_12_n_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.407 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_5/O
                         net (fo=2, routed)           0.810     8.217    slavecito/ALU_DISPLAY/clockcito/count[31]_i_5_n_0
    SLICE_X46Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.341 r  slavecito/ALU_DISPLAY/clockcito/count[31]_i_1/O
                         net (fo=31, routed)          0.686     9.027    slavecito/ALU_DISPLAY/clockcito/clk_out
    SLICE_X47Y100        FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.498    14.920    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X47Y100        FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[30]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X47Y100        FDRE (Setup_fdre_C_R)       -0.429    14.636    slavecito/ALU_DISPLAY/clockcito/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 slavecito/ALU_DISPLAY/clockcito/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/clockcito/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 0.828ns (21.851%)  route 2.961ns (78.149%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.635     5.238    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X47Y99         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  slavecito/ALU_DISPLAY/clockcito/count_reg[28]/Q
                         net (fo=2, routed)           0.987     6.680    slavecito/ALU_DISPLAY/clockcito/count[28]
    SLICE_X46Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.804 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_12/O
                         net (fo=1, routed)           0.479     7.283    slavecito/ALU_DISPLAY/clockcito/count[31]_i_12_n_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.407 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_5/O
                         net (fo=2, routed)           0.810     8.217    slavecito/ALU_DISPLAY/clockcito/count[31]_i_5_n_0
    SLICE_X46Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.341 r  slavecito/ALU_DISPLAY/clockcito/count[31]_i_1/O
                         net (fo=31, routed)          0.686     9.027    slavecito/ALU_DISPLAY/clockcito/clk_out
    SLICE_X47Y100        FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.498    14.920    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X47Y100        FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[31]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X47Y100        FDRE (Setup_fdre_C_R)       -0.429    14.636    slavecito/ALU_DISPLAY/clockcito/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.708ns  (required time - arrival time)
  Source:                 slavecito/ALU_DISPLAY/clockcito/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/clockcito/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.828ns (21.773%)  route 2.975ns (78.227%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.635     5.238    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X47Y99         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  slavecito/ALU_DISPLAY/clockcito/count_reg[28]/Q
                         net (fo=2, routed)           0.987     6.680    slavecito/ALU_DISPLAY/clockcito/count[28]
    SLICE_X46Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.804 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_12/O
                         net (fo=1, routed)           0.479     7.283    slavecito/ALU_DISPLAY/clockcito/count[31]_i_12_n_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.407 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_5/O
                         net (fo=2, routed)           0.810     8.217    slavecito/ALU_DISPLAY/clockcito/count[31]_i_5_n_0
    SLICE_X46Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.341 r  slavecito/ALU_DISPLAY/clockcito/count[31]_i_1/O
                         net (fo=31, routed)          0.700     9.041    slavecito/ALU_DISPLAY/clockcito/clk_out
    SLICE_X47Y97         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.514    14.937    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X47Y97         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[17]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X47Y97         FDRE (Setup_fdre_C_R)       -0.429    14.748    slavecito/ALU_DISPLAY/clockcito/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  5.708    

Slack (MET) :             5.708ns  (required time - arrival time)
  Source:                 slavecito/ALU_DISPLAY/clockcito/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/clockcito/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.828ns (21.773%)  route 2.975ns (78.227%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.635     5.238    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X47Y99         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  slavecito/ALU_DISPLAY/clockcito/count_reg[28]/Q
                         net (fo=2, routed)           0.987     6.680    slavecito/ALU_DISPLAY/clockcito/count[28]
    SLICE_X46Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.804 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_12/O
                         net (fo=1, routed)           0.479     7.283    slavecito/ALU_DISPLAY/clockcito/count[31]_i_12_n_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.407 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_5/O
                         net (fo=2, routed)           0.810     8.217    slavecito/ALU_DISPLAY/clockcito/count[31]_i_5_n_0
    SLICE_X46Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.341 r  slavecito/ALU_DISPLAY/clockcito/count[31]_i_1/O
                         net (fo=31, routed)          0.700     9.041    slavecito/ALU_DISPLAY/clockcito/clk_out
    SLICE_X47Y97         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.514    14.937    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X47Y97         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[18]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X47Y97         FDRE (Setup_fdre_C_R)       -0.429    14.748    slavecito/ALU_DISPLAY/clockcito/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  5.708    

Slack (MET) :             5.708ns  (required time - arrival time)
  Source:                 slavecito/ALU_DISPLAY/clockcito/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/clockcito/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.828ns (21.773%)  route 2.975ns (78.227%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.635     5.238    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X47Y99         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  slavecito/ALU_DISPLAY/clockcito/count_reg[28]/Q
                         net (fo=2, routed)           0.987     6.680    slavecito/ALU_DISPLAY/clockcito/count[28]
    SLICE_X46Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.804 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_12/O
                         net (fo=1, routed)           0.479     7.283    slavecito/ALU_DISPLAY/clockcito/count[31]_i_12_n_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.407 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_5/O
                         net (fo=2, routed)           0.810     8.217    slavecito/ALU_DISPLAY/clockcito/count[31]_i_5_n_0
    SLICE_X46Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.341 r  slavecito/ALU_DISPLAY/clockcito/count[31]_i_1/O
                         net (fo=31, routed)          0.700     9.041    slavecito/ALU_DISPLAY/clockcito/clk_out
    SLICE_X47Y97         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.514    14.937    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X47Y97         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[19]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X47Y97         FDRE (Setup_fdre_C_R)       -0.429    14.748    slavecito/ALU_DISPLAY/clockcito/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  5.708    

Slack (MET) :             5.708ns  (required time - arrival time)
  Source:                 slavecito/ALU_DISPLAY/clockcito/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/clockcito/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.828ns (21.773%)  route 2.975ns (78.227%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.635     5.238    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X47Y99         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  slavecito/ALU_DISPLAY/clockcito/count_reg[28]/Q
                         net (fo=2, routed)           0.987     6.680    slavecito/ALU_DISPLAY/clockcito/count[28]
    SLICE_X46Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.804 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_12/O
                         net (fo=1, routed)           0.479     7.283    slavecito/ALU_DISPLAY/clockcito/count[31]_i_12_n_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.407 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_5/O
                         net (fo=2, routed)           0.810     8.217    slavecito/ALU_DISPLAY/clockcito/count[31]_i_5_n_0
    SLICE_X46Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.341 r  slavecito/ALU_DISPLAY/clockcito/count[31]_i_1/O
                         net (fo=31, routed)          0.700     9.041    slavecito/ALU_DISPLAY/clockcito/clk_out
    SLICE_X47Y97         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.514    14.937    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X47Y97         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[20]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X47Y97         FDRE (Setup_fdre_C_R)       -0.429    14.748    slavecito/ALU_DISPLAY/clockcito/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  5.708    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 slavecito/ALU_DISPLAY/clockcito/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/clockcito/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.828ns (21.819%)  route 2.967ns (78.181%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.635     5.238    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X47Y99         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  slavecito/ALU_DISPLAY/clockcito/count_reg[28]/Q
                         net (fo=2, routed)           0.987     6.680    slavecito/ALU_DISPLAY/clockcito/count[28]
    SLICE_X46Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.804 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_12/O
                         net (fo=1, routed)           0.479     7.283    slavecito/ALU_DISPLAY/clockcito/count[31]_i_12_n_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.407 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_5/O
                         net (fo=2, routed)           0.810     8.217    slavecito/ALU_DISPLAY/clockcito/count[31]_i_5_n_0
    SLICE_X46Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.341 r  slavecito/ALU_DISPLAY/clockcito/count[31]_i_1/O
                         net (fo=31, routed)          0.691     9.033    slavecito/ALU_DISPLAY/clockcito/clk_out
    SLICE_X47Y93         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.513    14.936    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X47Y93         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[1]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X47Y93         FDRE (Setup_fdre_C_R)       -0.429    14.747    slavecito/ALU_DISPLAY/clockcito/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 slavecito/ALU_DISPLAY/clockcito/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/clockcito/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.828ns (21.819%)  route 2.967ns (78.181%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.635     5.238    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X47Y99         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  slavecito/ALU_DISPLAY/clockcito/count_reg[28]/Q
                         net (fo=2, routed)           0.987     6.680    slavecito/ALU_DISPLAY/clockcito/count[28]
    SLICE_X46Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.804 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_12/O
                         net (fo=1, routed)           0.479     7.283    slavecito/ALU_DISPLAY/clockcito/count[31]_i_12_n_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.407 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_5/O
                         net (fo=2, routed)           0.810     8.217    slavecito/ALU_DISPLAY/clockcito/count[31]_i_5_n_0
    SLICE_X46Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.341 r  slavecito/ALU_DISPLAY/clockcito/count[31]_i_1/O
                         net (fo=31, routed)          0.691     9.033    slavecito/ALU_DISPLAY/clockcito/clk_out
    SLICE_X47Y93         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.513    14.936    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X47Y93         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[2]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X47Y93         FDRE (Setup_fdre_C_R)       -0.429    14.747    slavecito/ALU_DISPLAY/clockcito/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 slavecito/ALU_DISPLAY/clockcito/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/clockcito/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.828ns (21.819%)  route 2.967ns (78.181%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.635     5.238    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X47Y99         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  slavecito/ALU_DISPLAY/clockcito/count_reg[28]/Q
                         net (fo=2, routed)           0.987     6.680    slavecito/ALU_DISPLAY/clockcito/count[28]
    SLICE_X46Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.804 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_12/O
                         net (fo=1, routed)           0.479     7.283    slavecito/ALU_DISPLAY/clockcito/count[31]_i_12_n_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.407 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_5/O
                         net (fo=2, routed)           0.810     8.217    slavecito/ALU_DISPLAY/clockcito/count[31]_i_5_n_0
    SLICE_X46Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.341 r  slavecito/ALU_DISPLAY/clockcito/count[31]_i_1/O
                         net (fo=31, routed)          0.691     9.033    slavecito/ALU_DISPLAY/clockcito/clk_out
    SLICE_X47Y93         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.513    14.936    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X47Y93         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[3]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X47Y93         FDRE (Setup_fdre_C_R)       -0.429    14.747    slavecito/ALU_DISPLAY/clockcito/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                  5.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.604     1.523    masterchefcito/UART_control_inst/TX_control_inst0/clk_100M_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[11]/Q
                         net (fo=3, routed)           0.117     1.782    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[11]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.942 r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[8]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.996 r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.996    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[12]_i_1_n_7
    SLICE_X5Y100         FDRE                                         r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.868     2.034    masterchefcito/UART_control_inst/TX_control_inst0/clk_100M_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[12]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 slavecito/ALU_DISPLAY/clockcito/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/clockcito/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.567     1.486    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X47Y99         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  slavecito/ALU_DISPLAY/clockcito/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.748    slavecito/ALU_DISPLAY/clockcito/count[28]
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  slavecito/ALU_DISPLAY/clockcito/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    slavecito/ALU_DISPLAY/clockcito/count_reg[28]_i_1_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  slavecito/ALU_DISPLAY/clockcito/count_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.962    slavecito/ALU_DISPLAY/clockcito/count_reg[31]_i_2_n_7
    SLICE_X47Y100        FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.832     1.997    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X47Y100        FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[29]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    slavecito/ALU_DISPLAY/clockcito/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.604     1.523    masterchefcito/UART_control_inst/TX_control_inst0/clk_100M_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[11]/Q
                         net (fo=3, routed)           0.117     1.782    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[11]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.942 r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[8]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.007 r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.007    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[12]_i_1_n_5
    SLICE_X5Y100         FDRE                                         r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.868     2.034    masterchefcito/UART_control_inst/TX_control_inst0/clk_100M_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[14]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 slavecito/ALU_DISPLAY/clockcito/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/clockcito/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.567     1.486    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X47Y99         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  slavecito/ALU_DISPLAY/clockcito/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.748    slavecito/ALU_DISPLAY/clockcito/count[28]
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  slavecito/ALU_DISPLAY/clockcito/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    slavecito/ALU_DISPLAY/clockcito/count_reg[28]_i_1_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.973 r  slavecito/ALU_DISPLAY/clockcito/count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.973    slavecito/ALU_DISPLAY/clockcito/count_reg[31]_i_2_n_5
    SLICE_X47Y100        FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.832     1.997    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X47Y100        FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[31]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    slavecito/ALU_DISPLAY/clockcito/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 masterchefcito/pb_deb0/FSM_sequential_button_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterchefcito/pb_deb0/pb_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.209ns (42.521%)  route 0.283ns (57.479%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.599     1.518    masterchefcito/pb_deb0/clk_100M_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  masterchefcito/pb_deb0/FSM_sequential_button_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.682 f  masterchefcito/pb_deb0/FSM_sequential_button_state_reg[1]/Q
                         net (fo=22, routed)          0.283     1.965    masterchefcito/pb_deb0/out[1]
    SLICE_X4Y99          LUT4 (Prop_lut4_I1_O)        0.045     2.010 r  masterchefcito/pb_deb0/pb_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.010    masterchefcito/pb_deb0/pb_cnt_next[0]
    SLICE_X4Y99          FDRE                                         r  masterchefcito/pb_deb0/pb_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.875     2.040    masterchefcito/pb_deb0/clk_100M_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  masterchefcito/pb_deb0/pb_cnt_reg[0]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.092     1.886    masterchefcito/pb_deb0/pb_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.604     1.523    masterchefcito/UART_control_inst/TX_control_inst0/clk_100M_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[11]/Q
                         net (fo=3, routed)           0.117     1.782    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[11]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.942 r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[8]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.032 r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.032    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[12]_i_1_n_6
    SLICE_X5Y100         FDRE                                         r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.868     2.034    masterchefcito/UART_control_inst/TX_control_inst0/clk_100M_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[13]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.604     1.523    masterchefcito/UART_control_inst/TX_control_inst0/clk_100M_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[11]/Q
                         net (fo=3, routed)           0.117     1.782    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[11]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.942 r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[8]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.032 r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.032    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[12]_i_1_n_4
    SLICE_X5Y100         FDRE                                         r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.868     2.034    masterchefcito/UART_control_inst/TX_control_inst0/clk_100M_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[15]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.968%)  route 0.118ns (23.032%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.604     1.523    masterchefcito/UART_control_inst/TX_control_inst0/clk_100M_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[11]/Q
                         net (fo=3, routed)           0.117     1.782    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[11]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.942 r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[8]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.981 r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.981    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[12]_i_1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.035 r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.035    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[16]_i_1_n_7
    SLICE_X5Y101         FDRE                                         r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.868     2.034    masterchefcito/UART_control_inst/TX_control_inst0/clk_100M_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[16]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.105     1.893    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 slavecito/ALU_DISPLAY/clockcito/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/clockcito/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.567     1.486    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X47Y99         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  slavecito/ALU_DISPLAY/clockcito/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.748    slavecito/ALU_DISPLAY/clockcito/count[28]
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  slavecito/ALU_DISPLAY/clockcito/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    slavecito/ALU_DISPLAY/clockcito/count_reg[28]_i_1_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.998 r  slavecito/ALU_DISPLAY/clockcito/count_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.998    slavecito/ALU_DISPLAY/clockcito/count_reg[31]_i_2_n_6
    SLICE_X47Y100        FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.832     1.997    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X47Y100        FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[30]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    slavecito/ALU_DISPLAY/clockcito/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.405ns (77.452%)  route 0.118ns (22.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.604     1.523    masterchefcito/UART_control_inst/TX_control_inst0/clk_100M_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[11]/Q
                         net (fo=3, routed)           0.117     1.782    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[11]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.942 r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[8]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.981 r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.981    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[12]_i_1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.046 r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.046    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[16]_i_1_n_5
    SLICE_X5Y101         FDRE                                         r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.868     2.034    masterchefcito/UART_control_inst/TX_control_inst0/clk_100M_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[18]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.105     1.893    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y98     masterchefcito/UART_control_inst/TX_control_inst0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y98     masterchefcito/UART_control_inst/TX_control_inst0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y98     masterchefcito/UART_control_inst/TX_control_inst0/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y97     masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y97    slavecito/ALU_DISPLAY/clockcito/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y93    slavecito/ALU_DISPLAY/clockcito/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y95    slavecito/ALU_DISPLAY/clockcito/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y95    slavecito/ALU_DISPLAY/clockcito/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y95    slavecito/ALU_DISPLAY/clockcito/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y101    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y101    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y101    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y101    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     masterchefcito/UART_control_inst/TX_control_inst0/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     masterchefcito/UART_control_inst/TX_control_inst0/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     masterchefcito/UART_control_inst/TX_control_inst0/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97     masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y97    slavecito/ALU_DISPLAY/clockcito/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y93    slavecito/ALU_DISPLAY/clockcito/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y93    slavecito/ALU_DISPLAY/clockcito/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y95    slavecito/ALU_DISPLAY/clockcito/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y95    slavecito/ALU_DISPLAY/clockcito/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y95    slavecito/ALU_DISPLAY/clockcito/count_reg[11]/C



