    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; tx
tx__0__DM__MASK EQU 0x07
tx__0__DM__SHIFT EQU 0
tx__0__DR EQU CYREG_PRT2_DR
tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
tx__0__HSIOM_MASK EQU 0x0000000F
tx__0__HSIOM_SHIFT EQU 0
tx__0__INTCFG EQU CYREG_PRT2_INTCFG
tx__0__INTSTAT EQU CYREG_PRT2_INTSTAT
tx__0__MASK EQU 0x01
tx__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
tx__0__OUT_SEL_SHIFT EQU 0
tx__0__OUT_SEL_VAL EQU 2
tx__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
tx__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
tx__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
tx__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
tx__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
tx__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
tx__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
tx__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
tx__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
tx__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
tx__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
tx__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
tx__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
tx__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
tx__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
tx__0__PC EQU CYREG_PRT2_PC
tx__0__PC2 EQU CYREG_PRT2_PC2
tx__0__PORT EQU 2
tx__0__PS EQU CYREG_PRT2_PS
tx__0__SHIFT EQU 0
tx__DR EQU CYREG_PRT2_DR
tx__INTCFG EQU CYREG_PRT2_INTCFG
tx__INTSTAT EQU CYREG_PRT2_INTSTAT
tx__MASK EQU 0x01
tx__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
tx__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
tx__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
tx__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
tx__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
tx__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
tx__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
tx__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
tx__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
tx__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
tx__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
tx__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
tx__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
tx__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
tx__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
tx__PC EQU CYREG_PRT2_PC
tx__PC2 EQU CYREG_PRT2_PC2
tx__PORT EQU 2
tx__PS EQU CYREG_PRT2_PS
tx__SHIFT EQU 0

; ISR
ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ISR__INTC_MASK EQU 0x10000
ISR__INTC_NUMBER EQU 16
ISR__INTC_PRIOR_MASK EQU 0xC0
ISR__INTC_PRIOR_NUM EQU 3
ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; ISR_1
ISR_1__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ISR_1__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ISR_1__INTC_MASK EQU 0x20000
ISR_1__INTC_NUMBER EQU 17
ISR_1__INTC_PRIOR_MASK EQU 0xC000
ISR_1__INTC_PRIOR_NUM EQU 3
ISR_1__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ISR_1__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ISR_1__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; LED
LED__0__DM__MASK EQU 0x1C0000
LED__0__DM__SHIFT EQU 18
LED__0__DR EQU CYREG_PRT1_DR
LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED__0__HSIOM_MASK EQU 0x0F000000
LED__0__HSIOM_SHIFT EQU 24
LED__0__INTCFG EQU CYREG_PRT1_INTCFG
LED__0__INTSTAT EQU CYREG_PRT1_INTSTAT
LED__0__MASK EQU 0x40
LED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED__0__PC EQU CYREG_PRT1_PC
LED__0__PC2 EQU CYREG_PRT1_PC2
LED__0__PORT EQU 1
LED__0__PS EQU CYREG_PRT1_PS
LED__0__SHIFT EQU 6
LED__DR EQU CYREG_PRT1_DR
LED__INTCFG EQU CYREG_PRT1_INTCFG
LED__INTSTAT EQU CYREG_PRT1_INTSTAT
LED__MASK EQU 0x40
LED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED__PC EQU CYREG_PRT1_PC
LED__PC2 EQU CYREG_PRT1_PC2
LED__PORT EQU 1
LED__PS EQU CYREG_PRT1_PS
LED__SHIFT EQU 6

; I2C_1_SCB
I2C_1_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
I2C_1_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
I2C_1_SCB__CTRL EQU CYREG_SCB0_CTRL
I2C_1_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
I2C_1_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
I2C_1_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
I2C_1_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
I2C_1_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
I2C_1_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
I2C_1_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
I2C_1_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
I2C_1_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
I2C_1_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
I2C_1_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
I2C_1_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
I2C_1_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
I2C_1_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
I2C_1_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
I2C_1_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
I2C_1_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
I2C_1_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
I2C_1_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
I2C_1_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
I2C_1_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
I2C_1_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
I2C_1_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
I2C_1_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
I2C_1_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
I2C_1_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
I2C_1_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
I2C_1_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
I2C_1_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
I2C_1_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
I2C_1_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
I2C_1_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
I2C_1_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
I2C_1_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
I2C_1_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
I2C_1_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
I2C_1_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
I2C_1_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
I2C_1_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
I2C_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
I2C_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
I2C_1_SCB__INTR_M EQU CYREG_SCB0_INTR_M
I2C_1_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
I2C_1_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
I2C_1_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
I2C_1_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
I2C_1_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
I2C_1_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
I2C_1_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
I2C_1_SCB__INTR_S EQU CYREG_SCB0_INTR_S
I2C_1_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
I2C_1_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
I2C_1_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
I2C_1_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
I2C_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
I2C_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
I2C_1_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
I2C_1_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
I2C_1_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
I2C_1_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
I2C_1_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
I2C_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
I2C_1_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
I2C_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
I2C_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
I2C_1_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
I2C_1_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
I2C_1_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
I2C_1_SCB__SS0_POSISTION EQU 0
I2C_1_SCB__SS1_POSISTION EQU 1
I2C_1_SCB__SS2_POSISTION EQU 2
I2C_1_SCB__SS3_POSISTION EQU 3
I2C_1_SCB__STATUS EQU CYREG_SCB0_STATUS
I2C_1_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
I2C_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
I2C_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
I2C_1_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
I2C_1_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
I2C_1_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
I2C_1_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
I2C_1_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; I2C_1_SCB_IRQ
I2C_1_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_1_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_1_SCB_IRQ__INTC_MASK EQU 0x400
I2C_1_SCB_IRQ__INTC_NUMBER EQU 10
I2C_1_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
I2C_1_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_1_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_1_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_1_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; I2C_1_SCBCLK
I2C_1_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
I2C_1_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
I2C_1_SCBCLK__ENABLE_MASK EQU 0x80000000
I2C_1_SCBCLK__MASK EQU 0x80000000
I2C_1_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

; I2C_1_scl
I2C_1_scl__0__DM__MASK EQU 0x07
I2C_1_scl__0__DM__SHIFT EQU 0
I2C_1_scl__0__DR EQU CYREG_PRT4_DR
I2C_1_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_1_scl__0__HSIOM_MASK EQU 0x0000000F
I2C_1_scl__0__HSIOM_SHIFT EQU 0
I2C_1_scl__0__INTCFG EQU CYREG_PRT4_INTCFG
I2C_1_scl__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_1_scl__0__MASK EQU 0x01
I2C_1_scl__0__PC EQU CYREG_PRT4_PC
I2C_1_scl__0__PC2 EQU CYREG_PRT4_PC2
I2C_1_scl__0__PORT EQU 4
I2C_1_scl__0__PS EQU CYREG_PRT4_PS
I2C_1_scl__0__SHIFT EQU 0
I2C_1_scl__DR EQU CYREG_PRT4_DR
I2C_1_scl__INTCFG EQU CYREG_PRT4_INTCFG
I2C_1_scl__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_1_scl__MASK EQU 0x01
I2C_1_scl__PC EQU CYREG_PRT4_PC
I2C_1_scl__PC2 EQU CYREG_PRT4_PC2
I2C_1_scl__PORT EQU 4
I2C_1_scl__PS EQU CYREG_PRT4_PS
I2C_1_scl__SHIFT EQU 0

; I2C_1_sda
I2C_1_sda__0__DM__MASK EQU 0x38
I2C_1_sda__0__DM__SHIFT EQU 3
I2C_1_sda__0__DR EQU CYREG_PRT4_DR
I2C_1_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_1_sda__0__HSIOM_MASK EQU 0x000000F0
I2C_1_sda__0__HSIOM_SHIFT EQU 4
I2C_1_sda__0__INTCFG EQU CYREG_PRT4_INTCFG
I2C_1_sda__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_1_sda__0__MASK EQU 0x02
I2C_1_sda__0__PC EQU CYREG_PRT4_PC
I2C_1_sda__0__PC2 EQU CYREG_PRT4_PC2
I2C_1_sda__0__PORT EQU 4
I2C_1_sda__0__PS EQU CYREG_PRT4_PS
I2C_1_sda__0__SHIFT EQU 1
I2C_1_sda__DR EQU CYREG_PRT4_DR
I2C_1_sda__INTCFG EQU CYREG_PRT4_INTCFG
I2C_1_sda__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_1_sda__MASK EQU 0x02
I2C_1_sda__PC EQU CYREG_PRT4_PC
I2C_1_sda__PC2 EQU CYREG_PRT4_PC2
I2C_1_sda__PORT EQU 4
I2C_1_sda__PS EQU CYREG_PRT4_PS
I2C_1_sda__SHIFT EQU 1

; UART_1_BUART
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_UDB_W8_A0_00
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_UDB_W8_A1_00
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_UDB_W8_D0_00
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_UDB_W8_D1_00
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_UDB_W8_F0_00
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_UDB_W8_F1_00
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_UDB_W8_A0_01
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_UDB_W8_A1_01
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_UDB_W8_D0_01
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_UDB_W8_D1_01
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_UDB_W8_F0_01
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_UDB_W8_F1_01
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_UDB_W8_MSK_01
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_UDB_W8_ST_01

; UART_1_IntClock
UART_1_IntClock__DIVIDER_MASK EQU 0x0000FFFF
UART_1_IntClock__ENABLE EQU CYREG_CLK_DIVIDER_A01
UART_1_IntClock__ENABLE_MASK EQU 0x80000000
UART_1_IntClock__MASK EQU 0x80000000
UART_1_IntClock__REGISTER EQU CYREG_CLK_DIVIDER_A01

; Clock_4
Clock_4__DIVIDER_MASK EQU 0x0000FFFF
Clock_4__ENABLE EQU CYREG_CLK_DIVIDER_B00
Clock_4__ENABLE_MASK EQU 0x80000000
Clock_4__MASK EQU 0x80000000
Clock_4__REGISTER EQU CYREG_CLK_DIVIDER_B00

; Clock_5
Clock_5__DIVIDER_MASK EQU 0x0000FFFF
Clock_5__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock_5__ENABLE_MASK EQU 0x80000000
Clock_5__MASK EQU 0x80000000
Clock_5__REGISTER EQU CYREG_CLK_DIVIDER_C00

; Timer_1_cy_m0s8_tcpwm_1
Timer_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; Timer_2_cy_m0s8_tcpwm_1
Timer_2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
Timer_2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
Timer_2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
Timer_2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
Timer_2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
Timer_2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
Timer_2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
Timer_2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
Timer_2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
Timer_2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
Timer_2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
Timer_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
Timer_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
Timer_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
Timer_2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
Timer_2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
Timer_2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; Channel_1
Channel_1__0__DM__MASK EQU 0x07
Channel_1__0__DM__SHIFT EQU 0
Channel_1__0__DR EQU CYREG_PRT3_DR
Channel_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Channel_1__0__HSIOM_MASK EQU 0x0000000F
Channel_1__0__HSIOM_SHIFT EQU 0
Channel_1__0__INTCFG EQU CYREG_PRT3_INTCFG
Channel_1__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Channel_1__0__MASK EQU 0x01
Channel_1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Channel_1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Channel_1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Channel_1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Channel_1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Channel_1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Channel_1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Channel_1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Channel_1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Channel_1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Channel_1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Channel_1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Channel_1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Channel_1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Channel_1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Channel_1__0__PC EQU CYREG_PRT3_PC
Channel_1__0__PC2 EQU CYREG_PRT3_PC2
Channel_1__0__PORT EQU 3
Channel_1__0__PS EQU CYREG_PRT3_PS
Channel_1__0__SHIFT EQU 0
Channel_1__DR EQU CYREG_PRT3_DR
Channel_1__INTCFG EQU CYREG_PRT3_INTCFG
Channel_1__INTSTAT EQU CYREG_PRT3_INTSTAT
Channel_1__MASK EQU 0x01
Channel_1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Channel_1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Channel_1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Channel_1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Channel_1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Channel_1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Channel_1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Channel_1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Channel_1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Channel_1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Channel_1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Channel_1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Channel_1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Channel_1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Channel_1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Channel_1__PC EQU CYREG_PRT3_PC
Channel_1__PC2 EQU CYREG_PRT3_PC2
Channel_1__PORT EQU 3
Channel_1__PS EQU CYREG_PRT3_PS
Channel_1__SHIFT EQU 0

; Channel_2
Channel_2__0__DM__MASK EQU 0x7000
Channel_2__0__DM__SHIFT EQU 12
Channel_2__0__DR EQU CYREG_PRT3_DR
Channel_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Channel_2__0__HSIOM_MASK EQU 0x000F0000
Channel_2__0__HSIOM_SHIFT EQU 16
Channel_2__0__INTCFG EQU CYREG_PRT3_INTCFG
Channel_2__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Channel_2__0__MASK EQU 0x10
Channel_2__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Channel_2__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Channel_2__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Channel_2__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Channel_2__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Channel_2__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Channel_2__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Channel_2__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Channel_2__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Channel_2__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Channel_2__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Channel_2__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Channel_2__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Channel_2__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Channel_2__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Channel_2__0__PC EQU CYREG_PRT3_PC
Channel_2__0__PC2 EQU CYREG_PRT3_PC2
Channel_2__0__PORT EQU 3
Channel_2__0__PS EQU CYREG_PRT3_PS
Channel_2__0__SHIFT EQU 4
Channel_2__DR EQU CYREG_PRT3_DR
Channel_2__INTCFG EQU CYREG_PRT3_INTCFG
Channel_2__INTSTAT EQU CYREG_PRT3_INTSTAT
Channel_2__MASK EQU 0x10
Channel_2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Channel_2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Channel_2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Channel_2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Channel_2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Channel_2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Channel_2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Channel_2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Channel_2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Channel_2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Channel_2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Channel_2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Channel_2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Channel_2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Channel_2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Channel_2__PC EQU CYREG_PRT3_PC
Channel_2__PC2 EQU CYREG_PRT3_PC2
Channel_2__PORT EQU 3
Channel_2__PS EQU CYREG_PRT3_PS
Channel_2__SHIFT EQU 4

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
