module sequential(input clk, input rst, input data, output reg q, output reg d);
	// This module represents a sequential circuit with a clock and reset input, a data input, and two outputs q and d.
	always@(posedge clk, negedge rst) // Always block that triggers on the positive edge of the clock and negative edge of reset
	begin
		if(rst == 0) // If the reset input is low, set outputs to 0
		begin
			q <= 0;
			d <= 0;
		end
		else // Otherwise, shift the input data to the output d and delay the previous output of d by one cycle
		begin
			d <= q;
			q <= data;
		end
	end
endmodule