\makeglossaries


\newacronym{mips}{MIPS}{Microprocessor without Interlocked Pipeline Stages}
\newacronym{bmr}{BMR}{Beaver-Micali-Rogoway}
\newacronym{gmw}{GMW}{Goldreich-Micali-Wigderson}
\newacronym{gc}{GC}{Garbled Circuit}
\newacronym{is}{IS}{Instruction Set}
\newacronym{dm}{DM}{Data Memory}

Complex Instruction Set Computing (CISC)
Reduced Instruction Set Computing (RISC)
Oblivious Random-Access Machine (ORAM)
Multiplexer (MUX)
Flip-Flop (FF)
Secure Function Evaluation (SFE)
Private-Function SFE (PF-SFE)
Arithmetic Logic Unit (ALU)
Universal Turing Machine (UTM)
Universal Circuit (UC)
Portable Circuit Format (PCF)
Hardware Description Language (HDL)
intellectual property (IP)
Advanced RISC Machine (ARM)
Field-Programmable Gate Array (FPGA)
Advanced Encryption Standard (AES)
AES New Instructions (AES-NI)
Private Set Intersection (PSI)
Central Processing Unit(CPU)
Rivest-Shamir-Adleman (RSA)
Secure Hash Algorithm (SHA)
Honest-But-Curious (HBC)
Oblivious Transfer (OT)
Combinational Logic (CL)
Data Flip-Flop (D-FF)
High-Level Synthesis (HLS)
Programmable Array Logic (PAL)
Application-Specific Integrated Circuits (ASIC)
VHSIC Hardware Description Language (VHDL)
Very High Speed Integrated Circuit (VHSIC)
Half Adder (HA)
Full Adder (FA)
Instruction Set Architecture (ISA)
Instruction Memory (IM)
Random Access Memory (RAM)
Read-Only Memory (ROM)
Program Counter (PC)
Sequential Simple Circuit Description (SSCD)
Simple Circuit Description (SCD)
Garbled Tables (GT)
Garbled Tables Difference (GTD)
Memory Footprint Efficiency (MFE)
ANSI-C Bounded Model Checking (CBMC)
Graphics Processing Unit (GPU)
Design Compiler (DC)
TinyGarble (TG)
American National Standards Institute (ANSI)
Coordinate Rotation Digital Computer (CORDIC)
Least Significant Bit (LSB)
Most Significant Bit (MSB)
K-Nearest Neighbors (KNN)
