
BOOTLOADER_NEW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .shared_api_section 00000014  08000200  08000200  00001200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00005050  08000220  08000220  00001220  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000008c0  08005270  08005270  00006270  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08005b30  08005b30  00007068  2**0
                  CONTENTS, READONLY
  5 .ARM          00000008  08005b30  08005b30  00006b30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  08005b38  08005b38  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  08005b38  08005b38  00006b38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .fini_array   00000004  08005b3c  08005b3c  00006b3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .data         00000068  20000000  08005b40  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00001a38  20000068  08005ba8  00007068  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001aa0  08005ba8  00007aa0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 13 .debug_info   000330d7  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004bb5  00000000  00000000  0003a16f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00029f08  00000000  00000000  0003ed24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000010c8  00000000  00000000  00068c30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00005444  00000000  00000000  00069cf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00028c43  00000000  00000000  0006f13c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0002dc6e  00000000  00000000  00097d7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000f21f1  00000000  00000000  000c59ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  001b7bde  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00003668  00000000  00000000  001b7c24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000009c  00000000  00000000  001bb28c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000220 <__do_global_dtors_aux>:
 8000220:	b510      	push	{r4, lr}
 8000222:	4c05      	ldr	r4, [pc, #20]	@ (8000238 <__do_global_dtors_aux+0x18>)
 8000224:	7823      	ldrb	r3, [r4, #0]
 8000226:	b933      	cbnz	r3, 8000236 <__do_global_dtors_aux+0x16>
 8000228:	4b04      	ldr	r3, [pc, #16]	@ (800023c <__do_global_dtors_aux+0x1c>)
 800022a:	b113      	cbz	r3, 8000232 <__do_global_dtors_aux+0x12>
 800022c:	4804      	ldr	r0, [pc, #16]	@ (8000240 <__do_global_dtors_aux+0x20>)
 800022e:	f3af 8000 	nop.w
 8000232:	2301      	movs	r3, #1
 8000234:	7023      	strb	r3, [r4, #0]
 8000236:	bd10      	pop	{r4, pc}
 8000238:	20000068 	.word	0x20000068
 800023c:	00000000 	.word	0x00000000
 8000240:	08005258 	.word	0x08005258

08000244 <frame_dummy>:
 8000244:	b508      	push	{r3, lr}
 8000246:	4b03      	ldr	r3, [pc, #12]	@ (8000254 <frame_dummy+0x10>)
 8000248:	b11b      	cbz	r3, 8000252 <frame_dummy+0xe>
 800024a:	4903      	ldr	r1, [pc, #12]	@ (8000258 <frame_dummy+0x14>)
 800024c:	4803      	ldr	r0, [pc, #12]	@ (800025c <frame_dummy+0x18>)
 800024e:	f3af 8000 	nop.w
 8000252:	bd08      	pop	{r3, pc}
 8000254:	00000000 	.word	0x00000000
 8000258:	2000006c 	.word	0x2000006c
 800025c:	08005258 	.word	0x08005258

08000260 <memchr>:
 8000260:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000264:	2a10      	cmp	r2, #16
 8000266:	db2b      	blt.n	80002c0 <memchr+0x60>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	d008      	beq.n	8000280 <memchr+0x20>
 800026e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000272:	3a01      	subs	r2, #1
 8000274:	428b      	cmp	r3, r1
 8000276:	d02d      	beq.n	80002d4 <memchr+0x74>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	b342      	cbz	r2, 80002d0 <memchr+0x70>
 800027e:	d1f6      	bne.n	800026e <memchr+0xe>
 8000280:	b4f0      	push	{r4, r5, r6, r7}
 8000282:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000286:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800028a:	f022 0407 	bic.w	r4, r2, #7
 800028e:	f07f 0700 	mvns.w	r7, #0
 8000292:	2300      	movs	r3, #0
 8000294:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000298:	3c08      	subs	r4, #8
 800029a:	ea85 0501 	eor.w	r5, r5, r1
 800029e:	ea86 0601 	eor.w	r6, r6, r1
 80002a2:	fa85 f547 	uadd8	r5, r5, r7
 80002a6:	faa3 f587 	sel	r5, r3, r7
 80002aa:	fa86 f647 	uadd8	r6, r6, r7
 80002ae:	faa5 f687 	sel	r6, r5, r7
 80002b2:	b98e      	cbnz	r6, 80002d8 <memchr+0x78>
 80002b4:	d1ee      	bne.n	8000294 <memchr+0x34>
 80002b6:	bcf0      	pop	{r4, r5, r6, r7}
 80002b8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002bc:	f002 0207 	and.w	r2, r2, #7
 80002c0:	b132      	cbz	r2, 80002d0 <memchr+0x70>
 80002c2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002c6:	3a01      	subs	r2, #1
 80002c8:	ea83 0301 	eor.w	r3, r3, r1
 80002cc:	b113      	cbz	r3, 80002d4 <memchr+0x74>
 80002ce:	d1f8      	bne.n	80002c2 <memchr+0x62>
 80002d0:	2000      	movs	r0, #0
 80002d2:	4770      	bx	lr
 80002d4:	3801      	subs	r0, #1
 80002d6:	4770      	bx	lr
 80002d8:	2d00      	cmp	r5, #0
 80002da:	bf06      	itte	eq
 80002dc:	4635      	moveq	r5, r6
 80002de:	3803      	subeq	r0, #3
 80002e0:	3807      	subne	r0, #7
 80002e2:	f015 0f01 	tst.w	r5, #1
 80002e6:	d107      	bne.n	80002f8 <memchr+0x98>
 80002e8:	3001      	adds	r0, #1
 80002ea:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ee:	bf02      	ittt	eq
 80002f0:	3001      	addeq	r0, #1
 80002f2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002f6:	3001      	addeq	r0, #1
 80002f8:	bcf0      	pop	{r4, r5, r6, r7}
 80002fa:	3801      	subs	r0, #1
 80002fc:	4770      	bx	lr
 80002fe:	bf00      	nop

08000300 <__aeabi_uldivmod>:
 8000300:	b953      	cbnz	r3, 8000318 <__aeabi_uldivmod+0x18>
 8000302:	b94a      	cbnz	r2, 8000318 <__aeabi_uldivmod+0x18>
 8000304:	2900      	cmp	r1, #0
 8000306:	bf08      	it	eq
 8000308:	2800      	cmpeq	r0, #0
 800030a:	bf1c      	itt	ne
 800030c:	f04f 31ff 	movne.w	r1, #4294967295
 8000310:	f04f 30ff 	movne.w	r0, #4294967295
 8000314:	f000 b988 	b.w	8000628 <__aeabi_idiv0>
 8000318:	f1ad 0c08 	sub.w	ip, sp, #8
 800031c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000320:	f000 f806 	bl	8000330 <__udivmoddi4>
 8000324:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000328:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800032c:	b004      	add	sp, #16
 800032e:	4770      	bx	lr

08000330 <__udivmoddi4>:
 8000330:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000334:	9d08      	ldr	r5, [sp, #32]
 8000336:	468e      	mov	lr, r1
 8000338:	4604      	mov	r4, r0
 800033a:	4688      	mov	r8, r1
 800033c:	2b00      	cmp	r3, #0
 800033e:	d14a      	bne.n	80003d6 <__udivmoddi4+0xa6>
 8000340:	428a      	cmp	r2, r1
 8000342:	4617      	mov	r7, r2
 8000344:	d962      	bls.n	800040c <__udivmoddi4+0xdc>
 8000346:	fab2 f682 	clz	r6, r2
 800034a:	b14e      	cbz	r6, 8000360 <__udivmoddi4+0x30>
 800034c:	f1c6 0320 	rsb	r3, r6, #32
 8000350:	fa01 f806 	lsl.w	r8, r1, r6
 8000354:	fa20 f303 	lsr.w	r3, r0, r3
 8000358:	40b7      	lsls	r7, r6
 800035a:	ea43 0808 	orr.w	r8, r3, r8
 800035e:	40b4      	lsls	r4, r6
 8000360:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000364:	fa1f fc87 	uxth.w	ip, r7
 8000368:	fbb8 f1fe 	udiv	r1, r8, lr
 800036c:	0c23      	lsrs	r3, r4, #16
 800036e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000372:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000376:	fb01 f20c 	mul.w	r2, r1, ip
 800037a:	429a      	cmp	r2, r3
 800037c:	d909      	bls.n	8000392 <__udivmoddi4+0x62>
 800037e:	18fb      	adds	r3, r7, r3
 8000380:	f101 30ff 	add.w	r0, r1, #4294967295
 8000384:	f080 80ea 	bcs.w	800055c <__udivmoddi4+0x22c>
 8000388:	429a      	cmp	r2, r3
 800038a:	f240 80e7 	bls.w	800055c <__udivmoddi4+0x22c>
 800038e:	3902      	subs	r1, #2
 8000390:	443b      	add	r3, r7
 8000392:	1a9a      	subs	r2, r3, r2
 8000394:	b2a3      	uxth	r3, r4
 8000396:	fbb2 f0fe 	udiv	r0, r2, lr
 800039a:	fb0e 2210 	mls	r2, lr, r0, r2
 800039e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003a6:	459c      	cmp	ip, r3
 80003a8:	d909      	bls.n	80003be <__udivmoddi4+0x8e>
 80003aa:	18fb      	adds	r3, r7, r3
 80003ac:	f100 32ff 	add.w	r2, r0, #4294967295
 80003b0:	f080 80d6 	bcs.w	8000560 <__udivmoddi4+0x230>
 80003b4:	459c      	cmp	ip, r3
 80003b6:	f240 80d3 	bls.w	8000560 <__udivmoddi4+0x230>
 80003ba:	443b      	add	r3, r7
 80003bc:	3802      	subs	r0, #2
 80003be:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003c2:	eba3 030c 	sub.w	r3, r3, ip
 80003c6:	2100      	movs	r1, #0
 80003c8:	b11d      	cbz	r5, 80003d2 <__udivmoddi4+0xa2>
 80003ca:	40f3      	lsrs	r3, r6
 80003cc:	2200      	movs	r2, #0
 80003ce:	e9c5 3200 	strd	r3, r2, [r5]
 80003d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d905      	bls.n	80003e6 <__udivmoddi4+0xb6>
 80003da:	b10d      	cbz	r5, 80003e0 <__udivmoddi4+0xb0>
 80003dc:	e9c5 0100 	strd	r0, r1, [r5]
 80003e0:	2100      	movs	r1, #0
 80003e2:	4608      	mov	r0, r1
 80003e4:	e7f5      	b.n	80003d2 <__udivmoddi4+0xa2>
 80003e6:	fab3 f183 	clz	r1, r3
 80003ea:	2900      	cmp	r1, #0
 80003ec:	d146      	bne.n	800047c <__udivmoddi4+0x14c>
 80003ee:	4573      	cmp	r3, lr
 80003f0:	d302      	bcc.n	80003f8 <__udivmoddi4+0xc8>
 80003f2:	4282      	cmp	r2, r0
 80003f4:	f200 8105 	bhi.w	8000602 <__udivmoddi4+0x2d2>
 80003f8:	1a84      	subs	r4, r0, r2
 80003fa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003fe:	2001      	movs	r0, #1
 8000400:	4690      	mov	r8, r2
 8000402:	2d00      	cmp	r5, #0
 8000404:	d0e5      	beq.n	80003d2 <__udivmoddi4+0xa2>
 8000406:	e9c5 4800 	strd	r4, r8, [r5]
 800040a:	e7e2      	b.n	80003d2 <__udivmoddi4+0xa2>
 800040c:	2a00      	cmp	r2, #0
 800040e:	f000 8090 	beq.w	8000532 <__udivmoddi4+0x202>
 8000412:	fab2 f682 	clz	r6, r2
 8000416:	2e00      	cmp	r6, #0
 8000418:	f040 80a4 	bne.w	8000564 <__udivmoddi4+0x234>
 800041c:	1a8a      	subs	r2, r1, r2
 800041e:	0c03      	lsrs	r3, r0, #16
 8000420:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000424:	b280      	uxth	r0, r0
 8000426:	b2bc      	uxth	r4, r7
 8000428:	2101      	movs	r1, #1
 800042a:	fbb2 fcfe 	udiv	ip, r2, lr
 800042e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000432:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000436:	fb04 f20c 	mul.w	r2, r4, ip
 800043a:	429a      	cmp	r2, r3
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x11e>
 800043e:	18fb      	adds	r3, r7, r3
 8000440:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000444:	d202      	bcs.n	800044c <__udivmoddi4+0x11c>
 8000446:	429a      	cmp	r2, r3
 8000448:	f200 80e0 	bhi.w	800060c <__udivmoddi4+0x2dc>
 800044c:	46c4      	mov	ip, r8
 800044e:	1a9b      	subs	r3, r3, r2
 8000450:	fbb3 f2fe 	udiv	r2, r3, lr
 8000454:	fb0e 3312 	mls	r3, lr, r2, r3
 8000458:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800045c:	fb02 f404 	mul.w	r4, r2, r4
 8000460:	429c      	cmp	r4, r3
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x144>
 8000464:	18fb      	adds	r3, r7, r3
 8000466:	f102 30ff 	add.w	r0, r2, #4294967295
 800046a:	d202      	bcs.n	8000472 <__udivmoddi4+0x142>
 800046c:	429c      	cmp	r4, r3
 800046e:	f200 80ca 	bhi.w	8000606 <__udivmoddi4+0x2d6>
 8000472:	4602      	mov	r2, r0
 8000474:	1b1b      	subs	r3, r3, r4
 8000476:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800047a:	e7a5      	b.n	80003c8 <__udivmoddi4+0x98>
 800047c:	f1c1 0620 	rsb	r6, r1, #32
 8000480:	408b      	lsls	r3, r1
 8000482:	fa22 f706 	lsr.w	r7, r2, r6
 8000486:	431f      	orrs	r7, r3
 8000488:	fa0e f401 	lsl.w	r4, lr, r1
 800048c:	fa20 f306 	lsr.w	r3, r0, r6
 8000490:	fa2e fe06 	lsr.w	lr, lr, r6
 8000494:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000498:	4323      	orrs	r3, r4
 800049a:	fa00 f801 	lsl.w	r8, r0, r1
 800049e:	fa1f fc87 	uxth.w	ip, r7
 80004a2:	fbbe f0f9 	udiv	r0, lr, r9
 80004a6:	0c1c      	lsrs	r4, r3, #16
 80004a8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004ac:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004b0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004b4:	45a6      	cmp	lr, r4
 80004b6:	fa02 f201 	lsl.w	r2, r2, r1
 80004ba:	d909      	bls.n	80004d0 <__udivmoddi4+0x1a0>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f100 3aff 	add.w	sl, r0, #4294967295
 80004c2:	f080 809c 	bcs.w	80005fe <__udivmoddi4+0x2ce>
 80004c6:	45a6      	cmp	lr, r4
 80004c8:	f240 8099 	bls.w	80005fe <__udivmoddi4+0x2ce>
 80004cc:	3802      	subs	r0, #2
 80004ce:	443c      	add	r4, r7
 80004d0:	eba4 040e 	sub.w	r4, r4, lr
 80004d4:	fa1f fe83 	uxth.w	lr, r3
 80004d8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004dc:	fb09 4413 	mls	r4, r9, r3, r4
 80004e0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004e4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004e8:	45a4      	cmp	ip, r4
 80004ea:	d908      	bls.n	80004fe <__udivmoddi4+0x1ce>
 80004ec:	193c      	adds	r4, r7, r4
 80004ee:	f103 3eff 	add.w	lr, r3, #4294967295
 80004f2:	f080 8082 	bcs.w	80005fa <__udivmoddi4+0x2ca>
 80004f6:	45a4      	cmp	ip, r4
 80004f8:	d97f      	bls.n	80005fa <__udivmoddi4+0x2ca>
 80004fa:	3b02      	subs	r3, #2
 80004fc:	443c      	add	r4, r7
 80004fe:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000502:	eba4 040c 	sub.w	r4, r4, ip
 8000506:	fba0 ec02 	umull	lr, ip, r0, r2
 800050a:	4564      	cmp	r4, ip
 800050c:	4673      	mov	r3, lr
 800050e:	46e1      	mov	r9, ip
 8000510:	d362      	bcc.n	80005d8 <__udivmoddi4+0x2a8>
 8000512:	d05f      	beq.n	80005d4 <__udivmoddi4+0x2a4>
 8000514:	b15d      	cbz	r5, 800052e <__udivmoddi4+0x1fe>
 8000516:	ebb8 0203 	subs.w	r2, r8, r3
 800051a:	eb64 0409 	sbc.w	r4, r4, r9
 800051e:	fa04 f606 	lsl.w	r6, r4, r6
 8000522:	fa22 f301 	lsr.w	r3, r2, r1
 8000526:	431e      	orrs	r6, r3
 8000528:	40cc      	lsrs	r4, r1
 800052a:	e9c5 6400 	strd	r6, r4, [r5]
 800052e:	2100      	movs	r1, #0
 8000530:	e74f      	b.n	80003d2 <__udivmoddi4+0xa2>
 8000532:	fbb1 fcf2 	udiv	ip, r1, r2
 8000536:	0c01      	lsrs	r1, r0, #16
 8000538:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800053c:	b280      	uxth	r0, r0
 800053e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000542:	463b      	mov	r3, r7
 8000544:	4638      	mov	r0, r7
 8000546:	463c      	mov	r4, r7
 8000548:	46b8      	mov	r8, r7
 800054a:	46be      	mov	lr, r7
 800054c:	2620      	movs	r6, #32
 800054e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000552:	eba2 0208 	sub.w	r2, r2, r8
 8000556:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800055a:	e766      	b.n	800042a <__udivmoddi4+0xfa>
 800055c:	4601      	mov	r1, r0
 800055e:	e718      	b.n	8000392 <__udivmoddi4+0x62>
 8000560:	4610      	mov	r0, r2
 8000562:	e72c      	b.n	80003be <__udivmoddi4+0x8e>
 8000564:	f1c6 0220 	rsb	r2, r6, #32
 8000568:	fa2e f302 	lsr.w	r3, lr, r2
 800056c:	40b7      	lsls	r7, r6
 800056e:	40b1      	lsls	r1, r6
 8000570:	fa20 f202 	lsr.w	r2, r0, r2
 8000574:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000578:	430a      	orrs	r2, r1
 800057a:	fbb3 f8fe 	udiv	r8, r3, lr
 800057e:	b2bc      	uxth	r4, r7
 8000580:	fb0e 3318 	mls	r3, lr, r8, r3
 8000584:	0c11      	lsrs	r1, r2, #16
 8000586:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800058a:	fb08 f904 	mul.w	r9, r8, r4
 800058e:	40b0      	lsls	r0, r6
 8000590:	4589      	cmp	r9, r1
 8000592:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000596:	b280      	uxth	r0, r0
 8000598:	d93e      	bls.n	8000618 <__udivmoddi4+0x2e8>
 800059a:	1879      	adds	r1, r7, r1
 800059c:	f108 3cff 	add.w	ip, r8, #4294967295
 80005a0:	d201      	bcs.n	80005a6 <__udivmoddi4+0x276>
 80005a2:	4589      	cmp	r9, r1
 80005a4:	d81f      	bhi.n	80005e6 <__udivmoddi4+0x2b6>
 80005a6:	eba1 0109 	sub.w	r1, r1, r9
 80005aa:	fbb1 f9fe 	udiv	r9, r1, lr
 80005ae:	fb09 f804 	mul.w	r8, r9, r4
 80005b2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005b6:	b292      	uxth	r2, r2
 80005b8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005bc:	4542      	cmp	r2, r8
 80005be:	d229      	bcs.n	8000614 <__udivmoddi4+0x2e4>
 80005c0:	18ba      	adds	r2, r7, r2
 80005c2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005c6:	d2c4      	bcs.n	8000552 <__udivmoddi4+0x222>
 80005c8:	4542      	cmp	r2, r8
 80005ca:	d2c2      	bcs.n	8000552 <__udivmoddi4+0x222>
 80005cc:	f1a9 0102 	sub.w	r1, r9, #2
 80005d0:	443a      	add	r2, r7
 80005d2:	e7be      	b.n	8000552 <__udivmoddi4+0x222>
 80005d4:	45f0      	cmp	r8, lr
 80005d6:	d29d      	bcs.n	8000514 <__udivmoddi4+0x1e4>
 80005d8:	ebbe 0302 	subs.w	r3, lr, r2
 80005dc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005e0:	3801      	subs	r0, #1
 80005e2:	46e1      	mov	r9, ip
 80005e4:	e796      	b.n	8000514 <__udivmoddi4+0x1e4>
 80005e6:	eba7 0909 	sub.w	r9, r7, r9
 80005ea:	4449      	add	r1, r9
 80005ec:	f1a8 0c02 	sub.w	ip, r8, #2
 80005f0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f4:	fb09 f804 	mul.w	r8, r9, r4
 80005f8:	e7db      	b.n	80005b2 <__udivmoddi4+0x282>
 80005fa:	4673      	mov	r3, lr
 80005fc:	e77f      	b.n	80004fe <__udivmoddi4+0x1ce>
 80005fe:	4650      	mov	r0, sl
 8000600:	e766      	b.n	80004d0 <__udivmoddi4+0x1a0>
 8000602:	4608      	mov	r0, r1
 8000604:	e6fd      	b.n	8000402 <__udivmoddi4+0xd2>
 8000606:	443b      	add	r3, r7
 8000608:	3a02      	subs	r2, #2
 800060a:	e733      	b.n	8000474 <__udivmoddi4+0x144>
 800060c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000610:	443b      	add	r3, r7
 8000612:	e71c      	b.n	800044e <__udivmoddi4+0x11e>
 8000614:	4649      	mov	r1, r9
 8000616:	e79c      	b.n	8000552 <__udivmoddi4+0x222>
 8000618:	eba1 0109 	sub.w	r1, r1, r9
 800061c:	46c4      	mov	ip, r8
 800061e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000622:	fb09 f804 	mul.w	r8, r9, r4
 8000626:	e7c4      	b.n	80005b2 <__udivmoddi4+0x282>

08000628 <__aeabi_idiv0>:
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop

0800062c <Crypto_SHA256_Flash>:

/* * Calculates SHA-256 of the Flash Memory area
 * Returns 1 on Success, 0 on Failure
 */
int Crypto_SHA256_Flash(const uint8_t *addr, uint32_t size, uint8_t *digest)
{
 800062c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800062e:	b09d      	sub	sp, #116	@ 0x74
 8000630:	4605      	mov	r5, r0
 8000632:	460c      	mov	r4, r1
 8000634:	4616      	mov	r6, r2
    struct tc_sha256_state_struct s;
    (void)tc_sha256_init(&s);
 8000636:	4668      	mov	r0, sp
 8000638:	f003 fd88 	bl	800414c <tc_sha256_init>

    // Process in chunks to avoid blocking CPU for too long (optional but good practice)
    uint32_t remaining = size;
    const uint8_t *ptr = addr;

    while (remaining > 0) {
 800063c:	b934      	cbnz	r4, 800064c <Crypto_SHA256_Flash+0x20>
        (void)tc_sha256_update(&s, ptr, chunk);
        ptr += chunk;
        remaining -= chunk;
    }

    (void)tc_sha256_final(digest, &s);
 800063e:	4669      	mov	r1, sp
 8000640:	4630      	mov	r0, r6
 8000642:	f003 fdd5 	bl	80041f0 <tc_sha256_final>
    return 1;
}
 8000646:	2001      	movs	r0, #1
 8000648:	b01d      	add	sp, #116	@ 0x74
 800064a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        uint32_t chunk = (remaining > 4096) ? 4096 : remaining;
 800064c:	f5b4 5f80 	cmp.w	r4, #4096	@ 0x1000
 8000650:	4627      	mov	r7, r4
        (void)tc_sha256_update(&s, ptr, chunk);
 8000652:	4629      	mov	r1, r5
 8000654:	4668      	mov	r0, sp
        uint32_t chunk = (remaining > 4096) ? 4096 : remaining;
 8000656:	bf28      	it	cs
 8000658:	f44f 5780 	movcs.w	r7, #4096	@ 0x1000
        (void)tc_sha256_update(&s, ptr, chunk);
 800065c:	463a      	mov	r2, r7
        ptr += chunk;
 800065e:	443d      	add	r5, r7
        remaining -= chunk;
 8000660:	1be4      	subs	r4, r4, r7
        (void)tc_sha256_update(&s, ptr, chunk);
 8000662:	f003 fd9f 	bl	80041a4 <tc_sha256_update>
        remaining -= chunk;
 8000666:	e7e9      	b.n	800063c <Crypto_SHA256_Flash+0x10>

08000668 <Crypto_ECDSA_P256_VerifyHash>:

/* * Verifies the ECDSA P-256 Signature
 * Returns 1 if Valid, 0 if Invalid
 */
int Crypto_ECDSA_P256_VerifyHash(const uint8_t *pubkey, const uint8_t *hash, const uint8_t *sig)
{
 8000668:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800066c:	b093      	sub	sp, #76	@ 0x4c
    // TinyCrypt expects the public key as 64 raw bytes (X + Y)
    // If your keys.c has them separate, we combine them here:
    uint8_t pub_key_combined[64];
    memcpy(pub_key_combined, public_key_x, 32);
 800066e:	4c14      	ldr	r4, [pc, #80]	@ (80006c0 <Crypto_ECDSA_P256_VerifyHash+0x58>)
{
 8000670:	460f      	mov	r7, r1
 8000672:	4690      	mov	r8, r2
    memcpy(pub_key_combined, public_key_x, 32);
 8000674:	ad02      	add	r5, sp, #8
 8000676:	f104 0320 	add.w	r3, r4, #32
 800067a:	46a9      	mov	r9, r5
 800067c:	6820      	ldr	r0, [r4, #0]
 800067e:	3408      	adds	r4, #8
 8000680:	f854 1c04 	ldr.w	r1, [r4, #-4]
 8000684:	462e      	mov	r6, r5
 8000686:	429c      	cmp	r4, r3
 8000688:	c603      	stmia	r6!, {r0, r1}
 800068a:	4635      	mov	r5, r6
 800068c:	d1f6      	bne.n	800067c <Crypto_ECDSA_P256_VerifyHash+0x14>
    memcpy(&pub_key_combined[32], public_key_y, 32);
 800068e:	4c0d      	ldr	r4, [pc, #52]	@ (80006c4 <Crypto_ECDSA_P256_VerifyHash+0x5c>)
 8000690:	ab0a      	add	r3, sp, #40	@ 0x28
 8000692:	f104 0220 	add.w	r2, r4, #32
 8000696:	6820      	ldr	r0, [r4, #0]
 8000698:	3408      	adds	r4, #8
 800069a:	f854 1c04 	ldr.w	r1, [r4, #-4]
 800069e:	461d      	mov	r5, r3
 80006a0:	4294      	cmp	r4, r2
 80006a2:	c503      	stmia	r5!, {r0, r1}
 80006a4:	462b      	mov	r3, r5
 80006a6:	d1f6      	bne.n	8000696 <Crypto_ECDSA_P256_VerifyHash+0x2e>
    // The signature in the footer is 64 bytes (R + S)
    // TinyCrypt verify function:
    // int uECC_verify(const uint8_t *public_key, const uint8_t *message_hash,
    //                 unsigned hash_size, const uint8_t *signature, uECC_Curve curve);

    int result = uECC_verify(pub_key_combined,
 80006a8:	f003 fa16 	bl	8003ad8 <uECC_secp256r1>
 80006ac:	4643      	mov	r3, r8
 80006ae:	2220      	movs	r2, #32
 80006b0:	4639      	mov	r1, r7
 80006b2:	9000      	str	r0, [sp, #0]
 80006b4:	4648      	mov	r0, r9
 80006b6:	f003 faff 	bl	8003cb8 <uECC_verify>
                             32, // SHA256 Hash size
                             sig,
                             uECC_secp256r1());

    return result; // uECC returns 1 on success
}
 80006ba:	b013      	add	sp, #76	@ 0x4c
 80006bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80006c0:	080052bc 	.word	0x080052bc
 80006c4:	0800529c 	.word	0x0800529c

080006c8 <Bootloader_InternalVerify>:
	if (slot_size < sizeof(fw_footer_t)) return 0;
 80006c8:	294b      	cmp	r1, #75	@ 0x4b
{
 80006ca:	460b      	mov	r3, r1
 80006cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006ce:	b089      	sub	sp, #36	@ 0x24
	if (slot_size < sizeof(fw_footer_t)) return 0;
 80006d0:	d90a      	bls.n	80006e8 <Bootloader_InternalVerify+0x20>
	uint32_t slot_end = slot_start + slot_size;
 80006d2:	1846      	adds	r6, r0, r1
	for (uint32_t addr = slot_end - 4; addr >= slot_start + sizeof(fw_footer_t); addr -= 4)
 80006d4:	f100 0c4c 	add.w	ip, r0, #76	@ 0x4c
		if (*(uint32_t*)addr == FOOTER_MAGIC)
 80006d8:	f8df e06c 	ldr.w	lr, [pc, #108]	@ 8000748 <Bootloader_InternalVerify+0x80>
 80006dc:	bf2c      	ite	cs
 80006de:	2701      	movcs	r7, #1
 80006e0:	2700      	movcc	r7, #0
	for (uint32_t addr = slot_end - 4; addr >= slot_start + sizeof(fw_footer_t); addr -= 4)
 80006e2:	1f32      	subs	r2, r6, #4
 80006e4:	4562      	cmp	r2, ip
 80006e6:	d201      	bcs.n	80006ec <Bootloader_InternalVerify+0x24>
    if (footer_addr == 0) return BL_ERR_FOOTER_NOT_FOUND;
 80006e8:	2001      	movs	r0, #1
 80006ea:	e024      	b.n	8000736 <Bootloader_InternalVerify+0x6e>
		if (*(uint32_t*)addr == FOOTER_MAGIC)
 80006ec:	6811      	ldr	r1, [r2, #0]
 80006ee:	4571      	cmp	r1, lr
 80006f0:	d110      	bne.n	8000714 <Bootloader_InternalVerify+0x4c>
			if (f->version == 0 || f->version == 0xFFFFFFFF) continue;
 80006f2:	f852 1c08 	ldr.w	r1, [r2, #-8]
 80006f6:	f1a2 0548 	sub.w	r5, r2, #72	@ 0x48
 80006fa:	3901      	subs	r1, #1
 80006fc:	3103      	adds	r1, #3
 80006fe:	d809      	bhi.n	8000714 <Bootloader_InternalVerify+0x4c>
			if ((f->image_size % 4) != 0) continue;
 8000700:	f852 1c04 	ldr.w	r1, [r2, #-4]
 8000704:	078c      	lsls	r4, r1, #30
 8000706:	d105      	bne.n	8000714 <Bootloader_InternalVerify+0x4c>
			if (f->image_size == 0 || f->image_size > slot_size) continue;
 8000708:	b121      	cbz	r1, 8000714 <Bootloader_InternalVerify+0x4c>
 800070a:	428b      	cmp	r3, r1
 800070c:	d302      	bcc.n	8000714 <Bootloader_InternalVerify+0x4c>
			uint32_t expected_footer_addr = slot_start + f->image_size;
 800070e:	1844      	adds	r4, r0, r1
			if (expected_footer_addr == footer_start)
 8000710:	42ac      	cmp	r4, r5
 8000712:	d014      	beq.n	800073e <Bootloader_InternalVerify+0x76>
	for (uint32_t addr = slot_end - 4; addr >= slot_start + sizeof(fw_footer_t); addr -= 4)
 8000714:	3a04      	subs	r2, #4
 8000716:	e7e5      	b.n	80006e4 <Bootloader_InternalVerify+0x1c>
    if (image_end > slot_end) return BL_ERR_IMAGE_RANGE_BAD;
 8000718:	42b4      	cmp	r4, r6
 800071a:	d812      	bhi.n	8000742 <Bootloader_InternalVerify+0x7a>
	if (!Crypto_SHA256_Flash((const uint8_t *)slot_start, f->image_size, hash)) {
 800071c:	466a      	mov	r2, sp
 800071e:	f7ff ff85 	bl	800062c <Crypto_SHA256_Flash>
 8000722:	b150      	cbz	r0, 800073a <Bootloader_InternalVerify+0x72>
	if (!Crypto_ECDSA_P256_VerifyHash(NULL, hash, f->signature)) {
 8000724:	4622      	mov	r2, r4
 8000726:	4669      	mov	r1, sp
 8000728:	2000      	movs	r0, #0
 800072a:	f7ff ff9d 	bl	8000668 <Crypto_ECDSA_P256_VerifyHash>
    return BL_OK;
 800072e:	2800      	cmp	r0, #0
 8000730:	bf0c      	ite	eq
 8000732:	2007      	moveq	r0, #7
 8000734:	2000      	movne	r0, #0
}
 8000736:	b009      	add	sp, #36	@ 0x24
 8000738:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return BL_ERR_HASH_FAIL;
 800073a:	2006      	movs	r0, #6
 800073c:	e7fb      	b.n	8000736 <Bootloader_InternalVerify+0x6e>
    if (slot_end < slot_start) return BL_ERR_IMAGE_RANGE_BAD;    // overflow protection
 800073e:	2f00      	cmp	r7, #0
 8000740:	d0ea      	beq.n	8000718 <Bootloader_InternalVerify+0x50>
 8000742:	2004      	movs	r0, #4
 8000744:	e7f7      	b.n	8000736 <Bootloader_InternalVerify+0x6e>
 8000746:	bf00      	nop
 8000748:	454e4421 	.word	0x454e4421

0800074c <__NVIC_SystemReset>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800074c:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000750:	4905      	ldr	r1, [pc, #20]	@ (8000768 <__NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000752:	4b06      	ldr	r3, [pc, #24]	@ (800076c <__NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000754:	68ca      	ldr	r2, [r1, #12]
 8000756:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800075a:	4313      	orrs	r3, r2
 800075c:	60cb      	str	r3, [r1, #12]
 800075e:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000762:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8000764:	e7fd      	b.n	8000762 <__NVIC_SystemReset+0x16>
 8000766:	bf00      	nop
 8000768:	e000ed00 	.word	0xe000ed00
 800076c:	05fa0004 	.word	0x05fa0004

08000770 <Bootloader_SetStatus>:
// --- EXTERNAL VARIABLES (Fixes 'undeclared' errors) ---
// These tell the compiler: "Trust me, these exist in main.c and keys.c"
extern RTC_HandleTypeDef hrtc;           // Defined in main.c
extern const uint8_t AES_SECRET_KEY[16]; // Defined in keys.c

void Bootloader_SetStatus(uint32_t status) {
 8000770:	b510      	push	{r4, lr}
 8000772:	4604      	mov	r4, r0
    HAL_PWR_EnableBkUpAccess();
 8000774:	f001 f87c 	bl	8001870 <HAL_PWR_EnableBkUpAccess>
    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, status);
 8000778:	2101      	movs	r1, #1
 800077a:	4804      	ldr	r0, [pc, #16]	@ (800078c <Bootloader_SetStatus+0x1c>)
 800077c:	4622      	mov	r2, r4
 800077e:	f001 fefa 	bl	8002576 <HAL_RTCEx_BKUPWrite>
    HAL_PWREx_DisableBkUpReg();
}
 8000782:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_PWREx_DisableBkUpReg();
 8000786:	f001 b87b 	b.w	8001880 <HAL_PWREx_DisableBkUpReg>
 800078a:	bf00      	nop
 800078c:	2000190c 	.word	0x2000190c

08000790 <BL_RequestUpdate>:

void BL_RequestUpdate(void) {
 8000790:	b508      	push	{r3, lr}
    HAL_PWR_EnableBkUpAccess();
 8000792:	f001 f86d 	bl	8001870 <HAL_PWR_EnableBkUpAccess>
    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, 0xCAFEBABE); // Magic Flag
 8000796:	4a03      	ldr	r2, [pc, #12]	@ (80007a4 <BL_RequestUpdate+0x14>)
 8000798:	2100      	movs	r1, #0
 800079a:	4803      	ldr	r0, [pc, #12]	@ (80007a8 <BL_RequestUpdate+0x18>)
 800079c:	f001 feeb 	bl	8002576 <HAL_RTCEx_BKUPWrite>
    NVIC_SystemReset();
 80007a0:	f7ff ffd4 	bl	800074c <__NVIC_SystemReset>
 80007a4:	cafebabe 	.word	0xcafebabe
 80007a8:	2000190c 	.word	0x2000190c

080007ac <BL_GetStatus>:
    HAL_PWREx_DisableBkUpReg();
}

uint32_t BL_GetStatus(void) {
    return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1);
 80007ac:	2101      	movs	r1, #1
 80007ae:	4801      	ldr	r0, [pc, #4]	@ (80007b4 <BL_GetStatus+0x8>)
 80007b0:	f001 bee6 	b.w	8002580 <HAL_RTCEx_BKUPRead>
 80007b4:	2000190c 	.word	0x2000190c

080007b8 <Install_Update_Stream>:
}

/* Returns 1 on Success, 0 on Failure */
int Install_Update_Stream(uint8_t is_dry_run) {
 80007b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    struct tc_aes_key_sched_struct sched;
    uint8_t iv[16];
    uint8_t next_iv[16];

    /* Read Initial IV */
    memcpy(iv, (void*)read_addr, 16);
 80007bc:	4b33      	ldr	r3, [pc, #204]	@ (800088c <Install_Update_Stream+0xd4>)
int Install_Update_Stream(uint8_t is_dry_run) {
 80007be:	b0b7      	sub	sp, #220	@ 0xdc
 80007c0:	4680      	mov	r8, r0
    uint32_t write_addr = APP_ACTIVE_START_ADDR;
 80007c2:	f8df 90e4 	ldr.w	r9, [pc, #228]	@ 80008a8 <Install_Update_Stream+0xf0>
    memcpy(iv, (void*)read_addr, 16);
 80007c6:	ac02      	add	r4, sp, #8
    read_addr += 16;
 80007c8:	4f31      	ldr	r7, [pc, #196]	@ (8000890 <Install_Update_Stream+0xd8>)
    uint32_t end_addr = APP_DOWNLOAD_START_ADDR + APP_DOWNLOAD_SIZE;

    while (read_addr < end_addr) {

        // A. Read Encrypted Chunk
        memcpy(enc_buffer, (void*)read_addr, ENC_CHUNK_SIZE);
 80007ca:	f8df a0cc 	ldr.w	sl, [pc, #204]	@ 8000898 <Install_Update_Stream+0xe0>
		}

		// D. Decompress (LZ4)
		// Note: Input is &dec_buffer[2] (skipping the size header)
		//       Input Size is compressed_len (exact size)
		int bytes_out = LZ4_decompress_safe((const char*)&dec_buffer[2],
 80007ce:	f8df b0dc 	ldr.w	fp, [pc, #220]	@ 80008ac <Install_Update_Stream+0xf4>
    memcpy(iv, (void*)read_addr, 16);
 80007d2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80007d4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    tc_aes128_set_decrypt_key(&sched, AES_SECRET_KEY);
 80007d8:	492e      	ldr	r1, [pc, #184]	@ (8000894 <Install_Update_Stream+0xdc>)
 80007da:	a80a      	add	r0, sp, #40	@ 0x28
 80007dc:	f002 fc58 	bl	8003090 <tc_aes128_set_decrypt_key>
        memcpy(enc_buffer, (void*)read_addr, ENC_CHUNK_SIZE);
 80007e0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80007e4:	4639      	mov	r1, r7
 80007e6:	482c      	ldr	r0, [pc, #176]	@ (8000898 <Install_Update_Stream+0xe0>)
 80007e8:	f004 f801 	bl	80047ee <memcpy>
        if (*(uint32_t*)enc_buffer == 0xFFFFFFFF) break;
 80007ec:	f8da 3000 	ldr.w	r3, [sl]
 80007f0:	3301      	adds	r3, #1
 80007f2:	d039      	beq.n	8000868 <Install_Update_Stream+0xb0>
        memcpy(next_iv, &enc_buffer[ENC_CHUNK_SIZE - 16], 16);
 80007f4:	4b29      	ldr	r3, [pc, #164]	@ (800089c <Install_Update_Stream+0xe4>)
 80007f6:	aa06      	add	r2, sp, #24
 80007f8:	f103 0c10 	add.w	ip, r3, #16
 80007fc:	4615      	mov	r5, r2
 80007fe:	6818      	ldr	r0, [r3, #0]
 8000800:	3308      	adds	r3, #8
 8000802:	f853 1c04 	ldr.w	r1, [r3, #-4]
 8000806:	4616      	mov	r6, r2
 8000808:	4563      	cmp	r3, ip
 800080a:	c603      	stmia	r6!, {r0, r1}
 800080c:	4632      	mov	r2, r6
 800080e:	d1f6      	bne.n	80007fe <Install_Update_Stream+0x46>
		if (tc_cbc_mode_decrypt(dec_buffer, ENC_CHUNK_SIZE, enc_buffer, ENC_CHUNK_SIZE, iv, &sched) == 0) {
 8000810:	ab0a      	add	r3, sp, #40	@ 0x28
 8000812:	4e23      	ldr	r6, [pc, #140]	@ (80008a0 <Install_Update_Stream+0xe8>)
 8000814:	4652      	mov	r2, sl
 8000816:	4630      	mov	r0, r6
 8000818:	e9cd 4300 	strd	r4, r3, [sp]
 800081c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000820:	4619      	mov	r1, r3
 8000822:	f002 fce5 	bl	80031f0 <tc_cbc_mode_decrypt>
 8000826:	b918      	cbnz	r0, 8000830 <Install_Update_Stream+0x78>
			 return 0; // Decrypt Error
 8000828:	2000      	movs	r0, #0
        read_addr += ENC_CHUNK_SIZE;
        write_addr += bytes_out;
    }

    return 1; // Stream is valid
}
 800082a:	b037      	add	sp, #220	@ 0xdc
 800082c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		memcpy(iv, next_iv, 16); // Update IV
 8000830:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000834:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		uint16_t compressed_len = *(uint16_t*)dec_buffer;
 8000838:	8832      	ldrh	r2, [r6, #0]
		if (compressed_len > (ENC_CHUNK_SIZE - 2) || compressed_len == 0) {
 800083a:	f240 31fd 	movw	r1, #1021	@ 0x3fd
 800083e:	1e53      	subs	r3, r2, #1
 8000840:	b29b      	uxth	r3, r3
 8000842:	428b      	cmp	r3, r1
 8000844:	d8f0      	bhi.n	8000828 <Install_Update_Stream+0x70>
		int bytes_out = LZ4_decompress_safe((const char*)&dec_buffer[2],
 8000846:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800084a:	4659      	mov	r1, fp
 800084c:	1cb0      	adds	r0, r6, #2
 800084e:	f002 f90f 	bl	8002a70 <LZ4_decompress_safe>
		if (bytes_out < 0) return 0; // CORRUPTION DETECTED!
 8000852:	1e05      	subs	r5, r0, #0
 8000854:	dbe8      	blt.n	8000828 <Install_Update_Stream+0x70>
        if (!is_dry_run) {
 8000856:	f1b8 0f00 	cmp.w	r8, #0
 800085a:	d015      	beq.n	8000888 <Install_Update_Stream+0xd0>
        read_addr += ENC_CHUNK_SIZE;
 800085c:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
    while (read_addr < end_addr) {
 8000860:	4b10      	ldr	r3, [pc, #64]	@ (80008a4 <Install_Update_Stream+0xec>)
        write_addr += bytes_out;
 8000862:	44a9      	add	r9, r5
    while (read_addr < end_addr) {
 8000864:	429f      	cmp	r7, r3
 8000866:	d1bb      	bne.n	80007e0 <Install_Update_Stream+0x28>
    return 1; // Stream is valid
 8000868:	2001      	movs	r0, #1
 800086a:	e7de      	b.n	800082a <Install_Update_Stream+0x72>
                if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, write_addr + i, *(uint32_t*)(raw_buffer + i)) != HAL_OK) {
 800086c:	f85b 2006 	ldr.w	r2, [fp, r6]
 8000870:	2300      	movs	r3, #0
 8000872:	eb09 0106 	add.w	r1, r9, r6
 8000876:	2002      	movs	r0, #2
 8000878:	f000 fe42 	bl	8001500 <HAL_FLASH_Program>
 800087c:	2800      	cmp	r0, #0
 800087e:	d1d3      	bne.n	8000828 <Install_Update_Stream+0x70>
            for (int i = 0; i < bytes_out; i += 4) {
 8000880:	3604      	adds	r6, #4
 8000882:	42ae      	cmp	r6, r5
 8000884:	dbf2      	blt.n	800086c <Install_Update_Stream+0xb4>
 8000886:	e7e9      	b.n	800085c <Install_Update_Stream+0xa4>
 8000888:	4646      	mov	r6, r8
 800088a:	e7fa      	b.n	8000882 <Install_Update_Stream+0xca>
 800088c:	08080000 	.word	0x08080000
 8000890:	08080010 	.word	0x08080010
 8000894:	080052dc 	.word	0x080052dc
 8000898:	20001484 	.word	0x20001484
 800089c:	20001874 	.word	0x20001874
 80008a0:	20001084 	.word	0x20001084
 80008a4:	08100010 	.word	0x08100010
 80008a8:	08010000 	.word	0x08010000
 80008ac:	20000084 	.word	0x20000084

080008b0 <Bootloader_HandleUpdate>:

void Bootloader_HandleUpdate(void) {
 80008b0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

    // --- STEP 1: SAFETY CHECK (DRY RUN) ---
    // We process the whole file but DO NOT erase or write anything.
    // This checks if the file is corrupt, truncated, or has the wrong key.

    if (Install_Update_Stream(1) == 0) {
 80008b2:	2001      	movs	r0, #1
 80008b4:	f7ff ff80 	bl	80007b8 <Install_Update_Stream>
 80008b8:	b920      	cbnz	r0, 80008c4 <Bootloader_HandleUpdate+0x14>
        // DRY RUN FAILED!
        // The download slot contains garbage.
        // We abort immediately. The Active Slot is still perfectly valid.
        Bootloader_SetStatus(BL_STATUS_ERROR);
 80008ba:	4818      	ldr	r0, [pc, #96]	@ (800091c <Bootloader_HandleUpdate+0x6c>)

        // --- STEP 4: FINAL SIGNATURE VERIFY ---
        // We verified the stream structure (LZ4), but now we verify
        // the cryptographic signature of the code we just wrote.
        if (Bootloader_InternalVerify(APP_ACTIVE_START_ADDR, APP_ACTIVE_SIZE) == 1) {
            Bootloader_SetStatus(BL_STATUS_UPDATED);
 80008bc:	f7ff ff58 	bl	8000770 <Bootloader_SetStatus>
            NVIC_SystemReset();
 80008c0:	f7ff ff44 	bl	800074c <__NVIC_SystemReset>
    HAL_FLASH_Unlock();
 80008c4:	f000 fdd4 	bl	8001470 <HAL_FLASH_Unlock>
    EraseInit.Sector = FLASH_SECTOR_2;
 80008c8:	2200      	movs	r2, #0
 80008ca:	2302      	movs	r3, #2
    if (HAL_FLASHEx_Erase(&EraseInit, &SectorError) != HAL_OK) {
 80008cc:	a802      	add	r0, sp, #8
    EraseInit.Sector = FLASH_SECTOR_2;
 80008ce:	e9cd 2302 	strd	r2, r3, [sp, #8]
    EraseInit.NbSectors = 4; // Sectors 2,3,4,5
 80008d2:	2204      	movs	r2, #4
    if (HAL_FLASHEx_Erase(&EraseInit, &SectorError) != HAL_OK) {
 80008d4:	eb0d 0102 	add.w	r1, sp, r2
    EraseInit.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 80008d8:	e9cd 2304 	strd	r2, r3, [sp, #16]
    if (HAL_FLASHEx_Erase(&EraseInit, &SectorError) != HAL_OK) {
 80008dc:	f000 fe82 	bl	80015e4 <HAL_FLASHEx_Erase>
 80008e0:	b118      	cbz	r0, 80008ea <Bootloader_HandleUpdate+0x3a>
        HAL_FLASH_Lock();
 80008e2:	f000 fdd7 	bl	8001494 <HAL_FLASH_Lock>
        Error_Handler(); // Hardware failure
 80008e6:	f000 fa43 	bl	8000d70 <Error_Handler>
    if (Install_Update_Stream(0) == 1) {
 80008ea:	2000      	movs	r0, #0
 80008ec:	f7ff ff64 	bl	80007b8 <Install_Update_Stream>
 80008f0:	2801      	cmp	r0, #1
 80008f2:	d10b      	bne.n	800090c <Bootloader_HandleUpdate+0x5c>
        HAL_FLASH_Lock();
 80008f4:	f000 fdce 	bl	8001494 <HAL_FLASH_Lock>
        if (Bootloader_InternalVerify(APP_ACTIVE_START_ADDR, APP_ACTIVE_SIZE) == 1) {
 80008f8:	f44f 21e0 	mov.w	r1, #458752	@ 0x70000
 80008fc:	4808      	ldr	r0, [pc, #32]	@ (8000920 <Bootloader_HandleUpdate+0x70>)
 80008fe:	f7ff fee3 	bl	80006c8 <Bootloader_InternalVerify>
 8000902:	2801      	cmp	r0, #1
 8000904:	d104      	bne.n	8000910 <Bootloader_HandleUpdate+0x60>
            Bootloader_SetStatus(BL_STATUS_UPDATED);
 8000906:	f04f 30aa 	mov.w	r0, #2863311530	@ 0xaaaaaaaa
 800090a:	e7d7      	b.n	80008bc <Bootloader_HandleUpdate+0xc>
            // We are now bricked (Active Slot is erased/written but invalid).
            Error_Handler();
        }
    } else {
        // Write failed halfway?
        HAL_FLASH_Lock();
 800090c:	f000 fdc2 	bl	8001494 <HAL_FLASH_Lock>
        Error_Handler();
 8000910:	f000 fa2e 	bl	8000d70 <Error_Handler>
    }
}
 8000914:	b007      	add	sp, #28
 8000916:	f85d fb04 	ldr.w	pc, [sp], #4
 800091a:	bf00      	nop
 800091c:	deaddead 	.word	0xdeaddead
 8000920:	08010000 	.word	0x08010000

08000924 <Bootloader_JumpToApp>:
#include "jump_to_app.h"
#include "mem_layout.h"

void Bootloader_JumpToApp(void) {
    uint32_t app_addr = APP_ACTIVE_START_ADDR;
    uint32_t app_stack_addr = *(volatile uint32_t*)app_addr;
 8000924:	4b17      	ldr	r3, [pc, #92]	@ (8000984 <Bootloader_JumpToApp+0x60>)
void Bootloader_JumpToApp(void) {
 8000926:	b570      	push	{r4, r5, r6, lr}
    uint32_t app_stack_addr = *(volatile uint32_t*)app_addr;
 8000928:	681d      	ldr	r5, [r3, #0]
    uint32_t app_reset_handler = *(volatile uint32_t*)(app_addr + 4);
 800092a:	685e      	ldr	r6, [r3, #4]

    if ((app_stack_addr & 0x20000000) != 0x20000000) {
 800092c:	00ab      	lsls	r3, r5, #2
 800092e:	d527      	bpl.n	8000980 <Bootloader_JumpToApp+0x5c>
        return;
    }

    // 2. DISABLE MPU & CACHE
    HAL_MPU_Disable();
 8000930:	f000 fcd0 	bl	80012d4 <HAL_MPU_Disable>


    // 3. DISABLE SYSTICK (Crucial!)
    SysTick->CTRL = 0;
 8000934:	2400      	movs	r4, #0
 8000936:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800093a:	611c      	str	r4, [r3, #16]
    SysTick->LOAD = 0;
 800093c:	615c      	str	r4, [r3, #20]
    SysTick->VAL  = 0;
 800093e:	619c      	str	r4, [r3, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 8000940:	b672      	cpsid	i
  __ASM volatile ("dsb 0xF":::"memory");
 8000942:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000946:	f3bf 8f6f 	isb	sy
        __DSB();
        __ISB();

        // 7. RESET CLOCK TO HSI (Prevents the PLL Trap)
        // Switches from 216MHz -> 16MHz so App can init PLL
        HAL_RCC_DeInit();
 800094a:	f000 ffb5 	bl	80018b8 <HAL_RCC_DeInit>

        // 8. DE-INIT PERIPHERALS (Releases UART, DMA, etc.)
        HAL_DeInit();
 800094e:	f000 fbff 	bl	8001150 <HAL_DeInit>

    // 7. CLEAR PENDING INTERRUPTS
    for (int i = 0; i < 8; i++) {
        NVIC->ICER[i] = 0xFFFFFFFF;
 8000952:	f04f 32ff 	mov.w	r2, #4294967295
 8000956:	00a3      	lsls	r3, r4, #2
    for (int i = 0; i < 8; i++) {
 8000958:	3401      	adds	r4, #1
 800095a:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 800095e:	2c08      	cmp	r4, #8
 8000960:	f503 4361 	add.w	r3, r3, #57600	@ 0xe100
        NVIC->ICER[i] = 0xFFFFFFFF;
 8000964:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        NVIC->ICPR[i] = 0xFFFFFFFF;
 8000968:	f8c3 2180 	str.w	r2, [r3, #384]	@ 0x180
    for (int i = 0; i < 8; i++) {
 800096c:	d1f3      	bne.n	8000956 <Bootloader_JumpToApp+0x32>
    }

    // 8. RELOCATE VECTOR TABLE
    SCB->VTOR = app_addr;
 800096e:	4b06      	ldr	r3, [pc, #24]	@ (8000988 <Bootloader_JumpToApp+0x64>)
 8000970:	4a04      	ldr	r2, [pc, #16]	@ (8000984 <Bootloader_JumpToApp+0x60>)
 8000972:	609a      	str	r2, [r3, #8]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000974:	f385 8808 	msr	MSP, r5

    // 9. JUMP
    __set_MSP(app_stack_addr);
    void (*pJump)(void) = (void (*)(void))app_reset_handler;
    pJump();
 8000978:	4633      	mov	r3, r6
}
 800097a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    pJump();
 800097e:	4718      	bx	r3
}
 8000980:	bd70      	pop	{r4, r5, r6, pc}
 8000982:	bf00      	nop
 8000984:	08010000 	.word	0x08010000
 8000988:	e000ed00 	.word	0xe000ed00

0800098c <BL_VerifySlot_Wrapper>:
// But our internal function is: BL_Status_t Bootloader_InternalVerify(uint32_t slot_start, uint32_t slot_size)
// So we need this wrapper to bridge them.
int BL_VerifySlot_Wrapper(uint32_t slot_id) {
    // Note: We ignore slot_id for now and verify the active slot constants.
    // In a multi-slot system, you would switch address based on slot_id.
    if (Bootloader_InternalVerify(APP_ACTIVE_START_ADDR, APP_ACTIVE_SIZE) == BL_OK) {
 800098c:	f44f 21e0 	mov.w	r1, #458752	@ 0x70000
 8000990:	4803      	ldr	r0, [pc, #12]	@ (80009a0 <BL_VerifySlot_Wrapper+0x14>)
int BL_VerifySlot_Wrapper(uint32_t slot_id) {
 8000992:	b508      	push	{r3, lr}
    if (Bootloader_InternalVerify(APP_ACTIVE_START_ADDR, APP_ACTIVE_SIZE) == BL_OK) {
 8000994:	f7ff fe98 	bl	80006c8 <Bootloader_InternalVerify>
        return 1; // Valid
    }
    return 0; // Invalid
}
 8000998:	fab0 f080 	clz	r0, r0
 800099c:	0940      	lsrs	r0, r0, #5
 800099e:	bd08      	pop	{r3, pc}
 80009a0:	08010000 	.word	0x08010000

080009a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009a4:	b500      	push	{lr}
 80009a6:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009a8:	222c      	movs	r2, #44	@ 0x2c
 80009aa:	2100      	movs	r1, #0
 80009ac:	a809      	add	r0, sp, #36	@ 0x24
 80009ae:	f003 fe92 	bl	80046d6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009b2:	2100      	movs	r1, #0
 80009b4:	2214      	movs	r2, #20
 80009b6:	a803      	add	r0, sp, #12
 80009b8:	f003 fe8d 	bl	80046d6 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80009bc:	4b1a      	ldr	r3, [pc, #104]	@ (8000a28 <SystemClock_Config+0x84>)
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009be:	a808      	add	r0, sp, #32
  __HAL_RCC_PWR_CLK_ENABLE();
 80009c0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009c2:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80009c6:	641a      	str	r2, [r3, #64]	@ 0x40
 80009c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80009ca:	4a18      	ldr	r2, [pc, #96]	@ (8000a2c <SystemClock_Config+0x88>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80009cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009d0:	9301      	str	r3, [sp, #4]
 80009d2:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80009d4:	6813      	ldr	r3, [r2, #0]
 80009d6:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80009da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009de:	6013      	str	r3, [r2, #0]
 80009e0:	6813      	ldr	r3, [r2, #0]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009e2:	2210      	movs	r2, #16
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80009e4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80009e8:	9302      	str	r3, [sp, #8]
 80009ea:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80009ec:	230a      	movs	r3, #10
 80009ee:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009f0:	2301      	movs	r3, #1
 80009f2:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80009f6:	930d      	str	r3, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80009f8:	2300      	movs	r3, #0
 80009fa:	930e      	str	r3, [sp, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009fc:	f000 fff6 	bl	80019ec <HAL_RCC_OscConfig>
 8000a00:	4601      	mov	r1, r0
 8000a02:	b108      	cbz	r0, 8000a08 <SystemClock_Config+0x64>
  __ASM volatile ("cpsid i" : : : "memory");
 8000a04:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a06:	e7fe      	b.n	8000a06 <SystemClock_Config+0x62>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a08:	230f      	movs	r3, #15
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a0a:	9007      	str	r0, [sp, #28]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000a0c:	e9cd 3003 	strd	r3, r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a10:	e9cd 0005 	strd	r0, r0, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000a14:	a803      	add	r0, sp, #12
 8000a16:	f001 f9d1 	bl	8001dbc <HAL_RCC_ClockConfig>
 8000a1a:	b108      	cbz	r0, 8000a20 <SystemClock_Config+0x7c>
 8000a1c:	b672      	cpsid	i
  while (1)
 8000a1e:	e7fe      	b.n	8000a1e <SystemClock_Config+0x7a>
}
 8000a20:	b015      	add	sp, #84	@ 0x54
 8000a22:	f85d fb04 	ldr.w	pc, [sp], #4
 8000a26:	bf00      	nop
 8000a28:	40023800 	.word	0x40023800
 8000a2c:	40007000 	.word	0x40007000

08000a30 <main>:
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b088      	sub	sp, #32
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000a34:	2210      	movs	r2, #16
 8000a36:	2100      	movs	r1, #0
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000a38:	2400      	movs	r4, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000a3a:	a803      	add	r0, sp, #12
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000a3c:	2701      	movs	r7, #1
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000a3e:	f003 fe4a 	bl	80046d6 <memset>
  GPIO_InitStruct.Pin = USER_LED_Pin;
 8000a42:	f04f 0802 	mov.w	r8, #2
  HAL_MPU_Disable();
 8000a46:	f000 fc45 	bl	80012d4 <HAL_MPU_Disable>
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000a4a:	f248 731f 	movw	r3, #34591	@ 0x871f
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000a4e:	a803      	add	r0, sp, #12
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000a50:	f8ad 700c 	strh.w	r7, [sp, #12]
  huart1.Instance = USART1;
 8000a54:	4d6f      	ldr	r5, [pc, #444]	@ (8000c14 <main+0x1e4>)
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000a56:	e9cd 4304 	strd	r4, r3, [sp, #16]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000a5a:	f240 1301 	movw	r3, #257	@ 0x101
 8000a5e:	9306      	str	r3, [sp, #24]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000a60:	f000 fc56 	bl	8001310 <HAL_MPU_ConfigRegion>
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000a64:	2004      	movs	r0, #4
 8000a66:	f000 fc43 	bl	80012f0 <HAL_MPU_Enable>
  HAL_Init();
 8000a6a:	f000 fbab 	bl	80011c4 <HAL_Init>
  SystemClock_Config();
 8000a6e:	f7ff ff99 	bl	80009a4 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a72:	2214      	movs	r2, #20
 8000a74:	4621      	mov	r1, r4
 8000a76:	a803      	add	r0, sp, #12
 8000a78:	f003 fe2d 	bl	80046d6 <memset>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a7c:	4b66      	ldr	r3, [pc, #408]	@ (8000c18 <main+0x1e8>)
  HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_RESET);
 8000a7e:	2102      	movs	r1, #2
 8000a80:	4866      	ldr	r0, [pc, #408]	@ (8000c1c <main+0x1ec>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a82:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a84:	433a      	orrs	r2, r7
 8000a86:	631a      	str	r2, [r3, #48]	@ 0x30
 8000a88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a8a:	403a      	ands	r2, r7
 8000a8c:	9200      	str	r2, [sp, #0]
 8000a8e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a90:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a92:	f042 0202 	orr.w	r2, r2, #2
 8000a96:	631a      	str	r2, [r3, #48]	@ 0x30
 8000a98:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a9a:	f002 0202 	and.w	r2, r2, #2
 8000a9e:	9201      	str	r2, [sp, #4]
 8000aa0:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000aa2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000aa4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8000aa8:	631a      	str	r2, [r3, #48]	@ 0x30
  HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_RESET);
 8000aaa:	4622      	mov	r2, r4
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ab2:	9302      	str	r3, [sp, #8]
 8000ab4:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_RESET);
 8000ab6:	f000 fecd 	bl	8001854 <HAL_GPIO_WritePin>
  HAL_GPIO_Init(USER_LED_GPIO_Port, &GPIO_InitStruct);
 8000aba:	a903      	add	r1, sp, #12
 8000abc:	4857      	ldr	r0, [pc, #348]	@ (8000c1c <main+0x1ec>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000abe:	e9cd 8703 	strd	r8, r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac2:	e9cd 4405 	strd	r4, r4, [sp, #20]
  HAL_GPIO_Init(USER_LED_GPIO_Port, &GPIO_InitStruct);
 8000ac6:	f000 fddb 	bl	8001680 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000aca:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ace:	f44f 6100 	mov.w	r1, #2048	@ 0x800
  HAL_GPIO_Init(B_USER_GPIO_Port, &GPIO_InitStruct);
 8000ad2:	4852      	ldr	r0, [pc, #328]	@ (8000c1c <main+0x1ec>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad4:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ad6:	e9cd 1303 	strd	r1, r3, [sp, #12]
  HAL_GPIO_Init(B_USER_GPIO_Port, &GPIO_InitStruct);
 8000ada:	a903      	add	r1, sp, #12
 8000adc:	f000 fdd0 	bl	8001680 <HAL_GPIO_Init>
  huart1.Init.BaudRate = 115200;
 8000ae0:	484f      	ldr	r0, [pc, #316]	@ (8000c20 <main+0x1f0>)
 8000ae2:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
  huart1.Init.Parity = UART_PARITY_NONE;
 8000ae6:	612c      	str	r4, [r5, #16]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ae8:	626c      	str	r4, [r5, #36]	@ 0x24
  huart1.Init.BaudRate = 115200;
 8000aea:	e9c5 0300 	strd	r0, r3, [r5]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000aee:	230c      	movs	r3, #12
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000af0:	4628      	mov	r0, r5
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000af2:	e9c5 4402 	strd	r4, r4, [r5, #8]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000af6:	e9c5 3405 	strd	r3, r4, [r5, #20]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000afa:	e9c5 4407 	strd	r4, r4, [r5, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000afe:	f001 ff88 	bl	8002a12 <HAL_UART_Init>
 8000b02:	b108      	cbz	r0, 8000b08 <main+0xd8>
 8000b04:	b672      	cpsid	i
  while (1)
 8000b06:	e7fe      	b.n	8000b06 <main+0xd6>
  hrtc.Instance = RTC;
 8000b08:	4c46      	ldr	r4, [pc, #280]	@ (8000c24 <main+0x1f4>)
  hrtc.Init.SynchPrediv = 255;
 8000b0a:	227f      	movs	r2, #127	@ 0x7f
  hrtc.Instance = RTC;
 8000b0c:	4b46      	ldr	r3, [pc, #280]	@ (8000c28 <main+0x1f8>)
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000b0e:	61a0      	str	r0, [r4, #24]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000b10:	e9c4 3000 	strd	r3, r0, [r4]
  hrtc.Init.SynchPrediv = 255;
 8000b14:	23ff      	movs	r3, #255	@ 0xff
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000b16:	e9c4 0004 	strd	r0, r0, [r4, #16]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000b1a:	4620      	mov	r0, r4
  hrtc.Init.SynchPrediv = 255;
 8000b1c:	e9c4 2302 	strd	r2, r3, [r4, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000b20:	f001 fce1 	bl	80024e6 <HAL_RTC_Init>
 8000b24:	4606      	mov	r6, r0
 8000b26:	b108      	cbz	r0, 8000b2c <main+0xfc>
 8000b28:	b672      	cpsid	i
  while (1)
 8000b2a:	e7fe      	b.n	8000b2a <main+0xfa>
  tfp_init(&huart1);
 8000b2c:	4628      	mov	r0, r5
 8000b2e:	f000 fa6b 	bl	8001008 <tfp_init>
  printf("\r\n========================================\r\n");
 8000b32:	483e      	ldr	r0, [pc, #248]	@ (8000c2c <main+0x1fc>)
 8000b34:	f000 fa6e 	bl	8001014 <tfp_printf>
	printf("Starting Bootloader Version-(%d,%d)\r\n", MAJOR, MINOR);
 8000b38:	4642      	mov	r2, r8
 8000b3a:	4639      	mov	r1, r7
 8000b3c:	483c      	ldr	r0, [pc, #240]	@ (8000c30 <main+0x200>)
 8000b3e:	f000 fa69 	bl	8001014 <tfp_printf>
	printf("API Table Location: %p\r\n", &API_Table); // Debug print
 8000b42:	493c      	ldr	r1, [pc, #240]	@ (8000c34 <main+0x204>)
 8000b44:	483c      	ldr	r0, [pc, #240]	@ (8000c38 <main+0x208>)
 8000b46:	f000 fa65 	bl	8001014 <tfp_printf>
	printf("========================================\r\n");
 8000b4a:	483c      	ldr	r0, [pc, #240]	@ (8000c3c <main+0x20c>)
 8000b4c:	f000 fa62 	bl	8001014 <tfp_printf>
	printf("Jumping");
 8000b50:	483b      	ldr	r0, [pc, #236]	@ (8000c40 <main+0x210>)
 8000b52:	f000 fa5f 	bl	8001014 <tfp_printf>
	Bootloader_JumpToApp();
 8000b56:	f7ff fee5 	bl	8000924 <Bootloader_JumpToApp>
	HAL_PWR_EnableBkUpAccess();
 8000b5a:	f000 fe89 	bl	8001870 <HAL_PWR_EnableBkUpAccess>
	if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR0) == BKP_FLAG_UPDATE_REQ) {
 8000b5e:	4631      	mov	r1, r6
 8000b60:	4620      	mov	r0, r4
 8000b62:	f001 fd0d 	bl	8002580 <HAL_RTCEx_BKUPRead>
 8000b66:	4b37      	ldr	r3, [pc, #220]	@ (8000c44 <main+0x214>)
 8000b68:	4298      	cmp	r0, r3
 8000b6a:	d10b      	bne.n	8000b84 <main+0x154>
		printf("[BL] Update Request Detected. Clearing Flag...\r\n");
 8000b6c:	4836      	ldr	r0, [pc, #216]	@ (8000c48 <main+0x218>)
 8000b6e:	f000 fa51 	bl	8001014 <tfp_printf>
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, 0x00000000);
 8000b72:	4632      	mov	r2, r6
 8000b74:	4631      	mov	r1, r6
 8000b76:	4620      	mov	r0, r4
 8000b78:	f001 fcfd 	bl	8002576 <HAL_RTCEx_BKUPWrite>
		HAL_PWREx_DisableBkUpReg();
 8000b7c:	f000 fe80 	bl	8001880 <HAL_PWREx_DisableBkUpReg>
		Bootloader_HandleUpdate();
 8000b80:	f7ff fe96 	bl	80008b0 <Bootloader_HandleUpdate>
	HAL_PWREx_DisableBkUpReg();
 8000b84:	f000 fe7c 	bl	8001880 <HAL_PWREx_DisableBkUpReg>
	printf("[BL] Verifying Application integrity...\r\n");
 8000b88:	4830      	ldr	r0, [pc, #192]	@ (8000c4c <main+0x21c>)
 8000b8a:	f000 fa43 	bl	8001014 <tfp_printf>
	if (Bootloader_InternalVerify(APP_ACTIVE_START_ADDR, APP_ACTIVE_SIZE) == BL_OK) {
 8000b8e:	f44f 21e0 	mov.w	r1, #458752	@ 0x70000
 8000b92:	482f      	ldr	r0, [pc, #188]	@ (8000c50 <main+0x220>)
 8000b94:	f7ff fd98 	bl	80006c8 <Bootloader_InternalVerify>
 8000b98:	b938      	cbnz	r0, 8000baa <main+0x17a>
		printf("[BL] Verification Success! Jumping to App.\r\n");
 8000b9a:	482e      	ldr	r0, [pc, #184]	@ (8000c54 <main+0x224>)
 8000b9c:	f000 fa3a 	bl	8001014 <tfp_printf>
		HAL_MPU_Disable();
 8000ba0:	f000 fb98 	bl	80012d4 <HAL_MPU_Disable>
		Bootloader_JumpToApp();
 8000ba4:	f7ff febe 	bl	8000924 <Bootloader_JumpToApp>
  while (1)
 8000ba8:	e7fe      	b.n	8000ba8 <main+0x178>
		printf("[BL] CRITICAL: Verification Failed! Entering Rescue Mode.\r\n");
 8000baa:	482b      	ldr	r0, [pc, #172]	@ (8000c58 <main+0x228>)
 8000bac:	f000 fa32 	bl	8001014 <tfp_printf>
			HAL_GPIO_TogglePin(GPIOI, USER_LED_Pin);
 8000bb0:	4c1a      	ldr	r4, [pc, #104]	@ (8000c1c <main+0x1ec>)
		printf("[BL] Status Code: 0x%08lX\r\n", BL_GetStatus());
 8000bb2:	f7ff fdfb 	bl	80007ac <BL_GetStatus>
 8000bb6:	4601      	mov	r1, r0
 8000bb8:	4828      	ldr	r0, [pc, #160]	@ (8000c5c <main+0x22c>)
 8000bba:	f000 fa2b 	bl	8001014 <tfp_printf>
		printf("[BL] HOLD USER BUTTON to force retry update from Download Slot.\r\n");
 8000bbe:	4828      	ldr	r0, [pc, #160]	@ (8000c60 <main+0x230>)
 8000bc0:	f000 fa28 	bl	8001014 <tfp_printf>
			HAL_GPIO_TogglePin(GPIOI, USER_LED_Pin);
 8000bc4:	2102      	movs	r1, #2
 8000bc6:	4620      	mov	r0, r4
 8000bc8:	f000 fe49 	bl	800185e <HAL_GPIO_TogglePin>
			HAL_Delay(100);
 8000bcc:	2064      	movs	r0, #100	@ 0x64
 8000bce:	f000 fb17 	bl	8001200 <HAL_Delay>
			if (HAL_GPIO_ReadPin(GPIOI, GPIO_PIN_11) == GPIO_PIN_SET) {
 8000bd2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000bd6:	4620      	mov	r0, r4
 8000bd8:	f000 fe36 	bl	8001848 <HAL_GPIO_ReadPin>
 8000bdc:	2801      	cmp	r0, #1
 8000bde:	d1f1      	bne.n	8000bc4 <main+0x194>
				printf("[BL] User Button Detected! Forcing Update Retry...\r\n");
 8000be0:	4820      	ldr	r0, [pc, #128]	@ (8000c64 <main+0x234>)
 8000be2:	f000 fa17 	bl	8001014 <tfp_printf>
				HAL_PWR_EnableBkUpAccess();
 8000be6:	f000 fe43 	bl	8001870 <HAL_PWR_EnableBkUpAccess>
				HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, 0xCAFEBABE);
 8000bea:	4a16      	ldr	r2, [pc, #88]	@ (8000c44 <main+0x214>)
 8000bec:	2100      	movs	r1, #0
 8000bee:	480d      	ldr	r0, [pc, #52]	@ (8000c24 <main+0x1f4>)
 8000bf0:	f001 fcc1 	bl	8002576 <HAL_RTCEx_BKUPWrite>
				HAL_PWREx_DisableBkUpReg();
 8000bf4:	f000 fe44 	bl	8001880 <HAL_PWREx_DisableBkUpReg>
  __ASM volatile ("dsb 0xF":::"memory");
 8000bf8:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000bfc:	491a      	ldr	r1, [pc, #104]	@ (8000c68 <main+0x238>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000bfe:	4b1b      	ldr	r3, [pc, #108]	@ (8000c6c <main+0x23c>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000c00:	68ca      	ldr	r2, [r1, #12]
 8000c02:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000c06:	4313      	orrs	r3, r2
 8000c08:	60cb      	str	r3, [r1, #12]
 8000c0a:	f3bf 8f4f 	dsb	sy
    __NOP();
 8000c0e:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8000c10:	e7fd      	b.n	8000c0e <main+0x1de>
 8000c12:	bf00      	nop
 8000c14:	20001884 	.word	0x20001884
 8000c18:	40023800 	.word	0x40023800
 8000c1c:	40022000 	.word	0x40022000
 8000c20:	40011000 	.word	0x40011000
 8000c24:	2000190c 	.word	0x2000190c
 8000c28:	40002800 	.word	0x40002800
 8000c2c:	080052ec 	.word	0x080052ec
 8000c30:	08005319 	.word	0x08005319
 8000c34:	08000200 	.word	0x08000200
 8000c38:	0800533f 	.word	0x0800533f
 8000c3c:	080052ee 	.word	0x080052ee
 8000c40:	08005358 	.word	0x08005358
 8000c44:	cafebabe 	.word	0xcafebabe
 8000c48:	08005360 	.word	0x08005360
 8000c4c:	08005391 	.word	0x08005391
 8000c50:	08010000 	.word	0x08010000
 8000c54:	080053bb 	.word	0x080053bb
 8000c58:	080053e8 	.word	0x080053e8
 8000c5c:	08005424 	.word	0x08005424
 8000c60:	08005440 	.word	0x08005440
 8000c64:	08005482 	.word	0x08005482
 8000c68:	e000ed00 	.word	0xe000ed00
 8000c6c:	05fa0004 	.word	0x05fa0004

08000c70 <print_hardfault_reason>:
void print_hardfault_reason(void) {
 8000c70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    volatile uint32_t cfsr  = SCB->CFSR;
 8000c72:	4b2f      	ldr	r3, [pc, #188]	@ (8000d30 <print_hardfault_reason+0xc0>)
    printf("\r\n--- Hard Fault Detected ---\r\n");
 8000c74:	482f      	ldr	r0, [pc, #188]	@ (8000d34 <print_hardfault_reason+0xc4>)
    volatile uint32_t cfsr  = SCB->CFSR;
 8000c76:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000c78:	9200      	str	r2, [sp, #0]
    volatile uint32_t hfsr  = SCB->HFSR;
 8000c7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000c7c:	9201      	str	r2, [sp, #4]
    volatile uint32_t mmfar = SCB->MMFAR;
 8000c7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c80:	9202      	str	r2, [sp, #8]
    volatile uint32_t bfar  = SCB->BFAR;
 8000c82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000c84:	9303      	str	r3, [sp, #12]
    printf("\r\n--- Hard Fault Detected ---\r\n");
 8000c86:	f000 f9c5 	bl	8001014 <tfp_printf>
    printf("CFSR:  0x%08lX\r\n", cfsr);
 8000c8a:	9900      	ldr	r1, [sp, #0]
 8000c8c:	482a      	ldr	r0, [pc, #168]	@ (8000d38 <print_hardfault_reason+0xc8>)
 8000c8e:	f000 f9c1 	bl	8001014 <tfp_printf>
    printf("HFSR:  0x%08lX\r\n", hfsr);
 8000c92:	9901      	ldr	r1, [sp, #4]
 8000c94:	4829      	ldr	r0, [pc, #164]	@ (8000d3c <print_hardfault_reason+0xcc>)
 8000c96:	f000 f9bd 	bl	8001014 <tfp_printf>
    printf("MMFAR: 0x%08lX\r\n", mmfar);
 8000c9a:	9902      	ldr	r1, [sp, #8]
 8000c9c:	4828      	ldr	r0, [pc, #160]	@ (8000d40 <print_hardfault_reason+0xd0>)
 8000c9e:	f000 f9b9 	bl	8001014 <tfp_printf>
    printf("BFAR:  0x%08lX\r\n", bfar);
 8000ca2:	9903      	ldr	r1, [sp, #12]
 8000ca4:	4827      	ldr	r0, [pc, #156]	@ (8000d44 <print_hardfault_reason+0xd4>)
 8000ca6:	f000 f9b5 	bl	8001014 <tfp_printf>
    if (cfsr & (1 << 24)) printf(" -> Unaligned Access UsageFault\r\n");
 8000caa:	9b00      	ldr	r3, [sp, #0]
 8000cac:	01da      	lsls	r2, r3, #7
 8000cae:	d502      	bpl.n	8000cb6 <print_hardfault_reason+0x46>
 8000cb0:	4825      	ldr	r0, [pc, #148]	@ (8000d48 <print_hardfault_reason+0xd8>)
 8000cb2:	f000 f9af 	bl	8001014 <tfp_printf>
    if (cfsr & (1 << 25)) printf(" -> Divide by Zero UsageFault\r\n");
 8000cb6:	9b00      	ldr	r3, [sp, #0]
 8000cb8:	019b      	lsls	r3, r3, #6
 8000cba:	d502      	bpl.n	8000cc2 <print_hardfault_reason+0x52>
 8000cbc:	4823      	ldr	r0, [pc, #140]	@ (8000d4c <print_hardfault_reason+0xdc>)
 8000cbe:	f000 f9a9 	bl	8001014 <tfp_printf>
    if (cfsr & (1 << 18)) printf(" -> Integrity Check Error\r\n");
 8000cc2:	9b00      	ldr	r3, [sp, #0]
 8000cc4:	0358      	lsls	r0, r3, #13
 8000cc6:	d502      	bpl.n	8000cce <print_hardfault_reason+0x5e>
 8000cc8:	4821      	ldr	r0, [pc, #132]	@ (8000d50 <print_hardfault_reason+0xe0>)
 8000cca:	f000 f9a3 	bl	8001014 <tfp_printf>
    if (cfsr & (1 << 17)) printf(" -> Invalid PC Load\r\n");
 8000cce:	9b00      	ldr	r3, [sp, #0]
 8000cd0:	0399      	lsls	r1, r3, #14
 8000cd2:	d502      	bpl.n	8000cda <print_hardfault_reason+0x6a>
 8000cd4:	481f      	ldr	r0, [pc, #124]	@ (8000d54 <print_hardfault_reason+0xe4>)
 8000cd6:	f000 f99d 	bl	8001014 <tfp_printf>
    if (cfsr & (1 << 16)) printf(" -> Invalid State\r\n");
 8000cda:	9b00      	ldr	r3, [sp, #0]
 8000cdc:	03da      	lsls	r2, r3, #15
 8000cde:	d502      	bpl.n	8000ce6 <print_hardfault_reason+0x76>
 8000ce0:	481d      	ldr	r0, [pc, #116]	@ (8000d58 <print_hardfault_reason+0xe8>)
 8000ce2:	f000 f997 	bl	8001014 <tfp_printf>
    if (cfsr & (1 << 0))  printf(" -> Instruction Access Violation (MPU)\r\n");
 8000ce6:	9b00      	ldr	r3, [sp, #0]
 8000ce8:	07db      	lsls	r3, r3, #31
 8000cea:	d502      	bpl.n	8000cf2 <print_hardfault_reason+0x82>
 8000cec:	481b      	ldr	r0, [pc, #108]	@ (8000d5c <print_hardfault_reason+0xec>)
 8000cee:	f000 f991 	bl	8001014 <tfp_printf>
    if (cfsr & (1 << 1))  printf(" -> Data Access Violation (MPU)\r\n");
 8000cf2:	9b00      	ldr	r3, [sp, #0]
 8000cf4:	0798      	lsls	r0, r3, #30
 8000cf6:	d502      	bpl.n	8000cfe <print_hardfault_reason+0x8e>
 8000cf8:	4819      	ldr	r0, [pc, #100]	@ (8000d60 <print_hardfault_reason+0xf0>)
 8000cfa:	f000 f98b 	bl	8001014 <tfp_printf>
    if (cfsr & (1 << 8))  printf(" -> Instruction Bus Error\r\n");
 8000cfe:	9b00      	ldr	r3, [sp, #0]
 8000d00:	05d9      	lsls	r1, r3, #23
 8000d02:	d502      	bpl.n	8000d0a <print_hardfault_reason+0x9a>
 8000d04:	4817      	ldr	r0, [pc, #92]	@ (8000d64 <print_hardfault_reason+0xf4>)
 8000d06:	f000 f985 	bl	8001014 <tfp_printf>
    if (cfsr & (1 << 9))  printf(" -> Precise Data Bus Error\r\n");
 8000d0a:	9b00      	ldr	r3, [sp, #0]
 8000d0c:	059a      	lsls	r2, r3, #22
 8000d0e:	d502      	bpl.n	8000d16 <print_hardfault_reason+0xa6>
 8000d10:	4815      	ldr	r0, [pc, #84]	@ (8000d68 <print_hardfault_reason+0xf8>)
 8000d12:	f000 f97f 	bl	8001014 <tfp_printf>
    if (cfsr & (1 << 15)) printf(" -> BFAR Address Valid: 0x%08lX\r\n", bfar);
 8000d16:	9b00      	ldr	r3, [sp, #0]
 8000d18:	041b      	lsls	r3, r3, #16
 8000d1a:	d506      	bpl.n	8000d2a <print_hardfault_reason+0xba>
 8000d1c:	9903      	ldr	r1, [sp, #12]
 8000d1e:	4813      	ldr	r0, [pc, #76]	@ (8000d6c <print_hardfault_reason+0xfc>)
}
 8000d20:	b005      	add	sp, #20
 8000d22:	f85d eb04 	ldr.w	lr, [sp], #4
    if (cfsr & (1 << 15)) printf(" -> BFAR Address Valid: 0x%08lX\r\n", bfar);
 8000d26:	f000 b975 	b.w	8001014 <tfp_printf>
}
 8000d2a:	b005      	add	sp, #20
 8000d2c:	f85d fb04 	ldr.w	pc, [sp], #4
 8000d30:	e000ed00 	.word	0xe000ed00
 8000d34:	080054b7 	.word	0x080054b7
 8000d38:	080054d7 	.word	0x080054d7
 8000d3c:	080054e8 	.word	0x080054e8
 8000d40:	080054f9 	.word	0x080054f9
 8000d44:	0800550a 	.word	0x0800550a
 8000d48:	0800551b 	.word	0x0800551b
 8000d4c:	0800553d 	.word	0x0800553d
 8000d50:	0800555d 	.word	0x0800555d
 8000d54:	08005579 	.word	0x08005579
 8000d58:	0800558f 	.word	0x0800558f
 8000d5c:	080055a3 	.word	0x080055a3
 8000d60:	080055cc 	.word	0x080055cc
 8000d64:	080055ee 	.word	0x080055ee
 8000d68:	0800560a 	.word	0x0800560a
 8000d6c:	08005627 	.word	0x08005627

08000d70 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 8000d70:	b672      	cpsid	i
  while (1)
 8000d72:	e7fe      	b.n	8000d72 <Error_Handler+0x2>

08000d74 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000d74:	4b0a      	ldr	r3, [pc, #40]	@ (8000da0 <HAL_MspInit+0x2c>)
{
 8000d76:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d78:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d7a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000d7e:	641a      	str	r2, [r3, #64]	@ 0x40
 8000d80:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d82:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 8000d86:	9200      	str	r2, [sp, #0]
 8000d88:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d8a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000d8c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000d90:	645a      	str	r2, [r3, #68]	@ 0x44
 8000d92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d94:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d98:	9301      	str	r3, [sp, #4]
 8000d9a:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d9c:	b002      	add	sp, #8
 8000d9e:	4770      	bx	lr
 8000da0:	40023800 	.word	0x40023800

08000da4 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000da4:	b510      	push	{r4, lr}
 8000da6:	b0a2      	sub	sp, #136	@ 0x88
 8000da8:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000daa:	2284      	movs	r2, #132	@ 0x84
 8000dac:	2100      	movs	r1, #0
 8000dae:	a801      	add	r0, sp, #4
 8000db0:	f003 fc91 	bl	80046d6 <memset>
  if(hrtc->Instance==RTC)
 8000db4:	6822      	ldr	r2, [r4, #0]
 8000db6:	4b0a      	ldr	r3, [pc, #40]	@ (8000de0 <HAL_RTC_MspInit+0x3c>)
 8000db8:	429a      	cmp	r2, r3
 8000dba:	d10f      	bne.n	8000ddc <HAL_RTC_MspInit+0x38>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000dbc:	2320      	movs	r3, #32
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000dbe:	a801      	add	r0, sp, #4
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000dc0:	9301      	str	r3, [sp, #4]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000dc2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000dc6:	930d      	str	r3, [sp, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000dc8:	f001 f8b6 	bl	8001f38 <HAL_RCCEx_PeriphCLKConfig>
 8000dcc:	b108      	cbz	r0, 8000dd2 <HAL_RTC_MspInit+0x2e>
    {
      Error_Handler();
 8000dce:	f7ff ffcf 	bl	8000d70 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000dd2:	4a04      	ldr	r2, [pc, #16]	@ (8000de4 <HAL_RTC_MspInit+0x40>)
 8000dd4:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8000dd6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000dda:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8000ddc:	b022      	add	sp, #136	@ 0x88
 8000dde:	bd10      	pop	{r4, pc}
 8000de0:	40002800 	.word	0x40002800
 8000de4:	40023800 	.word	0x40023800

08000de8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000de8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000dea:	b0ab      	sub	sp, #172	@ 0xac
 8000dec:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dee:	2214      	movs	r2, #20
 8000df0:	2100      	movs	r1, #0
 8000df2:	a804      	add	r0, sp, #16
 8000df4:	f003 fc6f 	bl	80046d6 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000df8:	2284      	movs	r2, #132	@ 0x84
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	a809      	add	r0, sp, #36	@ 0x24
 8000dfe:	f003 fc6a 	bl	80046d6 <memset>
  if(huart->Instance==USART1)
 8000e02:	6822      	ldr	r2, [r4, #0]
 8000e04:	4b20      	ldr	r3, [pc, #128]	@ (8000e88 <HAL_UART_MspInit+0xa0>)
 8000e06:	429a      	cmp	r2, r3
 8000e08:	d13c      	bne.n	8000e84 <HAL_UART_MspInit+0x9c>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000e0a:	2340      	movs	r3, #64	@ 0x40
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e0c:	a809      	add	r0, sp, #36	@ 0x24
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000e0e:	9309      	str	r3, [sp, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e10:	f001 f892 	bl	8001f38 <HAL_RCCEx_PeriphCLKConfig>
 8000e14:	b108      	cbz	r0, 8000e1a <HAL_UART_MspInit+0x32>
    {
      Error_Handler();
 8000e16:	f7ff ffab 	bl	8000d70 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e1a:	4b1c      	ldr	r3, [pc, #112]	@ (8000e8c <HAL_UART_MspInit+0xa4>)
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e1c:	2702      	movs	r7, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e1e:	2600      	movs	r6, #0
 8000e20:	2503      	movs	r5, #3
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e22:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000e24:	2407      	movs	r4, #7
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e26:	a904      	add	r1, sp, #16
 8000e28:	4819      	ldr	r0, [pc, #100]	@ (8000e90 <HAL_UART_MspInit+0xa8>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e2a:	f042 0210 	orr.w	r2, r2, #16
 8000e2e:	645a      	str	r2, [r3, #68]	@ 0x44
 8000e30:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000e32:	f002 0210 	and.w	r2, r2, #16
 8000e36:	9201      	str	r2, [sp, #4]
 8000e38:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e3a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000e3c:	f042 0202 	orr.w	r2, r2, #2
 8000e40:	631a      	str	r2, [r3, #48]	@ 0x30
 8000e42:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000e44:	f002 0202 	and.w	r2, r2, #2
 8000e48:	9202      	str	r2, [sp, #8]
 8000e4a:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e4c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000e4e:	f042 0201 	orr.w	r2, r2, #1
 8000e52:	631a      	str	r2, [r3, #48]	@ 0x30
 8000e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000e56:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e58:	f003 0301 	and.w	r3, r3, #1
 8000e5c:	9303      	str	r3, [sp, #12]
 8000e5e:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e60:	2380      	movs	r3, #128	@ 0x80
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e62:	e9cd 6506 	strd	r6, r5, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e66:	e9cd 3704 	strd	r3, r7, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e6a:	f000 fc09 	bl	8001680 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000e6e:	f44f 7300 	mov.w	r3, #512	@ 0x200
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e72:	a904      	add	r1, sp, #16
 8000e74:	4807      	ldr	r0, [pc, #28]	@ (8000e94 <HAL_UART_MspInit+0xac>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000e76:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e78:	e9cd 3704 	strd	r3, r7, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e7c:	e9cd 6506 	strd	r6, r5, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e80:	f000 fbfe 	bl	8001680 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000e84:	b02b      	add	sp, #172	@ 0xac
 8000e86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e88:	40011000 	.word	0x40011000
 8000e8c:	40023800 	.word	0x40023800
 8000e90:	40020400 	.word	0x40020400
 8000e94:	40020000 	.word	0x40020000

08000e98 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e98:	e7fe      	b.n	8000e98 <NMI_Handler>

08000e9a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e9a:	b508      	push	{r3, lr}
  /* USER CODE BEGIN HardFault_IRQn 0 */
	print_hardfault_reason();
 8000e9c:	f7ff fee8 	bl	8000c70 <print_hardfault_reason>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ea0:	e7fe      	b.n	8000ea0 <HardFault_Handler+0x6>

08000ea2 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ea2:	e7fe      	b.n	8000ea2 <MemManage_Handler>

08000ea4 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ea4:	e7fe      	b.n	8000ea4 <BusFault_Handler>

08000ea6 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ea6:	e7fe      	b.n	8000ea6 <UsageFault_Handler>

08000ea8 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ea8:	4770      	bx	lr

08000eaa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8000eaa:	4770      	bx	lr

08000eac <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8000eac:	4770      	bx	lr

08000eae <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000eae:	f000 b995 	b.w	80011dc <HAL_IncTick>

08000eb2 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8000eb2:	2001      	movs	r0, #1
 8000eb4:	4770      	bx	lr

08000eb6 <_kill>:

int _kill(int pid, int sig)
{
 8000eb6:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000eb8:	f003 fc6c 	bl	8004794 <__errno>
 8000ebc:	2316      	movs	r3, #22
 8000ebe:	6003      	str	r3, [r0, #0]
  return -1;
}
 8000ec0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ec4:	bd08      	pop	{r3, pc}

08000ec6 <_exit>:

void _exit (int status)
{
 8000ec6:	b508      	push	{r3, lr}
  errno = EINVAL;
 8000ec8:	f003 fc64 	bl	8004794 <__errno>
 8000ecc:	2316      	movs	r3, #22
 8000ece:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8000ed0:	e7fe      	b.n	8000ed0 <_exit+0xa>

08000ed2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ed2:	b570      	push	{r4, r5, r6, lr}
 8000ed4:	460d      	mov	r5, r1
 8000ed6:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ed8:	460e      	mov	r6, r1
 8000eda:	1b73      	subs	r3, r6, r5
 8000edc:	429c      	cmp	r4, r3
 8000ede:	dc01      	bgt.n	8000ee4 <_read+0x12>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 8000ee0:	4620      	mov	r0, r4
 8000ee2:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 8000ee4:	f3af 8000 	nop.w
 8000ee8:	f806 0b01 	strb.w	r0, [r6], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eec:	e7f5      	b.n	8000eda <_read+0x8>

08000eee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000eee:	b570      	push	{r4, r5, r6, lr}
 8000ef0:	460d      	mov	r5, r1
 8000ef2:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ef4:	460e      	mov	r6, r1
 8000ef6:	1b73      	subs	r3, r6, r5
 8000ef8:	429c      	cmp	r4, r3
 8000efa:	dc01      	bgt.n	8000f00 <_write+0x12>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 8000efc:	4620      	mov	r0, r4
 8000efe:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 8000f00:	f816 0b01 	ldrb.w	r0, [r6], #1
 8000f04:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f08:	e7f5      	b.n	8000ef6 <_write+0x8>

08000f0a <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8000f0a:	f04f 30ff 	mov.w	r0, #4294967295
 8000f0e:	4770      	bx	lr

08000f10 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8000f10:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  return 0;
}
 8000f14:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 8000f16:	604b      	str	r3, [r1, #4]
}
 8000f18:	4770      	bx	lr

08000f1a <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8000f1a:	2001      	movs	r0, #1
 8000f1c:	4770      	bx	lr

08000f1e <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8000f1e:	2000      	movs	r0, #0
 8000f20:	4770      	bx	lr
	...

08000f24 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f24:	4a0b      	ldr	r2, [pc, #44]	@ (8000f54 <_sbrk+0x30>)
{
 8000f26:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8000f28:	6811      	ldr	r1, [r2, #0]
{
 8000f2a:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8000f2c:	b909      	cbnz	r1, 8000f32 <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 8000f2e:	490a      	ldr	r1, [pc, #40]	@ (8000f58 <_sbrk+0x34>)
 8000f30:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f32:	6810      	ldr	r0, [r2, #0]
 8000f34:	4909      	ldr	r1, [pc, #36]	@ (8000f5c <_sbrk+0x38>)
 8000f36:	4c0a      	ldr	r4, [pc, #40]	@ (8000f60 <_sbrk+0x3c>)
 8000f38:	4403      	add	r3, r0
 8000f3a:	1b09      	subs	r1, r1, r4
 8000f3c:	428b      	cmp	r3, r1
 8000f3e:	d906      	bls.n	8000f4e <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8000f40:	f003 fc28 	bl	8004794 <__errno>
 8000f44:	230c      	movs	r3, #12
 8000f46:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8000f48:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8000f4c:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8000f4e:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8000f50:	e7fc      	b.n	8000f4c <_sbrk+0x28>
 8000f52:	bf00      	nop
 8000f54:	2000192c 	.word	0x2000192c
 8000f58:	20001aa0 	.word	0x20001aa0
 8000f5c:	20050000 	.word	0x20050000
 8000f60:	00000400 	.word	0x00000400

08000f64 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f64:	4a03      	ldr	r2, [pc, #12]	@ (8000f74 <SystemInit+0x10>)
 8000f66:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8000f6a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f6e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f72:	4770      	bx	lr
 8000f74:	e000ed00 	.word	0xe000ed00

08000f78 <_tfp_putc>:
void tfp_init(void* handle) {
    g_uart_handle = (UART_HandleTypeDef*)handle;
}

static void _tfp_putc(char c) {
    if (g_uart_handle) {
 8000f78:	4b07      	ldr	r3, [pc, #28]	@ (8000f98 <_tfp_putc+0x20>)
static void _tfp_putc(char c) {
 8000f7a:	b507      	push	{r0, r1, r2, lr}
 8000f7c:	f88d 0007 	strb.w	r0, [sp, #7]
    if (g_uart_handle) {
 8000f80:	6818      	ldr	r0, [r3, #0]
 8000f82:	b128      	cbz	r0, 8000f90 <_tfp_putc+0x18>
        HAL_UART_Transmit(g_uart_handle, (uint8_t*)&c, 1, 100);
 8000f84:	2364      	movs	r3, #100	@ 0x64
 8000f86:	2201      	movs	r2, #1
 8000f88:	f10d 0107 	add.w	r1, sp, #7
 8000f8c:	f001 fcc1 	bl	8002912 <HAL_UART_Transmit>
    }
}
 8000f90:	b003      	add	sp, #12
 8000f92:	f85d fb04 	ldr.w	pc, [sp], #4
 8000f96:	bf00      	nop
 8000f98:	20001930 	.word	0x20001930

08000f9c <_tfp_print_unsigned>:

static void _tfp_puts(char *s) {
    while (*s) _tfp_putc(*s++);
}

static void _tfp_print_unsigned(uint32_t i, int base) {
 8000f9c:	b5f0      	push	{r4, r5, r6, r7, lr}
    const char hex[] = "0123456789ABCDEF";
 8000f9e:	4a19      	ldr	r2, [pc, #100]	@ (8001004 <_tfp_print_unsigned+0x68>)
static void _tfp_print_unsigned(uint32_t i, int base) {
 8000fa0:	b08f      	sub	sp, #60	@ 0x3c
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	460d      	mov	r5, r1
    const char hex[] = "0123456789ABCDEF";
 8000fa6:	ac01      	add	r4, sp, #4
 8000fa8:	f102 0710 	add.w	r7, r2, #16
 8000fac:	6810      	ldr	r0, [r2, #0]
 8000fae:	3208      	adds	r2, #8
 8000fb0:	f852 1c04 	ldr.w	r1, [r2, #-4]
 8000fb4:	4626      	mov	r6, r4
 8000fb6:	42ba      	cmp	r2, r7
 8000fb8:	c603      	stmia	r6!, {r0, r1}
 8000fba:	4634      	mov	r4, r6
 8000fbc:	d1f6      	bne.n	8000fac <_tfp_print_unsigned+0x10>
 8000fbe:	7812      	ldrb	r2, [r2, #0]
 8000fc0:	7032      	strb	r2, [r6, #0]
    char buf[32];
    int pos = 0;
    if (i == 0) {
 8000fc2:	b92b      	cbnz	r3, 8000fd0 <_tfp_print_unsigned+0x34>
        _tfp_putc('0');
 8000fc4:	2030      	movs	r0, #48	@ 0x30
    while (i > 0) {
        buf[pos++] = hex[i % base];
        i /= base;
    }
    while (pos > 0) _tfp_putc(buf[--pos]);
}
 8000fc6:	b00f      	add	sp, #60	@ 0x3c
 8000fc8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        _tfp_putc('0');
 8000fcc:	f7ff bfd4 	b.w	8000f78 <_tfp_putc>
 8000fd0:	aa06      	add	r2, sp, #24
    int pos = 0;
 8000fd2:	2400      	movs	r4, #0
 8000fd4:	4616      	mov	r6, r2
        buf[pos++] = hex[i % base];
 8000fd6:	3401      	adds	r4, #1
 8000fd8:	fbb3 f0f5 	udiv	r0, r3, r5
 8000fdc:	fb05 3110 	mls	r1, r5, r0, r3
 8000fe0:	3138      	adds	r1, #56	@ 0x38
 8000fe2:	4469      	add	r1, sp
 8000fe4:	f811 1c34 	ldrb.w	r1, [r1, #-52]
 8000fe8:	f802 1b01 	strb.w	r1, [r2], #1
        i /= base;
 8000fec:	4619      	mov	r1, r3
 8000fee:	4603      	mov	r3, r0
    while (i > 0) {
 8000ff0:	428d      	cmp	r5, r1
 8000ff2:	d9f0      	bls.n	8000fd6 <_tfp_print_unsigned+0x3a>
    while (pos > 0) _tfp_putc(buf[--pos]);
 8000ff4:	3c01      	subs	r4, #1
 8000ff6:	5d30      	ldrb	r0, [r6, r4]
 8000ff8:	f7ff ffbe 	bl	8000f78 <_tfp_putc>
 8000ffc:	2c00      	cmp	r4, #0
 8000ffe:	d1f9      	bne.n	8000ff4 <_tfp_print_unsigned+0x58>
}
 8001000:	b00f      	add	sp, #60	@ 0x3c
 8001002:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001004:	08005649 	.word	0x08005649

08001008 <tfp_init>:
    g_uart_handle = (UART_HandleTypeDef*)handle;
 8001008:	4b01      	ldr	r3, [pc, #4]	@ (8001010 <tfp_init+0x8>)
 800100a:	6018      	str	r0, [r3, #0]
}
 800100c:	4770      	bx	lr
 800100e:	bf00      	nop
 8001010:	20001930 	.word	0x20001930

08001014 <tfp_printf>:
        i = -i;
    }
    _tfp_print_unsigned((uint32_t)i, 10);
}

void tfp_printf(const char *fmt, ...) {
 8001014:	b40f      	push	{r0, r1, r2, r3}
 8001016:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001018:	ab06      	add	r3, sp, #24
 800101a:	f853 4b04 	ldr.w	r4, [r3], #4
    va_list va;
    va_start(va, fmt);
 800101e:	9301      	str	r3, [sp, #4]
    char ch;

    while ((ch = *fmt++) != 0) {
 8001020:	7820      	ldrb	r0, [r4, #0]
 8001022:	b920      	cbnz	r0, 800102e <tfp_printf+0x1a>
            default: _tfp_putc(ch); break;
        }
    }
end:
    va_end(va);
}
 8001024:	b003      	add	sp, #12
 8001026:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800102a:	b004      	add	sp, #16
 800102c:	4770      	bx	lr
        if (ch != '%') {
 800102e:	2825      	cmp	r0, #37	@ 0x25
 8001030:	d003      	beq.n	800103a <tfp_printf+0x26>
    while ((ch = *fmt++) != 0) {
 8001032:	3401      	adds	r4, #1
            _tfp_putc(ch);
 8001034:	f7ff ffa0 	bl	8000f78 <_tfp_putc>
            continue;
 8001038:	e7f2      	b.n	8001020 <tfp_printf+0xc>
        ch = *fmt++;
 800103a:	7860      	ldrb	r0, [r4, #1]
        switch (ch) {
 800103c:	2878      	cmp	r0, #120	@ 0x78
 800103e:	d808      	bhi.n	8001052 <tfp_printf+0x3e>
 8001040:	286f      	cmp	r0, #111	@ 0x6f
 8001042:	d809      	bhi.n	8001058 <tfp_printf+0x44>
 8001044:	2863      	cmp	r0, #99	@ 0x63
 8001046:	d03b      	beq.n	80010c0 <tfp_printf+0xac>
 8001048:	d820      	bhi.n	800108c <tfp_printf+0x78>
 800104a:	2800      	cmp	r0, #0
 800104c:	d0ea      	beq.n	8001024 <tfp_printf+0x10>
 800104e:	2858      	cmp	r0, #88	@ 0x58
 8001050:	d031      	beq.n	80010b6 <tfp_printf+0xa2>
            default: _tfp_putc(ch); break;
 8001052:	f7ff ff91 	bl	8000f78 <_tfp_putc>
 8001056:	e040      	b.n	80010da <tfp_printf+0xc6>
        switch (ch) {
 8001058:	f1a0 0370 	sub.w	r3, r0, #112	@ 0x70
 800105c:	2b08      	cmp	r3, #8
 800105e:	d8f8      	bhi.n	8001052 <tfp_printf+0x3e>
 8001060:	a201      	add	r2, pc, #4	@ (adr r2, 8001068 <tfp_printf+0x54>)
 8001062:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001066:	bf00      	nop
 8001068:	080010af 	.word	0x080010af
 800106c:	08001053 	.word	0x08001053
 8001070:	08001053 	.word	0x08001053
 8001074:	080010cb 	.word	0x080010cb
 8001078:	08001053 	.word	0x08001053
 800107c:	080010e5 	.word	0x080010e5
 8001080:	08001053 	.word	0x08001053
 8001084:	08001053 	.word	0x08001053
 8001088:	080010b7 	.word	0x080010b7
 800108c:	2864      	cmp	r0, #100	@ 0x64
 800108e:	d1e0      	bne.n	8001052 <tfp_printf+0x3e>
            case 'd': _tfp_print_signed(va_arg(va, int)); break;
 8001090:	9b01      	ldr	r3, [sp, #4]
 8001092:	681d      	ldr	r5, [r3, #0]
 8001094:	1d1a      	adds	r2, r3, #4
    if (i < 0) {
 8001096:	2d00      	cmp	r5, #0
            case 'd': _tfp_print_signed(va_arg(va, int)); break;
 8001098:	9201      	str	r2, [sp, #4]
    if (i < 0) {
 800109a:	da03      	bge.n	80010a4 <tfp_printf+0x90>
        i = -i;
 800109c:	426d      	negs	r5, r5
        _tfp_putc('-');
 800109e:	202d      	movs	r0, #45	@ 0x2d
 80010a0:	f7ff ff6a 	bl	8000f78 <_tfp_putc>
    _tfp_print_unsigned((uint32_t)i, 10);
 80010a4:	210a      	movs	r1, #10
 80010a6:	4628      	mov	r0, r5
                _tfp_print_unsigned((uintptr_t)va_arg(va, void*), 16);
 80010a8:	f7ff ff78 	bl	8000f9c <_tfp_print_unsigned>
                break;
 80010ac:	e015      	b.n	80010da <tfp_printf+0xc6>
 80010ae:	4d12      	ldr	r5, [pc, #72]	@ (80010f8 <tfp_printf+0xe4>)
    while (*s) _tfp_putc(*s++);
 80010b0:	f815 0b01 	ldrb.w	r0, [r5], #1
 80010b4:	b9e0      	cbnz	r0, 80010f0 <tfp_printf+0xdc>
                _tfp_print_unsigned((uintptr_t)va_arg(va, void*), 16);
 80010b6:	9b01      	ldr	r3, [sp, #4]
 80010b8:	2110      	movs	r1, #16
 80010ba:	1d1a      	adds	r2, r3, #4
 80010bc:	9201      	str	r2, [sp, #4]
 80010be:	e015      	b.n	80010ec <tfp_printf+0xd8>
            case 'c': _tfp_putc((char)va_arg(va, int)); break;
 80010c0:	9b01      	ldr	r3, [sp, #4]
 80010c2:	1d1a      	adds	r2, r3, #4
 80010c4:	7818      	ldrb	r0, [r3, #0]
 80010c6:	9201      	str	r2, [sp, #4]
 80010c8:	e7c3      	b.n	8001052 <tfp_printf+0x3e>
            case 's': _tfp_puts(va_arg(va, char*)); break;
 80010ca:	9b01      	ldr	r3, [sp, #4]
 80010cc:	681d      	ldr	r5, [r3, #0]
 80010ce:	1d1a      	adds	r2, r3, #4
 80010d0:	3d01      	subs	r5, #1
 80010d2:	9201      	str	r2, [sp, #4]
    while (*s) _tfp_putc(*s++);
 80010d4:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 80010d8:	b908      	cbnz	r0, 80010de <tfp_printf+0xca>
        ch = *fmt++;
 80010da:	3402      	adds	r4, #2
 80010dc:	e7a0      	b.n	8001020 <tfp_printf+0xc>
    while (*s) _tfp_putc(*s++);
 80010de:	f7ff ff4b 	bl	8000f78 <_tfp_putc>
 80010e2:	e7f7      	b.n	80010d4 <tfp_printf+0xc0>
            case 'u': _tfp_print_unsigned(va_arg(va, uint32_t), 10); break;
 80010e4:	9b01      	ldr	r3, [sp, #4]
 80010e6:	210a      	movs	r1, #10
 80010e8:	1d1a      	adds	r2, r3, #4
 80010ea:	9201      	str	r2, [sp, #4]
                _tfp_print_unsigned((uintptr_t)va_arg(va, void*), 16);
 80010ec:	6818      	ldr	r0, [r3, #0]
 80010ee:	e7db      	b.n	80010a8 <tfp_printf+0x94>
    while (*s) _tfp_putc(*s++);
 80010f0:	f7ff ff42 	bl	8000f78 <_tfp_putc>
 80010f4:	e7dc      	b.n	80010b0 <tfp_printf+0x9c>
 80010f6:	bf00      	nop
 80010f8:	0800565a 	.word	0x0800565a

080010fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80010fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001134 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001100:	f7ff ff30 	bl	8000f64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001104:	480c      	ldr	r0, [pc, #48]	@ (8001138 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001106:	490d      	ldr	r1, [pc, #52]	@ (800113c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001108:	4a0d      	ldr	r2, [pc, #52]	@ (8001140 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800110a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800110c:	e002      	b.n	8001114 <LoopCopyDataInit>

0800110e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800110e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001110:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001112:	3304      	adds	r3, #4

08001114 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001114:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001116:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001118:	d3f9      	bcc.n	800110e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800111a:	4a0a      	ldr	r2, [pc, #40]	@ (8001144 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800111c:	4c0a      	ldr	r4, [pc, #40]	@ (8001148 <LoopFillZerobss+0x22>)
  movs r3, #0
 800111e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001120:	e001      	b.n	8001126 <LoopFillZerobss>

08001122 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001122:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001124:	3204      	adds	r2, #4

08001126 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001126:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001128:	d3fb      	bcc.n	8001122 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800112a:	f003 fb39 	bl	80047a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800112e:	f7ff fc7f 	bl	8000a30 <main>
  bx  lr    
 8001132:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001134:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001138:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800113c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001140:	08005b40 	.word	0x08005b40
  ldr r2, =_sbss
 8001144:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001148:	20001aa0 	.word	0x20001aa0

0800114c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800114c:	e7fe      	b.n	800114c <ADC_IRQHandler>

0800114e <HAL_MspDeInit>:

/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
 800114e:	4770      	bx	lr

08001150 <HAL_DeInit>:
{
 8001150:	b510      	push	{r4, lr}
  __HAL_RCC_APB1_FORCE_RESET();
 8001152:	4b09      	ldr	r3, [pc, #36]	@ (8001178 <HAL_DeInit+0x28>)
 8001154:	f04f 32ff 	mov.w	r2, #4294967295
  __HAL_RCC_APB1_RELEASE_RESET();
 8001158:	2400      	movs	r4, #0
  __HAL_RCC_APB1_FORCE_RESET();
 800115a:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 800115c:	621c      	str	r4, [r3, #32]
  __HAL_RCC_APB2_FORCE_RESET();
 800115e:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 8001160:	625c      	str	r4, [r3, #36]	@ 0x24
  __HAL_RCC_AHB1_FORCE_RESET();
 8001162:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8001164:	611c      	str	r4, [r3, #16]
  __HAL_RCC_AHB2_FORCE_RESET();
 8001166:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 8001168:	615c      	str	r4, [r3, #20]
  __HAL_RCC_AHB3_FORCE_RESET();
 800116a:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 800116c:	619c      	str	r4, [r3, #24]
  HAL_MspDeInit();
 800116e:	f7ff ffee 	bl	800114e <HAL_MspDeInit>
}
 8001172:	4620      	mov	r0, r4
 8001174:	bd10      	pop	{r4, pc}
 8001176:	bf00      	nop
 8001178:	40023800 	.word	0x40023800

0800117c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800117c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800117e:	4b0e      	ldr	r3, [pc, #56]	@ (80011b8 <HAL_InitTick+0x3c>)
{
 8001180:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001182:	781a      	ldrb	r2, [r3, #0]
 8001184:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001188:	fbb3 f3f2 	udiv	r3, r3, r2
 800118c:	4a0b      	ldr	r2, [pc, #44]	@ (80011bc <HAL_InitTick+0x40>)
 800118e:	6810      	ldr	r0, [r2, #0]
 8001190:	fbb0 f0f3 	udiv	r0, r0, r3
 8001194:	f000 f88a 	bl	80012ac <HAL_SYSTICK_Config>
 8001198:	4604      	mov	r4, r0
 800119a:	b958      	cbnz	r0, 80011b4 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800119c:	2d0f      	cmp	r5, #15
 800119e:	d809      	bhi.n	80011b4 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011a0:	4602      	mov	r2, r0
 80011a2:	4629      	mov	r1, r5
 80011a4:	f04f 30ff 	mov.w	r0, #4294967295
 80011a8:	f000 f84e 	bl	8001248 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011ac:	4b04      	ldr	r3, [pc, #16]	@ (80011c0 <HAL_InitTick+0x44>)
 80011ae:	4620      	mov	r0, r4
 80011b0:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80011b2:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80011b4:	2001      	movs	r0, #1
 80011b6:	e7fc      	b.n	80011b2 <HAL_InitTick+0x36>
 80011b8:	20000004 	.word	0x20000004
 80011bc:	20000000 	.word	0x20000000
 80011c0:	20000008 	.word	0x20000008

080011c4 <HAL_Init>:
{
 80011c4:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011c6:	2003      	movs	r0, #3
 80011c8:	f000 f82c 	bl	8001224 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80011cc:	200f      	movs	r0, #15
 80011ce:	f7ff ffd5 	bl	800117c <HAL_InitTick>
  HAL_MspInit();
 80011d2:	f7ff fdcf 	bl	8000d74 <HAL_MspInit>
}
 80011d6:	2000      	movs	r0, #0
 80011d8:	bd08      	pop	{r3, pc}
	...

080011dc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80011dc:	4a03      	ldr	r2, [pc, #12]	@ (80011ec <HAL_IncTick+0x10>)
 80011de:	4b04      	ldr	r3, [pc, #16]	@ (80011f0 <HAL_IncTick+0x14>)
 80011e0:	6811      	ldr	r1, [r2, #0]
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	440b      	add	r3, r1
 80011e6:	6013      	str	r3, [r2, #0]
}
 80011e8:	4770      	bx	lr
 80011ea:	bf00      	nop
 80011ec:	20001934 	.word	0x20001934
 80011f0:	20000004 	.word	0x20000004

080011f4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80011f4:	4b01      	ldr	r3, [pc, #4]	@ (80011fc <HAL_GetTick+0x8>)
 80011f6:	6818      	ldr	r0, [r3, #0]
}
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	20001934 	.word	0x20001934

08001200 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001200:	b538      	push	{r3, r4, r5, lr}
 8001202:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001204:	f7ff fff6 	bl	80011f4 <HAL_GetTick>
 8001208:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800120a:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800120c:	bf1e      	ittt	ne
 800120e:	4b04      	ldrne	r3, [pc, #16]	@ (8001220 <HAL_Delay+0x20>)
 8001210:	781b      	ldrbne	r3, [r3, #0]
 8001212:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001214:	f7ff ffee 	bl	80011f4 <HAL_GetTick>
 8001218:	1b43      	subs	r3, r0, r5
 800121a:	42a3      	cmp	r3, r4
 800121c:	d3fa      	bcc.n	8001214 <HAL_Delay+0x14>
  {
  }
}
 800121e:	bd38      	pop	{r3, r4, r5, pc}
 8001220:	20000004 	.word	0x20000004

08001224 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001224:	4907      	ldr	r1, [pc, #28]	@ (8001244 <HAL_NVIC_SetPriorityGrouping+0x20>)
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001226:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001228:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800122a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800122e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8001232:	0412      	lsls	r2, r2, #16
 8001234:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001236:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001238:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800123c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8001240:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001242:	4770      	bx	lr
 8001244:	e000ed00 	.word	0xe000ed00

08001248 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001248:	4b16      	ldr	r3, [pc, #88]	@ (80012a4 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800124a:	b530      	push	{r4, r5, lr}
 800124c:	68dc      	ldr	r4, [r3, #12]
 800124e:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001252:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001256:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001258:	2b04      	cmp	r3, #4
 800125a:	bf28      	it	cs
 800125c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800125e:	2d06      	cmp	r5, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001260:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001264:	bf8c      	ite	hi
 8001266:	3c03      	subhi	r4, #3
 8001268:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800126a:	fa05 f303 	lsl.w	r3, r5, r3
  if ((int32_t)(IRQn) >= 0)
 800126e:	2800      	cmp	r0, #0
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001270:	fa05 f504 	lsl.w	r5, r5, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001274:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001278:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800127c:	fa03 f304 	lsl.w	r3, r3, r4
 8001280:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001284:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001288:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 800128a:	db06      	blt.n	800129a <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800128c:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8001290:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8001294:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001298:	bd30      	pop	{r4, r5, pc}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800129a:	f000 000f 	and.w	r0, r0, #15
 800129e:	4a02      	ldr	r2, [pc, #8]	@ (80012a8 <HAL_NVIC_SetPriority+0x60>)
 80012a0:	5413      	strb	r3, [r2, r0]
 80012a2:	e7f9      	b.n	8001298 <HAL_NVIC_SetPriority+0x50>
 80012a4:	e000ed00 	.word	0xe000ed00
 80012a8:	e000ed14 	.word	0xe000ed14

080012ac <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012ac:	3801      	subs	r0, #1
 80012ae:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80012b2:	d20b      	bcs.n	80012cc <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012b4:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012b8:	4a05      	ldr	r2, [pc, #20]	@ (80012d0 <HAL_SYSTICK_Config+0x24>)
 80012ba:	21f0      	movs	r1, #240	@ 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012bc:	6158      	str	r0, [r3, #20]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012be:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012c0:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012c4:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012c6:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012c8:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012ca:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80012cc:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80012ce:	4770      	bx	lr
 80012d0:	e000ed00 	.word	0xe000ed00

080012d4 <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80012d4:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80012d8:	4b04      	ldr	r3, [pc, #16]	@ (80012ec <HAL_MPU_Disable+0x18>)
 80012da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80012dc:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80012e0:	625a      	str	r2, [r3, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80012e2:	2200      	movs	r2, #0
 80012e4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 80012e8:	4770      	bx	lr
 80012ea:	bf00      	nop
 80012ec:	e000ed00 	.word	0xe000ed00

080012f0 <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80012f0:	4b06      	ldr	r3, [pc, #24]	@ (800130c <HAL_MPU_Enable+0x1c>)
 80012f2:	f040 0001 	orr.w	r0, r0, #1
 80012f6:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80012fa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80012fc:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001300:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001302:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001306:	f3bf 8f6f 	isb	sy
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800130a:	4770      	bx	lr
 800130c:	e000ed00 	.word	0xe000ed00

08001310 <HAL_MPU_ConfigRegion>:
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001310:	7843      	ldrb	r3, [r0, #1]
 8001312:	4a14      	ldr	r2, [pc, #80]	@ (8001364 <HAL_MPU_ConfigRegion+0x54>)
 8001314:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001318:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 800131c:	f023 0301 	bic.w	r3, r3, #1
 8001320:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001324:	6843      	ldr	r3, [r0, #4]
 8001326:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800132a:	7ac3      	ldrb	r3, [r0, #11]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800132c:	7b01      	ldrb	r1, [r0, #12]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800132e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001330:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001334:	7801      	ldrb	r1, [r0, #0]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001336:	430b      	orrs	r3, r1
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001338:	7a81      	ldrb	r1, [r0, #10]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800133a:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800133e:	7b41      	ldrb	r1, [r0, #13]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001340:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001344:	7b81      	ldrb	r1, [r0, #14]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001346:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800134a:	7bc1      	ldrb	r1, [r0, #15]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800134c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001350:	7a41      	ldrb	r1, [r0, #9]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001352:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001356:	7a01      	ldrb	r1, [r0, #8]
 8001358:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800135c:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
}
 8001360:	4770      	bx	lr
 8001362:	bf00      	nop
 8001364:	e000ed00 	.word	0xe000ed00

08001368 <FLASH_Program_DoubleWord>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8001368:	490a      	ldr	r1, [pc, #40]	@ (8001394 <FLASH_Program_DoubleWord+0x2c>)
{
 800136a:	b510      	push	{r4, lr}
  FLASH->CR &= CR_PSIZE_MASK;
 800136c:	690c      	ldr	r4, [r1, #16]
 800136e:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
 8001372:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001374:	690c      	ldr	r4, [r1, #16]
 8001376:	f444 7440 	orr.w	r4, r4, #768	@ 0x300
 800137a:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_CR_PG;
 800137c:	690c      	ldr	r4, [r1, #16]
 800137e:	f044 0401 	orr.w	r4, r4, #1
 8001382:	610c      	str	r4, [r1, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8001384:	6002      	str	r2, [r0, #0]
 8001386:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 800138a:	6043      	str	r3, [r0, #4]
  __ASM volatile ("dsb 0xF":::"memory");
 800138c:	f3bf 8f4f 	dsb	sy

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001390:	bd10      	pop	{r4, pc}
 8001392:	bf00      	nop
 8001394:	40023c00 	.word	0x40023c00

08001398 <FLASH_Program_Word>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8001398:	4b08      	ldr	r3, [pc, #32]	@ (80013bc <FLASH_Program_Word+0x24>)
 800139a:	691a      	ldr	r2, [r3, #16]
 800139c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80013a0:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80013a2:	691a      	ldr	r2, [r3, #16]
 80013a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80013a8:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 80013aa:	691a      	ldr	r2, [r3, #16]
 80013ac:	f042 0201 	orr.w	r2, r2, #1
 80013b0:	611a      	str	r2, [r3, #16]

  *(__IO uint32_t*)Address = Data;
 80013b2:	6001      	str	r1, [r0, #0]
 80013b4:	f3bf 8f4f 	dsb	sy
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	40023c00 	.word	0x40023c00

080013c0 <FLASH_Program_HalfWord>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 80013c0:	4b08      	ldr	r3, [pc, #32]	@ (80013e4 <FLASH_Program_HalfWord+0x24>)
 80013c2:	691a      	ldr	r2, [r3, #16]
 80013c4:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80013c8:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80013ca:	691a      	ldr	r2, [r3, #16]
 80013cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80013d0:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 80013d2:	691a      	ldr	r2, [r3, #16]
 80013d4:	f042 0201 	orr.w	r2, r2, #1
 80013d8:	611a      	str	r2, [r3, #16]

  *(__IO uint16_t*)Address = Data;
 80013da:	8001      	strh	r1, [r0, #0]
 80013dc:	f3bf 8f4f 	dsb	sy

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
  
}
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	40023c00 	.word	0x40023c00

080013e8 <FLASH_Program_Byte>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 80013e8:	4b07      	ldr	r3, [pc, #28]	@ (8001408 <FLASH_Program_Byte+0x20>)
 80013ea:	691a      	ldr	r2, [r3, #16]
 80013ec:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80013f0:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80013f2:	691a      	ldr	r2, [r3, #16]
 80013f4:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 80013f6:	691a      	ldr	r2, [r3, #16]
 80013f8:	f042 0201 	orr.w	r2, r2, #1
 80013fc:	611a      	str	r2, [r3, #16]

  *(__IO uint8_t*)Address = Data;
 80013fe:	7001      	strb	r1, [r0, #0]
 8001400:	f3bf 8f4f 	dsb	sy

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	40023c00 	.word	0x40023c00

0800140c <FLASH_SetErrorCode>:
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800140c:	4a16      	ldr	r2, [pc, #88]	@ (8001468 <FLASH_SetErrorCode+0x5c>)
 800140e:	68d3      	ldr	r3, [r2, #12]
 8001410:	079b      	lsls	r3, r3, #30
 8001412:	d504      	bpl.n	800141e <FLASH_SetErrorCode+0x12>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001414:	4915      	ldr	r1, [pc, #84]	@ (800146c <FLASH_SetErrorCode+0x60>)
 8001416:	698b      	ldr	r3, [r1, #24]
 8001418:	f043 0320 	orr.w	r3, r3, #32
 800141c:	618b      	str	r3, [r1, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800141e:	68d3      	ldr	r3, [r2, #12]
 8001420:	06d8      	lsls	r0, r3, #27
 8001422:	d504      	bpl.n	800142e <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001424:	4a11      	ldr	r2, [pc, #68]	@ (800146c <FLASH_SetErrorCode+0x60>)
 8001426:	6993      	ldr	r3, [r2, #24]
 8001428:	f043 0310 	orr.w	r3, r3, #16
 800142c:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800142e:	4a0e      	ldr	r2, [pc, #56]	@ (8001468 <FLASH_SetErrorCode+0x5c>)
 8001430:	68d3      	ldr	r3, [r2, #12]
 8001432:	0699      	lsls	r1, r3, #26
 8001434:	d504      	bpl.n	8001440 <FLASH_SetErrorCode+0x34>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8001436:	490d      	ldr	r1, [pc, #52]	@ (800146c <FLASH_SetErrorCode+0x60>)
 8001438:	698b      	ldr	r3, [r1, #24]
 800143a:	f043 0308 	orr.w	r3, r3, #8
 800143e:	618b      	str	r3, [r1, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8001440:	68d3      	ldr	r3, [r2, #12]
 8001442:	065a      	lsls	r2, r3, #25
 8001444:	d504      	bpl.n	8001450 <FLASH_SetErrorCode+0x44>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8001446:	4a09      	ldr	r2, [pc, #36]	@ (800146c <FLASH_SetErrorCode+0x60>)
 8001448:	6993      	ldr	r3, [r2, #24]
 800144a:	f043 0304 	orr.w	r3, r3, #4
 800144e:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ERSERR) != RESET)
 8001450:	4a05      	ldr	r2, [pc, #20]	@ (8001468 <FLASH_SetErrorCode+0x5c>)
 8001452:	68d3      	ldr	r3, [r2, #12]
 8001454:	061b      	lsls	r3, r3, #24
 8001456:	d504      	bpl.n	8001462 <FLASH_SetErrorCode+0x56>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_ERS;
 8001458:	4904      	ldr	r1, [pc, #16]	@ (800146c <FLASH_SetErrorCode+0x60>)
 800145a:	698b      	ldr	r3, [r1, #24]
 800145c:	f043 0302 	orr.w	r3, r3, #2
 8001460:	618b      	str	r3, [r1, #24]
   pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
  }  
#endif /* FLASH_OPTCR2_PCROP */
  
  /* Clear error programming flags */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8001462:	23f2      	movs	r3, #242	@ 0xf2
 8001464:	60d3      	str	r3, [r2, #12]
}
 8001466:	4770      	bx	lr
 8001468:	40023c00 	.word	0x40023c00
 800146c:	20001938 	.word	0x20001938

08001470 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001470:	4b06      	ldr	r3, [pc, #24]	@ (800148c <HAL_FLASH_Unlock+0x1c>)
 8001472:	691a      	ldr	r2, [r3, #16]
 8001474:	2a00      	cmp	r2, #0
 8001476:	da07      	bge.n	8001488 <HAL_FLASH_Unlock+0x18>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001478:	4a05      	ldr	r2, [pc, #20]	@ (8001490 <HAL_FLASH_Unlock+0x20>)
 800147a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800147c:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 8001480:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001482:	6918      	ldr	r0, [r3, #16]
 8001484:	0fc0      	lsrs	r0, r0, #31
 8001486:	4770      	bx	lr
  HAL_StatusTypeDef status = HAL_OK;
 8001488:	2000      	movs	r0, #0
}
 800148a:	4770      	bx	lr
 800148c:	40023c00 	.word	0x40023c00
 8001490:	45670123 	.word	0x45670123

08001494 <HAL_FLASH_Lock>:
  FLASH->CR |= FLASH_CR_LOCK;
 8001494:	4a03      	ldr	r2, [pc, #12]	@ (80014a4 <HAL_FLASH_Lock+0x10>)
}
 8001496:	2000      	movs	r0, #0
  FLASH->CR |= FLASH_CR_LOCK;
 8001498:	6913      	ldr	r3, [r2, #16]
 800149a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800149e:	6113      	str	r3, [r2, #16]
}
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	40023c00 	.word	0x40023c00

080014a8 <FLASH_WaitForLastOperation>:
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80014a8:	4b13      	ldr	r3, [pc, #76]	@ (80014f8 <FLASH_WaitForLastOperation+0x50>)
 80014aa:	2200      	movs	r2, #0
{ 
 80014ac:	b570      	push	{r4, r5, r6, lr}
 80014ae:	4604      	mov	r4, r0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80014b0:	619a      	str	r2, [r3, #24]
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80014b2:	4d12      	ldr	r5, [pc, #72]	@ (80014fc <FLASH_WaitForLastOperation+0x54>)
  tickstart = HAL_GetTick();
 80014b4:	f7ff fe9e 	bl	80011f4 <HAL_GetTick>
 80014b8:	4606      	mov	r6, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80014ba:	68eb      	ldr	r3, [r5, #12]
 80014bc:	03da      	lsls	r2, r3, #15
 80014be:	d407      	bmi.n	80014d0 <FLASH_WaitForLastOperation+0x28>
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ALL_ERRORS) != RESET)
 80014c0:	68eb      	ldr	r3, [r5, #12]
 80014c2:	f013 0ff2 	tst.w	r3, #242	@ 0xf2
 80014c6:	d00e      	beq.n	80014e6 <FLASH_WaitForLastOperation+0x3e>
    FLASH_SetErrorCode();
 80014c8:	f7ff ffa0 	bl	800140c <FLASH_SetErrorCode>
    return HAL_ERROR;
 80014cc:	2001      	movs	r0, #1
 80014ce:	e003      	b.n	80014d8 <FLASH_WaitForLastOperation+0x30>
    if(Timeout != HAL_MAX_DELAY)
 80014d0:	1c61      	adds	r1, r4, #1
 80014d2:	d0f2      	beq.n	80014ba <FLASH_WaitForLastOperation+0x12>
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 80014d4:	b90c      	cbnz	r4, 80014da <FLASH_WaitForLastOperation+0x32>
        return HAL_TIMEOUT;
 80014d6:	2003      	movs	r0, #3
}  
 80014d8:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 80014da:	f7ff fe8b 	bl	80011f4 <HAL_GetTick>
 80014de:	1b80      	subs	r0, r0, r6
 80014e0:	42a0      	cmp	r0, r4
 80014e2:	d9ea      	bls.n	80014ba <FLASH_WaitForLastOperation+0x12>
 80014e4:	e7f7      	b.n	80014d6 <FLASH_WaitForLastOperation+0x2e>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80014e6:	68eb      	ldr	r3, [r5, #12]
 80014e8:	07db      	lsls	r3, r3, #31
 80014ea:	d401      	bmi.n	80014f0 <FLASH_WaitForLastOperation+0x48>
  return HAL_OK;
 80014ec:	2000      	movs	r0, #0
 80014ee:	e7f3      	b.n	80014d8 <FLASH_WaitForLastOperation+0x30>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80014f0:	2301      	movs	r3, #1
 80014f2:	60eb      	str	r3, [r5, #12]
 80014f4:	e7fa      	b.n	80014ec <FLASH_WaitForLastOperation+0x44>
 80014f6:	bf00      	nop
 80014f8:	20001938 	.word	0x20001938
 80014fc:	40023c00 	.word	0x40023c00

08001500 <HAL_FLASH_Program>:
{
 8001500:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 8001504:	4f1b      	ldr	r7, [pc, #108]	@ (8001574 <HAL_FLASH_Program+0x74>)
{
 8001506:	4698      	mov	r8, r3
 8001508:	4606      	mov	r6, r0
 800150a:	460c      	mov	r4, r1
  __HAL_LOCK(&pFlash);
 800150c:	7d3b      	ldrb	r3, [r7, #20]
{
 800150e:	4615      	mov	r5, r2
  __HAL_LOCK(&pFlash);
 8001510:	2b01      	cmp	r3, #1
 8001512:	d02d      	beq.n	8001570 <HAL_FLASH_Program+0x70>
 8001514:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001516:	f24c 3050 	movw	r0, #50000	@ 0xc350
  __HAL_LOCK(&pFlash);
 800151a:	753b      	strb	r3, [r7, #20]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800151c:	f7ff ffc4 	bl	80014a8 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8001520:	b990      	cbnz	r0, 8001548 <HAL_FLASH_Program+0x48>
    switch(TypeProgram)
 8001522:	2e03      	cmp	r6, #3
 8001524:	d807      	bhi.n	8001536 <HAL_FLASH_Program+0x36>
 8001526:	e8df f006 	tbb	[pc, r6]
 800152a:	1302      	.short	0x1302
 800152c:	1d18      	.short	0x1d18
        FLASH_Program_Byte(Address, (uint8_t) Data);
 800152e:	b2e9      	uxtb	r1, r5
 8001530:	4620      	mov	r0, r4
 8001532:	f7ff ff59 	bl	80013e8 <FLASH_Program_Byte>
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001536:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800153a:	f7ff ffb5 	bl	80014a8 <FLASH_WaitForLastOperation>
    FLASH->CR &= (~FLASH_CR_PG);
 800153e:	4a0e      	ldr	r2, [pc, #56]	@ (8001578 <HAL_FLASH_Program+0x78>)
 8001540:	6913      	ldr	r3, [r2, #16]
 8001542:	f023 0301 	bic.w	r3, r3, #1
 8001546:	6113      	str	r3, [r2, #16]
  __HAL_UNLOCK(&pFlash);
 8001548:	2300      	movs	r3, #0
 800154a:	753b      	strb	r3, [r7, #20]
}
 800154c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8001550:	b2a9      	uxth	r1, r5
 8001552:	4620      	mov	r0, r4
 8001554:	f7ff ff34 	bl	80013c0 <FLASH_Program_HalfWord>
        break;
 8001558:	e7ed      	b.n	8001536 <HAL_FLASH_Program+0x36>
        FLASH_Program_Word(Address, (uint32_t) Data);
 800155a:	4629      	mov	r1, r5
 800155c:	4620      	mov	r0, r4
 800155e:	f7ff ff1b 	bl	8001398 <FLASH_Program_Word>
        break;
 8001562:	e7e8      	b.n	8001536 <HAL_FLASH_Program+0x36>
        FLASH_Program_DoubleWord(Address, Data);
 8001564:	462a      	mov	r2, r5
 8001566:	4643      	mov	r3, r8
 8001568:	4620      	mov	r0, r4
 800156a:	f7ff fefd 	bl	8001368 <FLASH_Program_DoubleWord>
        break;
 800156e:	e7e2      	b.n	8001536 <HAL_FLASH_Program+0x36>
  __HAL_LOCK(&pFlash);
 8001570:	2002      	movs	r0, #2
 8001572:	e7eb      	b.n	800154c <HAL_FLASH_Program+0x4c>
 8001574:	20001938 	.word	0x20001938
 8001578:	40023c00 	.word	0x40023c00

0800157c <FLASH_MassErase>:
{
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  /* if the previous operation is completed, proceed to erase all sectors */
  FLASH->CR &= CR_PSIZE_MASK;
 800157c:	4b08      	ldr	r3, [pc, #32]	@ (80015a0 <FLASH_MassErase+0x24>)
 800157e:	691a      	ldr	r2, [r3, #16]
 8001580:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8001584:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_MER;
 8001586:	691a      	ldr	r2, [r3, #16]
 8001588:	f042 0204 	orr.w	r2, r2, #4
 800158c:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8);
 800158e:	691a      	ldr	r2, [r3, #16]
 8001590:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8001594:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001598:	611a      	str	r2, [r3, #16]
 800159a:	f3bf 8f4f 	dsb	sy
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 800159e:	4770      	bx	lr
 80015a0:	40023c00 	.word	0x40023c00

080015a4 <FLASH_Erase_Sector>:
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
  }

  /* If the previous operation is completed, proceed to erase the sector */
  FLASH->CR &= CR_PSIZE_MASK;
 80015a4:	4b0e      	ldr	r3, [pc, #56]	@ (80015e0 <FLASH_Erase_Sector+0x3c>)
 80015a6:	2902      	cmp	r1, #2
 80015a8:	691a      	ldr	r2, [r3, #16]
 80015aa:	bf94      	ite	ls
 80015ac:	0209      	lslls	r1, r1, #8
{
 80015ae:	f44f 7140 	movhi.w	r1, #768	@ 0x300
  FLASH->CR &= CR_PSIZE_MASK;
 80015b2:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80015b6:	611a      	str	r2, [r3, #16]
  FLASH->CR |= tmp_psize;
 80015b8:	691a      	ldr	r2, [r3, #16]
 80015ba:	430a      	orrs	r2, r1
 80015bc:	611a      	str	r2, [r3, #16]
  FLASH->CR &= SECTOR_MASK;
 80015be:	691a      	ldr	r2, [r3, #16]
 80015c0:	f022 02f8 	bic.w	r2, r2, #248	@ 0xf8
 80015c4:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80015c6:	691a      	ldr	r2, [r3, #16]
 80015c8:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3
 80015cc:	f040 0002 	orr.w	r0, r0, #2
 80015d0:	6118      	str	r0, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80015d2:	691a      	ldr	r2, [r3, #16]
 80015d4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80015d8:	611a      	str	r2, [r3, #16]
 80015da:	f3bf 8f4f 	dsb	sy
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 80015de:	4770      	bx	lr
 80015e0:	40023c00 	.word	0x40023c00

080015e4 <HAL_FLASHEx_Erase>:
{
 80015e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 80015e8:	f8df 8090 	ldr.w	r8, [pc, #144]	@ 800167c <HAL_FLASHEx_Erase+0x98>
{
 80015ec:	4605      	mov	r5, r0
 80015ee:	460f      	mov	r7, r1
  __HAL_LOCK(&pFlash);
 80015f0:	f898 3014 	ldrb.w	r3, [r8, #20]
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d03d      	beq.n	8001674 <HAL_FLASHEx_Erase+0x90>
 80015f8:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80015fa:	f24c 3050 	movw	r0, #50000	@ 0xc350
  __HAL_LOCK(&pFlash);
 80015fe:	f888 3014 	strb.w	r3, [r8, #20]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001602:	f7ff ff51 	bl	80014a8 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8001606:	4604      	mov	r4, r0
 8001608:	b990      	cbnz	r0, 8001630 <HAL_FLASHEx_Erase+0x4c>
    *SectorError = 0xFFFFFFFFU;
 800160a:	f04f 33ff 	mov.w	r3, #4294967295
 800160e:	603b      	str	r3, [r7, #0]
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001610:	682b      	ldr	r3, [r5, #0]
 8001612:	2b01      	cmp	r3, #1
 8001614:	d112      	bne.n	800163c <HAL_FLASHEx_Erase+0x58>
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange);      
 8001616:	7b28      	ldrb	r0, [r5, #12]
 8001618:	f7ff ffb0 	bl	800157c <FLASH_MassErase>
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800161c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001620:	f7ff ff42 	bl	80014a8 <FLASH_WaitForLastOperation>
      FLASH->CR &= (~FLASH_MER_BIT);
 8001624:	4a14      	ldr	r2, [pc, #80]	@ (8001678 <HAL_FLASHEx_Erase+0x94>)
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001626:	4604      	mov	r4, r0
      FLASH->CR &= (~FLASH_MER_BIT);
 8001628:	6913      	ldr	r3, [r2, #16]
 800162a:	f023 0304 	bic.w	r3, r3, #4
 800162e:	6113      	str	r3, [r2, #16]
  __HAL_UNLOCK(&pFlash);
 8001630:	2300      	movs	r3, #0
 8001632:	f888 3014 	strb.w	r3, [r8, #20]
}
 8001636:	4620      	mov	r0, r4
 8001638:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800163c:	686e      	ldr	r6, [r5, #4]
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 800163e:	f8df 9038 	ldr.w	r9, [pc, #56]	@ 8001678 <HAL_FLASHEx_Erase+0x94>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001642:	e9d5 2301 	ldrd	r2, r3, [r5, #4]
 8001646:	4413      	add	r3, r2
 8001648:	42b3      	cmp	r3, r6
 800164a:	d9f1      	bls.n	8001630 <HAL_FLASHEx_Erase+0x4c>
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800164c:	7b29      	ldrb	r1, [r5, #12]
 800164e:	4630      	mov	r0, r6
 8001650:	f7ff ffa8 	bl	80015a4 <FLASH_Erase_Sector>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001654:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001658:	f7ff ff26 	bl	80014a8 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 800165c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8001660:	f023 037a 	bic.w	r3, r3, #122	@ 0x7a
 8001664:	f8c9 3010 	str.w	r3, [r9, #16]
        if(status != HAL_OK) 
 8001668:	b110      	cbz	r0, 8001670 <HAL_FLASHEx_Erase+0x8c>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800166a:	4604      	mov	r4, r0
          *SectorError = index;
 800166c:	603e      	str	r6, [r7, #0]
          break;
 800166e:	e7df      	b.n	8001630 <HAL_FLASHEx_Erase+0x4c>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001670:	3601      	adds	r6, #1
 8001672:	e7e6      	b.n	8001642 <HAL_FLASHEx_Erase+0x5e>
  __HAL_LOCK(&pFlash);
 8001674:	2402      	movs	r4, #2
 8001676:	e7de      	b.n	8001636 <HAL_FLASHEx_Erase+0x52>
 8001678:	40023c00 	.word	0x40023c00
 800167c:	20001938 	.word	0x20001938

08001680 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001680:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001684:	2300      	movs	r3, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001686:	f8df 91bc 	ldr.w	r9, [pc, #444]	@ 8001844 <HAL_GPIO_Init+0x1c4>
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800168a:	4a6c      	ldr	r2, [pc, #432]	@ (800183c <HAL_GPIO_Init+0x1bc>)
    ioposition = ((uint32_t)0x01) << position;
 800168c:	2401      	movs	r4, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800168e:	680d      	ldr	r5, [r1, #0]
    ioposition = ((uint32_t)0x01) << position;
 8001690:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001692:	ea04 0605 	and.w	r6, r4, r5
    if (iocurrent == ioposition)
 8001696:	43ac      	bics	r4, r5
 8001698:	f040 80b7 	bne.w	800180a <HAL_GPIO_Init+0x18a>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800169c:	684d      	ldr	r5, [r1, #4]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800169e:	2703      	movs	r7, #3
 80016a0:	ea4f 0e43 	mov.w	lr, r3, lsl #1
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80016a4:	f005 0403 	and.w	r4, r5, #3
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80016a8:	fa07 fc0e 	lsl.w	ip, r7, lr
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80016ac:	1e67      	subs	r7, r4, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80016ae:	ea6f 0c0c 	mvn.w	ip, ip
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80016b2:	2f01      	cmp	r7, #1
 80016b4:	d834      	bhi.n	8001720 <HAL_GPIO_Init+0xa0>
        temp = GPIOx->OSPEEDR;
 80016b6:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80016b8:	ea07 080c 	and.w	r8, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2));
 80016bc:	68cf      	ldr	r7, [r1, #12]
 80016be:	fa07 f70e 	lsl.w	r7, r7, lr
 80016c2:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OSPEEDR = temp;
 80016c6:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80016c8:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80016ca:	ea27 0806 	bic.w	r8, r7, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016ce:	f3c5 1700 	ubfx	r7, r5, #4, #1
 80016d2:	409f      	lsls	r7, r3
 80016d4:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 80016d8:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 80016da:	68c7      	ldr	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016dc:	2c02      	cmp	r4, #2
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80016de:	ea07 080c 	and.w	r8, r7, ip
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80016e2:	688f      	ldr	r7, [r1, #8]
 80016e4:	fa07 f70e 	lsl.w	r7, r7, lr
 80016e8:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->PUPDR = temp;
 80016ec:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016ee:	d119      	bne.n	8001724 <HAL_GPIO_Init+0xa4>
        temp = GPIOx->AFR[position >> 3];
 80016f0:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80016f4:	f003 0a07 	and.w	sl, r3, #7
 80016f8:	f04f 0b0f 	mov.w	fp, #15
 80016fc:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8001700:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
        temp = GPIOx->AFR[position >> 3];
 8001704:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001708:	fa0b fb0a 	lsl.w	fp, fp, sl
 800170c:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001710:	690f      	ldr	r7, [r1, #16]
 8001712:	fa07 f70a 	lsl.w	r7, r7, sl
 8001716:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3] = temp;
 800171a:	f8c8 7020 	str.w	r7, [r8, #32]
 800171e:	e001      	b.n	8001724 <HAL_GPIO_Init+0xa4>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001720:	2c03      	cmp	r4, #3
 8001722:	d1da      	bne.n	80016da <HAL_GPIO_Init+0x5a>
      temp = GPIOx->MODER;
 8001724:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001726:	fa04 f40e 	lsl.w	r4, r4, lr
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800172a:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800172e:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001732:	ea44 0407 	orr.w	r4, r4, r7
      GPIOx->MODER = temp;
 8001736:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001738:	d067      	beq.n	800180a <HAL_GPIO_Init+0x18a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800173a:	f8d9 4044 	ldr.w	r4, [r9, #68]	@ 0x44
 800173e:	f023 0703 	bic.w	r7, r3, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001742:	f003 0c03 	and.w	ip, r3, #3
 8001746:	f04f 0e0f 	mov.w	lr, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800174a:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 800174e:	f107 4780 	add.w	r7, r7, #1073741824	@ 0x40000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001752:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001756:	f8c9 4044 	str.w	r4, [r9, #68]	@ 0x44
 800175a:	f507 379c 	add.w	r7, r7, #79872	@ 0x13800
 800175e:	f8d9 4044 	ldr.w	r4, [r9, #68]	@ 0x44
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001762:	fa0e fe0c 	lsl.w	lr, lr, ip
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001766:	f404 4480 	and.w	r4, r4, #16384	@ 0x4000
 800176a:	9401      	str	r4, [sp, #4]
 800176c:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 800176e:	68bc      	ldr	r4, [r7, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001770:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001774:	4c32      	ldr	r4, [pc, #200]	@ (8001840 <HAL_GPIO_Init+0x1c0>)
 8001776:	42a0      	cmp	r0, r4
 8001778:	d04e      	beq.n	8001818 <HAL_GPIO_Init+0x198>
 800177a:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800177e:	42a0      	cmp	r0, r4
 8001780:	d04c      	beq.n	800181c <HAL_GPIO_Init+0x19c>
 8001782:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001786:	42a0      	cmp	r0, r4
 8001788:	d04a      	beq.n	8001820 <HAL_GPIO_Init+0x1a0>
 800178a:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800178e:	42a0      	cmp	r0, r4
 8001790:	d048      	beq.n	8001824 <HAL_GPIO_Init+0x1a4>
 8001792:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001796:	42a0      	cmp	r0, r4
 8001798:	d046      	beq.n	8001828 <HAL_GPIO_Init+0x1a8>
 800179a:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800179e:	42a0      	cmp	r0, r4
 80017a0:	d044      	beq.n	800182c <HAL_GPIO_Init+0x1ac>
 80017a2:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80017a6:	42a0      	cmp	r0, r4
 80017a8:	d042      	beq.n	8001830 <HAL_GPIO_Init+0x1b0>
 80017aa:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80017ae:	42a0      	cmp	r0, r4
 80017b0:	d040      	beq.n	8001834 <HAL_GPIO_Init+0x1b4>
 80017b2:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80017b6:	42a0      	cmp	r0, r4
 80017b8:	d03e      	beq.n	8001838 <HAL_GPIO_Init+0x1b8>
 80017ba:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80017be:	42a0      	cmp	r0, r4
 80017c0:	bf14      	ite	ne
 80017c2:	240a      	movne	r4, #10
 80017c4:	2409      	moveq	r4, #9
 80017c6:	fa04 f40c 	lsl.w	r4, r4, ip
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80017ca:	f415 1f80 	tst.w	r5, #1048576	@ 0x100000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80017ce:	ea44 040e 	orr.w	r4, r4, lr
        SYSCFG->EXTICR[position >> 2] = temp;
 80017d2:	60bc      	str	r4, [r7, #8]
        temp &= ~((uint32_t)iocurrent);
 80017d4:	ea6f 0706 	mvn.w	r7, r6
        temp = EXTI->RTSR;
 80017d8:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 80017da:	bf0c      	ite	eq
 80017dc:	403c      	andeq	r4, r7
        {
          temp |= iocurrent;
 80017de:	4334      	orrne	r4, r6
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80017e0:	f415 1f00 	tst.w	r5, #2097152	@ 0x200000
        EXTI->RTSR = temp;
 80017e4:	6094      	str	r4, [r2, #8]
        temp = EXTI->FTSR;
 80017e6:	68d4      	ldr	r4, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
 80017e8:	bf0c      	ite	eq
 80017ea:	403c      	andeq	r4, r7
        {
          temp |= iocurrent;
 80017ec:	4334      	orrne	r4, r6
        }
        EXTI->FTSR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80017ee:	f415 3f00 	tst.w	r5, #131072	@ 0x20000
        EXTI->FTSR = temp;
 80017f2:	60d4      	str	r4, [r2, #12]
        temp = EXTI->EMR;
 80017f4:	6854      	ldr	r4, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
 80017f6:	bf0c      	ite	eq
 80017f8:	403c      	andeq	r4, r7
        {
          temp |= iocurrent;
 80017fa:	4334      	orrne	r4, r6
        EXTI->EMR = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80017fc:	03ed      	lsls	r5, r5, #15
        EXTI->EMR = temp;
 80017fe:	6054      	str	r4, [r2, #4]
        temp = EXTI->IMR;
 8001800:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001802:	bf54      	ite	pl
 8001804:	403c      	andpl	r4, r7
        {
          temp |= iocurrent;
 8001806:	4334      	orrmi	r4, r6
        }
        EXTI->IMR = temp;
 8001808:	6014      	str	r4, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800180a:	3301      	adds	r3, #1
 800180c:	2b10      	cmp	r3, #16
 800180e:	f47f af3d 	bne.w	800168c <HAL_GPIO_Init+0xc>
      }
    }
  }
}
 8001812:	b003      	add	sp, #12
 8001814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001818:	2400      	movs	r4, #0
 800181a:	e7d4      	b.n	80017c6 <HAL_GPIO_Init+0x146>
 800181c:	2401      	movs	r4, #1
 800181e:	e7d2      	b.n	80017c6 <HAL_GPIO_Init+0x146>
 8001820:	2402      	movs	r4, #2
 8001822:	e7d0      	b.n	80017c6 <HAL_GPIO_Init+0x146>
 8001824:	2403      	movs	r4, #3
 8001826:	e7ce      	b.n	80017c6 <HAL_GPIO_Init+0x146>
 8001828:	2404      	movs	r4, #4
 800182a:	e7cc      	b.n	80017c6 <HAL_GPIO_Init+0x146>
 800182c:	2405      	movs	r4, #5
 800182e:	e7ca      	b.n	80017c6 <HAL_GPIO_Init+0x146>
 8001830:	2406      	movs	r4, #6
 8001832:	e7c8      	b.n	80017c6 <HAL_GPIO_Init+0x146>
 8001834:	2407      	movs	r4, #7
 8001836:	e7c6      	b.n	80017c6 <HAL_GPIO_Init+0x146>
 8001838:	2408      	movs	r4, #8
 800183a:	e7c4      	b.n	80017c6 <HAL_GPIO_Init+0x146>
 800183c:	40013c00 	.word	0x40013c00
 8001840:	40020000 	.word	0x40020000
 8001844:	40023800 	.word	0x40023800

08001848 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001848:	6903      	ldr	r3, [r0, #16]
 800184a:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800184c:	bf14      	ite	ne
 800184e:	2001      	movne	r0, #1
 8001850:	2000      	moveq	r0, #0
 8001852:	4770      	bx	lr

08001854 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001854:	b10a      	cbz	r2, 800185a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001856:	6181      	str	r1, [r0, #24]
  }
}
 8001858:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800185a:	0409      	lsls	r1, r1, #16
 800185c:	e7fb      	b.n	8001856 <HAL_GPIO_WritePin+0x2>

0800185e <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800185e:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001860:	ea01 0203 	and.w	r2, r1, r3
 8001864:	ea21 0103 	bic.w	r1, r1, r3
 8001868:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800186c:	6181      	str	r1, [r0, #24]
}
 800186e:	4770      	bx	lr

08001870 <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001870:	4a02      	ldr	r2, [pc, #8]	@ (800187c <HAL_PWR_EnableBkUpAccess+0xc>)
 8001872:	6813      	ldr	r3, [r2, #0]
 8001874:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001878:	6013      	str	r3, [r2, #0]
}
 800187a:	4770      	bx	lr
 800187c:	40007000 	.word	0x40007000

08001880 <HAL_PWREx_DisableBkUpReg>:
/**
  * @brief Disables the Backup Regulator.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_DisableBkUpReg(void)
{
 8001880:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0;
  
  /* Disable Backup regulator */
  PWR->CSR1 &= (uint32_t)~((uint32_t)PWR_CSR1_BRE);
 8001882:	4c0c      	ldr	r4, [pc, #48]	@ (80018b4 <HAL_PWREx_DisableBkUpReg+0x34>)
 8001884:	6863      	ldr	r3, [r4, #4]
 8001886:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800188a:	6063      	str	r3, [r4, #4]
  
  /* Workaround for the following hardware bug: */
  /* Id 19: PWR : No STANDBY wake-up when Back-up RAM enabled (ref. Errata Sheet p23) */
  PWR->CSR1 |= PWR_CSR1_EIWUP;
 800188c:	6863      	ldr	r3, [r4, #4]
 800188e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001892:	6063      	str	r3, [r4, #4]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001894:	f7ff fcae 	bl	80011f4 <HAL_GetTick>
 8001898:	4605      	mov	r5, r0

  /* Wait till Backup regulator ready flag is set */  
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) != RESET)
 800189a:	6860      	ldr	r0, [r4, #4]
 800189c:	f010 0008 	ands.w	r0, r0, #8
 80018a0:	d100      	bne.n	80018a4 <HAL_PWREx_DisableBkUpReg+0x24>
    {
      return HAL_TIMEOUT;
    } 
  }
  return HAL_OK;
}
 80018a2:	bd38      	pop	{r3, r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > PWR_BKPREG_TIMEOUT_VALUE)
 80018a4:	f7ff fca6 	bl	80011f4 <HAL_GetTick>
 80018a8:	1b40      	subs	r0, r0, r5
 80018aa:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80018ae:	d9f4      	bls.n	800189a <HAL_PWREx_DisableBkUpReg+0x1a>
      return HAL_TIMEOUT;
 80018b0:	2003      	movs	r0, #3
 80018b2:	e7f6      	b.n	80018a2 <HAL_PWREx_DisableBkUpReg+0x22>
 80018b4:	40007000 	.word	0x40007000

080018b8 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 80018b8:	b570      	push	{r4, r5, r6, lr}

  /* Get Start Tick */
  tickstart = HAL_GetTick();

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80018ba:	4c47      	ldr	r4, [pc, #284]	@ (80019d8 <HAL_RCC_DeInit+0x120>)
  tickstart = HAL_GetTick();
 80018bc:	f7ff fc9a 	bl	80011f4 <HAL_GetTick>
 80018c0:	4605      	mov	r5, r0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80018c2:	6823      	ldr	r3, [r4, #0]
 80018c4:	f043 0301 	orr.w	r3, r3, #1
 80018c8:	6023      	str	r3, [r4, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80018ca:	6823      	ldr	r3, [r4, #0]
 80018cc:	079e      	lsls	r6, r3, #30
 80018ce:	d55d      	bpl.n	800198c <HAL_RCC_DeInit+0xd4>
      return HAL_TIMEOUT;
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 80018d0:	6823      	ldr	r3, [r4, #0]
  CLEAR_REG(RCC->CFGR);

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018d2:	f241 3688 	movw	r6, #5000	@ 0x1388
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 80018d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80018da:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80018dc:	f7ff fc8a 	bl	80011f4 <HAL_GetTick>
  CLEAR_REG(RCC->CFGR);
 80018e0:	2300      	movs	r3, #0
  tickstart = HAL_GetTick();
 80018e2:	4605      	mov	r5, r0
  CLEAR_REG(RCC->CFGR);
 80018e4:	60a3      	str	r3, [r4, #8]
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 80018e6:	4c3c      	ldr	r4, [pc, #240]	@ (80019d8 <HAL_RCC_DeInit+0x120>)
 80018e8:	68a3      	ldr	r3, [r4, #8]
 80018ea:	f013 0f0c 	tst.w	r3, #12
 80018ee:	d154      	bne.n	800199a <HAL_RCC_DeInit+0xe2>
      return HAL_TIMEOUT;
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80018f0:	f7ff fc80 	bl	80011f4 <HAL_GetTick>

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 80018f4:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80018f6:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 80018f8:	f423 2350 	bic.w	r3, r3, #851968	@ 0xd0000
 80018fc:	6023      	str	r3, [r4, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 80018fe:	4c36      	ldr	r4, [pc, #216]	@ (80019d8 <HAL_RCC_DeInit+0x120>)
 8001900:	6823      	ldr	r3, [r4, #0]
 8001902:	0398      	lsls	r0, r3, #14
 8001904:	d44f      	bmi.n	80019a6 <HAL_RCC_DeInit+0xee>
      return HAL_TIMEOUT;
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8001906:	f7ff fc75 	bl	80011f4 <HAL_GetTick>

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800190a:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800190c:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800190e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001912:	6023      	str	r3, [r4, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8001914:	4c30      	ldr	r4, [pc, #192]	@ (80019d8 <HAL_RCC_DeInit+0x120>)
 8001916:	6823      	ldr	r3, [r4, #0]
 8001918:	0199      	lsls	r1, r3, #6
 800191a:	d44a      	bmi.n	80019b2 <HAL_RCC_DeInit+0xfa>
      return HAL_TIMEOUT;
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800191c:	f7ff fc6a 	bl	80011f4 <HAL_GetTick>

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 8001920:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8001922:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 8001924:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8001928:	6023      	str	r3, [r4, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 800192a:	4c2b      	ldr	r4, [pc, #172]	@ (80019d8 <HAL_RCC_DeInit+0x120>)
 800192c:	6823      	ldr	r3, [r4, #0]
 800192e:	011a      	lsls	r2, r3, #4
 8001930:	d445      	bmi.n	80019be <HAL_RCC_DeInit+0x106>
      return HAL_TIMEOUT;
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8001932:	f7ff fc5f 	bl	80011f4 <HAL_GetTick>

  /* Reset PLLSAI bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAION);
 8001936:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8001938:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAION);
 800193a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800193e:	6023      	str	r3, [r4, #0]

  /* Wait till PLLSAI is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) != RESET)
 8001940:	4c25      	ldr	r4, [pc, #148]	@ (80019d8 <HAL_RCC_DeInit+0x120>)
 8001942:	6823      	ldr	r3, [r4, #0]
 8001944:	009b      	lsls	r3, r3, #2
 8001946:	d440      	bmi.n	80019ca <HAL_RCC_DeInit+0x112>
      return HAL_TIMEOUT;
    }
  }

  /* Once PLL, PLLI2S and PLLSAI are OFF, reset PLLCFGR register to default value */
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | 0x20000000U;
 8001948:	4b24      	ldr	r3, [pc, #144]	@ (80019dc <HAL_RCC_DeInit+0x124>)

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 800194a:	4a25      	ldr	r2, [pc, #148]	@ (80019e0 <HAL_RCC_DeInit+0x128>)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | 0x20000000U;
 800194c:	6063      	str	r3, [r4, #4]
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
 800194e:	3b10      	subs	r3, #16
 8001950:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2 | 0x20000000U;
 8001954:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE | RCC_CIR_PLLI2SRDYIE | RCC_CIR_PLLSAIRDYIE);
 8001958:	68e3      	ldr	r3, [r4, #12]
 800195a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800195e:	60e3      	str	r3, [r4, #12]
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC | RCC_CIR_PLLI2SRDYC | RCC_CIR_PLLSAIRDYC | RCC_CIR_CSSC);
 8001960:	68e3      	ldr	r3, [r4, #12]
 8001962:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001966:	60e3      	str	r3, [r4, #12]
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8001968:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 800196a:	f023 0301 	bic.w	r3, r3, #1
 800196e:	6763      	str	r3, [r4, #116]	@ 0x74
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8001970:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8001972:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001976:	6763      	str	r3, [r4, #116]	@ 0x74
  SystemCoreClock = HSI_VALUE;
 8001978:	4b1a      	ldr	r3, [pc, #104]	@ (80019e4 <HAL_RCC_DeInit+0x12c>)
 800197a:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800197c:	4b1a      	ldr	r3, [pc, #104]	@ (80019e8 <HAL_RCC_DeInit+0x130>)
 800197e:	6818      	ldr	r0, [r3, #0]
 8001980:	f7ff fbfc 	bl	800117c <HAL_InitTick>
 8001984:	3800      	subs	r0, #0
 8001986:	bf18      	it	ne
 8001988:	2001      	movne	r0, #1
 800198a:	e005      	b.n	8001998 <HAL_RCC_DeInit+0xe0>
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800198c:	f7ff fc32 	bl	80011f4 <HAL_GetTick>
 8001990:	1b40      	subs	r0, r0, r5
 8001992:	2802      	cmp	r0, #2
 8001994:	d999      	bls.n	80018ca <HAL_RCC_DeInit+0x12>
      return HAL_TIMEOUT;
 8001996:	2003      	movs	r0, #3
  }
  else
  {
    return HAL_OK;
  }
}
 8001998:	bd70      	pop	{r4, r5, r6, pc}
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800199a:	f7ff fc2b 	bl	80011f4 <HAL_GetTick>
 800199e:	1b40      	subs	r0, r0, r5
 80019a0:	42b0      	cmp	r0, r6
 80019a2:	d9a1      	bls.n	80018e8 <HAL_RCC_DeInit+0x30>
 80019a4:	e7f7      	b.n	8001996 <HAL_RCC_DeInit+0xde>
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019a6:	f7ff fc25 	bl	80011f4 <HAL_GetTick>
 80019aa:	1b40      	subs	r0, r0, r5
 80019ac:	2864      	cmp	r0, #100	@ 0x64
 80019ae:	d9a7      	bls.n	8001900 <HAL_RCC_DeInit+0x48>
 80019b0:	e7f1      	b.n	8001996 <HAL_RCC_DeInit+0xde>
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019b2:	f7ff fc1f 	bl	80011f4 <HAL_GetTick>
 80019b6:	1b40      	subs	r0, r0, r5
 80019b8:	2802      	cmp	r0, #2
 80019ba:	d9ac      	bls.n	8001916 <HAL_RCC_DeInit+0x5e>
 80019bc:	e7eb      	b.n	8001996 <HAL_RCC_DeInit+0xde>
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80019be:	f7ff fc19 	bl	80011f4 <HAL_GetTick>
 80019c2:	1b40      	subs	r0, r0, r5
 80019c4:	2864      	cmp	r0, #100	@ 0x64
 80019c6:	d9b1      	bls.n	800192c <HAL_RCC_DeInit+0x74>
 80019c8:	e7e5      	b.n	8001996 <HAL_RCC_DeInit+0xde>
    if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80019ca:	f7ff fc13 	bl	80011f4 <HAL_GetTick>
 80019ce:	1b40      	subs	r0, r0, r5
 80019d0:	2864      	cmp	r0, #100	@ 0x64
 80019d2:	d9b6      	bls.n	8001942 <HAL_RCC_DeInit+0x8a>
 80019d4:	e7df      	b.n	8001996 <HAL_RCC_DeInit+0xde>
 80019d6:	bf00      	nop
 80019d8:	40023800 	.word	0x40023800
 80019dc:	24003010 	.word	0x24003010
 80019e0:	00f42400 	.word	0x00f42400
 80019e4:	20000000 	.word	0x20000000
 80019e8:	20000008 	.word	0x20000008

080019ec <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019ec:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80019f0:	4604      	mov	r4, r0
 80019f2:	b340      	cbz	r0, 8001a46 <HAL_RCC_OscConfig+0x5a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019f4:	6803      	ldr	r3, [r0, #0]
 80019f6:	07de      	lsls	r6, r3, #31
 80019f8:	d410      	bmi.n	8001a1c <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019fa:	6823      	ldr	r3, [r4, #0]
 80019fc:	079d      	lsls	r5, r3, #30
 80019fe:	d461      	bmi.n	8001ac4 <HAL_RCC_OscConfig+0xd8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a00:	6823      	ldr	r3, [r4, #0]
 8001a02:	0719      	lsls	r1, r3, #28
 8001a04:	f100 80a6 	bmi.w	8001b54 <HAL_RCC_OscConfig+0x168>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a08:	6823      	ldr	r3, [r4, #0]
 8001a0a:	075a      	lsls	r2, r3, #29
 8001a0c:	f100 80c7 	bmi.w	8001b9e <HAL_RCC_OscConfig+0x1b2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a10:	69a2      	ldr	r2, [r4, #24]
 8001a12:	2a00      	cmp	r2, #0
 8001a14:	f040 8130 	bne.w	8001c78 <HAL_RCC_OscConfig+0x28c>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 8001a18:	2000      	movs	r0, #0
 8001a1a:	e02c      	b.n	8001a76 <HAL_RCC_OscConfig+0x8a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a1c:	4b94      	ldr	r3, [pc, #592]	@ (8001c70 <HAL_RCC_OscConfig+0x284>)
 8001a1e:	689a      	ldr	r2, [r3, #8]
 8001a20:	f002 020c 	and.w	r2, r2, #12
 8001a24:	2a04      	cmp	r2, #4
 8001a26:	d007      	beq.n	8001a38 <HAL_RCC_OscConfig+0x4c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a28:	689a      	ldr	r2, [r3, #8]
 8001a2a:	f002 020c 	and.w	r2, r2, #12
 8001a2e:	2a08      	cmp	r2, #8
 8001a30:	d10b      	bne.n	8001a4a <HAL_RCC_OscConfig+0x5e>
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	0259      	lsls	r1, r3, #9
 8001a36:	d508      	bpl.n	8001a4a <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a38:	4b8d      	ldr	r3, [pc, #564]	@ (8001c70 <HAL_RCC_OscConfig+0x284>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	039a      	lsls	r2, r3, #14
 8001a3e:	d5dc      	bpl.n	80019fa <HAL_RCC_OscConfig+0xe>
 8001a40:	6863      	ldr	r3, [r4, #4]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d1d9      	bne.n	80019fa <HAL_RCC_OscConfig+0xe>
    return HAL_ERROR;
 8001a46:	2001      	movs	r0, #1
 8001a48:	e015      	b.n	8001a76 <HAL_RCC_OscConfig+0x8a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a4a:	6863      	ldr	r3, [r4, #4]
 8001a4c:	4d88      	ldr	r5, [pc, #544]	@ (8001c70 <HAL_RCC_OscConfig+0x284>)
 8001a4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a52:	d113      	bne.n	8001a7c <HAL_RCC_OscConfig+0x90>
 8001a54:	682b      	ldr	r3, [r5, #0]
 8001a56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a5a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001a5c:	f7ff fbca 	bl	80011f4 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a60:	4e83      	ldr	r6, [pc, #524]	@ (8001c70 <HAL_RCC_OscConfig+0x284>)
        tickstart = HAL_GetTick();
 8001a62:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a64:	6833      	ldr	r3, [r6, #0]
 8001a66:	039b      	lsls	r3, r3, #14
 8001a68:	d4c7      	bmi.n	80019fa <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a6a:	f7ff fbc3 	bl	80011f4 <HAL_GetTick>
 8001a6e:	1b40      	subs	r0, r0, r5
 8001a70:	2864      	cmp	r0, #100	@ 0x64
 8001a72:	d9f7      	bls.n	8001a64 <HAL_RCC_OscConfig+0x78>
            return HAL_TIMEOUT;
 8001a74:	2003      	movs	r0, #3
}
 8001a76:	b002      	add	sp, #8
 8001a78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a7c:	b99b      	cbnz	r3, 8001aa6 <HAL_RCC_OscConfig+0xba>
 8001a7e:	682b      	ldr	r3, [r5, #0]
 8001a80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a84:	602b      	str	r3, [r5, #0]
 8001a86:	682b      	ldr	r3, [r5, #0]
 8001a88:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a8c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001a8e:	f7ff fbb1 	bl	80011f4 <HAL_GetTick>
 8001a92:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a94:	682b      	ldr	r3, [r5, #0]
 8001a96:	039f      	lsls	r7, r3, #14
 8001a98:	d5af      	bpl.n	80019fa <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a9a:	f7ff fbab 	bl	80011f4 <HAL_GetTick>
 8001a9e:	1b80      	subs	r0, r0, r6
 8001aa0:	2864      	cmp	r0, #100	@ 0x64
 8001aa2:	d9f7      	bls.n	8001a94 <HAL_RCC_OscConfig+0xa8>
 8001aa4:	e7e6      	b.n	8001a74 <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001aa6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001aaa:	682b      	ldr	r3, [r5, #0]
 8001aac:	d103      	bne.n	8001ab6 <HAL_RCC_OscConfig+0xca>
 8001aae:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ab2:	602b      	str	r3, [r5, #0]
 8001ab4:	e7ce      	b.n	8001a54 <HAL_RCC_OscConfig+0x68>
 8001ab6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001aba:	602b      	str	r3, [r5, #0]
 8001abc:	682b      	ldr	r3, [r5, #0]
 8001abe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ac2:	e7ca      	b.n	8001a5a <HAL_RCC_OscConfig+0x6e>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ac4:	4b6a      	ldr	r3, [pc, #424]	@ (8001c70 <HAL_RCC_OscConfig+0x284>)
 8001ac6:	689a      	ldr	r2, [r3, #8]
 8001ac8:	f012 0f0c 	tst.w	r2, #12
 8001acc:	d007      	beq.n	8001ade <HAL_RCC_OscConfig+0xf2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ace:	689a      	ldr	r2, [r3, #8]
 8001ad0:	f002 020c 	and.w	r2, r2, #12
 8001ad4:	2a08      	cmp	r2, #8
 8001ad6:	d111      	bne.n	8001afc <HAL_RCC_OscConfig+0x110>
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	025d      	lsls	r5, r3, #9
 8001adc:	d40e      	bmi.n	8001afc <HAL_RCC_OscConfig+0x110>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ade:	4a64      	ldr	r2, [pc, #400]	@ (8001c70 <HAL_RCC_OscConfig+0x284>)
 8001ae0:	6813      	ldr	r3, [r2, #0]
 8001ae2:	0799      	lsls	r1, r3, #30
 8001ae4:	d502      	bpl.n	8001aec <HAL_RCC_OscConfig+0x100>
 8001ae6:	68e3      	ldr	r3, [r4, #12]
 8001ae8:	2b01      	cmp	r3, #1
 8001aea:	d1ac      	bne.n	8001a46 <HAL_RCC_OscConfig+0x5a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001aec:	6813      	ldr	r3, [r2, #0]
 8001aee:	6921      	ldr	r1, [r4, #16]
 8001af0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8001af4:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001af8:	6013      	str	r3, [r2, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001afa:	e781      	b.n	8001a00 <HAL_RCC_OscConfig+0x14>
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001afc:	68e3      	ldr	r3, [r4, #12]
 8001afe:	4d5c      	ldr	r5, [pc, #368]	@ (8001c70 <HAL_RCC_OscConfig+0x284>)
 8001b00:	b1bb      	cbz	r3, 8001b32 <HAL_RCC_OscConfig+0x146>
        __HAL_RCC_HSI_ENABLE();
 8001b02:	682b      	ldr	r3, [r5, #0]
 8001b04:	f043 0301 	orr.w	r3, r3, #1
 8001b08:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001b0a:	f7ff fb73 	bl	80011f4 <HAL_GetTick>
 8001b0e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b10:	682b      	ldr	r3, [r5, #0]
 8001b12:	079b      	lsls	r3, r3, #30
 8001b14:	d507      	bpl.n	8001b26 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b16:	682b      	ldr	r3, [r5, #0]
 8001b18:	6922      	ldr	r2, [r4, #16]
 8001b1a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8001b1e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001b22:	602b      	str	r3, [r5, #0]
 8001b24:	e76c      	b.n	8001a00 <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b26:	f7ff fb65 	bl	80011f4 <HAL_GetTick>
 8001b2a:	1b80      	subs	r0, r0, r6
 8001b2c:	2802      	cmp	r0, #2
 8001b2e:	d9ef      	bls.n	8001b10 <HAL_RCC_OscConfig+0x124>
 8001b30:	e7a0      	b.n	8001a74 <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_HSI_DISABLE();
 8001b32:	682b      	ldr	r3, [r5, #0]
 8001b34:	f023 0301 	bic.w	r3, r3, #1
 8001b38:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001b3a:	f7ff fb5b 	bl	80011f4 <HAL_GetTick>
 8001b3e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b40:	682b      	ldr	r3, [r5, #0]
 8001b42:	079f      	lsls	r7, r3, #30
 8001b44:	f57f af5c 	bpl.w	8001a00 <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b48:	f7ff fb54 	bl	80011f4 <HAL_GetTick>
 8001b4c:	1b80      	subs	r0, r0, r6
 8001b4e:	2802      	cmp	r0, #2
 8001b50:	d9f6      	bls.n	8001b40 <HAL_RCC_OscConfig+0x154>
 8001b52:	e78f      	b.n	8001a74 <HAL_RCC_OscConfig+0x88>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001b54:	6963      	ldr	r3, [r4, #20]
 8001b56:	4d46      	ldr	r5, [pc, #280]	@ (8001c70 <HAL_RCC_OscConfig+0x284>)
 8001b58:	b183      	cbz	r3, 8001b7c <HAL_RCC_OscConfig+0x190>
      __HAL_RCC_LSI_ENABLE();
 8001b5a:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8001b5c:	f043 0301 	orr.w	r3, r3, #1
 8001b60:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 8001b62:	f7ff fb47 	bl	80011f4 <HAL_GetTick>
 8001b66:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b68:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8001b6a:	079b      	lsls	r3, r3, #30
 8001b6c:	f53f af4c 	bmi.w	8001a08 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b70:	f7ff fb40 	bl	80011f4 <HAL_GetTick>
 8001b74:	1b80      	subs	r0, r0, r6
 8001b76:	2802      	cmp	r0, #2
 8001b78:	d9f6      	bls.n	8001b68 <HAL_RCC_OscConfig+0x17c>
 8001b7a:	e77b      	b.n	8001a74 <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_LSI_DISABLE();
 8001b7c:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8001b7e:	f023 0301 	bic.w	r3, r3, #1
 8001b82:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 8001b84:	f7ff fb36 	bl	80011f4 <HAL_GetTick>
 8001b88:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b8a:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8001b8c:	079f      	lsls	r7, r3, #30
 8001b8e:	f57f af3b 	bpl.w	8001a08 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b92:	f7ff fb2f 	bl	80011f4 <HAL_GetTick>
 8001b96:	1b80      	subs	r0, r0, r6
 8001b98:	2802      	cmp	r0, #2
 8001b9a:	d9f6      	bls.n	8001b8a <HAL_RCC_OscConfig+0x19e>
 8001b9c:	e76a      	b.n	8001a74 <HAL_RCC_OscConfig+0x88>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b9e:	4b34      	ldr	r3, [pc, #208]	@ (8001c70 <HAL_RCC_OscConfig+0x284>)
 8001ba0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ba2:	00d5      	lsls	r5, r2, #3
 8001ba4:	d427      	bmi.n	8001bf6 <HAL_RCC_OscConfig+0x20a>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ba6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
      pwrclkchanged = SET;
 8001ba8:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001baa:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001bae:	641a      	str	r2, [r3, #64]	@ 0x40
 8001bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bb6:	9301      	str	r3, [sp, #4]
 8001bb8:	9b01      	ldr	r3, [sp, #4]
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001bba:	4d2e      	ldr	r5, [pc, #184]	@ (8001c74 <HAL_RCC_OscConfig+0x288>)
 8001bbc:	682b      	ldr	r3, [r5, #0]
 8001bbe:	05d8      	lsls	r0, r3, #23
 8001bc0:	d51b      	bpl.n	8001bfa <HAL_RCC_OscConfig+0x20e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bc2:	68a3      	ldr	r3, [r4, #8]
 8001bc4:	4d2a      	ldr	r5, [pc, #168]	@ (8001c70 <HAL_RCC_OscConfig+0x284>)
 8001bc6:	2b01      	cmp	r3, #1
 8001bc8:	d127      	bne.n	8001c1a <HAL_RCC_OscConfig+0x22e>
 8001bca:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8001bcc:	f043 0301 	orr.w	r3, r3, #1
 8001bd0:	672b      	str	r3, [r5, #112]	@ 0x70
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bd2:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8001bd6:	f7ff fb0d 	bl	80011f4 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bda:	4e25      	ldr	r6, [pc, #148]	@ (8001c70 <HAL_RCC_OscConfig+0x284>)
      tickstart = HAL_GetTick();
 8001bdc:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bde:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8001be0:	079a      	lsls	r2, r3, #30
 8001be2:	d53f      	bpl.n	8001c64 <HAL_RCC_OscConfig+0x278>
    if (pwrclkchanged == SET)
 8001be4:	2f00      	cmp	r7, #0
 8001be6:	f43f af13 	beq.w	8001a10 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bea:	4a21      	ldr	r2, [pc, #132]	@ (8001c70 <HAL_RCC_OscConfig+0x284>)
 8001bec:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8001bee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001bf2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bf4:	e70c      	b.n	8001a10 <HAL_RCC_OscConfig+0x24>
  FlagStatus pwrclkchanged = RESET;
 8001bf6:	2700      	movs	r7, #0
 8001bf8:	e7df      	b.n	8001bba <HAL_RCC_OscConfig+0x1ce>
      PWR->CR1 |= PWR_CR1_DBP;
 8001bfa:	682b      	ldr	r3, [r5, #0]
 8001bfc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c00:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8001c02:	f7ff faf7 	bl	80011f4 <HAL_GetTick>
 8001c06:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c08:	682b      	ldr	r3, [r5, #0]
 8001c0a:	05d9      	lsls	r1, r3, #23
 8001c0c:	d4d9      	bmi.n	8001bc2 <HAL_RCC_OscConfig+0x1d6>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c0e:	f7ff faf1 	bl	80011f4 <HAL_GetTick>
 8001c12:	1b80      	subs	r0, r0, r6
 8001c14:	2864      	cmp	r0, #100	@ 0x64
 8001c16:	d9f7      	bls.n	8001c08 <HAL_RCC_OscConfig+0x21c>
 8001c18:	e72c      	b.n	8001a74 <HAL_RCC_OscConfig+0x88>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c1a:	b9ab      	cbnz	r3, 8001c48 <HAL_RCC_OscConfig+0x25c>
 8001c1c:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c1e:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c22:	f023 0301 	bic.w	r3, r3, #1
 8001c26:	672b      	str	r3, [r5, #112]	@ 0x70
 8001c28:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8001c2a:	f023 0304 	bic.w	r3, r3, #4
 8001c2e:	672b      	str	r3, [r5, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8001c30:	f7ff fae0 	bl	80011f4 <HAL_GetTick>
 8001c34:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c36:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8001c38:	079b      	lsls	r3, r3, #30
 8001c3a:	d5d3      	bpl.n	8001be4 <HAL_RCC_OscConfig+0x1f8>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c3c:	f7ff fada 	bl	80011f4 <HAL_GetTick>
 8001c40:	1b80      	subs	r0, r0, r6
 8001c42:	4540      	cmp	r0, r8
 8001c44:	d9f7      	bls.n	8001c36 <HAL_RCC_OscConfig+0x24a>
 8001c46:	e715      	b.n	8001a74 <HAL_RCC_OscConfig+0x88>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c48:	2b05      	cmp	r3, #5
 8001c4a:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8001c4c:	d103      	bne.n	8001c56 <HAL_RCC_OscConfig+0x26a>
 8001c4e:	f043 0304 	orr.w	r3, r3, #4
 8001c52:	672b      	str	r3, [r5, #112]	@ 0x70
 8001c54:	e7b9      	b.n	8001bca <HAL_RCC_OscConfig+0x1de>
 8001c56:	f023 0301 	bic.w	r3, r3, #1
 8001c5a:	672b      	str	r3, [r5, #112]	@ 0x70
 8001c5c:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8001c5e:	f023 0304 	bic.w	r3, r3, #4
 8001c62:	e7b5      	b.n	8001bd0 <HAL_RCC_OscConfig+0x1e4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c64:	f7ff fac6 	bl	80011f4 <HAL_GetTick>
 8001c68:	1b40      	subs	r0, r0, r5
 8001c6a:	4540      	cmp	r0, r8
 8001c6c:	d9b7      	bls.n	8001bde <HAL_RCC_OscConfig+0x1f2>
 8001c6e:	e701      	b.n	8001a74 <HAL_RCC_OscConfig+0x88>
 8001c70:	40023800 	.word	0x40023800
 8001c74:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c78:	4d38      	ldr	r5, [pc, #224]	@ (8001d5c <HAL_RCC_OscConfig+0x370>)
 8001c7a:	68ab      	ldr	r3, [r5, #8]
 8001c7c:	f003 030c 	and.w	r3, r3, #12
 8001c80:	2b08      	cmp	r3, #8
 8001c82:	d041      	beq.n	8001d08 <HAL_RCC_OscConfig+0x31c>
        __HAL_RCC_PLL_DISABLE();
 8001c84:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c86:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001c88:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001c8c:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c8e:	d12e      	bne.n	8001cee <HAL_RCC_OscConfig+0x302>
        tickstart = HAL_GetTick();
 8001c90:	f7ff fab0 	bl	80011f4 <HAL_GetTick>
 8001c94:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c96:	682b      	ldr	r3, [r5, #0]
 8001c98:	0199      	lsls	r1, r3, #6
 8001c9a:	d422      	bmi.n	8001ce2 <HAL_RCC_OscConfig+0x2f6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c9c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001c9e:	085b      	lsrs	r3, r3, #1
 8001ca0:	1e5a      	subs	r2, r3, #1
 8001ca2:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 8001ca6:	430b      	orrs	r3, r1
 8001ca8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001cac:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001cae:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001cb2:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8001cb4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001cb8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001cbc:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001cbe:	682b      	ldr	r3, [r5, #0]
 8001cc0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001cc4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001cc6:	f7ff fa95 	bl	80011f4 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cca:	4d24      	ldr	r5, [pc, #144]	@ (8001d5c <HAL_RCC_OscConfig+0x370>)
        tickstart = HAL_GetTick();
 8001ccc:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cce:	682b      	ldr	r3, [r5, #0]
 8001cd0:	019a      	lsls	r2, r3, #6
 8001cd2:	f53f aea1 	bmi.w	8001a18 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cd6:	f7ff fa8d 	bl	80011f4 <HAL_GetTick>
 8001cda:	1b00      	subs	r0, r0, r4
 8001cdc:	2802      	cmp	r0, #2
 8001cde:	d9f6      	bls.n	8001cce <HAL_RCC_OscConfig+0x2e2>
 8001ce0:	e6c8      	b.n	8001a74 <HAL_RCC_OscConfig+0x88>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ce2:	f7ff fa87 	bl	80011f4 <HAL_GetTick>
 8001ce6:	1b80      	subs	r0, r0, r6
 8001ce8:	2802      	cmp	r0, #2
 8001cea:	d9d4      	bls.n	8001c96 <HAL_RCC_OscConfig+0x2aa>
 8001cec:	e6c2      	b.n	8001a74 <HAL_RCC_OscConfig+0x88>
        tickstart = HAL_GetTick();
 8001cee:	f7ff fa81 	bl	80011f4 <HAL_GetTick>
 8001cf2:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cf4:	682b      	ldr	r3, [r5, #0]
 8001cf6:	019b      	lsls	r3, r3, #6
 8001cf8:	f57f ae8e 	bpl.w	8001a18 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cfc:	f7ff fa7a 	bl	80011f4 <HAL_GetTick>
 8001d00:	1b00      	subs	r0, r0, r4
 8001d02:	2802      	cmp	r0, #2
 8001d04:	d9f6      	bls.n	8001cf4 <HAL_RCC_OscConfig+0x308>
 8001d06:	e6b5      	b.n	8001a74 <HAL_RCC_OscConfig+0x88>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d08:	2a01      	cmp	r2, #1
      pll_config = RCC->PLLCFGR;
 8001d0a:	686b      	ldr	r3, [r5, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d0c:	f43f ae9b 	beq.w	8001a46 <HAL_RCC_OscConfig+0x5a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d10:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d14:	69e1      	ldr	r1, [r4, #28]
 8001d16:	428a      	cmp	r2, r1
 8001d18:	f47f ae95 	bne.w	8001a46 <HAL_RCC_OscConfig+0x5a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001d1c:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d20:	6a21      	ldr	r1, [r4, #32]
 8001d22:	428a      	cmp	r2, r1
 8001d24:	f47f ae8f 	bne.w	8001a46 <HAL_RCC_OscConfig+0x5a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001d28:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d2c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001d2e:	401a      	ands	r2, r3
 8001d30:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8001d34:	f47f ae87 	bne.w	8001a46 <HAL_RCC_OscConfig+0x5a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001d38:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8001d3a:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8001d3e:	0852      	lsrs	r2, r2, #1
 8001d40:	3a01      	subs	r2, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d42:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8001d46:	f47f ae7e 	bne.w	8001a46 <HAL_RCC_OscConfig+0x5a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001d4a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8001d4c:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001d50:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 8001d54:	bf14      	ite	ne
 8001d56:	2001      	movne	r0, #1
 8001d58:	2000      	moveq	r0, #0
 8001d5a:	e68c      	b.n	8001a76 <HAL_RCC_OscConfig+0x8a>
 8001d5c:	40023800 	.word	0x40023800

08001d60 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d60:	4913      	ldr	r1, [pc, #76]	@ (8001db0 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8001d62:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d64:	688b      	ldr	r3, [r1, #8]
 8001d66:	f003 030c 	and.w	r3, r3, #12
 8001d6a:	2b04      	cmp	r3, #4
 8001d6c:	d01b      	beq.n	8001da6 <HAL_RCC_GetSysClockFreq+0x46>
 8001d6e:	2b08      	cmp	r3, #8
 8001d70:	d11b      	bne.n	8001daa <HAL_RCC_GetSysClockFreq+0x4a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d72:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001d74:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d76:	6849      	ldr	r1, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d78:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001d7c:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d80:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001d84:	bf1a      	itte	ne
 8001d86:	480b      	ldrne	r0, [pc, #44]	@ (8001db4 <HAL_RCC_GetSysClockFreq+0x54>)
 8001d88:	2300      	movne	r3, #0
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d8a:	480b      	ldreq	r0, [pc, #44]	@ (8001db8 <HAL_RCC_GetSysClockFreq+0x58>)
 8001d8c:	fba1 0100 	umull	r0, r1, r1, r0
 8001d90:	f7fe fab6 	bl	8000300 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001d94:	4b06      	ldr	r3, [pc, #24]	@ (8001db0 <HAL_RCC_GetSysClockFreq+0x50>)
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001d9c:	3301      	adds	r3, #1
 8001d9e:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 8001da0:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001da4:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001da6:	4803      	ldr	r0, [pc, #12]	@ (8001db4 <HAL_RCC_GetSysClockFreq+0x54>)
 8001da8:	e7fc      	b.n	8001da4 <HAL_RCC_GetSysClockFreq+0x44>
      sysclockfreq = HSI_VALUE;
 8001daa:	4803      	ldr	r0, [pc, #12]	@ (8001db8 <HAL_RCC_GetSysClockFreq+0x58>)
  return sysclockfreq;
 8001dac:	e7fa      	b.n	8001da4 <HAL_RCC_GetSysClockFreq+0x44>
 8001dae:	bf00      	nop
 8001db0:	40023800 	.word	0x40023800
 8001db4:	017d7840 	.word	0x017d7840
 8001db8:	00f42400 	.word	0x00f42400

08001dbc <HAL_RCC_ClockConfig>:
{
 8001dbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001dc0:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8001dc2:	4604      	mov	r4, r0
 8001dc4:	b910      	cbnz	r0, 8001dcc <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001dc6:	2001      	movs	r0, #1
}
 8001dc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001dcc:	4a45      	ldr	r2, [pc, #276]	@ (8001ee4 <HAL_RCC_ClockConfig+0x128>)
 8001dce:	6813      	ldr	r3, [r2, #0]
 8001dd0:	f003 030f 	and.w	r3, r3, #15
 8001dd4:	428b      	cmp	r3, r1
 8001dd6:	d328      	bcc.n	8001e2a <HAL_RCC_ClockConfig+0x6e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dd8:	6821      	ldr	r1, [r4, #0]
 8001dda:	078f      	lsls	r7, r1, #30
 8001ddc:	d430      	bmi.n	8001e40 <HAL_RCC_ClockConfig+0x84>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dde:	07c8      	lsls	r0, r1, #31
 8001de0:	d443      	bmi.n	8001e6a <HAL_RCC_ClockConfig+0xae>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001de2:	4a40      	ldr	r2, [pc, #256]	@ (8001ee4 <HAL_RCC_ClockConfig+0x128>)
 8001de4:	6813      	ldr	r3, [r2, #0]
 8001de6:	f003 030f 	and.w	r3, r3, #15
 8001dea:	42ab      	cmp	r3, r5
 8001dec:	d866      	bhi.n	8001ebc <HAL_RCC_ClockConfig+0x100>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dee:	6822      	ldr	r2, [r4, #0]
 8001df0:	0751      	lsls	r1, r2, #29
 8001df2:	d46f      	bmi.n	8001ed4 <HAL_RCC_ClockConfig+0x118>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001df4:	0713      	lsls	r3, r2, #28
 8001df6:	d507      	bpl.n	8001e08 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001df8:	4a3b      	ldr	r2, [pc, #236]	@ (8001ee8 <HAL_RCC_ClockConfig+0x12c>)
 8001dfa:	6921      	ldr	r1, [r4, #16]
 8001dfc:	6893      	ldr	r3, [r2, #8]
 8001dfe:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8001e02:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001e06:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e08:	f7ff ffaa 	bl	8001d60 <HAL_RCC_GetSysClockFreq>
 8001e0c:	4b36      	ldr	r3, [pc, #216]	@ (8001ee8 <HAL_RCC_ClockConfig+0x12c>)
 8001e0e:	4a37      	ldr	r2, [pc, #220]	@ (8001eec <HAL_RCC_ClockConfig+0x130>)
 8001e10:	689b      	ldr	r3, [r3, #8]
 8001e12:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001e16:	5cd3      	ldrb	r3, [r2, r3]
 8001e18:	40d8      	lsrs	r0, r3
 8001e1a:	4b35      	ldr	r3, [pc, #212]	@ (8001ef0 <HAL_RCC_ClockConfig+0x134>)
 8001e1c:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8001e1e:	4b35      	ldr	r3, [pc, #212]	@ (8001ef4 <HAL_RCC_ClockConfig+0x138>)
 8001e20:	6818      	ldr	r0, [r3, #0]
 8001e22:	f7ff f9ab 	bl	800117c <HAL_InitTick>
  return HAL_OK;
 8001e26:	2000      	movs	r0, #0
 8001e28:	e7ce      	b.n	8001dc8 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e2a:	6813      	ldr	r3, [r2, #0]
 8001e2c:	f023 030f 	bic.w	r3, r3, #15
 8001e30:	430b      	orrs	r3, r1
 8001e32:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e34:	6813      	ldr	r3, [r2, #0]
 8001e36:	f003 030f 	and.w	r3, r3, #15
 8001e3a:	428b      	cmp	r3, r1
 8001e3c:	d1c3      	bne.n	8001dc6 <HAL_RCC_ClockConfig+0xa>
 8001e3e:	e7cb      	b.n	8001dd8 <HAL_RCC_ClockConfig+0x1c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e40:	f011 0f04 	tst.w	r1, #4
 8001e44:	4b28      	ldr	r3, [pc, #160]	@ (8001ee8 <HAL_RCC_ClockConfig+0x12c>)
 8001e46:	d003      	beq.n	8001e50 <HAL_RCC_ClockConfig+0x94>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e48:	689a      	ldr	r2, [r3, #8]
 8001e4a:	f442 52e0 	orr.w	r2, r2, #7168	@ 0x1c00
 8001e4e:	609a      	str	r2, [r3, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e50:	070e      	lsls	r6, r1, #28
 8001e52:	d503      	bpl.n	8001e5c <HAL_RCC_ClockConfig+0xa0>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e54:	689a      	ldr	r2, [r3, #8]
 8001e56:	f442 4260 	orr.w	r2, r2, #57344	@ 0xe000
 8001e5a:	609a      	str	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e5c:	689a      	ldr	r2, [r3, #8]
 8001e5e:	68a0      	ldr	r0, [r4, #8]
 8001e60:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8001e64:	4302      	orrs	r2, r0
 8001e66:	609a      	str	r2, [r3, #8]
 8001e68:	e7b9      	b.n	8001dde <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e6a:	6861      	ldr	r1, [r4, #4]
 8001e6c:	4b1e      	ldr	r3, [pc, #120]	@ (8001ee8 <HAL_RCC_ClockConfig+0x12c>)
 8001e6e:	2901      	cmp	r1, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e70:	681a      	ldr	r2, [r3, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e72:	d11b      	bne.n	8001eac <HAL_RCC_ClockConfig+0xf0>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e74:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e78:	d0a5      	beq.n	8001dc6 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e7a:	689a      	ldr	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e7c:	f241 3888 	movw	r8, #5000	@ 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e80:	4f19      	ldr	r7, [pc, #100]	@ (8001ee8 <HAL_RCC_ClockConfig+0x12c>)
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e82:	f022 0203 	bic.w	r2, r2, #3
 8001e86:	430a      	orrs	r2, r1
 8001e88:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8001e8a:	f7ff f9b3 	bl	80011f4 <HAL_GetTick>
 8001e8e:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e90:	68bb      	ldr	r3, [r7, #8]
 8001e92:	6862      	ldr	r2, [r4, #4]
 8001e94:	f003 030c 	and.w	r3, r3, #12
 8001e98:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001e9c:	d0a1      	beq.n	8001de2 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e9e:	f7ff f9a9 	bl	80011f4 <HAL_GetTick>
 8001ea2:	1b80      	subs	r0, r0, r6
 8001ea4:	4540      	cmp	r0, r8
 8001ea6:	d9f3      	bls.n	8001e90 <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 8001ea8:	2003      	movs	r0, #3
 8001eaa:	e78d      	b.n	8001dc8 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001eac:	2902      	cmp	r1, #2
 8001eae:	d102      	bne.n	8001eb6 <HAL_RCC_ClockConfig+0xfa>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001eb0:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8001eb4:	e7e0      	b.n	8001e78 <HAL_RCC_ClockConfig+0xbc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001eb6:	f012 0f02 	tst.w	r2, #2
 8001eba:	e7dd      	b.n	8001e78 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ebc:	6813      	ldr	r3, [r2, #0]
 8001ebe:	f023 030f 	bic.w	r3, r3, #15
 8001ec2:	432b      	orrs	r3, r5
 8001ec4:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ec6:	6813      	ldr	r3, [r2, #0]
 8001ec8:	f003 030f 	and.w	r3, r3, #15
 8001ecc:	42ab      	cmp	r3, r5
 8001ece:	f47f af7a 	bne.w	8001dc6 <HAL_RCC_ClockConfig+0xa>
 8001ed2:	e78c      	b.n	8001dee <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ed4:	4904      	ldr	r1, [pc, #16]	@ (8001ee8 <HAL_RCC_ClockConfig+0x12c>)
 8001ed6:	68e0      	ldr	r0, [r4, #12]
 8001ed8:	688b      	ldr	r3, [r1, #8]
 8001eda:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8001ede:	4303      	orrs	r3, r0
 8001ee0:	608b      	str	r3, [r1, #8]
 8001ee2:	e787      	b.n	8001df4 <HAL_RCC_ClockConfig+0x38>
 8001ee4:	40023c00 	.word	0x40023c00
 8001ee8:	40023800 	.word	0x40023800
 8001eec:	08005716 	.word	0x08005716
 8001ef0:	20000000 	.word	0x20000000
 8001ef4:	20000008 	.word	0x20000008

08001ef8 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ef8:	4b04      	ldr	r3, [pc, #16]	@ (8001f0c <HAL_RCC_GetPCLK1Freq+0x14>)
 8001efa:	4a05      	ldr	r2, [pc, #20]	@ (8001f10 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001efc:	689b      	ldr	r3, [r3, #8]
 8001efe:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001f02:	5cd3      	ldrb	r3, [r2, r3]
 8001f04:	4a03      	ldr	r2, [pc, #12]	@ (8001f14 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001f06:	6810      	ldr	r0, [r2, #0]
}
 8001f08:	40d8      	lsrs	r0, r3
 8001f0a:	4770      	bx	lr
 8001f0c:	40023800 	.word	0x40023800
 8001f10:	0800570e 	.word	0x0800570e
 8001f14:	20000000 	.word	0x20000000

08001f18 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f18:	4b04      	ldr	r3, [pc, #16]	@ (8001f2c <HAL_RCC_GetPCLK2Freq+0x14>)
 8001f1a:	4a05      	ldr	r2, [pc, #20]	@ (8001f30 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001f1c:	689b      	ldr	r3, [r3, #8]
 8001f1e:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001f22:	5cd3      	ldrb	r3, [r2, r3]
 8001f24:	4a03      	ldr	r2, [pc, #12]	@ (8001f34 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001f26:	6810      	ldr	r0, [r2, #0]
}
 8001f28:	40d8      	lsrs	r0, r3
 8001f2a:	4770      	bx	lr
 8001f2c:	40023800 	.word	0x40023800
 8001f30:	0800570e 	.word	0x0800570e
 8001f34:	20000000 	.word	0x20000000

08001f38 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001f38:	6803      	ldr	r3, [r0, #0]
{
 8001f3a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001f3e:	f013 0601 	ands.w	r6, r3, #1
{
 8001f42:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001f44:	d00b      	beq.n	8001f5e <HAL_RCCEx_PeriphCLKConfig+0x26>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001f46:	4aad      	ldr	r2, [pc, #692]	@ (80021fc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f48:	6891      	ldr	r1, [r2, #8]
 8001f4a:	f421 0100 	bic.w	r1, r1, #8388608	@ 0x800000
 8001f4e:	6091      	str	r1, [r2, #8]
 8001f50:	6b46      	ldr	r6, [r0, #52]	@ 0x34
 8001f52:	6891      	ldr	r1, [r2, #8]
 8001f54:	4331      	orrs	r1, r6

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8001f56:	fab6 f686 	clz	r6, r6
 8001f5a:	0976      	lsrs	r6, r6, #5
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001f5c:	6091      	str	r1, [r2, #8]
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001f5e:	f413 2500 	ands.w	r5, r3, #524288	@ 0x80000
 8001f62:	d012      	beq.n	8001f8a <HAL_RCCEx_PeriphCLKConfig+0x52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001f64:	49a5      	ldr	r1, [pc, #660]	@ (80021fc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f66:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 8001f68:	f8d1 208c 	ldr.w	r2, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001f6c:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001f70:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
    {
      plli2sused = 1;
 8001f74:	bf08      	it	eq
 8001f76:	2601      	moveq	r6, #1
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001f78:	ea42 0205 	orr.w	r2, r2, r5
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001f7c:	bf16      	itet	ne
 8001f7e:	fab5 f585 	clzne	r5, r5
  uint32_t pllsaiused = 0;
 8001f82:	2500      	moveq	r5, #0
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001f84:	096d      	lsrne	r5, r5, #5
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001f86:	f8c1 208c 	str.w	r2, [r1, #140]	@ 0x8c
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001f8a:	02d8      	lsls	r0, r3, #11
 8001f8c:	d510      	bpl.n	8001fb0 <HAL_RCCEx_PeriphCLKConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001f8e:	489b      	ldr	r0, [pc, #620]	@ (80021fc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f90:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8001f92:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001f96:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001f9a:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8001f9e:	ea42 0201 	orr.w	r2, r2, r1
 8001fa2:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001fa6:	f000 8186 	beq.w	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1;
 8001faa:	2900      	cmp	r1, #0
 8001fac:	bf08      	it	eq
 8001fae:	2501      	moveq	r5, #1
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {
      plli2sused = 1;
 8001fb0:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8001fb4:	bf18      	it	ne
 8001fb6:	2601      	movne	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001fb8:	0699      	lsls	r1, r3, #26
 8001fba:	d532      	bpl.n	8002022 <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001fbc:	4b8f      	ldr	r3, [pc, #572]	@ (80021fc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001fbe:	4f90      	ldr	r7, [pc, #576]	@ (8002200 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8001fc0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001fc2:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001fc6:	641a      	str	r2, [r3, #64]	@ 0x40
 8001fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fce:	9301      	str	r3, [sp, #4]
 8001fd0:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fd8:	603b      	str	r3, [r7, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001fda:	f7ff f90b 	bl	80011f4 <HAL_GetTick>
 8001fde:	4680      	mov	r8, r0

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	05da      	lsls	r2, r3, #23
 8001fe4:	f140 8169 	bpl.w	80022ba <HAL_RCCEx_PeriphCLKConfig+0x382>
        return HAL_TIMEOUT;
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001fe8:	4f84      	ldr	r7, [pc, #528]	@ (80021fc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001fea:	6b22      	ldr	r2, [r4, #48]	@ 0x30
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001fec:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001fee:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 8001ff2:	f040 816d 	bne.w	80022d0 <HAL_RCCEx_PeriphCLKConfig+0x398>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001ff6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001ff8:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8001ffc:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 8002000:	4a7e      	ldr	r2, [pc, #504]	@ (80021fc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002002:	f040 818a 	bne.w	800231a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 8002006:	6891      	ldr	r1, [r2, #8]
 8002008:	f023 4070 	bic.w	r0, r3, #4026531840	@ 0xf0000000
 800200c:	f421 11f8 	bic.w	r1, r1, #2031616	@ 0x1f0000
 8002010:	f420 7040 	bic.w	r0, r0, #768	@ 0x300
 8002014:	4301      	orrs	r1, r0
 8002016:	6091      	str	r1, [r2, #8]
 8002018:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800201c:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 800201e:	430b      	orrs	r3, r1
 8002020:	6713      	str	r3, [r2, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002022:	6823      	ldr	r3, [r4, #0]
 8002024:	06d9      	lsls	r1, r3, #27
 8002026:	d50c      	bpl.n	8002042 <HAL_RCCEx_PeriphCLKConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002028:	4a74      	ldr	r2, [pc, #464]	@ (80021fc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800202a:	f8d2 108c 	ldr.w	r1, [r2, #140]	@ 0x8c
 800202e:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 8002032:	f8c2 108c 	str.w	r1, [r2, #140]	@ 0x8c
 8002036:	f8d2 108c 	ldr.w	r1, [r2, #140]	@ 0x8c
 800203a:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800203c:	4301      	orrs	r1, r0
 800203e:	f8c2 108c 	str.w	r1, [r2, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002042:	045a      	lsls	r2, r3, #17
 8002044:	d508      	bpl.n	8002058 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002046:	496d      	ldr	r1, [pc, #436]	@ (80021fc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002048:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 800204a:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 800204e:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8002052:	4302      	orrs	r2, r0
 8002054:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002058:	041f      	lsls	r7, r3, #16
 800205a:	d508      	bpl.n	800206e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800205c:	4967      	ldr	r1, [pc, #412]	@ (80021fc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800205e:	6ea0      	ldr	r0, [r4, #104]	@ 0x68
 8002060:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8002064:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 8002068:	4302      	orrs	r2, r0
 800206a:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800206e:	03d8      	lsls	r0, r3, #15
 8002070:	d508      	bpl.n	8002084 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002072:	4962      	ldr	r1, [pc, #392]	@ (80021fc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002074:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 8002076:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 800207a:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 800207e:	4302      	orrs	r2, r0
 8002080:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002084:	0399      	lsls	r1, r3, #14
 8002086:	d508      	bpl.n	800209a <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002088:	495c      	ldr	r1, [pc, #368]	@ (80021fc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800208a:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 800208c:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8002090:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8002094:	4302      	orrs	r2, r0
 8002096:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800209a:	065a      	lsls	r2, r3, #25
 800209c:	d508      	bpl.n	80020b0 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800209e:	4957      	ldr	r1, [pc, #348]	@ (80021fc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80020a0:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 80020a2:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 80020a6:	f022 0203 	bic.w	r2, r2, #3
 80020aa:	4302      	orrs	r2, r0
 80020ac:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80020b0:	061f      	lsls	r7, r3, #24
 80020b2:	d508      	bpl.n	80020c6 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80020b4:	4951      	ldr	r1, [pc, #324]	@ (80021fc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80020b6:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 80020b8:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 80020bc:	f022 020c 	bic.w	r2, r2, #12
 80020c0:	4302      	orrs	r2, r0
 80020c2:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80020c6:	05d8      	lsls	r0, r3, #23
 80020c8:	d508      	bpl.n	80020dc <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80020ca:	494c      	ldr	r1, [pc, #304]	@ (80021fc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80020cc:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 80020ce:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 80020d2:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 80020d6:	4302      	orrs	r2, r0
 80020d8:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80020dc:	0599      	lsls	r1, r3, #22
 80020de:	d508      	bpl.n	80020f2 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80020e0:	4946      	ldr	r1, [pc, #280]	@ (80021fc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80020e2:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 80020e4:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 80020e8:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 80020ec:	4302      	orrs	r2, r0
 80020ee:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80020f2:	055a      	lsls	r2, r3, #21
 80020f4:	d508      	bpl.n	8002108 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80020f6:	4941      	ldr	r1, [pc, #260]	@ (80021fc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80020f8:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 80020fa:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 80020fe:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002102:	4302      	orrs	r2, r0
 8002104:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002108:	051f      	lsls	r7, r3, #20
 800210a:	d508      	bpl.n	800211e <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800210c:	493b      	ldr	r1, [pc, #236]	@ (80021fc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800210e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002110:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8002114:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8002118:	4302      	orrs	r2, r0
 800211a:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800211e:	04d8      	lsls	r0, r3, #19
 8002120:	d508      	bpl.n	8002134 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002122:	4936      	ldr	r1, [pc, #216]	@ (80021fc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002124:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 8002126:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 800212a:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 800212e:	4302      	orrs	r2, r0
 8002130:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002134:	0499      	lsls	r1, r3, #18
 8002136:	d508      	bpl.n	800214a <HAL_RCCEx_PeriphCLKConfig+0x212>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002138:	4930      	ldr	r1, [pc, #192]	@ (80021fc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800213a:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 800213c:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8002140:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8002144:	4302      	orrs	r2, r0
 8002146:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800214a:	025a      	lsls	r2, r3, #9
 800214c:	d508      	bpl.n	8002160 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800214e:	492b      	ldr	r1, [pc, #172]	@ (80021fc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002150:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 8002152:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8002156:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 800215a:	4302      	orrs	r2, r0
 800215c:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002160:	029f      	lsls	r7, r3, #10
 8002162:	d50c      	bpl.n	800217e <HAL_RCCEx_PeriphCLKConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002164:	4825      	ldr	r0, [pc, #148]	@ (80021fc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002166:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 8002168:	f8d0 2090 	ldr.w	r2, [r0, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1;
 800216c:	f1b1 6f00 	cmp.w	r1, #134217728	@ 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002170:	f022 6200 	bic.w	r2, r2, #134217728	@ 0x8000000
      pllsaiused = 1;
 8002174:	bf08      	it	eq
 8002176:	2501      	moveq	r5, #1
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002178:	430a      	orrs	r2, r1
 800217a:	f8c0 2090 	str.w	r2, [r0, #144]	@ 0x90

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
  {
    pllsaiused = 1;
 800217e:	f013 0f08 	tst.w	r3, #8
 8002182:	bf18      	it	ne
 8002184:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002186:	0358      	lsls	r0, r3, #13
 8002188:	d508      	bpl.n	800219c <HAL_RCCEx_PeriphCLKConfig+0x264>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800218a:	491c      	ldr	r1, [pc, #112]	@ (80021fc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800218c:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 800218e:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8002192:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002196:	4302      	orrs	r2, r0
 8002198:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800219c:	0219      	lsls	r1, r3, #8
 800219e:	d509      	bpl.n	80021b4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80021a0:	4916      	ldr	r1, [pc, #88]	@ (80021fc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80021a2:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 80021a6:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 80021aa:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 80021ae:	4302      	orrs	r2, r0
 80021b0:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80021b4:	2e01      	cmp	r6, #1
 80021b6:	f000 80b4 	beq.w	8002322 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 80021ba:	019a      	lsls	r2, r3, #6
 80021bc:	f100 80b1 	bmi.w	8002322 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80021c0:	2d01      	cmp	r5, #1
 80021c2:	d176      	bne.n	80022b2 <HAL_RCCEx_PeriphCLKConfig+0x37a>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80021c4:	4d0d      	ldr	r5, [pc, #52]	@ (80021fc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80021c6:	682b      	ldr	r3, [r5, #0]
 80021c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80021cc:	602b      	str	r3, [r5, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80021ce:	f7ff f811 	bl	80011f4 <HAL_GetTick>
 80021d2:	4606      	mov	r6, r0

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80021d4:	682b      	ldr	r3, [r5, #0]
 80021d6:	009f      	lsls	r7, r3, #2
 80021d8:	f100 8127 	bmi.w	800242a <HAL_RCCEx_PeriphCLKConfig+0x4f2>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80021dc:	6821      	ldr	r1, [r4, #0]
 80021de:	030e      	lsls	r6, r1, #12
 80021e0:	d501      	bpl.n	80021e6 <HAL_RCCEx_PeriphCLKConfig+0x2ae>
 80021e2:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80021e4:	b11b      	cbz	r3, 80021ee <HAL_RCCEx_PeriphCLKConfig+0x2b6>
 80021e6:	02cd      	lsls	r5, r1, #11
 80021e8:	d523      	bpl.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80021ea:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80021ec:	bb0b      	cbnz	r3, 8002232 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80021ee:	4a03      	ldr	r2, [pc, #12]	@ (80021fc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80021f0:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80021f4:	f8d2 0088 	ldr.w	r0, [r2, #136]	@ 0x88
 80021f8:	e004      	b.n	8002204 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 80021fa:	bf00      	nop
 80021fc:	40023800 	.word	0x40023800
 8002200:	40007000 	.word	0x40007000
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002204:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002208:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 800220c:	4303      	orrs	r3, r0
 800220e:	6960      	ldr	r0, [r4, #20]
 8002210:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8002214:	69a0      	ldr	r0, [r4, #24]
 8002216:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 800221a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800221e:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 8002222:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8002224:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 8002228:	3801      	subs	r0, #1
 800222a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800222e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002232:	0288      	lsls	r0, r1, #10
 8002234:	d515      	bpl.n	8002262 <HAL_RCCEx_PeriphCLKConfig+0x32a>
 8002236:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 8002238:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800223c:	d111      	bne.n	8002262 <HAL_RCCEx_PeriphCLKConfig+0x32a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800223e:	4a82      	ldr	r2, [pc, #520]	@ (8002448 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002240:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002244:	f8d2 0088 	ldr.w	r0, [r2, #136]	@ 0x88

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002248:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 800224c:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 8002250:	4303      	orrs	r3, r0
 8002252:	6960      	ldr	r0, [r4, #20]
 8002254:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8002258:	6a20      	ldr	r0, [r4, #32]
 800225a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800225e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002262:	070a      	lsls	r2, r1, #28
 8002264:	d519      	bpl.n	800229a <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002266:	4a78      	ldr	r2, [pc, #480]	@ (8002448 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002268:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800226c:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002270:	f001 6170 	and.w	r1, r1, #251658240	@ 0xf000000
 8002274:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002278:	430b      	orrs	r3, r1
 800227a:	6961      	ldr	r1, [r4, #20]
 800227c:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8002280:	69e1      	ldr	r1, [r4, #28]
 8002282:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8002286:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800228a:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 800228e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8002290:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8002294:	430b      	orrs	r3, r1
 8002296:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800229a:	4c6b      	ldr	r4, [pc, #428]	@ (8002448 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 800229c:	6823      	ldr	r3, [r4, #0]
 800229e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022a2:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80022a4:	f7fe ffa6 	bl	80011f4 <HAL_GetTick>
 80022a8:	4605      	mov	r5, r0

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80022aa:	6823      	ldr	r3, [r4, #0]
 80022ac:	009b      	lsls	r3, r3, #2
 80022ae:	f140 80c3 	bpl.w	8002438 <HAL_RCCEx_PeriphCLKConfig+0x500>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 80022b2:	2000      	movs	r0, #0
 80022b4:	e009      	b.n	80022ca <HAL_RCCEx_PeriphCLKConfig+0x392>
      plli2sused = 1;
 80022b6:	2601      	movs	r6, #1
 80022b8:	e67a      	b.n	8001fb0 <HAL_RCCEx_PeriphCLKConfig+0x78>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022ba:	f7fe ff9b 	bl	80011f4 <HAL_GetTick>
 80022be:	eba0 0008 	sub.w	r0, r0, r8
 80022c2:	2864      	cmp	r0, #100	@ 0x64
 80022c4:	f67f ae8c 	bls.w	8001fe0 <HAL_RCCEx_PeriphCLKConfig+0xa8>
        return HAL_TIMEOUT;
 80022c8:	2003      	movs	r0, #3
}
 80022ca:	b003      	add	sp, #12
 80022cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80022d0:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 80022d4:	4293      	cmp	r3, r2
 80022d6:	f43f ae8e 	beq.w	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0xbe>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80022da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 80022dc:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80022de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 80022e2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80022e6:	673a      	str	r2, [r7, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80022e8:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80022ea:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80022ee:	673a      	str	r2, [r7, #112]	@ 0x70
      RCC->BDCR = tmpreg0;
 80022f0:	673b      	str	r3, [r7, #112]	@ 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80022f2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80022f4:	07db      	lsls	r3, r3, #31
 80022f6:	f57f ae7e 	bpl.w	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0xbe>
        tickstart = HAL_GetTick();
 80022fa:	f7fe ff7b 	bl	80011f4 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022fe:	f241 3988 	movw	r9, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8002302:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002304:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002306:	0798      	lsls	r0, r3, #30
 8002308:	f53f ae75 	bmi.w	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0xbe>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800230c:	f7fe ff72 	bl	80011f4 <HAL_GetTick>
 8002310:	eba0 0008 	sub.w	r0, r0, r8
 8002314:	4548      	cmp	r0, r9
 8002316:	d9f5      	bls.n	8002304 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8002318:	e7d6      	b.n	80022c8 <HAL_RCCEx_PeriphCLKConfig+0x390>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800231a:	6891      	ldr	r1, [r2, #8]
 800231c:	f421 11f8 	bic.w	r1, r1, #2031616	@ 0x1f0000
 8002320:	e679      	b.n	8002016 <HAL_RCCEx_PeriphCLKConfig+0xde>
    __HAL_RCC_PLLI2S_DISABLE();
 8002322:	4e49      	ldr	r6, [pc, #292]	@ (8002448 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002324:	6833      	ldr	r3, [r6, #0]
 8002326:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800232a:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800232c:	f7fe ff62 	bl	80011f4 <HAL_GetTick>
 8002330:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002332:	6833      	ldr	r3, [r6, #0]
 8002334:	011b      	lsls	r3, r3, #4
 8002336:	d472      	bmi.n	800241e <HAL_RCCEx_PeriphCLKConfig+0x4e6>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002338:	6822      	ldr	r2, [r4, #0]
 800233a:	07d7      	lsls	r7, r2, #31
 800233c:	d512      	bpl.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 800233e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002340:	b983      	cbnz	r3, 8002364 <HAL_RCCEx_PeriphCLKConfig+0x42c>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002342:	f8d6 3084 	ldr.w	r3, [r6, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002346:	f8d6 1084 	ldr.w	r1, [r6, #132]	@ 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800234a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800234e:	f001 6170 	and.w	r1, r1, #251658240	@ 0xf000000
 8002352:	430b      	orrs	r3, r1
 8002354:	6861      	ldr	r1, [r4, #4]
 8002356:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 800235a:	68a1      	ldr	r1, [r4, #8]
 800235c:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8002360:	f8c6 3084 	str.w	r3, [r6, #132]	@ 0x84
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002364:	0316      	lsls	r6, r2, #12
 8002366:	d503      	bpl.n	8002370 <HAL_RCCEx_PeriphCLKConfig+0x438>
 8002368:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800236a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800236e:	d005      	beq.n	800237c <HAL_RCCEx_PeriphCLKConfig+0x444>
 8002370:	02d0      	lsls	r0, r2, #11
 8002372:	d51e      	bpl.n	80023b2 <HAL_RCCEx_PeriphCLKConfig+0x47a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002374:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002376:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800237a:	d11a      	bne.n	80023b2 <HAL_RCCEx_PeriphCLKConfig+0x47a>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800237c:	4932      	ldr	r1, [pc, #200]	@ (8002448 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 800237e:	f8d1 3084 	ldr.w	r3, [r1, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002382:	f8d1 0084 	ldr.w	r0, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002386:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800238a:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 800238e:	4303      	orrs	r3, r0
 8002390:	6860      	ldr	r0, [r4, #4]
 8002392:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8002396:	68e0      	ldr	r0, [r4, #12]
 8002398:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 800239c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80023a0:	f8d1 008c 	ldr.w	r0, [r1, #140]	@ 0x8c
 80023a4:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80023a6:	f020 001f 	bic.w	r0, r0, #31
 80023aa:	3b01      	subs	r3, #1
 80023ac:	4303      	orrs	r3, r0
 80023ae:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80023b2:	01d1      	lsls	r1, r2, #7
 80023b4:	d511      	bpl.n	80023da <HAL_RCCEx_PeriphCLKConfig+0x4a2>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80023b6:	4924      	ldr	r1, [pc, #144]	@ (8002448 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80023b8:	f8d1 3084 	ldr.w	r3, [r1, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80023bc:	f8d1 0084 	ldr.w	r0, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80023c0:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 80023c4:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 80023c8:	4303      	orrs	r3, r0
 80023ca:	6860      	ldr	r0, [r4, #4]
 80023cc:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 80023d0:	6920      	ldr	r0, [r4, #16]
 80023d2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80023d6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80023da:	0192      	lsls	r2, r2, #6
 80023dc:	d50d      	bpl.n	80023fa <HAL_RCCEx_PeriphCLKConfig+0x4c2>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80023de:	6923      	ldr	r3, [r4, #16]
 80023e0:	6862      	ldr	r2, [r4, #4]
 80023e2:	041b      	lsls	r3, r3, #16
 80023e4:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80023e8:	68e2      	ldr	r2, [r4, #12]
 80023ea:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80023ee:	68a2      	ldr	r2, [r4, #8]
 80023f0:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80023f4:	4a14      	ldr	r2, [pc, #80]	@ (8002448 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80023f6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 80023fa:	4e13      	ldr	r6, [pc, #76]	@ (8002448 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80023fc:	6833      	ldr	r3, [r6, #0]
 80023fe:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002402:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8002404:	f7fe fef6 	bl	80011f4 <HAL_GetTick>
 8002408:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800240a:	6833      	ldr	r3, [r6, #0]
 800240c:	011b      	lsls	r3, r3, #4
 800240e:	f53f aed7 	bmi.w	80021c0 <HAL_RCCEx_PeriphCLKConfig+0x288>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002412:	f7fe feef 	bl	80011f4 <HAL_GetTick>
 8002416:	1bc0      	subs	r0, r0, r7
 8002418:	2864      	cmp	r0, #100	@ 0x64
 800241a:	d9f6      	bls.n	800240a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800241c:	e754      	b.n	80022c8 <HAL_RCCEx_PeriphCLKConfig+0x390>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800241e:	f7fe fee9 	bl	80011f4 <HAL_GetTick>
 8002422:	1bc0      	subs	r0, r0, r7
 8002424:	2864      	cmp	r0, #100	@ 0x64
 8002426:	d984      	bls.n	8002332 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 8002428:	e74e      	b.n	80022c8 <HAL_RCCEx_PeriphCLKConfig+0x390>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800242a:	f7fe fee3 	bl	80011f4 <HAL_GetTick>
 800242e:	1b80      	subs	r0, r0, r6
 8002430:	2864      	cmp	r0, #100	@ 0x64
 8002432:	f67f aecf 	bls.w	80021d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>
 8002436:	e747      	b.n	80022c8 <HAL_RCCEx_PeriphCLKConfig+0x390>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002438:	f7fe fedc 	bl	80011f4 <HAL_GetTick>
 800243c:	1b40      	subs	r0, r0, r5
 800243e:	2864      	cmp	r0, #100	@ 0x64
 8002440:	f67f af33 	bls.w	80022aa <HAL_RCCEx_PeriphCLKConfig+0x372>
 8002444:	e740      	b.n	80022c8 <HAL_RCCEx_PeriphCLKConfig+0x390>
 8002446:	bf00      	nop
 8002448:	40023800 	.word	0x40023800

0800244c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800244c:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800244e:	4a0a      	ldr	r2, [pc, #40]	@ (8002478 <HAL_RTC_WaitForSynchro+0x2c>)
{
 8002450:	4604      	mov	r4, r0
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8002452:	6803      	ldr	r3, [r0, #0]
 8002454:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002456:	f7fe fecd 	bl	80011f4 <HAL_GetTick>
 800245a:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800245c:	6823      	ldr	r3, [r4, #0]
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	069b      	lsls	r3, r3, #26
 8002462:	d501      	bpl.n	8002468 <HAL_RTC_WaitForSynchro+0x1c>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 8002464:	2000      	movs	r0, #0
}
 8002466:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002468:	f7fe fec4 	bl	80011f4 <HAL_GetTick>
 800246c:	1b40      	subs	r0, r0, r5
 800246e:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8002472:	d9f3      	bls.n	800245c <HAL_RTC_WaitForSynchro+0x10>
      return HAL_TIMEOUT;
 8002474:	2003      	movs	r0, #3
 8002476:	e7f6      	b.n	8002466 <HAL_RTC_WaitForSynchro+0x1a>
 8002478:	0001ff5f 	.word	0x0001ff5f

0800247c <RTC_EnterInitMode>:
{
  uint32_t tickstart = 0U;
  HAL_StatusTypeDef status = HAL_OK;

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800247c:	6803      	ldr	r3, [r0, #0]
{
 800247e:	b570      	push	{r4, r5, r6, lr}
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8002480:	68dc      	ldr	r4, [r3, #12]
{
 8002482:	4605      	mov	r5, r0
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8002484:	f014 0440 	ands.w	r4, r4, #64	@ 0x40
 8002488:	d117      	bne.n	80024ba <RTC_EnterInitMode+0x3e>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800248a:	68da      	ldr	r2, [r3, #12]
 800248c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002490:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002492:	f7fe feaf 	bl	80011f4 <HAL_GetTick>
 8002496:	4606      	mov	r6, r0

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002498:	682b      	ldr	r3, [r5, #0]
 800249a:	68db      	ldr	r3, [r3, #12]
 800249c:	065b      	lsls	r3, r3, #25
 800249e:	d400      	bmi.n	80024a2 <RTC_EnterInitMode+0x26>
 80024a0:	b10c      	cbz	r4, 80024a6 <RTC_EnterInitMode+0x2a>
      }
    }
  }

  return status;
}
 80024a2:	4620      	mov	r0, r4
 80024a4:	bd70      	pop	{r4, r5, r6, pc}
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80024a6:	f7fe fea5 	bl	80011f4 <HAL_GetTick>
 80024aa:	1b80      	subs	r0, r0, r6
 80024ac:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80024b0:	d9f2      	bls.n	8002498 <RTC_EnterInitMode+0x1c>
        hrtc->State = HAL_RTC_STATE_ERROR;
 80024b2:	2304      	movs	r3, #4
        status = HAL_ERROR;
 80024b4:	2401      	movs	r4, #1
        hrtc->State = HAL_RTC_STATE_ERROR;
 80024b6:	776b      	strb	r3, [r5, #29]
        status = HAL_ERROR;
 80024b8:	e7ee      	b.n	8002498 <RTC_EnterInitMode+0x1c>
  HAL_StatusTypeDef status = HAL_OK;
 80024ba:	2400      	movs	r4, #0
 80024bc:	e7f1      	b.n	80024a2 <RTC_EnterInitMode+0x26>

080024be <RTC_ExitInitMode>:
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80024be:	6803      	ldr	r3, [r0, #0]
 80024c0:	68da      	ldr	r2, [r3, #12]
 80024c2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
{
 80024c6:	b510      	push	{r4, lr}
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80024c8:	60da      	str	r2, [r3, #12]
{
 80024ca:	4604      	mov	r4, r0

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	069b      	lsls	r3, r3, #26
 80024d0:	d501      	bpl.n	80024d6 <RTC_ExitInitMode+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 80024d2:	2000      	movs	r0, #0
      status = HAL_ERROR;
    }
  }

  return status;
}
 80024d4:	bd10      	pop	{r4, pc}
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80024d6:	f7ff ffb9 	bl	800244c <HAL_RTC_WaitForSynchro>
 80024da:	2800      	cmp	r0, #0
 80024dc:	d0f9      	beq.n	80024d2 <RTC_ExitInitMode+0x14>
      hrtc->State = HAL_RTC_STATE_ERROR;
 80024de:	2304      	movs	r3, #4
      status = HAL_ERROR;
 80024e0:	2001      	movs	r0, #1
      hrtc->State = HAL_RTC_STATE_ERROR;
 80024e2:	7763      	strb	r3, [r4, #29]
      status = HAL_ERROR;
 80024e4:	e7f6      	b.n	80024d4 <RTC_ExitInitMode+0x16>

080024e6 <HAL_RTC_Init>:
{
 80024e6:	b510      	push	{r4, lr}
  if (hrtc == NULL)
 80024e8:	4604      	mov	r4, r0
 80024ea:	2800      	cmp	r0, #0
 80024ec:	d041      	beq.n	8002572 <HAL_RTC_Init+0x8c>
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80024ee:	7f43      	ldrb	r3, [r0, #29]
 80024f0:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80024f4:	b913      	cbnz	r3, 80024fc <HAL_RTC_Init+0x16>
    hrtc->Lock = HAL_UNLOCKED;
 80024f6:	7702      	strb	r2, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 80024f8:	f7fe fc54 	bl	8000da4 <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 80024fc:	2302      	movs	r3, #2
 80024fe:	7763      	strb	r3, [r4, #29]
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8002500:	6823      	ldr	r3, [r4, #0]
 8002502:	68da      	ldr	r2, [r3, #12]
 8002504:	06d2      	lsls	r2, r2, #27
 8002506:	d503      	bpl.n	8002510 <HAL_RTC_Init+0x2a>
    hrtc->State = HAL_RTC_STATE_READY;
 8002508:	2301      	movs	r3, #1
 800250a:	2000      	movs	r0, #0
 800250c:	7763      	strb	r3, [r4, #29]
}
 800250e:	bd10      	pop	{r4, pc}
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002510:	22ca      	movs	r2, #202	@ 0xca
    status = RTC_EnterInitMode(hrtc);
 8002512:	4620      	mov	r0, r4
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002514:	625a      	str	r2, [r3, #36]	@ 0x24
 8002516:	2253      	movs	r2, #83	@ 0x53
 8002518:	625a      	str	r2, [r3, #36]	@ 0x24
    status = RTC_EnterInitMode(hrtc);
 800251a:	f7ff ffaf 	bl	800247c <RTC_EnterInitMode>
    if (status == HAL_OK)
 800251e:	bb10      	cbnz	r0, 8002566 <HAL_RTC_Init+0x80>
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002520:	6823      	ldr	r3, [r4, #0]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002522:	6920      	ldr	r0, [r4, #16]
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002524:	689a      	ldr	r2, [r3, #8]
 8002526:	f422 02e0 	bic.w	r2, r2, #7340032	@ 0x700000
 800252a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800252e:	609a      	str	r2, [r3, #8]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002530:	6862      	ldr	r2, [r4, #4]
 8002532:	6899      	ldr	r1, [r3, #8]
 8002534:	4302      	orrs	r2, r0
 8002536:	6960      	ldr	r0, [r4, #20]
 8002538:	4302      	orrs	r2, r0
      status = RTC_ExitInitMode(hrtc);
 800253a:	4620      	mov	r0, r4
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800253c:	430a      	orrs	r2, r1
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800253e:	68a1      	ldr	r1, [r4, #8]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002540:	609a      	str	r2, [r3, #8]
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002542:	68e2      	ldr	r2, [r4, #12]
 8002544:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002546:	691a      	ldr	r2, [r3, #16]
 8002548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800254c:	611a      	str	r2, [r3, #16]
      status = RTC_ExitInitMode(hrtc);
 800254e:	f7ff ffb6 	bl	80024be <RTC_ExitInitMode>
    if (status == HAL_OK)
 8002552:	b940      	cbnz	r0, 8002566 <HAL_RTC_Init+0x80>
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8002554:	6823      	ldr	r3, [r4, #0]
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 8002556:	69a1      	ldr	r1, [r4, #24]
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8002558:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800255a:	f022 0208 	bic.w	r2, r2, #8
 800255e:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 8002560:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002562:	430a      	orrs	r2, r1
 8002564:	64da      	str	r2, [r3, #76]	@ 0x4c
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002566:	6823      	ldr	r3, [r4, #0]
 8002568:	22ff      	movs	r2, #255	@ 0xff
 800256a:	625a      	str	r2, [r3, #36]	@ 0x24
  if (status == HAL_OK)
 800256c:	2800      	cmp	r0, #0
 800256e:	d0cb      	beq.n	8002508 <HAL_RTC_Init+0x22>
 8002570:	e7cd      	b.n	800250e <HAL_RTC_Init+0x28>
    return HAL_ERROR;
 8002572:	2001      	movs	r0, #1
 8002574:	e7cb      	b.n	800250e <HAL_RTC_Init+0x28>

08002576 <HAL_RTCEx_BKUPWrite>:
  uint32_t tmp = 0U;

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 8002576:	6803      	ldr	r3, [r0, #0]
 8002578:	3350      	adds	r3, #80	@ 0x50
  tmp += (BackupRegister * 4U);

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800257a:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 800257e:	4770      	bx	lr

08002580 <HAL_RTCEx_BKUPRead>:
  uint32_t tmp = 0U;

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 8002580:	6803      	ldr	r3, [r0, #0]
 8002582:	3350      	adds	r3, #80	@ 0x50
  tmp += (BackupRegister * 4U);

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8002584:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
}
 8002588:	4770      	bx	lr

0800258a <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800258a:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800258c:	e852 3f00 	ldrex	r3, [r2]
 8002590:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002594:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8002598:	6802      	ldr	r2, [r0, #0]
 800259a:	2900      	cmp	r1, #0
 800259c:	d1f5      	bne.n	800258a <UART_EndRxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800259e:	f102 0308 	add.w	r3, r2, #8
 80025a2:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025a6:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025aa:	f102 0c08 	add.w	ip, r2, #8
 80025ae:	e84c 3100 	strex	r1, r3, [ip]
 80025b2:	2900      	cmp	r1, #0
 80025b4:	d1f3      	bne.n	800259e <UART_EndRxTransfer+0x14>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80025b6:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 80025b8:	2b01      	cmp	r3, #1
 80025ba:	d107      	bne.n	80025cc <UART_EndRxTransfer+0x42>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025bc:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80025c0:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025c4:	e842 3100 	strex	r1, r3, [r2]
 80025c8:	2900      	cmp	r1, #0
 80025ca:	d1f7      	bne.n	80025bc <UART_EndRxTransfer+0x32>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80025cc:	2320      	movs	r3, #32
 80025ce:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80025d2:	2300      	movs	r3, #0
 80025d4:	6603      	str	r3, [r0, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80025d6:	6683      	str	r3, [r0, #104]	@ 0x68
}
 80025d8:	4770      	bx	lr
	...

080025dc <UART_SetConfig>:
{
 80025dc:	b538      	push	{r3, r4, r5, lr}
 80025de:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80025e0:	69c0      	ldr	r0, [r0, #28]
 80025e2:	6921      	ldr	r1, [r4, #16]
 80025e4:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80025e6:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80025e8:	430a      	orrs	r2, r1
 80025ea:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80025ec:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80025ee:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80025f0:	496e      	ldr	r1, [pc, #440]	@ (80027ac <UART_SetConfig+0x1d0>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80025f2:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80025f4:	4029      	ands	r1, r5
  tmpreg |= huart->Init.OneBitSampling;
 80025f6:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80025f8:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80025fa:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80025fc:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80025fe:	685a      	ldr	r2, [r3, #4]
 8002600:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8002604:	430a      	orrs	r2, r1
 8002606:	605a      	str	r2, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002608:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800260a:	6899      	ldr	r1, [r3, #8]
  tmpreg |= huart->Init.OneBitSampling;
 800260c:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800260e:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8002612:	430a      	orrs	r2, r1
 8002614:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002616:	4a66      	ldr	r2, [pc, #408]	@ (80027b0 <UART_SetConfig+0x1d4>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d113      	bne.n	8002644 <UART_SetConfig+0x68>
 800261c:	4b65      	ldr	r3, [pc, #404]	@ (80027b4 <UART_SetConfig+0x1d8>)
 800261e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002622:	f003 0303 	and.w	r3, r3, #3
 8002626:	2b02      	cmp	r3, #2
 8002628:	f000 80a5 	beq.w	8002776 <UART_SetConfig+0x19a>
 800262c:	2b03      	cmp	r3, #3
 800262e:	f000 809c 	beq.w	800276a <UART_SetConfig+0x18e>
 8002632:	2b01      	cmp	r3, #1
 8002634:	d067      	beq.n	8002706 <UART_SetConfig+0x12a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002636:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800263a:	f000 8090 	beq.w	800275e <UART_SetConfig+0x182>
        pclk = HAL_RCC_GetPCLK2Freq();
 800263e:	f7ff fc6b 	bl	8001f18 <HAL_RCC_GetPCLK2Freq>
        break;
 8002642:	e012      	b.n	800266a <UART_SetConfig+0x8e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002644:	4a5c      	ldr	r2, [pc, #368]	@ (80027b8 <UART_SetConfig+0x1dc>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d126      	bne.n	8002698 <UART_SetConfig+0xbc>
 800264a:	4b5a      	ldr	r3, [pc, #360]	@ (80027b4 <UART_SetConfig+0x1d8>)
 800264c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002650:	f003 030c 	and.w	r3, r3, #12
 8002654:	2b08      	cmp	r3, #8
 8002656:	f000 808e 	beq.w	8002776 <UART_SetConfig+0x19a>
 800265a:	d816      	bhi.n	800268a <UART_SetConfig+0xae>
 800265c:	2b00      	cmp	r3, #0
 800265e:	d152      	bne.n	8002706 <UART_SetConfig+0x12a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002660:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8002664:	d076      	beq.n	8002754 <UART_SetConfig+0x178>
        pclk = HAL_RCC_GetPCLK1Freq();
 8002666:	f7ff fc47 	bl	8001ef8 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800266a:	2800      	cmp	r0, #0
 800266c:	d075      	beq.n	800275a <UART_SetConfig+0x17e>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800266e:	6862      	ldr	r2, [r4, #4]
 8002670:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8002674:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002678:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 800267c:	f1a3 0110 	sub.w	r1, r3, #16
 8002680:	4291      	cmp	r1, r2
 8002682:	d804      	bhi.n	800268e <UART_SetConfig+0xb2>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002684:	6822      	ldr	r2, [r4, #0]
 8002686:	60d3      	str	r3, [r2, #12]
 8002688:	e067      	b.n	800275a <UART_SetConfig+0x17e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800268a:	2b0c      	cmp	r3, #12
 800268c:	d06d      	beq.n	800276a <UART_SetConfig+0x18e>
        ret = HAL_ERROR;
 800268e:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 8002690:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8002692:	e9c4 331a 	strd	r3, r3, [r4, #104]	@ 0x68
}
 8002696:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002698:	4a48      	ldr	r2, [pc, #288]	@ (80027bc <UART_SetConfig+0x1e0>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d109      	bne.n	80026b2 <UART_SetConfig+0xd6>
 800269e:	4b45      	ldr	r3, [pc, #276]	@ (80027b4 <UART_SetConfig+0x1d8>)
 80026a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026a4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80026a8:	2b20      	cmp	r3, #32
 80026aa:	d064      	beq.n	8002776 <UART_SetConfig+0x19a>
 80026ac:	d9d6      	bls.n	800265c <UART_SetConfig+0x80>
 80026ae:	2b30      	cmp	r3, #48	@ 0x30
 80026b0:	e7ec      	b.n	800268c <UART_SetConfig+0xb0>
 80026b2:	4a43      	ldr	r2, [pc, #268]	@ (80027c0 <UART_SetConfig+0x1e4>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d109      	bne.n	80026cc <UART_SetConfig+0xf0>
 80026b8:	4b3e      	ldr	r3, [pc, #248]	@ (80027b4 <UART_SetConfig+0x1d8>)
 80026ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026be:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80026c2:	2b80      	cmp	r3, #128	@ 0x80
 80026c4:	d057      	beq.n	8002776 <UART_SetConfig+0x19a>
 80026c6:	d9c9      	bls.n	800265c <UART_SetConfig+0x80>
 80026c8:	2bc0      	cmp	r3, #192	@ 0xc0
 80026ca:	e7df      	b.n	800268c <UART_SetConfig+0xb0>
 80026cc:	4a3d      	ldr	r2, [pc, #244]	@ (80027c4 <UART_SetConfig+0x1e8>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d10b      	bne.n	80026ea <UART_SetConfig+0x10e>
 80026d2:	4b38      	ldr	r3, [pc, #224]	@ (80027b4 <UART_SetConfig+0x1d8>)
 80026d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026d8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80026dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80026e0:	d049      	beq.n	8002776 <UART_SetConfig+0x19a>
 80026e2:	d9bb      	bls.n	800265c <UART_SetConfig+0x80>
 80026e4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80026e8:	e7d0      	b.n	800268c <UART_SetConfig+0xb0>
 80026ea:	4a37      	ldr	r2, [pc, #220]	@ (80027c8 <UART_SetConfig+0x1ec>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d113      	bne.n	8002718 <UART_SetConfig+0x13c>
 80026f0:	4b30      	ldr	r3, [pc, #192]	@ (80027b4 <UART_SetConfig+0x1d8>)
 80026f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026f6:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80026fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80026fe:	d03a      	beq.n	8002776 <UART_SetConfig+0x19a>
 8002700:	d807      	bhi.n	8002712 <UART_SetConfig+0x136>
 8002702:	2b00      	cmp	r3, #0
 8002704:	d097      	beq.n	8002636 <UART_SetConfig+0x5a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002706:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800270a:	d12b      	bne.n	8002764 <UART_SetConfig+0x188>
        pclk = HAL_RCC_GetSysClockFreq();
 800270c:	f7ff fb28 	bl	8001d60 <HAL_RCC_GetSysClockFreq>
        break;
 8002710:	e022      	b.n	8002758 <UART_SetConfig+0x17c>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002712:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002716:	e7b9      	b.n	800268c <UART_SetConfig+0xb0>
 8002718:	4a2c      	ldr	r2, [pc, #176]	@ (80027cc <UART_SetConfig+0x1f0>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d10b      	bne.n	8002736 <UART_SetConfig+0x15a>
 800271e:	4b25      	ldr	r3, [pc, #148]	@ (80027b4 <UART_SetConfig+0x1d8>)
 8002720:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002724:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8002728:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800272c:	d023      	beq.n	8002776 <UART_SetConfig+0x19a>
 800272e:	d995      	bls.n	800265c <UART_SetConfig+0x80>
 8002730:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002734:	e7aa      	b.n	800268c <UART_SetConfig+0xb0>
 8002736:	4a26      	ldr	r2, [pc, #152]	@ (80027d0 <UART_SetConfig+0x1f4>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d1a8      	bne.n	800268e <UART_SetConfig+0xb2>
 800273c:	4b1d      	ldr	r3, [pc, #116]	@ (80027b4 <UART_SetConfig+0x1d8>)
 800273e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002742:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002746:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800274a:	d014      	beq.n	8002776 <UART_SetConfig+0x19a>
 800274c:	d986      	bls.n	800265c <UART_SetConfig+0x80>
 800274e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8002752:	e79b      	b.n	800268c <UART_SetConfig+0xb0>
        pclk = HAL_RCC_GetPCLK1Freq();
 8002754:	f7ff fbd0 	bl	8001ef8 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8002758:	b990      	cbnz	r0, 8002780 <UART_SetConfig+0x1a4>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800275a:	2000      	movs	r0, #0
 800275c:	e798      	b.n	8002690 <UART_SetConfig+0xb4>
        pclk = HAL_RCC_GetPCLK2Freq();
 800275e:	f7ff fbdb 	bl	8001f18 <HAL_RCC_GetPCLK2Freq>
        break;
 8002762:	e7f9      	b.n	8002758 <UART_SetConfig+0x17c>
        pclk = HAL_RCC_GetSysClockFreq();
 8002764:	f7ff fafc 	bl	8001d60 <HAL_RCC_GetSysClockFreq>
        break;
 8002768:	e77f      	b.n	800266a <UART_SetConfig+0x8e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800276a:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800276e:	d007      	beq.n	8002780 <UART_SetConfig+0x1a4>
        pclk = (uint32_t) LSE_VALUE;
 8002770:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8002774:	e77b      	b.n	800266e <UART_SetConfig+0x92>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002776:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
        pclk = (uint32_t) HSI_VALUE;
 800277a:	4816      	ldr	r0, [pc, #88]	@ (80027d4 <UART_SetConfig+0x1f8>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800277c:	f47f af77 	bne.w	800266e <UART_SetConfig+0x92>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002780:	6862      	ldr	r2, [r4, #4]
 8002782:	0853      	lsrs	r3, r2, #1
 8002784:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8002788:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800278c:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8002790:	f1a3 0110 	sub.w	r1, r3, #16
 8002794:	4291      	cmp	r1, r2
 8002796:	f63f af7a 	bhi.w	800268e <UART_SetConfig+0xb2>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800279a:	f023 020f 	bic.w	r2, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800279e:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 80027a2:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80027a4:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 80027a6:	4313      	orrs	r3, r2
 80027a8:	60cb      	str	r3, [r1, #12]
 80027aa:	e7d6      	b.n	800275a <UART_SetConfig+0x17e>
 80027ac:	efff69f3 	.word	0xefff69f3
 80027b0:	40011000 	.word	0x40011000
 80027b4:	40023800 	.word	0x40023800
 80027b8:	40004400 	.word	0x40004400
 80027bc:	40004800 	.word	0x40004800
 80027c0:	40004c00 	.word	0x40004c00
 80027c4:	40005000 	.word	0x40005000
 80027c8:	40011400 	.word	0x40011400
 80027cc:	40007800 	.word	0x40007800
 80027d0:	40007c00 	.word	0x40007c00
 80027d4:	00f42400 	.word	0x00f42400

080027d8 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80027d8:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80027da:	071a      	lsls	r2, r3, #28
{
 80027dc:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80027de:	d506      	bpl.n	80027ee <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80027e0:	6801      	ldr	r1, [r0, #0]
 80027e2:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 80027e4:	684a      	ldr	r2, [r1, #4]
 80027e6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80027ea:	4322      	orrs	r2, r4
 80027ec:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80027ee:	07dc      	lsls	r4, r3, #31
 80027f0:	d506      	bpl.n	8002800 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80027f2:	6801      	ldr	r1, [r0, #0]
 80027f4:	6a84      	ldr	r4, [r0, #40]	@ 0x28
 80027f6:	684a      	ldr	r2, [r1, #4]
 80027f8:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80027fc:	4322      	orrs	r2, r4
 80027fe:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002800:	0799      	lsls	r1, r3, #30
 8002802:	d506      	bpl.n	8002812 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002804:	6801      	ldr	r1, [r0, #0]
 8002806:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8002808:	684a      	ldr	r2, [r1, #4]
 800280a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800280e:	4322      	orrs	r2, r4
 8002810:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002812:	075a      	lsls	r2, r3, #29
 8002814:	d506      	bpl.n	8002824 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002816:	6801      	ldr	r1, [r0, #0]
 8002818:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 800281a:	684a      	ldr	r2, [r1, #4]
 800281c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002820:	4322      	orrs	r2, r4
 8002822:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002824:	06dc      	lsls	r4, r3, #27
 8002826:	d506      	bpl.n	8002836 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002828:	6801      	ldr	r1, [r0, #0]
 800282a:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 800282c:	688a      	ldr	r2, [r1, #8]
 800282e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002832:	4322      	orrs	r2, r4
 8002834:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002836:	0699      	lsls	r1, r3, #26
 8002838:	d506      	bpl.n	8002848 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800283a:	6801      	ldr	r1, [r0, #0]
 800283c:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 800283e:	688a      	ldr	r2, [r1, #8]
 8002840:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002844:	4322      	orrs	r2, r4
 8002846:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002848:	065a      	lsls	r2, r3, #25
 800284a:	d510      	bpl.n	800286e <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800284c:	6801      	ldr	r1, [r0, #0]
 800284e:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8002850:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002852:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002856:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 800285a:	ea42 0204 	orr.w	r2, r2, r4
 800285e:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002860:	d105      	bne.n	800286e <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002862:	684a      	ldr	r2, [r1, #4]
 8002864:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8002866:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 800286a:	4322      	orrs	r2, r4
 800286c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800286e:	061b      	lsls	r3, r3, #24
 8002870:	d506      	bpl.n	8002880 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002872:	6802      	ldr	r2, [r0, #0]
 8002874:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8002876:	6853      	ldr	r3, [r2, #4]
 8002878:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800287c:	430b      	orrs	r3, r1
 800287e:	6053      	str	r3, [r2, #4]
}
 8002880:	bd10      	pop	{r4, pc}

08002882 <UART_WaitOnFlagUntilTimeout>:
{
 8002882:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002886:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800288a:	4604      	mov	r4, r0
 800288c:	460d      	mov	r5, r1
 800288e:	4617      	mov	r7, r2
 8002890:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002892:	6822      	ldr	r2, [r4, #0]
 8002894:	69d3      	ldr	r3, [r2, #28]
 8002896:	ea35 0303 	bics.w	r3, r5, r3
 800289a:	bf0c      	ite	eq
 800289c:	2301      	moveq	r3, #1
 800289e:	2300      	movne	r3, #0
 80028a0:	42bb      	cmp	r3, r7
 80028a2:	d001      	beq.n	80028a8 <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 80028a4:	2000      	movs	r0, #0
 80028a6:	e022      	b.n	80028ee <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 80028a8:	f1b9 3fff 	cmp.w	r9, #4294967295
 80028ac:	d0f2      	beq.n	8002894 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028ae:	f7fe fca1 	bl	80011f4 <HAL_GetTick>
 80028b2:	eba0 0008 	sub.w	r0, r0, r8
 80028b6:	4548      	cmp	r0, r9
 80028b8:	d829      	bhi.n	800290e <UART_WaitOnFlagUntilTimeout+0x8c>
 80028ba:	f1b9 0f00 	cmp.w	r9, #0
 80028be:	d026      	beq.n	800290e <UART_WaitOnFlagUntilTimeout+0x8c>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80028c0:	6821      	ldr	r1, [r4, #0]
 80028c2:	680b      	ldr	r3, [r1, #0]
 80028c4:	075a      	lsls	r2, r3, #29
 80028c6:	d5e4      	bpl.n	8002892 <UART_WaitOnFlagUntilTimeout+0x10>
 80028c8:	2d80      	cmp	r5, #128	@ 0x80
 80028ca:	d0e2      	beq.n	8002892 <UART_WaitOnFlagUntilTimeout+0x10>
 80028cc:	2d40      	cmp	r5, #64	@ 0x40
 80028ce:	d0e0      	beq.n	8002892 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80028d0:	69ce      	ldr	r6, [r1, #28]
 80028d2:	f016 0608 	ands.w	r6, r6, #8
 80028d6:	d00c      	beq.n	80028f2 <UART_WaitOnFlagUntilTimeout+0x70>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80028d8:	2508      	movs	r5, #8
          UART_EndRxTransfer(huart);
 80028da:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80028dc:	620d      	str	r5, [r1, #32]
          UART_EndRxTransfer(huart);
 80028de:	f7ff fe54 	bl	800258a <UART_EndRxTransfer>
          __HAL_UNLOCK(huart);
 80028e2:	2300      	movs	r3, #0
          return HAL_ERROR;
 80028e4:	2001      	movs	r0, #1
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80028e6:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
          __HAL_UNLOCK(huart);
 80028ea:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
}
 80028ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80028f2:	69cb      	ldr	r3, [r1, #28]
 80028f4:	051b      	lsls	r3, r3, #20
 80028f6:	d5cc      	bpl.n	8002892 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80028f8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
          UART_EndRxTransfer(huart);
 80028fc:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80028fe:	620b      	str	r3, [r1, #32]
          UART_EndRxTransfer(huart);
 8002900:	f7ff fe43 	bl	800258a <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002904:	2320      	movs	r3, #32
          __HAL_UNLOCK(huart);
 8002906:	f884 6078 	strb.w	r6, [r4, #120]	@ 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800290a:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
        return HAL_TIMEOUT;
 800290e:	2003      	movs	r0, #3
 8002910:	e7ed      	b.n	80028ee <UART_WaitOnFlagUntilTimeout+0x6c>

08002912 <HAL_UART_Transmit>:
{
 8002912:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002916:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8002918:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
{
 800291a:	4604      	mov	r4, r0
 800291c:	460e      	mov	r6, r1
  if (huart->gState == HAL_UART_STATE_READY)
 800291e:	2b20      	cmp	r3, #32
{
 8002920:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8002922:	d143      	bne.n	80029ac <HAL_UART_Transmit+0x9a>
    if ((pData == NULL) || (Size == 0U))
 8002924:	2900      	cmp	r1, #0
 8002926:	d043      	beq.n	80029b0 <HAL_UART_Transmit+0x9e>
 8002928:	2a00      	cmp	r2, #0
 800292a:	d041      	beq.n	80029b0 <HAL_UART_Transmit+0x9e>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800292c:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800292e:	2500      	movs	r5, #0
 8002930:	f8c0 5084 	str.w	r5, [r0, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002934:	67c3      	str	r3, [r0, #124]	@ 0x7c
    tickstart = HAL_GetTick();
 8002936:	f7fe fc5d 	bl	80011f4 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800293a:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 800293c:	4681      	mov	r9, r0
    huart->TxXferSize  = Size;
 800293e:	f8a4 7050 	strh.w	r7, [r4, #80]	@ 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002942:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferCount = Size;
 8002946:	f8a4 7052 	strh.w	r7, [r4, #82]	@ 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800294a:	d103      	bne.n	8002954 <HAL_UART_Transmit+0x42>
 800294c:	6923      	ldr	r3, [r4, #16]
 800294e:	b90b      	cbnz	r3, 8002954 <HAL_UART_Transmit+0x42>
      pdata16bits = (const uint16_t *) pData;
 8002950:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 8002952:	461e      	mov	r6, r3
    while (huart->TxXferCount > 0U)
 8002954:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002958:	464b      	mov	r3, r9
 800295a:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 800295e:	b292      	uxth	r2, r2
 8002960:	b93a      	cbnz	r2, 8002972 <HAL_UART_Transmit+0x60>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002962:	2140      	movs	r1, #64	@ 0x40
 8002964:	4620      	mov	r0, r4
 8002966:	f7ff ff8c 	bl	8002882 <UART_WaitOnFlagUntilTimeout>
 800296a:	2320      	movs	r3, #32
 800296c:	b940      	cbnz	r0, 8002980 <HAL_UART_Transmit+0x6e>
    huart->gState = HAL_UART_STATE_READY;
 800296e:	67e3      	str	r3, [r4, #124]	@ 0x7c
    return HAL_OK;
 8002970:	e008      	b.n	8002984 <HAL_UART_Transmit+0x72>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002972:	2200      	movs	r2, #0
 8002974:	2180      	movs	r1, #128	@ 0x80
 8002976:	4620      	mov	r0, r4
 8002978:	f7ff ff83 	bl	8002882 <UART_WaitOnFlagUntilTimeout>
 800297c:	b128      	cbz	r0, 800298a <HAL_UART_Transmit+0x78>
        huart->gState = HAL_UART_STATE_READY;
 800297e:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 8002980:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
 8002982:	67e3      	str	r3, [r4, #124]	@ 0x7c
}
 8002984:	b003      	add	sp, #12
 8002986:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800298a:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 800298c:	b95e      	cbnz	r6, 80029a6 <HAL_UART_Transmit+0x94>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800298e:	f835 3b02 	ldrh.w	r3, [r5], #2
 8002992:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002996:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 8002998:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
 800299c:	3a01      	subs	r2, #1
 800299e:	b292      	uxth	r2, r2
 80029a0:	f8a4 2052 	strh.w	r2, [r4, #82]	@ 0x52
 80029a4:	e7d6      	b.n	8002954 <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80029a6:	f816 3b01 	ldrb.w	r3, [r6], #1
 80029aa:	e7f4      	b.n	8002996 <HAL_UART_Transmit+0x84>
    return HAL_BUSY;
 80029ac:	2002      	movs	r0, #2
 80029ae:	e7e9      	b.n	8002984 <HAL_UART_Transmit+0x72>
      return  HAL_ERROR;
 80029b0:	2001      	movs	r0, #1
 80029b2:	e7e7      	b.n	8002984 <HAL_UART_Transmit+0x72>

080029b4 <UART_CheckIdleState>:
{
 80029b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029b6:	2500      	movs	r5, #0
{
 80029b8:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029ba:	f8c0 5084 	str.w	r5, [r0, #132]	@ 0x84
  tickstart = HAL_GetTick();
 80029be:	f7fe fc19 	bl	80011f4 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80029c2:	6822      	ldr	r2, [r4, #0]
  tickstart = HAL_GetTick();
 80029c4:	4603      	mov	r3, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80029c6:	6812      	ldr	r2, [r2, #0]
 80029c8:	0712      	lsls	r2, r2, #28
 80029ca:	d51a      	bpl.n	8002a02 <UART_CheckIdleState+0x4e>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80029cc:	f06f 427e 	mvn.w	r2, #4261412864	@ 0xfe000000
 80029d0:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80029d4:	4620      	mov	r0, r4
 80029d6:	9200      	str	r2, [sp, #0]
 80029d8:	462a      	mov	r2, r5
 80029da:	f7ff ff52 	bl	8002882 <UART_WaitOnFlagUntilTimeout>
 80029de:	b180      	cbz	r0, 8002a02 <UART_CheckIdleState+0x4e>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80029e0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029e2:	e852 3f00 	ldrex	r3, [r2]
 80029e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029ea:	e842 3100 	strex	r1, r3, [r2]
 80029ee:	2900      	cmp	r1, #0
 80029f0:	d1f6      	bne.n	80029e0 <UART_CheckIdleState+0x2c>
      huart->gState = HAL_UART_STATE_READY;
 80029f2:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 80029f4:	2003      	movs	r0, #3
      huart->gState = HAL_UART_STATE_READY;
 80029f6:	67e3      	str	r3, [r4, #124]	@ 0x7c
      __HAL_UNLOCK(huart);
 80029f8:	2300      	movs	r3, #0
 80029fa:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
}
 80029fe:	b003      	add	sp, #12
 8002a00:	bd30      	pop	{r4, r5, pc}
  huart->gState = HAL_UART_STATE_READY;
 8002a02:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a04:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8002a06:	67e3      	str	r3, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002a08:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a0c:	6620      	str	r0, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002a0e:	6660      	str	r0, [r4, #100]	@ 0x64
  return HAL_OK;
 8002a10:	e7f2      	b.n	80029f8 <UART_CheckIdleState+0x44>

08002a12 <HAL_UART_Init>:
{
 8002a12:	b510      	push	{r4, lr}
  if (huart == NULL)
 8002a14:	4604      	mov	r4, r0
 8002a16:	b340      	cbz	r0, 8002a6a <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8002a18:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 8002a1a:	b91b      	cbnz	r3, 8002a24 <HAL_UART_Init+0x12>
    huart->Lock = HAL_UNLOCKED;
 8002a1c:	f880 3078 	strb.w	r3, [r0, #120]	@ 0x78
    HAL_UART_MspInit(huart);
 8002a20:	f7fe f9e2 	bl	8000de8 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8002a24:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 8002a26:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002a28:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 8002a2a:	6813      	ldr	r3, [r2, #0]
 8002a2c:	f023 0301 	bic.w	r3, r3, #1
 8002a30:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002a32:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002a34:	b113      	cbz	r3, 8002a3c <HAL_UART_Init+0x2a>
    UART_AdvFeatureConfig(huart);
 8002a36:	4620      	mov	r0, r4
 8002a38:	f7ff fece 	bl	80027d8 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002a3c:	4620      	mov	r0, r4
 8002a3e:	f7ff fdcd 	bl	80025dc <UART_SetConfig>
 8002a42:	2801      	cmp	r0, #1
 8002a44:	d011      	beq.n	8002a6a <HAL_UART_Init+0x58>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a46:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 8002a48:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a4a:	685a      	ldr	r2, [r3, #4]
 8002a4c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002a50:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a52:	689a      	ldr	r2, [r3, #8]
 8002a54:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002a58:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	f042 0201 	orr.w	r2, r2, #1
}
 8002a60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 8002a64:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8002a66:	f7ff bfa5 	b.w	80029b4 <UART_CheckIdleState>
}
 8002a6a:	2001      	movs	r0, #1
 8002a6c:	bd10      	pop	{r4, pc}
	...

08002a70 <LZ4_decompress_safe>:

/*===== Instantiate the API decoding functions. =====*/

LZ4_FORCE_O2
int LZ4_decompress_safe(const char* source, char* dest, int compressedSize, int maxDecompressedSize)
{
 8002a70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a74:	4688      	mov	r8, r1
    if ((src == NULL) || (outputSize < 0)) { return -1; }
 8002a76:	4606      	mov	r6, r0
 8002a78:	2800      	cmp	r0, #0
 8002a7a:	f000 8144 	beq.w	8002d06 <LZ4_decompress_safe+0x296>
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	f2c0 8141 	blt.w	8002d06 <LZ4_decompress_safe+0x296>
        const BYTE* const iend = ip + srcSize;
 8002a84:	eb00 0c02 	add.w	ip, r0, r2
        BYTE* const oend = op + outputSize;
 8002a88:	440b      	add	r3, r1
        const BYTE* const shortiend = iend - 14 /*maxLL*/ - 2 /*offset*/;
 8002a8a:	f1ac 0110 	sub.w	r1, ip, #16
        const BYTE* const shortoend = oend - 14 /*maxLL*/ - 18 /*maxML*/;
 8002a8e:	f1a3 0920 	sub.w	r9, r3, #32
        const BYTE* const shortiend = iend - 14 /*maxLL*/ - 2 /*offset*/;
 8002a92:	9101      	str	r1, [sp, #4]
        if (unlikely(outputSize==0)) {
 8002a94:	d10a      	bne.n	8002aac <LZ4_decompress_safe+0x3c>
            return ((srcSize==1) && (*ip==0)) ? 0 : -1;
 8002a96:	2a01      	cmp	r2, #1
 8002a98:	f040 8135 	bne.w	8002d06 <LZ4_decompress_safe+0x296>
 8002a9c:	7800      	ldrb	r0, [r0, #0]
 8002a9e:	3800      	subs	r0, #0
 8002aa0:	bf18      	it	ne
 8002aa2:	2001      	movne	r0, #1
 8002aa4:	4240      	negs	r0, r0
    return LZ4_decompress_generic(source, dest, compressedSize, maxDecompressedSize,
                                  decode_full_block, noDict,
                                  (BYTE*)dest, NULL, 0);
}
 8002aa6:	b003      	add	sp, #12
 8002aa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (unlikely(srcSize==0)) { return -1; }
 8002aac:	2a00      	cmp	r2, #0
 8002aae:	f000 812a 	beq.w	8002d06 <LZ4_decompress_safe+0x296>
    {   const BYTE* ip = (const BYTE*) src;
 8002ab2:	4683      	mov	fp, r0
        BYTE* op = (BYTE*) dst;
 8002ab4:	4640      	mov	r0, r8
            assert(ip < iend);
 8002ab6:	45dc      	cmp	ip, fp
 8002ab8:	d806      	bhi.n	8002ac8 <LZ4_decompress_safe+0x58>
 8002aba:	4b94      	ldr	r3, [pc, #592]	@ (8002d0c <LZ4_decompress_safe+0x29c>)
 8002abc:	f640 01ab 	movw	r1, #2219	@ 0x8ab
 8002ac0:	4a93      	ldr	r2, [pc, #588]	@ (8002d10 <LZ4_decompress_safe+0x2a0>)
                assert(match <= op); /* check overflow */
 8002ac2:	4894      	ldr	r0, [pc, #592]	@ (8002d14 <LZ4_decompress_safe+0x2a4>)
 8002ac4:	f001 fc0a 	bl	80042dc <__assert_func>
            token = *ip++;
 8002ac8:	4659      	mov	r1, fp
 8002aca:	f811 7b01 	ldrb.w	r7, [r1], #1
            length = token >> ML_BITS;  /* literal length */
 8002ace:	093a      	lsrs	r2, r7, #4
            if ( (length != RUN_MASK)
 8002ad0:	2a0f      	cmp	r2, #15
 8002ad2:	d038      	beq.n	8002b46 <LZ4_decompress_safe+0xd6>
              && likely((ip < shortiend) & (op <= shortoend)) ) {
 8002ad4:	9c01      	ldr	r4, [sp, #4]
                op += length; ip += length;
 8002ad6:	1885      	adds	r5, r0, r2
 8002ad8:	eb01 0a02 	add.w	sl, r1, r2
              && likely((ip < shortiend) & (op <= shortoend)) ) {
 8002adc:	428c      	cmp	r4, r1
 8002ade:	d952      	bls.n	8002b86 <LZ4_decompress_safe+0x116>
 8002ae0:	4581      	cmp	r9, r0
 8002ae2:	d350      	bcc.n	8002b86 <LZ4_decompress_safe+0x116>
                LZ4_memcpy(op, ip, 16);
 8002ae4:	460c      	mov	r4, r1
 8002ae6:	4686      	mov	lr, r0
 8002ae8:	f10b 0111 	add.w	r1, fp, #17
 8002aec:	f854 bb04 	ldr.w	fp, [r4], #4
 8002af0:	428c      	cmp	r4, r1
 8002af2:	f84e bb04 	str.w	fp, [lr], #4
 8002af6:	d1f9      	bne.n	8002aec <LZ4_decompress_safe+0x7c>
static U16 LZ4_read16(const void* ptr) { return ((const LZ4_unalign16*)ptr)->u16; }
 8002af8:	4651      	mov	r1, sl
 8002afa:	f007 0e0f 	and.w	lr, r7, #15
                offset = LZ4_readLE16(ip); ip += 2;
 8002afe:	f831 4b02 	ldrh.w	r4, [r1], #2
                length = token & ML_MASK; /* match length */
 8002b02:	4677      	mov	r7, lr
                match = op - offset;
 8002b04:	1b12      	subs	r2, r2, r4
 8002b06:	4402      	add	r2, r0
                assert(match <= op); /* check overflow */
 8002b08:	42aa      	cmp	r2, r5
 8002b0a:	d904      	bls.n	8002b16 <LZ4_decompress_safe+0xa6>
 8002b0c:	4b82      	ldr	r3, [pc, #520]	@ (8002d18 <LZ4_decompress_safe+0x2a8>)
 8002b0e:	f640 01c6 	movw	r1, #2246	@ 0x8c6
 8002b12:	4a7f      	ldr	r2, [pc, #508]	@ (8002d10 <LZ4_decompress_safe+0x2a0>)
 8002b14:	e7d5      	b.n	8002ac2 <LZ4_decompress_safe+0x52>
                if ( (length != ML_MASK)
 8002b16:	f1be 0f0f 	cmp.w	lr, #15
 8002b1a:	d05d      	beq.n	8002bd8 <LZ4_decompress_safe+0x168>
                  && (offset >= 8)
 8002b1c:	2c07      	cmp	r4, #7
 8002b1e:	d972      	bls.n	8002c06 <LZ4_decompress_safe+0x196>
                  && (dict==withPrefix64k || match >= lowPrefix) ) {
 8002b20:	4590      	cmp	r8, r2
 8002b22:	f200 80ed 	bhi.w	8002d00 <LZ4_decompress_safe+0x290>
                    LZ4_memcpy(op + 0, match + 0, 8);
 8002b26:	6810      	ldr	r0, [r2, #0]
                    op += length + MINMATCH;
 8002b28:	f10e 0e04 	add.w	lr, lr, #4
                    LZ4_memcpy(op + 0, match + 0, 8);
 8002b2c:	6028      	str	r0, [r5, #0]
 8002b2e:	6850      	ldr	r0, [r2, #4]
 8002b30:	6068      	str	r0, [r5, #4]
                    LZ4_memcpy(op + 8, match + 8, 8);
 8002b32:	6890      	ldr	r0, [r2, #8]
 8002b34:	60a8      	str	r0, [r5, #8]
 8002b36:	68d0      	ldr	r0, [r2, #12]
 8002b38:	60e8      	str	r0, [r5, #12]
                    op += length + MINMATCH;
 8002b3a:	eb05 000e 	add.w	r0, r5, lr
                    LZ4_memcpy(op +16, match +16, 2);
 8002b3e:	8a12      	ldrh	r2, [r2, #16]
 8002b40:	822a      	strh	r2, [r5, #16]
{
 8002b42:	468b      	mov	fp, r1
 8002b44:	e7b7      	b.n	8002ab6 <LZ4_decompress_safe+0x46>
                size_t const addl = read_variable_length(&ip, iend-RUN_MASK, 1);
 8002b46:	f1ac 040f 	sub.w	r4, ip, #15
    if (initial_check && unlikely((*ip) >= ilimit)) {    /* read limit reached */
 8002b4a:	42a1      	cmp	r1, r4
 8002b4c:	f080 80d8 	bcs.w	8002d00 <LZ4_decompress_safe+0x290>
    (*ip)++;
 8002b50:	f10b 0102 	add.w	r1, fp, #2
    s = **ip;
 8002b54:	f89b 2001 	ldrb.w	r2, [fp, #1]
    if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 8002b58:	428c      	cmp	r4, r1
 8002b5a:	f0c0 80d1 	bcc.w	8002d00 <LZ4_decompress_safe+0x290>
    if (likely(s != 255)) return length;
 8002b5e:	2aff      	cmp	r2, #255	@ 0xff
 8002b60:	d10a      	bne.n	8002b78 <LZ4_decompress_safe+0x108>
        s = **ip;
 8002b62:	f811 5b01 	ldrb.w	r5, [r1], #1
        if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 8002b66:	428c      	cmp	r4, r1
        length += s;
 8002b68:	442a      	add	r2, r5
        if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 8002b6a:	f0c0 80c9 	bcc.w	8002d00 <LZ4_decompress_safe+0x290>
        if ((sizeof(length) < 8) && unlikely(length > ((Rvl_t)(-1)/2)) ) {
 8002b6e:	2a00      	cmp	r2, #0
 8002b70:	f2c0 80c6 	blt.w	8002d00 <LZ4_decompress_safe+0x290>
    } while (s == 255);
 8002b74:	2dff      	cmp	r5, #255	@ 0xff
 8002b76:	e7f3      	b.n	8002b60 <LZ4_decompress_safe+0xf0>
                length += addl;
 8002b78:	320f      	adds	r2, #15
                if (unlikely((uptrval)(op)+length<(uptrval)(op))) { goto _output_error; } /* overflow detection */
 8002b7a:	42d0      	cmn	r0, r2
 8002b7c:	f080 80c0 	bcs.w	8002d00 <LZ4_decompress_safe+0x290>
                if (unlikely((uptrval)(ip)+length<(uptrval)(ip))) { goto _output_error; } /* overflow detection */
 8002b80:	42d1      	cmn	r1, r2
 8002b82:	f080 80bd 	bcs.w	8002d00 <LZ4_decompress_safe+0x290>
            cpy = op+length;
 8002b86:	1885      	adds	r5, r0, r2
            if ((cpy>oend-MFLIMIT) || (ip+length>iend-(2+1+LASTLITERALS))) {
 8002b88:	f1a3 0e0c 	sub.w	lr, r3, #12
 8002b8c:	188c      	adds	r4, r1, r2
 8002b8e:	4575      	cmp	r5, lr
 8002b90:	d803      	bhi.n	8002b9a <LZ4_decompress_safe+0x12a>
 8002b92:	f1ac 0e08 	sub.w	lr, ip, #8
 8002b96:	4574      	cmp	r4, lr
 8002b98:	d90a      	bls.n	8002bb0 <LZ4_decompress_safe+0x140>
                    if ((ip+length != iend) || (cpy > oend)) {
 8002b9a:	45a4      	cmp	ip, r4
 8002b9c:	f040 80b0 	bne.w	8002d00 <LZ4_decompress_safe+0x290>
 8002ba0:	42ab      	cmp	r3, r5
 8002ba2:	f0c0 80ad 	bcc.w	8002d00 <LZ4_decompress_safe+0x290>
                LZ4_memmove(op, ip, length);  /* supports overlapping memory regions, for in-place decompression scenarios */
 8002ba6:	f001 fd7c 	bl	80046a2 <memmove>
        return (int) (((char*)op)-dst);     /* Nb of output bytes decoded */
 8002baa:	eba5 0008 	sub.w	r0, r5, r8
 8002bae:	e77a      	b.n	8002aa6 <LZ4_decompress_safe+0x36>
    do { LZ4_memcpy(d,s,8); d+=8; s+=8; } while (d<e);
 8002bb0:	680a      	ldr	r2, [r1, #0]
 8002bb2:	3008      	adds	r0, #8
 8002bb4:	3108      	adds	r1, #8
 8002bb6:	f840 2c08 	str.w	r2, [r0, #-8]
 8002bba:	f851 2c04 	ldr.w	r2, [r1, #-4]
 8002bbe:	f840 2c04 	str.w	r2, [r0, #-4]
 8002bc2:	4285      	cmp	r5, r0
 8002bc4:	d8f4      	bhi.n	8002bb0 <LZ4_decompress_safe+0x140>
static U16 LZ4_read16(const void* ptr) { return ((const LZ4_unalign16*)ptr)->u16; }
 8002bc6:	4621      	mov	r1, r4
 8002bc8:	f007 070f 	and.w	r7, r7, #15
            offset = LZ4_readLE16(ip); ip+=2;
 8002bcc:	f831 4b02 	ldrh.w	r4, [r1], #2
            if (length == ML_MASK) {
 8002bd0:	2f0f      	cmp	r7, #15
            match = op - offset;
 8002bd2:	eba5 0204 	sub.w	r2, r5, r4
            if (length == ML_MASK) {
 8002bd6:	d116      	bne.n	8002c06 <LZ4_decompress_safe+0x196>
                size_t const addl = read_variable_length(&ip, iend - LASTLITERALS + 1, 0);
 8002bd8:	f1ac 0e04 	sub.w	lr, ip, #4
    s = **ip;
 8002bdc:	f811 7b01 	ldrb.w	r7, [r1], #1
    if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 8002be0:	458e      	cmp	lr, r1
 8002be2:	f0c0 808d 	bcc.w	8002d00 <LZ4_decompress_safe+0x290>
    if (likely(s != 255)) return length;
 8002be6:	2fff      	cmp	r7, #255	@ 0xff
 8002be8:	d10a      	bne.n	8002c00 <LZ4_decompress_safe+0x190>
        s = **ip;
 8002bea:	f811 0b01 	ldrb.w	r0, [r1], #1
        if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 8002bee:	458e      	cmp	lr, r1
        length += s;
 8002bf0:	4407      	add	r7, r0
        if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 8002bf2:	f0c0 8085 	bcc.w	8002d00 <LZ4_decompress_safe+0x290>
        if ((sizeof(length) < 8) && unlikely(length > ((Rvl_t)(-1)/2)) ) {
 8002bf6:	2f00      	cmp	r7, #0
 8002bf8:	f2c0 8082 	blt.w	8002d00 <LZ4_decompress_safe+0x290>
    } while (s == 255);
 8002bfc:	28ff      	cmp	r0, #255	@ 0xff
 8002bfe:	e7f3      	b.n	8002be8 <LZ4_decompress_safe+0x178>
                length += addl;
 8002c00:	370f      	adds	r7, #15
                if (unlikely((uptrval)(op)+length<(uptrval)op)) goto _output_error;   /* overflow detection */
 8002c02:	42fd      	cmn	r5, r7
 8002c04:	d27c      	bcs.n	8002d00 <LZ4_decompress_safe+0x290>
            if ((checkOffset) && (unlikely(match + dictSize < lowPrefix))) goto _output_error;   /* Error : offset outside buffers */
 8002c06:	4590      	cmp	r8, r2
            length += MINMATCH;
 8002c08:	f107 0704 	add.w	r7, r7, #4
            if ((checkOffset) && (unlikely(match + dictSize < lowPrefix))) goto _output_error;   /* Error : offset outside buffers */
 8002c0c:	d878      	bhi.n	8002d00 <LZ4_decompress_safe+0x290>
            assert(op<=oend);
 8002c0e:	42ab      	cmp	r3, r5
            cpy = op + length;
 8002c10:	eb05 0007 	add.w	r0, r5, r7
            assert(op<=oend);
 8002c14:	d204      	bcs.n	8002c20 <LZ4_decompress_safe+0x1b0>
 8002c16:	4b41      	ldr	r3, [pc, #260]	@ (8002d1c <LZ4_decompress_safe+0x2ac>)
 8002c18:	f640 115a 	movw	r1, #2394	@ 0x95a
 8002c1c:	4a3c      	ldr	r2, [pc, #240]	@ (8002d10 <LZ4_decompress_safe+0x2a0>)
 8002c1e:	e750      	b.n	8002ac2 <LZ4_decompress_safe+0x52>
            if (unlikely(offset<8)) {
 8002c20:	2c07      	cmp	r4, #7
 8002c22:	d84d      	bhi.n	8002cc0 <LZ4_decompress_safe+0x250>
static void LZ4_write32(void* memPtr, U32 value) { ((LZ4_unalign32*)memPtr)->u32 = value; }
 8002c24:	f04f 0e00 	mov.w	lr, #0
 8002c28:	f885 e000 	strb.w	lr, [r5]
 8002c2c:	f885 e001 	strb.w	lr, [r5, #1]
 8002c30:	f885 e002 	strb.w	lr, [r5, #2]
 8002c34:	f885 e003 	strb.w	lr, [r5, #3]
                op[0] = match[0];
 8002c38:	f892 e000 	ldrb.w	lr, [r2]
 8002c3c:	f885 e000 	strb.w	lr, [r5]
                op[1] = match[1];
 8002c40:	f892 e001 	ldrb.w	lr, [r2, #1]
 8002c44:	f885 e001 	strb.w	lr, [r5, #1]
                op[2] = match[2];
 8002c48:	f892 e002 	ldrb.w	lr, [r2, #2]
 8002c4c:	f885 e002 	strb.w	lr, [r5, #2]
                op[3] = match[3];
 8002c50:	f892 e003 	ldrb.w	lr, [r2, #3]
 8002c54:	f885 e003 	strb.w	lr, [r5, #3]
                match += inc32table[offset];
 8002c58:	f8df e0c8 	ldr.w	lr, [pc, #200]	@ 8002d24 <LZ4_decompress_safe+0x2b4>
 8002c5c:	f85e e024 	ldr.w	lr, [lr, r4, lsl #2]
 8002c60:	eb02 0a0e 	add.w	sl, r2, lr
                LZ4_memcpy(op+4, match, 4);
 8002c64:	f852 200e 	ldr.w	r2, [r2, lr]
 8002c68:	606a      	str	r2, [r5, #4]
                match -= dec64table[offset];
 8002c6a:	4a2d      	ldr	r2, [pc, #180]	@ (8002d20 <LZ4_decompress_safe+0x2b0>)
 8002c6c:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 8002c70:	ebaa 0202 	sub.w	r2, sl, r2
            if (unlikely(cpy > oend-MATCH_SAFEGUARD_DISTANCE)) {
 8002c74:	f1a3 0e0c 	sub.w	lr, r3, #12
            op += 8;
 8002c78:	f105 0408 	add.w	r4, r5, #8
            if (unlikely(cpy > oend-MATCH_SAFEGUARD_DISTANCE)) {
 8002c7c:	4570      	cmp	r0, lr
 8002c7e:	d926      	bls.n	8002cce <LZ4_decompress_safe+0x25e>
                if (cpy > oend-LASTLITERALS) { goto _output_error; } /* Error : last LASTLITERALS bytes must be literals (uncompressed) */
 8002c80:	1f5d      	subs	r5, r3, #5
                BYTE* const oCopyLimit = oend - (WILDCOPYLENGTH-1);
 8002c82:	1fdf      	subs	r7, r3, #7
                if (cpy > oend-LASTLITERALS) { goto _output_error; } /* Error : last LASTLITERALS bytes must be literals (uncompressed) */
 8002c84:	42a8      	cmp	r0, r5
 8002c86:	d83b      	bhi.n	8002d00 <LZ4_decompress_safe+0x290>
                if (op < oCopyLimit) {
 8002c88:	42bc      	cmp	r4, r7
 8002c8a:	d211      	bcs.n	8002cb0 <LZ4_decompress_safe+0x240>
    const BYTE* s = (const BYTE*)srcPtr;
 8002c8c:	4696      	mov	lr, r2
    BYTE* d = (BYTE*)dstPtr;
 8002c8e:	4625      	mov	r5, r4
    do { LZ4_memcpy(d,s,8); d+=8; s+=8; } while (d<e);
 8002c90:	f8de a000 	ldr.w	sl, [lr]
 8002c94:	3508      	adds	r5, #8
 8002c96:	f10e 0e08 	add.w	lr, lr, #8
 8002c9a:	f845 ac08 	str.w	sl, [r5, #-8]
 8002c9e:	f85e ac04 	ldr.w	sl, [lr, #-4]
 8002ca2:	f845 ac04 	str.w	sl, [r5, #-4]
 8002ca6:	42af      	cmp	r7, r5
 8002ca8:	d8f2      	bhi.n	8002c90 <LZ4_decompress_safe+0x220>
                    match += oCopyLimit - op;
 8002caa:	1b3c      	subs	r4, r7, r4
 8002cac:	4422      	add	r2, r4
                    op = oCopyLimit;
 8002cae:	463c      	mov	r4, r7
                while (op < cpy) { *op++ = *match++; }
 8002cb0:	42a0      	cmp	r0, r4
 8002cb2:	f67f af46 	bls.w	8002b42 <LZ4_decompress_safe+0xd2>
 8002cb6:	f812 5b01 	ldrb.w	r5, [r2], #1
 8002cba:	f804 5b01 	strb.w	r5, [r4], #1
 8002cbe:	e7f7      	b.n	8002cb0 <LZ4_decompress_safe+0x240>
                LZ4_memcpy(op, match, 8);
 8002cc0:	6814      	ldr	r4, [r2, #0]
                match += 8;
 8002cc2:	3208      	adds	r2, #8
                LZ4_memcpy(op, match, 8);
 8002cc4:	602c      	str	r4, [r5, #0]
 8002cc6:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8002cca:	606c      	str	r4, [r5, #4]
                match += 8;
 8002ccc:	e7d2      	b.n	8002c74 <LZ4_decompress_safe+0x204>
                LZ4_memcpy(op, match, 8);
 8002cce:	f8d2 e000 	ldr.w	lr, [r2]
                if (length > 16) { LZ4_wildCopy8(op+8, match+8, cpy); }
 8002cd2:	2f10      	cmp	r7, #16
                LZ4_memcpy(op, match, 8);
 8002cd4:	f8c5 e008 	str.w	lr, [r5, #8]
 8002cd8:	f8d2 e004 	ldr.w	lr, [r2, #4]
 8002cdc:	f8c4 e004 	str.w	lr, [r4, #4]
                if (length > 16) { LZ4_wildCopy8(op+8, match+8, cpy); }
 8002ce0:	f67f af2f 	bls.w	8002b42 <LZ4_decompress_safe+0xd2>
 8002ce4:	3510      	adds	r5, #16
 8002ce6:	3208      	adds	r2, #8
    do { LZ4_memcpy(d,s,8); d+=8; s+=8; } while (d<e);
 8002ce8:	6814      	ldr	r4, [r2, #0]
 8002cea:	3508      	adds	r5, #8
 8002cec:	3208      	adds	r2, #8
 8002cee:	f845 4c08 	str.w	r4, [r5, #-8]
 8002cf2:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8002cf6:	f845 4c04 	str.w	r4, [r5, #-4]
 8002cfa:	42a8      	cmp	r0, r5
 8002cfc:	d8f4      	bhi.n	8002ce8 <LZ4_decompress_safe+0x278>
 8002cfe:	e720      	b.n	8002b42 <LZ4_decompress_safe+0xd2>
        return (int) (-(((const char*)ip)-src))-1;
 8002d00:	1a70      	subs	r0, r6, r1
 8002d02:	3801      	subs	r0, #1
 8002d04:	e6cf      	b.n	8002aa6 <LZ4_decompress_safe+0x36>
    if ((src == NULL) || (outputSize < 0)) { return -1; }
 8002d06:	f04f 30ff 	mov.w	r0, #4294967295
    return LZ4_decompress_generic(source, dest, compressedSize, maxDecompressedSize,
 8002d0a:	e6cc      	b.n	8002aa6 <LZ4_decompress_safe+0x36>
 8002d0c:	08005691 	.word	0x08005691
 8002d10:	08005726 	.word	0x08005726
 8002d14:	0800566b 	.word	0x0800566b
 8002d18:	0800569b 	.word	0x0800569b
 8002d1c:	080056a7 	.word	0x080056a7
 8002d20:	08005740 	.word	0x08005740
 8002d24:	08005760 	.word	0x08005760

08002d28 <add_round_key>:
	(void)_copy(s, sizeof(t), t, sizeof(t));
}

static inline void add_round_key(uint8_t *s, const unsigned int *k)
{
	s[0] ^= (uint8_t)(k[0] >> 24); s[1] ^= (uint8_t)(k[0] >> 16);
 8002d28:	78cb      	ldrb	r3, [r1, #3]
 8002d2a:	7802      	ldrb	r2, [r0, #0]
 8002d2c:	4053      	eors	r3, r2
 8002d2e:	7842      	ldrb	r2, [r0, #1]
 8002d30:	7003      	strb	r3, [r0, #0]
 8002d32:	884b      	ldrh	r3, [r1, #2]
 8002d34:	4053      	eors	r3, r2
 8002d36:	7043      	strb	r3, [r0, #1]
	s[2] ^= (uint8_t)(k[0] >> 8); s[3] ^= (uint8_t)(k[0]);
 8002d38:	7883      	ldrb	r3, [r0, #2]
 8002d3a:	680a      	ldr	r2, [r1, #0]
 8002d3c:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
 8002d40:	7083      	strb	r3, [r0, #2]
 8002d42:	78c3      	ldrb	r3, [r0, #3]
 8002d44:	680a      	ldr	r2, [r1, #0]
 8002d46:	4053      	eors	r3, r2
	s[4] ^= (uint8_t)(k[1] >> 24); s[5] ^= (uint8_t)(k[1] >> 16);
 8002d48:	7902      	ldrb	r2, [r0, #4]
	s[2] ^= (uint8_t)(k[0] >> 8); s[3] ^= (uint8_t)(k[0]);
 8002d4a:	70c3      	strb	r3, [r0, #3]
	s[4] ^= (uint8_t)(k[1] >> 24); s[5] ^= (uint8_t)(k[1] >> 16);
 8002d4c:	79cb      	ldrb	r3, [r1, #7]
 8002d4e:	4053      	eors	r3, r2
 8002d50:	7942      	ldrb	r2, [r0, #5]
 8002d52:	7103      	strb	r3, [r0, #4]
 8002d54:	88cb      	ldrh	r3, [r1, #6]
 8002d56:	4053      	eors	r3, r2
 8002d58:	7143      	strb	r3, [r0, #5]
	s[6] ^= (uint8_t)(k[1] >> 8); s[7] ^= (uint8_t)(k[1]);
 8002d5a:	7983      	ldrb	r3, [r0, #6]
 8002d5c:	684a      	ldr	r2, [r1, #4]
 8002d5e:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
 8002d62:	7183      	strb	r3, [r0, #6]
 8002d64:	79c3      	ldrb	r3, [r0, #7]
 8002d66:	684a      	ldr	r2, [r1, #4]
 8002d68:	4053      	eors	r3, r2
	s[8] ^= (uint8_t)(k[2] >> 24); s[9] ^= (uint8_t)(k[2] >> 16);
 8002d6a:	7a02      	ldrb	r2, [r0, #8]
	s[6] ^= (uint8_t)(k[1] >> 8); s[7] ^= (uint8_t)(k[1]);
 8002d6c:	71c3      	strb	r3, [r0, #7]
	s[8] ^= (uint8_t)(k[2] >> 24); s[9] ^= (uint8_t)(k[2] >> 16);
 8002d6e:	7acb      	ldrb	r3, [r1, #11]
 8002d70:	4053      	eors	r3, r2
 8002d72:	7a42      	ldrb	r2, [r0, #9]
 8002d74:	7203      	strb	r3, [r0, #8]
 8002d76:	894b      	ldrh	r3, [r1, #10]
 8002d78:	4053      	eors	r3, r2
 8002d7a:	7243      	strb	r3, [r0, #9]
	s[10] ^= (uint8_t)(k[2] >> 8); s[11] ^= (uint8_t)(k[2]);
 8002d7c:	7a83      	ldrb	r3, [r0, #10]
 8002d7e:	688a      	ldr	r2, [r1, #8]
 8002d80:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
 8002d84:	7283      	strb	r3, [r0, #10]
 8002d86:	688a      	ldr	r2, [r1, #8]
 8002d88:	7ac3      	ldrb	r3, [r0, #11]
 8002d8a:	4053      	eors	r3, r2
	s[12] ^= (uint8_t)(k[3] >> 24); s[13] ^= (uint8_t)(k[3] >> 16);
 8002d8c:	7b02      	ldrb	r2, [r0, #12]
	s[10] ^= (uint8_t)(k[2] >> 8); s[11] ^= (uint8_t)(k[2]);
 8002d8e:	72c3      	strb	r3, [r0, #11]
	s[12] ^= (uint8_t)(k[3] >> 24); s[13] ^= (uint8_t)(k[3] >> 16);
 8002d90:	7bcb      	ldrb	r3, [r1, #15]
 8002d92:	4053      	eors	r3, r2
 8002d94:	7b42      	ldrb	r2, [r0, #13]
 8002d96:	7303      	strb	r3, [r0, #12]
 8002d98:	89cb      	ldrh	r3, [r1, #14]
 8002d9a:	4053      	eors	r3, r2
 8002d9c:	7343      	strb	r3, [r0, #13]
	s[14] ^= (uint8_t)(k[3] >> 8); s[15] ^= (uint8_t)(k[3]);
 8002d9e:	7b83      	ldrb	r3, [r0, #14]
 8002da0:	68ca      	ldr	r2, [r1, #12]
 8002da2:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
 8002da6:	7383      	strb	r3, [r0, #14]
 8002da8:	7bc3      	ldrb	r3, [r0, #15]
 8002daa:	68ca      	ldr	r2, [r1, #12]
 8002dac:	4053      	eors	r3, r2
 8002dae:	73c3      	strb	r3, [r0, #15]
}
 8002db0:	4770      	bx	lr
	...

08002db4 <inv_sub_bytes>:

static inline void inv_sub_bytes(uint8_t *s)
{
	unsigned int i;

	for (i = 0; i < (Nb*Nk); ++i) {
 8002db4:	1e43      	subs	r3, r0, #1
		s[i] = inv_sbox[s[i]];
 8002db6:	4904      	ldr	r1, [pc, #16]	@ (8002dc8 <inv_sub_bytes+0x14>)
 8002db8:	300f      	adds	r0, #15
 8002dba:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 8002dbe:	5c8a      	ldrb	r2, [r1, r2]
	for (i = 0; i < (Nb*Nk); ++i) {
 8002dc0:	4283      	cmp	r3, r0
		s[i] = inv_sbox[s[i]];
 8002dc2:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < (Nb*Nk); ++i) {
 8002dc4:	d1f9      	bne.n	8002dba <inv_sub_bytes+0x6>
	}
}
 8002dc6:	4770      	bx	lr
 8002dc8:	08005780 	.word	0x08005780

08002dcc <inv_shift_rows>:
 * This inv_shift_rows also implements the matrix flip required for
 * inv_mix_columns, but performs it here to reduce the number of memory
 * operations.
 */
static inline void inv_shift_rows(uint8_t *s)
{
 8002dcc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t t[Nb*Nk];

	t[0]  = s[0]; t[1] = s[13]; t[2] = s[10]; t[3] = s[7];
 8002dce:	7802      	ldrb	r2, [r0, #0]
 8002dd0:	f88d 2000 	strb.w	r2, [sp]
 8002dd4:	7b42      	ldrb	r2, [r0, #13]
 8002dd6:	f88d 2001 	strb.w	r2, [sp, #1]
 8002dda:	7a82      	ldrb	r2, [r0, #10]
 8002ddc:	f88d 2002 	strb.w	r2, [sp, #2]
 8002de0:	79c2      	ldrb	r2, [r0, #7]
 8002de2:	f88d 2003 	strb.w	r2, [sp, #3]
	t[4]  = s[4]; t[5] = s[1]; t[6] = s[14]; t[7] = s[11];
 8002de6:	7902      	ldrb	r2, [r0, #4]
 8002de8:	f88d 2004 	strb.w	r2, [sp, #4]
 8002dec:	7842      	ldrb	r2, [r0, #1]
 8002dee:	f88d 2005 	strb.w	r2, [sp, #5]
 8002df2:	7b82      	ldrb	r2, [r0, #14]
 8002df4:	f88d 2006 	strb.w	r2, [sp, #6]
 8002df8:	7ac2      	ldrb	r2, [r0, #11]
 8002dfa:	f88d 2007 	strb.w	r2, [sp, #7]
	t[8]  = s[8]; t[9] = s[5]; t[10] = s[2]; t[11] = s[15];
 8002dfe:	7a02      	ldrb	r2, [r0, #8]
 8002e00:	f88d 2008 	strb.w	r2, [sp, #8]
 8002e04:	7942      	ldrb	r2, [r0, #5]
 8002e06:	f88d 2009 	strb.w	r2, [sp, #9]
 8002e0a:	7882      	ldrb	r2, [r0, #2]
 8002e0c:	f88d 200a 	strb.w	r2, [sp, #10]
 8002e10:	7bc2      	ldrb	r2, [r0, #15]
 8002e12:	f88d 200b 	strb.w	r2, [sp, #11]
	t[12] = s[12]; t[13] = s[9]; t[14] = s[6]; t[15] = s[3];
 8002e16:	7b02      	ldrb	r2, [r0, #12]
 8002e18:	f88d 200c 	strb.w	r2, [sp, #12]
 8002e1c:	7a42      	ldrb	r2, [r0, #9]
 8002e1e:	f88d 200d 	strb.w	r2, [sp, #13]
 8002e22:	7982      	ldrb	r2, [r0, #6]
 8002e24:	f88d 200e 	strb.w	r2, [sp, #14]
	(void)_copy(s, sizeof(t), t, sizeof(t));
 8002e28:	466a      	mov	r2, sp
	t[12] = s[12]; t[13] = s[9]; t[14] = s[6]; t[15] = s[3];
 8002e2a:	78c3      	ldrb	r3, [r0, #3]
 8002e2c:	f88d 300f 	strb.w	r3, [sp, #15]
	(void)_copy(s, sizeof(t), t, sizeof(t));
 8002e30:	2310      	movs	r3, #16
 8002e32:	4619      	mov	r1, r3
 8002e34:	f001 fa3a 	bl	80042ac <_copy>
}
 8002e38:	b005      	add	sp, #20
 8002e3a:	f85d fb04 	ldr.w	pc, [sp], #4

08002e3e <mult_row_column>:
{
 8002e3e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e42:	4605      	mov	r5, r0
	out[0] = multe(in[0]) ^ multb(in[1]) ^ multd(in[2]) ^ mult9(in[3]);
 8002e44:	7808      	ldrb	r0, [r1, #0]
{
 8002e46:	460c      	mov	r4, r1
	out[0] = multe(in[0]) ^ multb(in[1]) ^ multd(in[2]) ^ mult9(in[3]);
 8002e48:	f001 fa3f 	bl	80042ca <_double_byte>
 8002e4c:	f001 fa3d 	bl	80042ca <_double_byte>
 8002e50:	f001 fa3b 	bl	80042ca <_double_byte>
 8002e54:	9001      	str	r0, [sp, #4]
 8002e56:	7820      	ldrb	r0, [r4, #0]
 8002e58:	f001 fa37 	bl	80042ca <_double_byte>
 8002e5c:	f001 fa35 	bl	80042ca <_double_byte>
 8002e60:	9000      	str	r0, [sp, #0]
 8002e62:	7820      	ldrb	r0, [r4, #0]
 8002e64:	f001 fa31 	bl	80042ca <_double_byte>
 8002e68:	4683      	mov	fp, r0
 8002e6a:	7860      	ldrb	r0, [r4, #1]
 8002e6c:	f001 fa2d 	bl	80042ca <_double_byte>
 8002e70:	f001 fa2b 	bl	80042ca <_double_byte>
 8002e74:	f001 fa29 	bl	80042ca <_double_byte>
 8002e78:	4682      	mov	sl, r0
 8002e7a:	7860      	ldrb	r0, [r4, #1]
 8002e7c:	f001 fa25 	bl	80042ca <_double_byte>
 8002e80:	4681      	mov	r9, r0
 8002e82:	78a0      	ldrb	r0, [r4, #2]
 8002e84:	7866      	ldrb	r6, [r4, #1]
 8002e86:	f001 fa20 	bl	80042ca <_double_byte>
 8002e8a:	f001 fa1e 	bl	80042ca <_double_byte>
 8002e8e:	f001 fa1c 	bl	80042ca <_double_byte>
 8002e92:	4680      	mov	r8, r0
 8002e94:	78a0      	ldrb	r0, [r4, #2]
 8002e96:	f001 fa18 	bl	80042ca <_double_byte>
 8002e9a:	f001 fa16 	bl	80042ca <_double_byte>
 8002e9e:	78a1      	ldrb	r1, [r4, #2]
 8002ea0:	4607      	mov	r7, r0
 8002ea2:	78e0      	ldrb	r0, [r4, #3]
 8002ea4:	404e      	eors	r6, r1
 8002ea6:	f001 fa10 	bl	80042ca <_double_byte>
 8002eaa:	f001 fa0e 	bl	80042ca <_double_byte>
 8002eae:	f001 fa0c 	bl	80042ca <_double_byte>
 8002eb2:	78e1      	ldrb	r1, [r4, #3]
 8002eb4:	9a01      	ldr	r2, [sp, #4]
 8002eb6:	404e      	eors	r6, r1
 8002eb8:	9b00      	ldr	r3, [sp, #0]
 8002eba:	4072      	eors	r2, r6
 8002ebc:	4053      	eors	r3, r2
 8002ebe:	ea8b 0b03 	eor.w	fp, fp, r3
 8002ec2:	ea8a 0a0b 	eor.w	sl, sl, fp
 8002ec6:	ea89 090a 	eor.w	r9, r9, sl
 8002eca:	ea88 0809 	eor.w	r8, r8, r9
 8002ece:	ea87 0708 	eor.w	r7, r7, r8
 8002ed2:	4078      	eors	r0, r7
 8002ed4:	7028      	strb	r0, [r5, #0]
	out[1] = mult9(in[0]) ^ multe(in[1]) ^ multb(in[2]) ^ multd(in[3]);
 8002ed6:	7820      	ldrb	r0, [r4, #0]
 8002ed8:	f001 f9f7 	bl	80042ca <_double_byte>
 8002edc:	f001 f9f5 	bl	80042ca <_double_byte>
 8002ee0:	f001 f9f3 	bl	80042ca <_double_byte>
 8002ee4:	9001      	str	r0, [sp, #4]
 8002ee6:	7860      	ldrb	r0, [r4, #1]
 8002ee8:	7826      	ldrb	r6, [r4, #0]
 8002eea:	f001 f9ee 	bl	80042ca <_double_byte>
 8002eee:	f001 f9ec 	bl	80042ca <_double_byte>
 8002ef2:	f001 f9ea 	bl	80042ca <_double_byte>
 8002ef6:	9000      	str	r0, [sp, #0]
 8002ef8:	7860      	ldrb	r0, [r4, #1]
 8002efa:	f001 f9e6 	bl	80042ca <_double_byte>
 8002efe:	f001 f9e4 	bl	80042ca <_double_byte>
 8002f02:	4683      	mov	fp, r0
 8002f04:	7860      	ldrb	r0, [r4, #1]
 8002f06:	f001 f9e0 	bl	80042ca <_double_byte>
 8002f0a:	4682      	mov	sl, r0
 8002f0c:	78a0      	ldrb	r0, [r4, #2]
 8002f0e:	f001 f9dc 	bl	80042ca <_double_byte>
 8002f12:	f001 f9da 	bl	80042ca <_double_byte>
 8002f16:	f001 f9d8 	bl	80042ca <_double_byte>
 8002f1a:	4681      	mov	r9, r0
 8002f1c:	78a0      	ldrb	r0, [r4, #2]
 8002f1e:	f001 f9d4 	bl	80042ca <_double_byte>
 8002f22:	78a1      	ldrb	r1, [r4, #2]
 8002f24:	4680      	mov	r8, r0
 8002f26:	78e0      	ldrb	r0, [r4, #3]
 8002f28:	404e      	eors	r6, r1
 8002f2a:	f001 f9ce 	bl	80042ca <_double_byte>
 8002f2e:	f001 f9cc 	bl	80042ca <_double_byte>
 8002f32:	f001 f9ca 	bl	80042ca <_double_byte>
 8002f36:	4607      	mov	r7, r0
 8002f38:	78e0      	ldrb	r0, [r4, #3]
 8002f3a:	f001 f9c6 	bl	80042ca <_double_byte>
 8002f3e:	f001 f9c4 	bl	80042ca <_double_byte>
 8002f42:	78e1      	ldrb	r1, [r4, #3]
 8002f44:	9a01      	ldr	r2, [sp, #4]
 8002f46:	404e      	eors	r6, r1
 8002f48:	9b00      	ldr	r3, [sp, #0]
 8002f4a:	4072      	eors	r2, r6
 8002f4c:	4053      	eors	r3, r2
 8002f4e:	ea8b 0b03 	eor.w	fp, fp, r3
 8002f52:	ea8a 0a0b 	eor.w	sl, sl, fp
 8002f56:	ea89 090a 	eor.w	r9, r9, sl
 8002f5a:	ea88 0809 	eor.w	r8, r8, r9
 8002f5e:	ea87 0708 	eor.w	r7, r7, r8
 8002f62:	4078      	eors	r0, r7
 8002f64:	7068      	strb	r0, [r5, #1]
	out[2] = multd(in[0]) ^ mult9(in[1]) ^ multe(in[2]) ^ multb(in[3]);
 8002f66:	7820      	ldrb	r0, [r4, #0]
 8002f68:	f001 f9af 	bl	80042ca <_double_byte>
 8002f6c:	f001 f9ad 	bl	80042ca <_double_byte>
 8002f70:	f001 f9ab 	bl	80042ca <_double_byte>
 8002f74:	9001      	str	r0, [sp, #4]
 8002f76:	7820      	ldrb	r0, [r4, #0]
 8002f78:	f001 f9a7 	bl	80042ca <_double_byte>
 8002f7c:	f001 f9a5 	bl	80042ca <_double_byte>
 8002f80:	9000      	str	r0, [sp, #0]
 8002f82:	7860      	ldrb	r0, [r4, #1]
 8002f84:	7826      	ldrb	r6, [r4, #0]
 8002f86:	f001 f9a0 	bl	80042ca <_double_byte>
 8002f8a:	f001 f99e 	bl	80042ca <_double_byte>
 8002f8e:	f001 f99c 	bl	80042ca <_double_byte>
 8002f92:	7861      	ldrb	r1, [r4, #1]
 8002f94:	4683      	mov	fp, r0
 8002f96:	78a0      	ldrb	r0, [r4, #2]
 8002f98:	404e      	eors	r6, r1
 8002f9a:	f001 f996 	bl	80042ca <_double_byte>
 8002f9e:	f001 f994 	bl	80042ca <_double_byte>
 8002fa2:	f001 f992 	bl	80042ca <_double_byte>
 8002fa6:	4682      	mov	sl, r0
 8002fa8:	78a0      	ldrb	r0, [r4, #2]
 8002faa:	f001 f98e 	bl	80042ca <_double_byte>
 8002fae:	f001 f98c 	bl	80042ca <_double_byte>
 8002fb2:	4681      	mov	r9, r0
 8002fb4:	78a0      	ldrb	r0, [r4, #2]
 8002fb6:	f001 f988 	bl	80042ca <_double_byte>
 8002fba:	4680      	mov	r8, r0
 8002fbc:	78e0      	ldrb	r0, [r4, #3]
 8002fbe:	f001 f984 	bl	80042ca <_double_byte>
 8002fc2:	f001 f982 	bl	80042ca <_double_byte>
 8002fc6:	f001 f980 	bl	80042ca <_double_byte>
 8002fca:	4607      	mov	r7, r0
 8002fcc:	78e0      	ldrb	r0, [r4, #3]
 8002fce:	f001 f97c 	bl	80042ca <_double_byte>
 8002fd2:	78e1      	ldrb	r1, [r4, #3]
 8002fd4:	9a01      	ldr	r2, [sp, #4]
 8002fd6:	404e      	eors	r6, r1
 8002fd8:	9b00      	ldr	r3, [sp, #0]
 8002fda:	4072      	eors	r2, r6
 8002fdc:	4053      	eors	r3, r2
 8002fde:	ea8b 0b03 	eor.w	fp, fp, r3
 8002fe2:	ea8a 0a0b 	eor.w	sl, sl, fp
 8002fe6:	ea89 090a 	eor.w	r9, r9, sl
 8002fea:	ea88 0809 	eor.w	r8, r8, r9
 8002fee:	ea87 0708 	eor.w	r7, r7, r8
 8002ff2:	4078      	eors	r0, r7
 8002ff4:	70a8      	strb	r0, [r5, #2]
	out[3] = multb(in[0]) ^ multd(in[1]) ^ mult9(in[2]) ^ multe(in[3]);
 8002ff6:	7820      	ldrb	r0, [r4, #0]
 8002ff8:	f001 f967 	bl	80042ca <_double_byte>
 8002ffc:	f001 f965 	bl	80042ca <_double_byte>
 8003000:	f001 f963 	bl	80042ca <_double_byte>
 8003004:	4681      	mov	r9, r0
 8003006:	7820      	ldrb	r0, [r4, #0]
 8003008:	f001 f95f 	bl	80042ca <_double_byte>
 800300c:	4680      	mov	r8, r0
 800300e:	7860      	ldrb	r0, [r4, #1]
 8003010:	f894 a000 	ldrb.w	sl, [r4]
 8003014:	f001 f959 	bl	80042ca <_double_byte>
 8003018:	f001 f957 	bl	80042ca <_double_byte>
 800301c:	f001 f955 	bl	80042ca <_double_byte>
 8003020:	4607      	mov	r7, r0
 8003022:	7860      	ldrb	r0, [r4, #1]
 8003024:	f001 f951 	bl	80042ca <_double_byte>
 8003028:	f001 f94f 	bl	80042ca <_double_byte>
 800302c:	7863      	ldrb	r3, [r4, #1]
 800302e:	4606      	mov	r6, r0
 8003030:	78a0      	ldrb	r0, [r4, #2]
 8003032:	ea8a 0a03 	eor.w	sl, sl, r3
 8003036:	f001 f948 	bl	80042ca <_double_byte>
 800303a:	f001 f946 	bl	80042ca <_double_byte>
 800303e:	f001 f944 	bl	80042ca <_double_byte>
 8003042:	78a3      	ldrb	r3, [r4, #2]
 8003044:	ea8a 0a03 	eor.w	sl, sl, r3
 8003048:	ea89 090a 	eor.w	r9, r9, sl
 800304c:	ea88 0809 	eor.w	r8, r8, r9
 8003050:	ea87 0708 	eor.w	r7, r7, r8
 8003054:	407e      	eors	r6, r7
 8003056:	ea80 0806 	eor.w	r8, r0, r6
 800305a:	78e0      	ldrb	r0, [r4, #3]
 800305c:	f001 f935 	bl	80042ca <_double_byte>
 8003060:	f001 f933 	bl	80042ca <_double_byte>
 8003064:	f001 f931 	bl	80042ca <_double_byte>
 8003068:	4607      	mov	r7, r0
 800306a:	fa5f f888 	uxtb.w	r8, r8
 800306e:	78e0      	ldrb	r0, [r4, #3]
 8003070:	f001 f92b 	bl	80042ca <_double_byte>
 8003074:	f001 f929 	bl	80042ca <_double_byte>
 8003078:	ea87 0708 	eor.w	r7, r7, r8
 800307c:	4606      	mov	r6, r0
 800307e:	78e0      	ldrb	r0, [r4, #3]
 8003080:	f001 f923 	bl	80042ca <_double_byte>
 8003084:	407e      	eors	r6, r7
 8003086:	4070      	eors	r0, r6
 8003088:	70e8      	strb	r0, [r5, #3]
}
 800308a:	b003      	add	sp, #12
 800308c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08003090 <tc_aes128_set_decrypt_key>:
	return tc_aes128_set_encrypt_key(s, k);
 8003090:	f000 b858 	b.w	8003144 <tc_aes128_set_encrypt_key>

08003094 <tc_aes_decrypt>:

int tc_aes_decrypt(uint8_t *out, const uint8_t *in, const TCAesKeySched_t s)
{
 8003094:	b570      	push	{r4, r5, r6, lr}
 8003096:	4614      	mov	r4, r2
 8003098:	b088      	sub	sp, #32
	uint8_t state[Nk*Nb];
	unsigned int i;

	if (out == (uint8_t *) 0) {
 800309a:	4605      	mov	r5, r0
 800309c:	2800      	cmp	r0, #0
 800309e:	d04a      	beq.n	8003136 <tc_aes_decrypt+0xa2>
		return TC_CRYPTO_FAIL;
	} else if (in == (const uint8_t *) 0) {
 80030a0:	2900      	cmp	r1, #0
 80030a2:	d04a      	beq.n	800313a <tc_aes_decrypt+0xa6>
		return TC_CRYPTO_FAIL;
	} else if (s == (TCAesKeySched_t) 0) {
 80030a4:	2a00      	cmp	r2, #0
 80030a6:	d04a      	beq.n	800313e <tc_aes_decrypt+0xaa>
		return TC_CRYPTO_FAIL;
	}

	(void)_copy(state, sizeof(state), in, sizeof(state));
 80030a8:	2310      	movs	r3, #16
 80030aa:	460a      	mov	r2, r1
 80030ac:	4668      	mov	r0, sp
 80030ae:	f104 0690 	add.w	r6, r4, #144	@ 0x90
 80030b2:	4619      	mov	r1, r3
 80030b4:	f001 f8fa 	bl	80042ac <_copy>

	add_round_key(state, s->words + Nb*Nr);
 80030b8:	f104 01a0 	add.w	r1, r4, #160	@ 0xa0
 80030bc:	4668      	mov	r0, sp
 80030be:	f7ff fe33 	bl	8002d28 <add_round_key>

	for (i = Nr - 1; i > 0; --i) {
		inv_shift_rows(state);
 80030c2:	4668      	mov	r0, sp
 80030c4:	f7ff fe82 	bl	8002dcc <inv_shift_rows>
		inv_sub_bytes(state);
 80030c8:	4668      	mov	r0, sp
 80030ca:	f7ff fe73 	bl	8002db4 <inv_sub_bytes>
		add_round_key(state, s->words + Nb*i);
 80030ce:	4631      	mov	r1, r6
 80030d0:	4668      	mov	r0, sp
	for (i = Nr - 1; i > 0; --i) {
 80030d2:	3e10      	subs	r6, #16
		add_round_key(state, s->words + Nb*i);
 80030d4:	f7ff fe28 	bl	8002d28 <add_round_key>
	mult_row_column(t, s);
 80030d8:	4669      	mov	r1, sp
 80030da:	a804      	add	r0, sp, #16
 80030dc:	f7ff feaf 	bl	8002e3e <mult_row_column>
	mult_row_column(&t[Nb], s+Nb);
 80030e0:	a901      	add	r1, sp, #4
 80030e2:	a805      	add	r0, sp, #20
 80030e4:	f7ff feab 	bl	8002e3e <mult_row_column>
	mult_row_column(&t[2*Nb], s+(2*Nb));
 80030e8:	a902      	add	r1, sp, #8
 80030ea:	a806      	add	r0, sp, #24
 80030ec:	f7ff fea7 	bl	8002e3e <mult_row_column>
	mult_row_column(&t[3*Nb], s+(3*Nb));
 80030f0:	a903      	add	r1, sp, #12
 80030f2:	a807      	add	r0, sp, #28
 80030f4:	f7ff fea3 	bl	8002e3e <mult_row_column>
	(void)_copy(s, sizeof(t), t, sizeof(t));
 80030f8:	2310      	movs	r3, #16
 80030fa:	4668      	mov	r0, sp
 80030fc:	eb0d 0203 	add.w	r2, sp, r3
 8003100:	4619      	mov	r1, r3
 8003102:	f001 f8d3 	bl	80042ac <_copy>
	for (i = Nr - 1; i > 0; --i) {
 8003106:	42a6      	cmp	r6, r4
 8003108:	d1db      	bne.n	80030c2 <tc_aes_decrypt+0x2e>
		inv_mix_columns(state);
	}

	inv_shift_rows(state);
 800310a:	4668      	mov	r0, sp
 800310c:	f7ff fe5e 	bl	8002dcc <inv_shift_rows>
	inv_sub_bytes(state);
 8003110:	4668      	mov	r0, sp
 8003112:	f7ff fe4f 	bl	8002db4 <inv_sub_bytes>
	add_round_key(state, s->words);
 8003116:	4631      	mov	r1, r6
 8003118:	4668      	mov	r0, sp
 800311a:	f7ff fe05 	bl	8002d28 <add_round_key>

	(void)_copy(out, sizeof(state), state, sizeof(state));
 800311e:	2310      	movs	r3, #16
 8003120:	466a      	mov	r2, sp
 8003122:	4628      	mov	r0, r5
 8003124:	4619      	mov	r1, r3
 8003126:	f001 f8c1 	bl	80042ac <_copy>

	/*zeroing out the state buffer */
	_set(state, TC_ZERO_BYTE, sizeof(state));
 800312a:	4668      	mov	r0, sp
 800312c:	2210      	movs	r2, #16
 800312e:	2100      	movs	r1, #0
 8003130:	f001 f8c9 	bl	80042c6 <_set>


	return TC_CRYPTO_SUCCESS;
 8003134:	2001      	movs	r0, #1
}
 8003136:	b008      	add	sp, #32
 8003138:	bd70      	pop	{r4, r5, r6, pc}
		return TC_CRYPTO_FAIL;
 800313a:	4608      	mov	r0, r1
 800313c:	e7fb      	b.n	8003136 <tc_aes_decrypt+0xa2>
 800313e:	4610      	mov	r0, r2
 8003140:	e7f9      	b.n	8003136 <tc_aes_decrypt+0xa2>
	...

08003144 <tc_aes128_set_encrypt_key>:

#define subbyte(a, o)(sbox[((a) >> (o))&0xff] << (o))
#define subword(a)(subbyte(a, 24)|subbyte(a, 16)|subbyte(a, 8)|subbyte(a, 0))

int tc_aes128_set_encrypt_key(TCAesKeySched_t s, const uint8_t *k)
{
 8003144:	b5f0      	push	{r4, r5, r6, r7, lr}
	const unsigned int rconst[11] = {
 8003146:	4e28      	ldr	r6, [pc, #160]	@ (80031e8 <tc_aes128_set_encrypt_key+0xa4>)
{
 8003148:	b08d      	sub	sp, #52	@ 0x34
 800314a:	4607      	mov	r7, r0
 800314c:	460c      	mov	r4, r1
	const unsigned int rconst[11] = {
 800314e:	ad01      	add	r5, sp, #4
 8003150:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8003152:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003154:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8003156:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003158:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 800315c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
		0x20000000, 0x40000000, 0x80000000, 0x1b000000, 0x36000000
	};
	unsigned int i;
	unsigned int t;

	if (s == (TCAesKeySched_t) 0) {
 8003160:	4638      	mov	r0, r7
 8003162:	2f00      	cmp	r7, #0
 8003164:	d03b      	beq.n	80031de <tc_aes128_set_encrypt_key+0x9a>
		return TC_CRYPTO_FAIL;
	} else if (k == (const uint8_t *) 0) {
 8003166:	2c00      	cmp	r4, #0
 8003168:	d03b      	beq.n	80031e2 <tc_aes128_set_encrypt_key+0x9e>
 800316a:	1f38      	subs	r0, r7, #4
 800316c:	4621      	mov	r1, r4
 800316e:	3410      	adds	r4, #16
 8003170:	4602      	mov	r2, r0
		return TC_CRYPTO_FAIL;
	}

	for (i = 0; i < Nk; ++i) {
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
 8003172:	784b      	ldrb	r3, [r1, #1]
	for (i = 0; i < Nk; ++i) {
 8003174:	3104      	adds	r1, #4
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
 8003176:	f811 5c04 	ldrb.w	r5, [r1, #-4]
 800317a:	041b      	lsls	r3, r3, #16
			      (k[Nb*i+2]<<8) | (k[Nb*i+3]);
 800317c:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
 8003180:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8003184:	432b      	orrs	r3, r5
 8003186:	f811 5c02 	ldrb.w	r5, [r1, #-2]
	for (i = 0; i < Nk; ++i) {
 800318a:	428c      	cmp	r4, r1
			      (k[Nb*i+2]<<8) | (k[Nb*i+3]);
 800318c:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
 8003190:	f842 3f04 	str.w	r3, [r2, #4]!
	for (i = 0; i < Nk; ++i) {
 8003194:	d1ed      	bne.n	8003172 <tc_aes128_set_encrypt_key+0x2e>
 8003196:	2104      	movs	r1, #4
	}

	for (; i < (Nb * (Nr + 1)); ++i) {
		t = s->words[i-1];
		if ((i % Nk) == 0) {
			t = subword(rotword(t)) ^ rconst[i/Nk];
 8003198:	4c14      	ldr	r4, [pc, #80]	@ (80031ec <tc_aes128_set_encrypt_key+0xa8>)
		if ((i % Nk) == 0) {
 800319a:	078a      	lsls	r2, r1, #30
		t = s->words[i-1];
 800319c:	6903      	ldr	r3, [r0, #16]
		if ((i % Nk) == 0) {
 800319e:	d116      	bne.n	80031ce <tc_aes128_set_encrypt_key+0x8a>
			t = subword(rotword(t)) ^ rconst[i/Nk];
 80031a0:	f3c3 4207 	ubfx	r2, r3, #16, #8
 80031a4:	5ca5      	ldrb	r5, [r4, r2]
 80031a6:	0e1a      	lsrs	r2, r3, #24
 80031a8:	5ca2      	ldrb	r2, [r4, r2]
 80031aa:	ea42 6205 	orr.w	r2, r2, r5, lsl #24
 80031ae:	f3c3 2507 	ubfx	r5, r3, #8, #8
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	5d65      	ldrb	r5, [r4, r5]
 80031b6:	5ce3      	ldrb	r3, [r4, r3]
 80031b8:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
 80031bc:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 80031c0:	f021 0303 	bic.w	r3, r1, #3
 80031c4:	3330      	adds	r3, #48	@ 0x30
 80031c6:	446b      	add	r3, sp
 80031c8:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80031cc:	4053      	eors	r3, r2
		}
		s->words[i] = s->words[i-Nk] ^ t;
 80031ce:	f850 2f04 	ldr.w	r2, [r0, #4]!
	for (; i < (Nb * (Nr + 1)); ++i) {
 80031d2:	3101      	adds	r1, #1
		s->words[i] = s->words[i-Nk] ^ t;
 80031d4:	4053      	eors	r3, r2
	for (; i < (Nb * (Nr + 1)); ++i) {
 80031d6:	292c      	cmp	r1, #44	@ 0x2c
		s->words[i] = s->words[i-Nk] ^ t;
 80031d8:	6103      	str	r3, [r0, #16]
	for (; i < (Nb * (Nr + 1)); ++i) {
 80031da:	d1de      	bne.n	800319a <tc_aes128_set_encrypt_key+0x56>
	}

	return TC_CRYPTO_SUCCESS;
 80031dc:	2001      	movs	r0, #1
}
 80031de:	b00d      	add	sp, #52	@ 0x34
 80031e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return TC_CRYPTO_FAIL;
 80031e2:	4620      	mov	r0, r4
 80031e4:	e7fb      	b.n	80031de <tc_aes128_set_encrypt_key+0x9a>
 80031e6:	bf00      	nop
 80031e8:	08005270 	.word	0x08005270
 80031ec:	08005880 	.word	0x08005880

080031f0 <tc_cbc_mode_decrypt>:
}

int tc_cbc_mode_decrypt(uint8_t *out, unsigned int outlen, const uint8_t *in,
			    unsigned int inlen, const uint8_t *iv,
			    const TCAesKeySched_t sched)
{
 80031f0:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
 80031f4:	b085      	sub	sp, #20
 80031f6:	460d      	mov	r5, r1
 80031f8:	4616      	mov	r6, r2
	uint8_t buffer[TC_AES_BLOCK_SIZE];
	const uint8_t *p;
	unsigned int n, m;

	/* sanity check the inputs */
	if (out == (uint8_t *) 0 ||
 80031fa:	4680      	mov	r8, r0
{
 80031fc:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
	if (out == (uint8_t *) 0 ||
 80031fe:	b350      	cbz	r0, 8003256 <tc_cbc_mode_decrypt+0x66>
 8003200:	b34a      	cbz	r2, 8003256 <tc_cbc_mode_decrypt+0x66>
	    in == (const uint8_t *) 0 ||
 8003202:	b344      	cbz	r4, 8003256 <tc_cbc_mode_decrypt+0x66>
	    sched == (TCAesKeySched_t) 0 ||
 8003204:	b33b      	cbz	r3, 8003256 <tc_cbc_mode_decrypt+0x66>
	    inlen == 0 ||
 8003206:	b331      	cbz	r1, 8003256 <tc_cbc_mode_decrypt+0x66>
 8003208:	ea43 0001 	orr.w	r0, r3, r1
	    outlen == 0 ||
	    (inlen % TC_AES_BLOCK_SIZE) != 0 ||
 800320c:	f010 000f 	ands.w	r0, r0, #15
 8003210:	d121      	bne.n	8003256 <tc_cbc_mode_decrypt+0x66>
	    (outlen % TC_AES_BLOCK_SIZE) != 0 ||
 8003212:	428b      	cmp	r3, r1
 8003214:	d11a      	bne.n	800324c <tc_cbc_mode_decrypt+0x5c>
	 * Note that in == iv + ciphertext, i.e. the iv and the ciphertext are
	 * contiguous. This allows for a very efficient decryption algorithm
	 * that would not otherwise be possible.
	 */
	p = iv;
	for (n = m = 0; n < outlen; ++n) {
 8003216:	4607      	mov	r7, r0
		if ((n % TC_AES_BLOCK_SIZE) == 0) {
 8003218:	f017 0a0f 	ands.w	sl, r7, #15
 800321c:	d106      	bne.n	800322c <tc_cbc_mode_decrypt+0x3c>
			(void)tc_aes_decrypt(buffer, in, sched);
 800321e:	4631      	mov	r1, r6
 8003220:	4622      	mov	r2, r4
 8003222:	4668      	mov	r0, sp
			in += TC_AES_BLOCK_SIZE;
 8003224:	3610      	adds	r6, #16
			(void)tc_aes_decrypt(buffer, in, sched);
 8003226:	f7ff ff35 	bl	8003094 <tc_aes_decrypt>
			m = 0;
 800322a:	4650      	mov	r0, sl
		}
		*out++ = buffer[m++] ^ *p++;
 800322c:	f100 0310 	add.w	r3, r0, #16
 8003230:	1c41      	adds	r1, r0, #1
 8003232:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8003234:	eb0d 0003 	add.w	r0, sp, r3
 8003238:	5dd2      	ldrb	r2, [r2, r7]
 800323a:	f810 3c10 	ldrb.w	r3, [r0, #-16]
 800323e:	4053      	eors	r3, r2
 8003240:	f808 3007 	strb.w	r3, [r8, r7]
	for (n = m = 0; n < outlen; ++n) {
 8003244:	3701      	adds	r7, #1
 8003246:	42bd      	cmp	r5, r7
 8003248:	d103      	bne.n	8003252 <tc_cbc_mode_decrypt+0x62>
	}

	return TC_CRYPTO_SUCCESS;
 800324a:	2001      	movs	r0, #1
}
 800324c:	b005      	add	sp, #20
 800324e:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
 8003252:	4608      	mov	r0, r1
 8003254:	e7e0      	b.n	8003218 <tc_cbc_mode_decrypt+0x28>
		return TC_CRYPTO_FAIL;
 8003256:	2000      	movs	r0, #0
 8003258:	e7f8      	b.n	800324c <tc_cbc_mode_decrypt+0x5c>

0800325a <uECC_vli_add>:

/* Computes result = left + right, returning carry, in constant time.
 * Can modify in place. */
static uECC_word_t uECC_vli_add(uECC_word_t *result, const uECC_word_t *left,
				const uECC_word_t *right, wordcount_t num_words)
{
 800325a:	b5f0      	push	{r4, r5, r6, r7, lr}
	uECC_word_t carry = 0;
	wordcount_t i;
	for (i = 0; i < num_words; ++i) {
 800325c:	2400      	movs	r4, #0
{
 800325e:	4606      	mov	r6, r0
	uECC_word_t carry = 0;
 8003260:	4620      	mov	r0, r4
	for (i = 0; i < num_words; ++i) {
 8003262:	b265      	sxtb	r5, r4
 8003264:	42ab      	cmp	r3, r5
 8003266:	dc00      	bgt.n	800326a <uECC_vli_add+0x10>
		uECC_word_t val = (sum < left[i]);
		carry = cond_set(val, carry, (sum != left[i]));
		result[i] = sum;
	}
	return carry;
}
 8003268:	bdf0      	pop	{r4, r5, r6, r7, pc}
		uECC_word_t sum = left[i] + right[i] + carry;
 800326a:	f851 7024 	ldr.w	r7, [r1, r4, lsl #2]
 800326e:	f852 5024 	ldr.w	r5, [r2, r4, lsl #2]
 8003272:	443d      	add	r5, r7
 8003274:	4405      	add	r5, r0
	return (p_true*(cond)) | (p_false*(!cond));
 8003276:	42af      	cmp	r7, r5
		result[i] = sum;
 8003278:	f846 5024 	str.w	r5, [r6, r4, lsl #2]
 800327c:	f104 0401 	add.w	r4, r4, #1
	return (p_true*(cond)) | (p_false*(!cond));
 8003280:	bf18      	it	ne
 8003282:	2000      	movne	r0, #0
 8003284:	bf88      	it	hi
 8003286:	f040 0001 	orrhi.w	r0, r0, #1
	for (i = 0; i < num_words; ++i) {
 800328a:	e7ea      	b.n	8003262 <uECC_vli_add+0x8>

0800328c <uECC_vli_rshift1>:
static void uECC_vli_rshift1(uECC_word_t *vli, wordcount_t num_words)
{
	uECC_word_t *end = vli;
	uECC_word_t carry = 0;

	vli += num_words;
 800328c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	uECC_word_t carry = 0;
 8003290:	2300      	movs	r3, #0
	while (vli-- > end) {
 8003292:	4288      	cmp	r0, r1
 8003294:	d300      	bcc.n	8003298 <uECC_vli_rshift1+0xc>
		uECC_word_t temp = *vli;
		*vli = (temp >> 1) | carry;
		carry = temp << (uECC_WORD_BITS - 1);
	}
}
 8003296:	4770      	bx	lr
		uECC_word_t temp = *vli;
 8003298:	f851 2d04 	ldr.w	r2, [r1, #-4]!
		*vli = (temp >> 1) | carry;
 800329c:	ea43 0352 	orr.w	r3, r3, r2, lsr #1
 80032a0:	600b      	str	r3, [r1, #0]
		carry = temp << (uECC_WORD_BITS - 1);
 80032a2:	07d3      	lsls	r3, r2, #31
 80032a4:	e7f5      	b.n	8003292 <uECC_vli_rshift1+0x6>

080032a6 <vli_modInv_update>:
			      wordcount_t num_words)
{

	uECC_word_t carry = 0;

	if (!EVEN(uv)) {
 80032a6:	6803      	ldr	r3, [r0, #0]
{
 80032a8:	b570      	push	{r4, r5, r6, lr}
	if (!EVEN(uv)) {
 80032aa:	f013 0601 	ands.w	r6, r3, #1
{
 80032ae:	4605      	mov	r5, r0
 80032b0:	4614      	mov	r4, r2
	if (!EVEN(uv)) {
 80032b2:	d005      	beq.n	80032c0 <vli_modInv_update+0x1a>
		carry = uECC_vli_add(uv, uv, mod, num_words);
 80032b4:	4613      	mov	r3, r2
 80032b6:	460a      	mov	r2, r1
 80032b8:	4601      	mov	r1, r0
 80032ba:	f7ff ffce 	bl	800325a <uECC_vli_add>
 80032be:	4606      	mov	r6, r0
	}
	uECC_vli_rshift1(uv, num_words);
 80032c0:	4621      	mov	r1, r4
 80032c2:	4628      	mov	r0, r5
 80032c4:	f7ff ffe2 	bl	800328c <uECC_vli_rshift1>
	if (carry) {
 80032c8:	b146      	cbz	r6, 80032dc <vli_modInv_update+0x36>
		uv[num_words - 1] |= HIGH_BIT_SET;
 80032ca:	f104 4280 	add.w	r2, r4, #1073741824	@ 0x40000000
 80032ce:	3a01      	subs	r2, #1
 80032d0:	f855 3022 	ldr.w	r3, [r5, r2, lsl #2]
 80032d4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80032d8:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
	}
}
 80032dc:	bd70      	pop	{r4, r5, r6, pc}

080032de <uECC_vli_mult>:
	for (k = 0; k < num_words; ++k) {
 80032de:	f04f 0c00 	mov.w	ip, #0
{
 80032e2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uECC_word_t r1 = 0;
 80032e6:	4665      	mov	r5, ip
	uECC_word_t r0 = 0;
 80032e8:	4664      	mov	r4, ip
{
 80032ea:	9200      	str	r2, [sp, #0]
	for (k = 0; k < num_words; ++k) {
 80032ec:	fa4f f98c 	sxtb.w	r9, ip
 80032f0:	454b      	cmp	r3, r9
 80032f2:	dc16      	bgt.n	8003322 <uECC_vli_mult+0x44>
	for (k = num_words; k < num_words * 2 - 1; ++k) {
 80032f4:	f04f 36ff 	mov.w	r6, #4294967295
 80032f8:	f04f 0800 	mov.w	r8, #0
 80032fc:	eb06 0643 	add.w	r6, r6, r3, lsl #1
 8003300:	9601      	str	r6, [sp, #4]
 8003302:	fa53 fe88 	uxtab	lr, r3, r8
 8003306:	9a01      	ldr	r2, [sp, #4]
 8003308:	fa5f f688 	uxtb.w	r6, r8
 800330c:	fa4f fe8e 	sxtb.w	lr, lr
 8003310:	4596      	cmp	lr, r2
 8003312:	db29      	blt.n	8003368 <uECC_vli_mult+0x8a>
	result[num_words * 2 - 1] = r0;
 8003314:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 8003318:	f840 4c04 	str.w	r4, [r0, #-4]
}
 800331c:	b003      	add	sp, #12
 800331e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003322:	9a00      	ldr	r2, [sp, #0]
	for (k = 0; k < num_words; ++k) {
 8003324:	f04f 0e00 	mov.w	lr, #0
 8003328:	eb02 0a8c 	add.w	sl, r2, ip, lsl #2
 800332c:	46f0      	mov	r8, lr
	uECC_dword_t p = (uECC_dword_t)a * b;
 800332e:	f851 702e 	ldr.w	r7, [r1, lr, lsl #2]
		for (i = 0; i <= k; ++i) {
 8003332:	f10e 0e01 	add.w	lr, lr, #1
			muladd(left[i], right[k - i], &r0, &r1, &r2);
 8003336:	f85a 6904 	ldr.w	r6, [sl], #-4
	r01 += p;
 800333a:	f04f 0b00 	mov.w	fp, #0
	uECC_dword_t p = (uECC_dword_t)a * b;
 800333e:	fba6 6707 	umull	r6, r7, r6, r7
 8003342:	1936      	adds	r6, r6, r4
 8003344:	416f      	adcs	r7, r5
	*r0 = (uECC_word_t)r01;
 8003346:	4634      	mov	r4, r6
		for (i = 0; i <= k; ++i) {
 8003348:	fa4f f68e 	sxtb.w	r6, lr
 800334c:	bf28      	it	cs
 800334e:	f04f 0b01 	movcs.w	fp, #1
	*r1 = r01 >> uECC_WORD_BITS;
 8003352:	463d      	mov	r5, r7
		for (i = 0; i <= k; ++i) {
 8003354:	454e      	cmp	r6, r9
	*r2 += (r01 < p);
 8003356:	44d8      	add	r8, fp
		for (i = 0; i <= k; ++i) {
 8003358:	dde9      	ble.n	800332e <uECC_vli_mult+0x50>
		result[k] = r0;
 800335a:	f840 402c 	str.w	r4, [r0, ip, lsl #2]
		r1 = r2;
 800335e:	4645      	mov	r5, r8
 8003360:	f10c 0c01 	add.w	ip, ip, #1
		r0 = r1;
 8003364:	463c      	mov	r4, r7
 8003366:	e7c1      	b.n	80032ec <uECC_vli_mult+0xe>
		for (i = (k + 1) - num_words; i < num_words; ++i) {
 8003368:	3601      	adds	r6, #1
 800336a:	9a00      	ldr	r2, [sp, #0]
 800336c:	46a9      	mov	r9, r5
 800336e:	2500      	movs	r5, #0
 8003370:	b276      	sxtb	r6, r6
 8003372:	eb02 0a8e 	add.w	sl, r2, lr, lsl #2
 8003376:	b277      	sxtb	r7, r6
 8003378:	42bb      	cmp	r3, r7
 800337a:	dc05      	bgt.n	8003388 <uECC_vli_mult+0xaa>
		result[k] = r0;
 800337c:	f840 402e 	str.w	r4, [r0, lr, lsl #2]
	for (k = num_words; k < num_words * 2 - 1; ++k) {
 8003380:	f108 0801 	add.w	r8, r8, #1
		r0 = r1;
 8003384:	464c      	mov	r4, r9
 8003386:	e7bc      	b.n	8003302 <uECC_vli_mult+0x24>
			muladd(left[i], right[k - i], &r0, &r1, &r2);
 8003388:	f06f 0203 	mvn.w	r2, #3
 800338c:	f04f 0b00 	mov.w	fp, #0
 8003390:	fb02 f706 	mul.w	r7, r2, r6
	uECC_dword_t p = (uECC_dword_t)a * b;
 8003394:	f851 2026 	ldr.w	r2, [r1, r6, lsl #2]
 8003398:	3601      	adds	r6, #1
 800339a:	f85a 7007 	ldr.w	r7, [sl, r7]
 800339e:	fba7 7c02 	umull	r7, ip, r7, r2
 80033a2:	193f      	adds	r7, r7, r4
 80033a4:	eb5c 0c09 	adcs.w	ip, ip, r9
	*r0 = (uECC_word_t)r01;
 80033a8:	463c      	mov	r4, r7
 80033aa:	bf28      	it	cs
 80033ac:	f04f 0b01 	movcs.w	fp, #1
	*r1 = r01 >> uECC_WORD_BITS;
 80033b0:	46e1      	mov	r9, ip
	*r2 += (r01 < p);
 80033b2:	445d      	add	r5, fp
		for (i = (k + 1) - num_words; i < num_words; ++i) {
 80033b4:	e7df      	b.n	8003376 <uECC_vli_mult+0x98>

080033b6 <uECC_vli_clear>:
	for (i = 0; i < num_words; ++i) {
 80033b6:	2300      	movs	r3, #0
{
 80033b8:	b510      	push	{r4, lr}
		 vli[i] = 0;
 80033ba:	461c      	mov	r4, r3
	for (i = 0; i < num_words; ++i) {
 80033bc:	b25a      	sxtb	r2, r3
 80033be:	4291      	cmp	r1, r2
 80033c0:	dc00      	bgt.n	80033c4 <uECC_vli_clear+0xe>
}
 80033c2:	bd10      	pop	{r4, pc}
		 vli[i] = 0;
 80033c4:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
	for (i = 0; i < num_words; ++i) {
 80033c8:	3301      	adds	r3, #1
 80033ca:	e7f7      	b.n	80033bc <uECC_vli_clear+0x6>

080033cc <uECC_vli_isZero>:
	for (i = 0; i < num_words; ++i) {
 80033cc:	2300      	movs	r3, #0
	uECC_word_t bits = 0;
 80033ce:	461a      	mov	r2, r3
{
 80033d0:	b510      	push	{r4, lr}
	for (i = 0; i < num_words; ++i) {
 80033d2:	b25c      	sxtb	r4, r3
 80033d4:	42a1      	cmp	r1, r4
 80033d6:	dc03      	bgt.n	80033e0 <uECC_vli_isZero+0x14>
}
 80033d8:	fab2 f082 	clz	r0, r2
 80033dc:	0940      	lsrs	r0, r0, #5
 80033de:	bd10      	pop	{r4, pc}
		bits |= vli[i];
 80033e0:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 80033e4:	3301      	adds	r3, #1
 80033e6:	4322      	orrs	r2, r4
	for (i = 0; i < num_words; ++i) {
 80033e8:	e7f3      	b.n	80033d2 <uECC_vli_isZero+0x6>

080033ea <uECC_vli_testBit>:
	return (vli[bit >> uECC_WORD_BITS_SHIFT] &
 80033ea:	114a      	asrs	r2, r1, #5
		((uECC_word_t)1 << (bit & uECC_WORD_BITS_MASK)));
 80033ec:	2301      	movs	r3, #1
 80033ee:	f001 011f 	and.w	r1, r1, #31
	return (vli[bit >> uECC_WORD_BITS_SHIFT] &
 80033f2:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
		((uECC_word_t)1 << (bit & uECC_WORD_BITS_MASK)));
 80033f6:	408b      	lsls	r3, r1
}
 80033f8:	4018      	ands	r0, r3
 80033fa:	4770      	bx	lr

080033fc <uECC_vli_numBits>:
	for (i = max_words - 1; i >= 0 && vli[i] == 0; --i) {
 80033fc:	1e4b      	subs	r3, r1, #1
{
 80033fe:	b510      	push	{r4, lr}
 8003400:	b25b      	sxtb	r3, r3
	for (i = max_words - 1; i >= 0 && vli[i] == 0; --i) {
 8003402:	1d04      	adds	r4, r0, #4
 8003404:	061a      	lsls	r2, r3, #24
 8003406:	d403      	bmi.n	8003410 <uECC_vli_numBits+0x14>
 8003408:	1e5a      	subs	r2, r3, #1
 800340a:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
 800340e:	b161      	cbz	r1, 800342a <uECC_vli_numBits+0x2e>
	return (i + 1);
 8003410:	3301      	adds	r3, #1
 8003412:	b25b      	sxtb	r3, r3
	if (num_digits == 0) {
 8003414:	b15b      	cbz	r3, 800342e <uECC_vli_numBits+0x32>
	digit = vli[num_digits - 1];
 8003416:	f103 4280 	add.w	r2, r3, #1073741824	@ 0x40000000
 800341a:	3a01      	subs	r2, #1
 800341c:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 8003420:	fab2 f282 	clz	r2, r2
	return (((bitcount_t)(num_digits - 1) << uECC_WORD_BITS_SHIFT) + i);
 8003424:	ebc2 1043 	rsb	r0, r2, r3, lsl #5
}
 8003428:	bd10      	pop	{r4, pc}
 800342a:	4613      	mov	r3, r2
 800342c:	e7ea      	b.n	8003404 <uECC_vli_numBits+0x8>
		return 0;
 800342e:	4618      	mov	r0, r3
 8003430:	e7fa      	b.n	8003428 <uECC_vli_numBits+0x2c>

08003432 <uECC_vli_set>:
	for (i = 0; i < num_words; ++i) {
 8003432:	2300      	movs	r3, #0
{
 8003434:	b510      	push	{r4, lr}
	for (i = 0; i < num_words; ++i) {
 8003436:	b25c      	sxtb	r4, r3
 8003438:	42a2      	cmp	r2, r4
 800343a:	dc00      	bgt.n	800343e <uECC_vli_set+0xc>
}
 800343c:	bd10      	pop	{r4, pc}
		dest[i] = src[i];
 800343e:	f851 4023 	ldr.w	r4, [r1, r3, lsl #2]
 8003442:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
	for (i = 0; i < num_words; ++i) {
 8003446:	3301      	adds	r3, #1
 8003448:	e7f5      	b.n	8003436 <uECC_vli_set+0x4>

0800344a <uECC_vli_cmp_unsafe>:
	for (i = num_words - 1; i >= 0; --i) {
 800344a:	3a01      	subs	r2, #1
 800344c:	b252      	sxtb	r2, r2
{
 800344e:	b510      	push	{r4, lr}
	for (i = num_words - 1; i >= 0; --i) {
 8003450:	0613      	lsls	r3, r2, #24
 8003452:	d501      	bpl.n	8003458 <uECC_vli_cmp_unsafe+0xe>
	return 0;
 8003454:	2000      	movs	r0, #0
}
 8003456:	bd10      	pop	{r4, pc}
		if (left[i] > right[i]) {
 8003458:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
 800345c:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
 8003460:	429c      	cmp	r4, r3
 8003462:	d805      	bhi.n	8003470 <uECC_vli_cmp_unsafe+0x26>
		} else if (left[i] < right[i]) {
 8003464:	f102 32ff 	add.w	r2, r2, #4294967295
 8003468:	d2f2      	bcs.n	8003450 <uECC_vli_cmp_unsafe+0x6>
			return -1;
 800346a:	f04f 30ff 	mov.w	r0, #4294967295
 800346e:	e7f2      	b.n	8003456 <uECC_vli_cmp_unsafe+0xc>
			return 1;
 8003470:	2001      	movs	r0, #1
 8003472:	e7f0      	b.n	8003456 <uECC_vli_cmp_unsafe+0xc>

08003474 <uECC_vli_equal>:
	for (i = num_words - 1; i >= 0; --i) {
 8003474:	3a01      	subs	r2, #1
	uECC_word_t diff = 0;
 8003476:	2300      	movs	r3, #0
 8003478:	b252      	sxtb	r2, r2
{
 800347a:	b530      	push	{r4, r5, lr}
	for (i = num_words - 1; i >= 0; --i) {
 800347c:	0614      	lsls	r4, r2, #24
 800347e:	d503      	bpl.n	8003488 <uECC_vli_equal+0x14>
}
 8003480:	1e18      	subs	r0, r3, #0
 8003482:	bf18      	it	ne
 8003484:	2001      	movne	r0, #1
 8003486:	bd30      	pop	{r4, r5, pc}
		diff |= (left[i] ^ right[i]);
 8003488:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
 800348c:	f851 5022 	ldr.w	r5, [r1, r2, lsl #2]
 8003490:	3a01      	subs	r2, #1
 8003492:	406c      	eors	r4, r5
 8003494:	4323      	orrs	r3, r4
	for (i = num_words - 1; i >= 0; --i) {
 8003496:	e7f1      	b.n	800347c <uECC_vli_equal+0x8>

08003498 <uECC_vli_sub>:
{
 8003498:	b5f0      	push	{r4, r5, r6, r7, lr}
	for (i = 0; i < num_words; ++i) {
 800349a:	2400      	movs	r4, #0
{
 800349c:	4606      	mov	r6, r0
 800349e:	469c      	mov	ip, r3
	uECC_word_t borrow = 0;
 80034a0:	4620      	mov	r0, r4
	for (i = 0; i < num_words; ++i) {
 80034a2:	b265      	sxtb	r5, r4
 80034a4:	4565      	cmp	r5, ip
 80034a6:	db00      	blt.n	80034aa <uECC_vli_sub+0x12>
}
 80034a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		uECC_word_t diff = left[i] - right[i] - borrow;
 80034aa:	f851 7024 	ldr.w	r7, [r1, r4, lsl #2]
 80034ae:	f852 3024 	ldr.w	r3, [r2, r4, lsl #2]
 80034b2:	1a3d      	subs	r5, r7, r0
 80034b4:	1aed      	subs	r5, r5, r3
	return (p_true*(cond)) | (p_false*(!cond));
 80034b6:	42af      	cmp	r7, r5
		result[i] = diff;
 80034b8:	f846 5024 	str.w	r5, [r6, r4, lsl #2]
 80034bc:	f104 0401 	add.w	r4, r4, #1
	return (p_true*(cond)) | (p_false*(!cond));
 80034c0:	bf18      	it	ne
 80034c2:	2000      	movne	r0, #0
 80034c4:	bf38      	it	cc
 80034c6:	f040 0001 	orrcc.w	r0, r0, #1
	for (i = 0; i < num_words; ++i) {
 80034ca:	e7ea      	b.n	80034a2 <uECC_vli_sub+0xa>

080034cc <vli_mmod_fast_secp256r1>:
{
	return &curve_secp256r1;
}

void vli_mmod_fast_secp256r1(unsigned int *result, unsigned int*product)
{
 80034cc:	b5f0      	push	{r4, r5, r6, r7, lr}
	unsigned int tmp[NUM_ECC_WORDS];
	int carry;

	/* t */
	uECC_vli_set(result, product, NUM_ECC_WORDS);
 80034ce:	2208      	movs	r2, #8
{
 80034d0:	b089      	sub	sp, #36	@ 0x24
	uECC_vli_set(result, product, NUM_ECC_WORDS);
 80034d2:	f7ff ffae 	bl	8003432 <uECC_vli_set>

	/* s1 */
	tmp[0] = tmp[1] = tmp[2] = 0;
	tmp[3] = product[11];
 80034d6:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
{
 80034d8:	4606      	mov	r6, r0
	tmp[0] = tmp[1] = tmp[2] = 0;
 80034da:	2700      	movs	r7, #0
	tmp[3] = product[11];
 80034dc:	9303      	str	r3, [sp, #12]
{
 80034de:	460c      	mov	r4, r1
	tmp[4] = product[12];
 80034e0:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
	tmp[0] = tmp[1] = tmp[2] = 0;
 80034e2:	9700      	str	r7, [sp, #0]
	tmp[4] = product[12];
 80034e4:	9304      	str	r3, [sp, #16]
	tmp[5] = product[13];
 80034e6:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 80034e8:	9305      	str	r3, [sp, #20]
	tmp[6] = product[14];
 80034ea:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 80034ec:	9306      	str	r3, [sp, #24]
	tmp[7] = product[15];
 80034ee:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 80034f0:	9307      	str	r3, [sp, #28]
	carry = uECC_vli_add(tmp, tmp, tmp, NUM_ECC_WORDS);
 80034f2:	4613      	mov	r3, r2
 80034f4:	466a      	mov	r2, sp
 80034f6:	4611      	mov	r1, r2
 80034f8:	4610      	mov	r0, r2
	tmp[0] = tmp[1] = tmp[2] = 0;
 80034fa:	e9cd 7701 	strd	r7, r7, [sp, #4]
	carry = uECC_vli_add(tmp, tmp, tmp, NUM_ECC_WORDS);
 80034fe:	f7ff feac 	bl	800325a <uECC_vli_add>
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 8003502:	4631      	mov	r1, r6
	carry = uECC_vli_add(tmp, tmp, tmp, NUM_ECC_WORDS);
 8003504:	4605      	mov	r5, r0
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 8003506:	4630      	mov	r0, r6
 8003508:	f7ff fea7 	bl	800325a <uECC_vli_add>

	/* s2 */
	tmp[3] = product[12];
 800350c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 800350e:	4405      	add	r5, r0
	tmp[4] = product[13];
	tmp[5] = product[14];
	tmp[6] = product[15];
	tmp[7] = 0;
	carry += uECC_vli_add(tmp, tmp, tmp, NUM_ECC_WORDS);
 8003510:	4610      	mov	r0, r2
	tmp[3] = product[12];
 8003512:	9103      	str	r1, [sp, #12]
	tmp[4] = product[13];
 8003514:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003516:	9104      	str	r1, [sp, #16]
	tmp[5] = product[14];
 8003518:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800351a:	9105      	str	r1, [sp, #20]
	tmp[6] = product[15];
 800351c:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
	tmp[7] = 0;
 800351e:	e9cd 1706 	strd	r1, r7, [sp, #24]
	carry += uECC_vli_add(tmp, tmp, tmp, NUM_ECC_WORDS);
 8003522:	4611      	mov	r1, r2
 8003524:	f7ff fe99 	bl	800325a <uECC_vli_add>
 8003528:	4405      	add	r5, r0
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 800352a:	4631      	mov	r1, r6
 800352c:	4630      	mov	r0, r6
 800352e:	f7ff fe94 	bl	800325a <uECC_vli_add>
 8003532:	4405      	add	r5, r0

	/* s3 */
	tmp[0] = product[8];
 8003534:	6a20      	ldr	r0, [r4, #32]
	tmp[1] = product[9];
	tmp[2] = product[10];
	tmp[3] = tmp[4] = tmp[5] = 0;
 8003536:	9703      	str	r7, [sp, #12]
	tmp[0] = product[8];
 8003538:	9000      	str	r0, [sp, #0]
	tmp[1] = product[9];
 800353a:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800353c:	9001      	str	r0, [sp, #4]
	tmp[2] = product[10];
 800353e:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8003540:	9002      	str	r0, [sp, #8]
	tmp[6] = product[14];
 8003542:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003544:	9006      	str	r0, [sp, #24]
	tmp[7] = product[15];
 8003546:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8003548:	9007      	str	r0, [sp, #28]
  	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 800354a:	4630      	mov	r0, r6
	tmp[3] = tmp[4] = tmp[5] = 0;
 800354c:	e9cd 7704 	strd	r7, r7, [sp, #16]
  	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 8003550:	f7ff fe83 	bl	800325a <uECC_vli_add>
 8003554:	4405      	add	r5, r0

	/* s4 */
	tmp[0] = product[9];
 8003556:	6a60      	ldr	r0, [r4, #36]	@ 0x24
	tmp[1] = product[10];
	tmp[2] = product[11];
	tmp[3] = product[13];
 8003558:	f8d4 c034 	ldr.w	ip, [r4, #52]	@ 0x34
	tmp[0] = product[9];
 800355c:	9000      	str	r0, [sp, #0]
	tmp[1] = product[10];
 800355e:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
	tmp[3] = product[13];
 8003560:	f8cd c00c 	str.w	ip, [sp, #12]
	tmp[1] = product[10];
 8003564:	9001      	str	r0, [sp, #4]
	tmp[2] = product[11];
 8003566:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8003568:	9002      	str	r0, [sp, #8]
	tmp[4] = product[14];
 800356a:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800356c:	9004      	str	r0, [sp, #16]
	tmp[5] = product[15];
 800356e:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
	tmp[6] = product[13];
 8003570:	e9cd 0c05 	strd	r0, ip, [sp, #20]
	tmp[7] = product[8];
 8003574:	6a20      	ldr	r0, [r4, #32]
 8003576:	9007      	str	r0, [sp, #28]
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 8003578:	4630      	mov	r0, r6
 800357a:	f7ff fe6e 	bl	800325a <uECC_vli_add>
 800357e:	4405      	add	r5, r0

	/* d1 */
	tmp[0] = product[11];
 8003580:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
	tmp[1] = product[12];
	tmp[2] = product[13];
	tmp[3] = tmp[4] = tmp[5] = 0;
 8003582:	9703      	str	r7, [sp, #12]
	tmp[0] = product[11];
 8003584:	9000      	str	r0, [sp, #0]
	tmp[1] = product[12];
 8003586:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8003588:	9001      	str	r0, [sp, #4]
	tmp[2] = product[13];
 800358a:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 800358c:	9002      	str	r0, [sp, #8]
	tmp[6] = product[8];
 800358e:	6a20      	ldr	r0, [r4, #32]
 8003590:	9006      	str	r0, [sp, #24]
	tmp[7] = product[10];
 8003592:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8003594:	9007      	str	r0, [sp, #28]
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 8003596:	4630      	mov	r0, r6
	tmp[3] = tmp[4] = tmp[5] = 0;
 8003598:	e9cd 7704 	strd	r7, r7, [sp, #16]
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 800359c:	f7ff ff7c 	bl	8003498 <uECC_vli_sub>

	/* d2 */
	tmp[0] = product[12];
 80035a0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 80035a2:	1a2d      	subs	r5, r5, r0
	tmp[2] = product[14];
	tmp[3] = product[15];
	tmp[4] = tmp[5] = 0;
	tmp[6] = product[9];
	tmp[7] = product[11];
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 80035a4:	4630      	mov	r0, r6
	tmp[0] = product[12];
 80035a6:	9300      	str	r3, [sp, #0]
	tmp[1] = product[13];
 80035a8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80035aa:	9301      	str	r3, [sp, #4]
	tmp[2] = product[14];
 80035ac:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80035ae:	9302      	str	r3, [sp, #8]
	tmp[3] = product[15];
 80035b0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80035b2:	9303      	str	r3, [sp, #12]
	tmp[6] = product[9];
 80035b4:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80035b6:	9306      	str	r3, [sp, #24]
	tmp[7] = product[11];
 80035b8:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80035ba:	9307      	str	r3, [sp, #28]
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 80035bc:	2308      	movs	r3, #8
 80035be:	f7ff ff6b 	bl	8003498 <uECC_vli_sub>

	/* d3 */
	tmp[0] = product[13];
 80035c2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 80035c4:	1a2d      	subs	r5, r5, r0
	tmp[3] = product[8];
	tmp[4] = product[9];
	tmp[5] = product[10];
	tmp[6] = 0;
	tmp[7] = product[12];
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 80035c6:	4630      	mov	r0, r6
	tmp[0] = product[13];
 80035c8:	9300      	str	r3, [sp, #0]
	tmp[1] = product[14];
 80035ca:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80035cc:	9301      	str	r3, [sp, #4]
	tmp[2] = product[15];
 80035ce:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80035d0:	9302      	str	r3, [sp, #8]
	tmp[3] = product[8];
 80035d2:	6a23      	ldr	r3, [r4, #32]
 80035d4:	9303      	str	r3, [sp, #12]
	tmp[4] = product[9];
 80035d6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80035d8:	9304      	str	r3, [sp, #16]
	tmp[5] = product[10];
 80035da:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
	tmp[6] = 0;
 80035dc:	e9cd 3705 	strd	r3, r7, [sp, #20]
	tmp[7] = product[12];
 80035e0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80035e2:	9307      	str	r3, [sp, #28]
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 80035e4:	2308      	movs	r3, #8
 80035e6:	f7ff ff57 	bl	8003498 <uECC_vli_sub>

	/* d4 */
	tmp[0] = product[14];
 80035ea:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 80035ec:	1a2d      	subs	r5, r5, r0
	tmp[3] = product[9];
	tmp[4] = product[10];
	tmp[5] = product[11];
	tmp[6] = 0;
	tmp[7] = product[13];
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 80035ee:	4630      	mov	r0, r6
	tmp[0] = product[14];
 80035f0:	9300      	str	r3, [sp, #0]
	tmp[1] = product[15];
 80035f2:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
	tmp[2] = 0;
 80035f4:	e9cd 3701 	strd	r3, r7, [sp, #4]
	tmp[3] = product[9];
 80035f8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80035fa:	9303      	str	r3, [sp, #12]
	tmp[4] = product[10];
 80035fc:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80035fe:	9304      	str	r3, [sp, #16]
	tmp[5] = product[11];
 8003600:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003602:	9305      	str	r3, [sp, #20]
	tmp[7] = product[13];
 8003604:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003606:	9307      	str	r3, [sp, #28]
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 8003608:	2308      	movs	r3, #8
 800360a:	f7ff ff45 	bl	8003498 <uECC_vli_sub>

	if (carry < 0) {
 800360e:	1a2d      	subs	r5, r5, r0
 8003610:	d410      	bmi.n	8003634 <vli_mmod_fast_secp256r1+0x168>
			carry += uECC_vli_add(result, result, curve_secp256r1.p, NUM_ECC_WORDS);
		}
		while (carry < 0);
	} else  {
		while (carry || 
		       uECC_vli_cmp_unsafe(curve_secp256r1.p, result, NUM_ECC_WORDS) != 1) {
 8003612:	4c0d      	ldr	r4, [pc, #52]	@ (8003648 <vli_mmod_fast_secp256r1+0x17c>)
		while (carry || 
 8003614:	b935      	cbnz	r5, 8003624 <vli_mmod_fast_secp256r1+0x158>
		       uECC_vli_cmp_unsafe(curve_secp256r1.p, result, NUM_ECC_WORDS) != 1) {
 8003616:	2208      	movs	r2, #8
 8003618:	4631      	mov	r1, r6
 800361a:	4620      	mov	r0, r4
 800361c:	f7ff ff15 	bl	800344a <uECC_vli_cmp_unsafe>
		while (carry || 
 8003620:	2801      	cmp	r0, #1
 8003622:	d00f      	beq.n	8003644 <vli_mmod_fast_secp256r1+0x178>
			carry -= uECC_vli_sub(result, result, curve_secp256r1.p, NUM_ECC_WORDS);
 8003624:	2308      	movs	r3, #8
 8003626:	4622      	mov	r2, r4
 8003628:	4631      	mov	r1, r6
 800362a:	4630      	mov	r0, r6
 800362c:	f7ff ff34 	bl	8003498 <uECC_vli_sub>
 8003630:	1a2d      	subs	r5, r5, r0
 8003632:	e7ef      	b.n	8003614 <vli_mmod_fast_secp256r1+0x148>
			carry += uECC_vli_add(result, result, curve_secp256r1.p, NUM_ECC_WORDS);
 8003634:	4a04      	ldr	r2, [pc, #16]	@ (8003648 <vli_mmod_fast_secp256r1+0x17c>)
 8003636:	2308      	movs	r3, #8
 8003638:	4631      	mov	r1, r6
 800363a:	4630      	mov	r0, r6
 800363c:	f7ff fe0d 	bl	800325a <uECC_vli_add>
		while (carry < 0);
 8003640:	182d      	adds	r5, r5, r0
 8003642:	d4f8      	bmi.n	8003636 <vli_mmod_fast_secp256r1+0x16a>
		}
	}
}
 8003644:	b009      	add	sp, #36	@ 0x24
 8003646:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003648:	08005984 	.word	0x08005984

0800364c <uECC_vli_modAdd>:
{
 800364c:	b570      	push	{r4, r5, r6, lr}
 800364e:	f99d 6010 	ldrsb.w	r6, [sp, #16]
 8003652:	461d      	mov	r5, r3
 8003654:	4604      	mov	r4, r0
	uECC_word_t carry = uECC_vli_add(result, left, right, num_words);
 8003656:	4633      	mov	r3, r6
 8003658:	f7ff fdff 	bl	800325a <uECC_vli_add>
	if (carry || uECC_vli_cmp_unsafe(mod, result, num_words) != 1) {
 800365c:	b930      	cbnz	r0, 800366c <uECC_vli_modAdd+0x20>
 800365e:	4632      	mov	r2, r6
 8003660:	4621      	mov	r1, r4
 8003662:	4628      	mov	r0, r5
 8003664:	f7ff fef1 	bl	800344a <uECC_vli_cmp_unsafe>
 8003668:	2801      	cmp	r0, #1
 800366a:	d007      	beq.n	800367c <uECC_vli_modAdd+0x30>
		uECC_vli_sub(result, result, mod, num_words);
 800366c:	4633      	mov	r3, r6
 800366e:	462a      	mov	r2, r5
 8003670:	4621      	mov	r1, r4
 8003672:	4620      	mov	r0, r4
}
 8003674:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		uECC_vli_sub(result, result, mod, num_words);
 8003678:	f7ff bf0e 	b.w	8003498 <uECC_vli_sub>
}
 800367c:	bd70      	pop	{r4, r5, r6, pc}

0800367e <uECC_vli_modSub>:
{
 800367e:	b570      	push	{r4, r5, r6, lr}
 8003680:	f99d 6010 	ldrsb.w	r6, [sp, #16]
 8003684:	461d      	mov	r5, r3
 8003686:	4604      	mov	r4, r0
	uECC_word_t l_borrow = uECC_vli_sub(result, left, right, num_words);
 8003688:	4633      	mov	r3, r6
 800368a:	f7ff ff05 	bl	8003498 <uECC_vli_sub>
	if (l_borrow) {
 800368e:	b138      	cbz	r0, 80036a0 <uECC_vli_modSub+0x22>
		uECC_vli_add(result, result, mod, num_words);
 8003690:	4633      	mov	r3, r6
 8003692:	462a      	mov	r2, r5
 8003694:	4621      	mov	r1, r4
 8003696:	4620      	mov	r0, r4
}
 8003698:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		uECC_vli_add(result, result, mod, num_words);
 800369c:	f7ff bddd 	b.w	800325a <uECC_vli_add>
}
 80036a0:	bd70      	pop	{r4, r5, r6, pc}

080036a2 <uECC_vli_mmod>:
{
 80036a2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036a6:	b0a5      	sub	sp, #148	@ 0x94
 80036a8:	461d      	mov	r5, r3
 80036aa:	4617      	mov	r7, r2
	uECC_word_t *v[2] = {tmp, product};
 80036ac:	ab14      	add	r3, sp, #80	@ 0x50
{
 80036ae:	9001      	str	r0, [sp, #4]
			   uECC_vli_numBits(mod, num_words);
 80036b0:	4610      	mov	r0, r2
	uECC_word_t *v[2] = {tmp, product};
 80036b2:	e9cd 3102 	strd	r3, r1, [sp, #8]
			   uECC_vli_numBits(mod, num_words);
 80036b6:	4629      	mov	r1, r5
 80036b8:	f7ff fea0 	bl	80033fc <uECC_vli_numBits>
	bitcount_t shift = (num_words * 2 * uECC_WORD_BITS) -
 80036bc:	ebc0 1485 	rsb	r4, r0, r5, lsl #6
	uECC_vli_clear(mod_multiple, word_shift);
 80036c0:	a804      	add	r0, sp, #16
	bitcount_t shift = (num_words * 2 * uECC_WORD_BITS) -
 80036c2:	b224      	sxth	r4, r4
	wordcount_t word_shift = shift / uECC_WORD_BITS;
 80036c4:	2c00      	cmp	r4, #0
 80036c6:	4621      	mov	r1, r4
	wordcount_t bit_shift = shift % uECC_WORD_BITS;
 80036c8:	f004 061f 	and.w	r6, r4, #31
	wordcount_t word_shift = shift / uECC_WORD_BITS;
 80036cc:	bfb8      	it	lt
 80036ce:	f104 011f 	addlt.w	r1, r4, #31
	wordcount_t bit_shift = shift % uECC_WORD_BITS;
 80036d2:	4263      	negs	r3, r4
 80036d4:	f003 031f 	and.w	r3, r3, #31
	wordcount_t word_shift = shift / uECC_WORD_BITS;
 80036d8:	f341 1147 	sbfx	r1, r1, #5, #8
	wordcount_t bit_shift = shift % uECC_WORD_BITS;
 80036dc:	bf58      	it	pl
 80036de:	425e      	negpl	r6, r3
	uECC_vli_clear(mod_multiple, word_shift);
 80036e0:	f7ff fe69 	bl	80033b6 <uECC_vli_clear>
	if (bit_shift > 0) {
 80036e4:	0088      	lsls	r0, r1, #2
 80036e6:	2e00      	cmp	r6, #0
 80036e8:	dd2d      	ble.n	8003746 <uECC_vli_mmod+0xa4>
 80036ea:	ab04      	add	r3, sp, #16
	uECC_word_t carry = 0;
 80036ec:	2200      	movs	r2, #0
			carry = mod[index] >> (uECC_WORD_BITS - bit_shift);
 80036ee:	f1c6 0e20 	rsb	lr, r6, #32
 80036f2:	4418      	add	r0, r3
		for(index = 0; index < (uECC_word_t)num_words; ++index) {
 80036f4:	4613      	mov	r3, r2
 80036f6:	429d      	cmp	r5, r3
 80036f8:	d81a      	bhi.n	8003730 <uECC_vli_mmod+0x8e>
		uECC_vli_rshift1(mod_multiple + num_words, num_words);
 80036fa:	ab04      	add	r3, sp, #16
		mod_multiple[num_words - 1] |= mod_multiple[num_words] <<
 80036fc:	1e6f      	subs	r7, r5, #1
		for (i = 0; i < num_words * 2; ++i) {
 80036fe:	ea4f 0845 	mov.w	r8, r5, lsl #1
		uECC_vli_rshift1(mod_multiple + num_words, num_words);
 8003702:	2601      	movs	r6, #1
 8003704:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8003708:	ea4f 0985 	mov.w	r9, r5, lsl #2
 800370c:	9300      	str	r3, [sp, #0]
		mod_multiple[num_words - 1] |= mod_multiple[num_words] <<
 800370e:	ab24      	add	r3, sp, #144	@ 0x90
 8003710:	eb03 0787 	add.w	r7, r3, r7, lsl #2
	for (index = 1; shift >= 0; --shift) {
 8003714:	2c00      	cmp	r4, #0
 8003716:	da53      	bge.n	80037c0 <uECC_vli_mmod+0x11e>
	uECC_vli_set(result, v[index], num_words);
 8003718:	ab24      	add	r3, sp, #144	@ 0x90
 800371a:	462a      	mov	r2, r5
 800371c:	9801      	ldr	r0, [sp, #4]
 800371e:	eb03 0686 	add.w	r6, r3, r6, lsl #2
 8003722:	f856 1c88 	ldr.w	r1, [r6, #-136]
 8003726:	f7ff fe84 	bl	8003432 <uECC_vli_set>
}
 800372a:	b025      	add	sp, #148	@ 0x94
 800372c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			mod_multiple[word_shift + index] = (mod[index] << bit_shift) | carry;
 8003730:	f857 c023 	ldr.w	ip, [r7, r3, lsl #2]
		for(index = 0; index < (uECC_word_t)num_words; ++index) {
 8003734:	3301      	adds	r3, #1
			mod_multiple[word_shift + index] = (mod[index] << bit_shift) | carry;
 8003736:	fa0c f106 	lsl.w	r1, ip, r6
 800373a:	430a      	orrs	r2, r1
 800373c:	f840 2b04 	str.w	r2, [r0], #4
			carry = mod[index] >> (uECC_WORD_BITS - bit_shift);
 8003740:	fa2c f20e 	lsr.w	r2, ip, lr
		for(index = 0; index < (uECC_word_t)num_words; ++index) {
 8003744:	e7d7      	b.n	80036f6 <uECC_vli_mmod+0x54>
		uECC_vli_set(mod_multiple + word_shift, mod, num_words);
 8003746:	ab04      	add	r3, sp, #16
 8003748:	462a      	mov	r2, r5
 800374a:	4639      	mov	r1, r7
 800374c:	4418      	add	r0, r3
 800374e:	f7ff fe70 	bl	8003432 <uECC_vli_set>
 8003752:	e7d2      	b.n	80036fa <uECC_vli_mmod+0x58>
			uECC_word_t diff = v[index][i] - mod_multiple[i] - borrow;
 8003754:	f85a 3c88 	ldr.w	r3, [sl, #-136]
 8003758:	f10c 0c01 	add.w	ip, ip, #1
 800375c:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
 8003760:	ab24      	add	r3, sp, #144	@ 0x90
 8003762:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8003766:	f853 3c80 	ldr.w	r3, [r3, #-128]
 800376a:	440b      	add	r3, r1
 800376c:	1ad3      	subs	r3, r2, r3
 800376e:	bf34      	ite	cc
 8003770:	f04f 0b01 	movcc.w	fp, #1
 8003774:	f04f 0b00 	movcs.w	fp, #0
			if (diff != v[index][i]) {
 8003778:	429a      	cmp	r2, r3
			v[1 - index][i] = diff;
 800377a:	f85e 2c88 	ldr.w	r2, [lr, #-136]
				borrow = (diff > v[index][i]);
 800377e:	bf18      	it	ne
 8003780:	4659      	movne	r1, fp
			v[1 - index][i] = diff;
 8003782:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
		for (i = 0; i < num_words * 2; ++i) {
 8003786:	fa4f f08c 	sxtb.w	r0, ip
 800378a:	4540      	cmp	r0, r8
 800378c:	dbe2      	blt.n	8003754 <uECC_vli_mmod+0xb2>
		index = !(index ^ borrow);
 800378e:	1a73      	subs	r3, r6, r1
		uECC_vli_rshift1(mod_multiple, num_words);
 8003790:	a804      	add	r0, sp, #16
 8003792:	4629      	mov	r1, r5
 8003794:	3c01      	subs	r4, #1
		index = !(index ^ borrow);
 8003796:	425e      	negs	r6, r3
	for (index = 1; shift >= 0; --shift) {
 8003798:	b224      	sxth	r4, r4
		index = !(index ^ borrow);
 800379a:	415e      	adcs	r6, r3
		uECC_vli_rshift1(mod_multiple, num_words);
 800379c:	f7ff fd76 	bl	800328c <uECC_vli_rshift1>
		mod_multiple[num_words - 1] |= mod_multiple[num_words] <<
 80037a0:	f109 0390 	add.w	r3, r9, #144	@ 0x90
		uECC_vli_rshift1(mod_multiple + num_words, num_words);
 80037a4:	4629      	mov	r1, r5
 80037a6:	9800      	ldr	r0, [sp, #0]
		mod_multiple[num_words - 1] |= mod_multiple[num_words] <<
 80037a8:	446b      	add	r3, sp
 80037aa:	f853 2c80 	ldr.w	r2, [r3, #-128]
 80037ae:	f857 3c80 	ldr.w	r3, [r7, #-128]
 80037b2:	ea43 73c2 	orr.w	r3, r3, r2, lsl #31
 80037b6:	f847 3c80 	str.w	r3, [r7, #-128]
		uECC_vli_rshift1(mod_multiple + num_words, num_words);
 80037ba:	f7ff fd67 	bl	800328c <uECC_vli_rshift1>
	for (index = 1; shift >= 0; --shift) {
 80037be:	e7a9      	b.n	8003714 <uECC_vli_mmod+0x72>
			uECC_word_t diff = v[index][i] - mod_multiple[i] - borrow;
 80037c0:	ab24      	add	r3, sp, #144	@ 0x90
 80037c2:	f04f 0c00 	mov.w	ip, #0
			v[1 - index][i] = diff;
 80037c6:	f086 0e01 	eor.w	lr, r6, #1
		uECC_word_t borrow = 0;
 80037ca:	4661      	mov	r1, ip
			uECC_word_t diff = v[index][i] - mod_multiple[i] - borrow;
 80037cc:	eb03 0a86 	add.w	sl, r3, r6, lsl #2
			v[1 - index][i] = diff;
 80037d0:	eb03 0e8e 	add.w	lr, r3, lr, lsl #2
 80037d4:	e7d7      	b.n	8003786 <uECC_vli_mmod+0xe4>

080037d6 <uECC_vli_modMult>:
{
 80037d6:	b530      	push	{r4, r5, lr}
 80037d8:	b091      	sub	sp, #68	@ 0x44
 80037da:	4604      	mov	r4, r0
 80037dc:	461d      	mov	r5, r3
	uECC_vli_mult(product, left, right, num_words);
 80037de:	4668      	mov	r0, sp
 80037e0:	f99d 3050 	ldrsb.w	r3, [sp, #80]	@ 0x50
 80037e4:	f7ff fd7b 	bl	80032de <uECC_vli_mult>
	uECC_vli_mmod(result, product, mod, num_words);
 80037e8:	462a      	mov	r2, r5
 80037ea:	4669      	mov	r1, sp
 80037ec:	4620      	mov	r0, r4
 80037ee:	f7ff ff58 	bl	80036a2 <uECC_vli_mmod>
}
 80037f2:	b011      	add	sp, #68	@ 0x44
 80037f4:	bd30      	pop	{r4, r5, pc}

080037f6 <uECC_vli_modMult_fast>:
{
 80037f6:	b530      	push	{r4, r5, lr}
 80037f8:	b091      	sub	sp, #68	@ 0x44
 80037fa:	4605      	mov	r5, r0
 80037fc:	461c      	mov	r4, r3
	uECC_vli_mult(product, left, right, curve->num_words);
 80037fe:	f993 3000 	ldrsb.w	r3, [r3]
 8003802:	4668      	mov	r0, sp
 8003804:	f7ff fd6b 	bl	80032de <uECC_vli_mult>
	curve->mmod_fast(result, product);
 8003808:	f8d4 30ac 	ldr.w	r3, [r4, #172]	@ 0xac
 800380c:	4669      	mov	r1, sp
 800380e:	4628      	mov	r0, r5
 8003810:	4798      	blx	r3
}
 8003812:	b011      	add	sp, #68	@ 0x44
 8003814:	bd30      	pop	{r4, r5, pc}

08003816 <uECC_vli_modSquare_fast>:
{
 8003816:	4613      	mov	r3, r2
	uECC_vli_modMult_fast(result, left, left, curve);
 8003818:	460a      	mov	r2, r1
 800381a:	f7ff bfec 	b.w	80037f6 <uECC_vli_modMult_fast>

0800381e <double_jacobian_default>:
{
 800381e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	wordcount_t num_words = curve->num_words;
 8003822:	f993 6000 	ldrsb.w	r6, [r3]
{
 8003826:	b092      	sub	sp, #72	@ 0x48
 8003828:	4604      	mov	r4, r0
 800382a:	4689      	mov	r9, r1
	if (uECC_vli_isZero(Z1, num_words)) {
 800382c:	4610      	mov	r0, r2
 800382e:	4631      	mov	r1, r6
{
 8003830:	4615      	mov	r5, r2
 8003832:	461f      	mov	r7, r3
	if (uECC_vli_isZero(Z1, num_words)) {
 8003834:	f7ff fdca 	bl	80033cc <uECC_vli_isZero>
 8003838:	2800      	cmp	r0, #0
 800383a:	f040 8091 	bne.w	8003960 <double_jacobian_default+0x142>
	uECC_vli_modSquare_fast(t4, Y1, curve);   /* t4 = y1^2 */
 800383e:	463a      	mov	r2, r7
 8003840:	4649      	mov	r1, r9
 8003842:	a802      	add	r0, sp, #8
	uECC_vli_modAdd(X1, X1, Z1, curve->p, num_words); /* t1 = x1 + z1^2 */
 8003844:	f107 0804 	add.w	r8, r7, #4
	uECC_vli_modSquare_fast(t4, Y1, curve);   /* t4 = y1^2 */
 8003848:	f7ff ffe5 	bl	8003816 <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(t5, X1, t4, curve); /* t5 = x1*y1^2 = A */
 800384c:	463b      	mov	r3, r7
 800384e:	aa02      	add	r2, sp, #8
 8003850:	4621      	mov	r1, r4
 8003852:	a80a      	add	r0, sp, #40	@ 0x28
 8003854:	f7ff ffcf 	bl	80037f6 <uECC_vli_modMult_fast>
	uECC_vli_modSquare_fast(t4, t4, curve);   /* t4 = y1^4 */
 8003858:	a902      	add	r1, sp, #8
 800385a:	463a      	mov	r2, r7
 800385c:	4608      	mov	r0, r1
 800385e:	f7ff ffda 	bl	8003816 <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(Y1, Y1, Z1, curve); /* t2 = y1*z1 = z3 */
 8003862:	463b      	mov	r3, r7
 8003864:	462a      	mov	r2, r5
 8003866:	4649      	mov	r1, r9
 8003868:	4648      	mov	r0, r9
 800386a:	f7ff ffc4 	bl	80037f6 <uECC_vli_modMult_fast>
	uECC_vli_modSquare_fast(Z1, Z1, curve);   /* t3 = z1^2 */
 800386e:	463a      	mov	r2, r7
 8003870:	4629      	mov	r1, r5
 8003872:	4628      	mov	r0, r5
 8003874:	f7ff ffcf 	bl	8003816 <uECC_vli_modSquare_fast>
	uECC_vli_modAdd(X1, X1, Z1, curve->p, num_words); /* t1 = x1 + z1^2 */
 8003878:	4643      	mov	r3, r8
 800387a:	462a      	mov	r2, r5
 800387c:	4621      	mov	r1, r4
 800387e:	4620      	mov	r0, r4
 8003880:	9600      	str	r6, [sp, #0]
 8003882:	f7ff fee3 	bl	800364c <uECC_vli_modAdd>
	uECC_vli_modAdd(Z1, Z1, Z1, curve->p, num_words); /* t3 = 2*z1^2 */
 8003886:	4643      	mov	r3, r8
 8003888:	462a      	mov	r2, r5
 800388a:	4629      	mov	r1, r5
 800388c:	4628      	mov	r0, r5
 800388e:	9600      	str	r6, [sp, #0]
 8003890:	f7ff fedc 	bl	800364c <uECC_vli_modAdd>
	uECC_vli_modSub(Z1, X1, Z1, curve->p, num_words); /* t3 = x1 - z1^2 */
 8003894:	4643      	mov	r3, r8
 8003896:	462a      	mov	r2, r5
 8003898:	4621      	mov	r1, r4
 800389a:	4628      	mov	r0, r5
 800389c:	9600      	str	r6, [sp, #0]
 800389e:	f7ff feee 	bl	800367e <uECC_vli_modSub>
	uECC_vli_modMult_fast(X1, X1, Z1, curve); /* t1 = x1^2 - z1^4 */
 80038a2:	463b      	mov	r3, r7
 80038a4:	462a      	mov	r2, r5
 80038a6:	4621      	mov	r1, r4
 80038a8:	4620      	mov	r0, r4
 80038aa:	f7ff ffa4 	bl	80037f6 <uECC_vli_modMult_fast>
	uECC_vli_modAdd(Z1, X1, X1, curve->p, num_words); /* t3 = 2*(x1^2 - z1^4) */
 80038ae:	4643      	mov	r3, r8
 80038b0:	4622      	mov	r2, r4
 80038b2:	4621      	mov	r1, r4
 80038b4:	4628      	mov	r0, r5
 80038b6:	9600      	str	r6, [sp, #0]
 80038b8:	f7ff fec8 	bl	800364c <uECC_vli_modAdd>
	uECC_vli_modAdd(X1, X1, Z1, curve->p, num_words); /* t1 = 3*(x1^2 - z1^4) */
 80038bc:	4643      	mov	r3, r8
 80038be:	462a      	mov	r2, r5
 80038c0:	4621      	mov	r1, r4
 80038c2:	4620      	mov	r0, r4
 80038c4:	9600      	str	r6, [sp, #0]
 80038c6:	f7ff fec1 	bl	800364c <uECC_vli_modAdd>
	return (vli[bit >> uECC_WORD_BITS_SHIFT] &
 80038ca:	6823      	ldr	r3, [r4, #0]
	if (uECC_vli_testBit(X1, 0)) {
 80038cc:	07db      	lsls	r3, r3, #31
 80038ce:	d54a      	bpl.n	8003966 <double_jacobian_default+0x148>
		uECC_word_t l_carry = uECC_vli_add(X1, X1, curve->p, num_words);
 80038d0:	4633      	mov	r3, r6
 80038d2:	4642      	mov	r2, r8
 80038d4:	4621      	mov	r1, r4
 80038d6:	4620      	mov	r0, r4
 80038d8:	f7ff fcbf 	bl	800325a <uECC_vli_add>
		uECC_vli_rshift1(X1, num_words);
 80038dc:	4631      	mov	r1, r6
		uECC_word_t l_carry = uECC_vli_add(X1, X1, curve->p, num_words);
 80038de:	4682      	mov	sl, r0
		uECC_vli_rshift1(X1, num_words);
 80038e0:	4620      	mov	r0, r4
 80038e2:	f7ff fcd3 	bl	800328c <uECC_vli_rshift1>
		X1[num_words - 1] |= l_carry << (uECC_WORD_BITS - 1);
 80038e6:	f106 4380 	add.w	r3, r6, #1073741824	@ 0x40000000
 80038ea:	3b01      	subs	r3, #1
 80038ec:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
 80038f0:	ea42 72ca 	orr.w	r2, r2, sl, lsl #31
 80038f4:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
	uECC_vli_modSquare_fast(Z1, X1, curve); /* t3 = B^2 */
 80038f8:	463a      	mov	r2, r7
 80038fa:	4621      	mov	r1, r4
 80038fc:	4628      	mov	r0, r5
 80038fe:	f7ff ff8a 	bl	8003816 <uECC_vli_modSquare_fast>
	uECC_vli_modSub(Z1, Z1, t5, curve->p, num_words); /* t3 = B^2 - A */
 8003902:	4643      	mov	r3, r8
 8003904:	aa0a      	add	r2, sp, #40	@ 0x28
 8003906:	4629      	mov	r1, r5
 8003908:	4628      	mov	r0, r5
 800390a:	9600      	str	r6, [sp, #0]
 800390c:	f7ff feb7 	bl	800367e <uECC_vli_modSub>
	uECC_vli_modSub(Z1, Z1, t5, curve->p, num_words); /* t3 = B^2 - 2A = x3 */
 8003910:	4643      	mov	r3, r8
 8003912:	aa0a      	add	r2, sp, #40	@ 0x28
 8003914:	4629      	mov	r1, r5
 8003916:	4628      	mov	r0, r5
 8003918:	9600      	str	r6, [sp, #0]
 800391a:	f7ff feb0 	bl	800367e <uECC_vli_modSub>
	uECC_vli_modSub(t5, t5, Z1, curve->p, num_words); /* t5 = A - x3 */
 800391e:	a90a      	add	r1, sp, #40	@ 0x28
 8003920:	4643      	mov	r3, r8
 8003922:	462a      	mov	r2, r5
 8003924:	4608      	mov	r0, r1
 8003926:	9600      	str	r6, [sp, #0]
 8003928:	f7ff fea9 	bl	800367e <uECC_vli_modSub>
	uECC_vli_modMult_fast(X1, X1, t5, curve); /* t1 = B * (A - x3) */
 800392c:	463b      	mov	r3, r7
 800392e:	aa0a      	add	r2, sp, #40	@ 0x28
 8003930:	4621      	mov	r1, r4
 8003932:	4620      	mov	r0, r4
 8003934:	f7ff ff5f 	bl	80037f6 <uECC_vli_modMult_fast>
	uECC_vli_modSub(t4, X1, t4, curve->p, num_words);
 8003938:	aa02      	add	r2, sp, #8
 800393a:	4643      	mov	r3, r8
 800393c:	4621      	mov	r1, r4
 800393e:	4610      	mov	r0, r2
 8003940:	9600      	str	r6, [sp, #0]
 8003942:	f7ff fe9c 	bl	800367e <uECC_vli_modSub>
	uECC_vli_set(X1, Z1, num_words);
 8003946:	4632      	mov	r2, r6
 8003948:	4629      	mov	r1, r5
 800394a:	4620      	mov	r0, r4
 800394c:	f7ff fd71 	bl	8003432 <uECC_vli_set>
	uECC_vli_set(Z1, Y1, num_words);
 8003950:	4649      	mov	r1, r9
 8003952:	4628      	mov	r0, r5
 8003954:	f7ff fd6d 	bl	8003432 <uECC_vli_set>
	uECC_vli_set(Y1, t4, num_words);
 8003958:	a902      	add	r1, sp, #8
 800395a:	4648      	mov	r0, r9
 800395c:	f7ff fd69 	bl	8003432 <uECC_vli_set>
}
 8003960:	b012      	add	sp, #72	@ 0x48
 8003962:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		uECC_vli_rshift1(X1, num_words);
 8003966:	4631      	mov	r1, r6
 8003968:	4620      	mov	r0, r4
 800396a:	f7ff fc8f 	bl	800328c <uECC_vli_rshift1>
 800396e:	e7c3      	b.n	80038f8 <double_jacobian_default+0xda>

08003970 <x_side_default>:
{
 8003970:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003974:	b08a      	sub	sp, #40	@ 0x28
 8003976:	4615      	mov	r5, r2
 8003978:	4604      	mov	r4, r0
 800397a:	460e      	mov	r6, r1
	uECC_word_t _3[NUM_ECC_WORDS] = {3}; /* -a = 3 */
 800397c:	221c      	movs	r2, #28
 800397e:	2100      	movs	r1, #0
 8003980:	a803      	add	r0, sp, #12
	uECC_vli_modSub(result, result, _3, curve->p, num_words); /* r = x^2 - 3 */
 8003982:	1d2f      	adds	r7, r5, #4
	uECC_word_t _3[NUM_ECC_WORDS] = {3}; /* -a = 3 */
 8003984:	f000 fea7 	bl	80046d6 <memset>
	wordcount_t num_words = curve->num_words;
 8003988:	f995 8000 	ldrsb.w	r8, [r5]
	uECC_word_t _3[NUM_ECC_WORDS] = {3}; /* -a = 3 */
 800398c:	2303      	movs	r3, #3
	uECC_vli_modSquare_fast(result, x, curve); /* r = x^2 */
 800398e:	462a      	mov	r2, r5
 8003990:	4631      	mov	r1, r6
 8003992:	4620      	mov	r0, r4
	uECC_word_t _3[NUM_ECC_WORDS] = {3}; /* -a = 3 */
 8003994:	9302      	str	r3, [sp, #8]
	uECC_vli_modSquare_fast(result, x, curve); /* r = x^2 */
 8003996:	f7ff ff3e 	bl	8003816 <uECC_vli_modSquare_fast>
	uECC_vli_modSub(result, result, _3, curve->p, num_words); /* r = x^2 - 3 */
 800399a:	463b      	mov	r3, r7
 800399c:	aa02      	add	r2, sp, #8
 800399e:	4621      	mov	r1, r4
 80039a0:	4620      	mov	r0, r4
 80039a2:	f8cd 8000 	str.w	r8, [sp]
 80039a6:	f7ff fe6a 	bl	800367e <uECC_vli_modSub>
	uECC_vli_modMult_fast(result, result, x, curve); /* r = x^3 - 3x */
 80039aa:	462b      	mov	r3, r5
 80039ac:	4632      	mov	r2, r6
 80039ae:	4621      	mov	r1, r4
 80039b0:	4620      	mov	r0, r4
 80039b2:	f7ff ff20 	bl	80037f6 <uECC_vli_modMult_fast>
	uECC_vli_modAdd(result, result, curve->b, curve->p, num_words);
 80039b6:	463b      	mov	r3, r7
 80039b8:	f105 0284 	add.w	r2, r5, #132	@ 0x84
 80039bc:	4621      	mov	r1, r4
 80039be:	4620      	mov	r0, r4
 80039c0:	f8cd 8000 	str.w	r8, [sp]
 80039c4:	f7ff fe42 	bl	800364c <uECC_vli_modAdd>
}
 80039c8:	b00a      	add	sp, #40	@ 0x28
 80039ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080039ce <uECC_vli_modInv>:
{
 80039ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039d0:	460f      	mov	r7, r1
 80039d2:	b0a1      	sub	sp, #132	@ 0x84
 80039d4:	4606      	mov	r6, r0
	if (uECC_vli_isZero(input, num_words)) {
 80039d6:	4619      	mov	r1, r3
 80039d8:	4638      	mov	r0, r7
{
 80039da:	4615      	mov	r5, r2
 80039dc:	461c      	mov	r4, r3
	if (uECC_vli_isZero(input, num_words)) {
 80039de:	f7ff fcf5 	bl	80033cc <uECC_vli_isZero>
 80039e2:	b128      	cbz	r0, 80039f0 <uECC_vli_modInv+0x22>
		uECC_vli_clear(result, num_words);
 80039e4:	4630      	mov	r0, r6
}
 80039e6:	b021      	add	sp, #132	@ 0x84
 80039e8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		uECC_vli_clear(result, num_words);
 80039ec:	f7ff bce3 	b.w	80033b6 <uECC_vli_clear>
	uECC_vli_set(a, input, num_words);
 80039f0:	4622      	mov	r2, r4
 80039f2:	4639      	mov	r1, r7
 80039f4:	4668      	mov	r0, sp
 80039f6:	f7ff fd1c 	bl	8003432 <uECC_vli_set>
	uECC_vli_set(b, mod, num_words);
 80039fa:	4629      	mov	r1, r5
 80039fc:	a808      	add	r0, sp, #32
 80039fe:	f7ff fd18 	bl	8003432 <uECC_vli_set>
	uECC_vli_clear(u, num_words);
 8003a02:	a810      	add	r0, sp, #64	@ 0x40
 8003a04:	4621      	mov	r1, r4
 8003a06:	f7ff fcd6 	bl	80033b6 <uECC_vli_clear>
	u[0] = 1;
 8003a0a:	2301      	movs	r3, #1
	uECC_vli_clear(v, num_words);
 8003a0c:	a818      	add	r0, sp, #96	@ 0x60
	u[0] = 1;
 8003a0e:	9310      	str	r3, [sp, #64]	@ 0x40
	uECC_vli_clear(v, num_words);
 8003a10:	f7ff fcd1 	bl	80033b6 <uECC_vli_clear>
	while ((cmpResult = uECC_vli_cmp_unsafe(a, b, num_words)) != 0) {
 8003a14:	4622      	mov	r2, r4
 8003a16:	a908      	add	r1, sp, #32
 8003a18:	4668      	mov	r0, sp
 8003a1a:	f7ff fd16 	bl	800344a <uECC_vli_cmp_unsafe>
 8003a1e:	b930      	cbnz	r0, 8003a2e <uECC_vli_modInv+0x60>
  	uECC_vli_set(result, u, num_words);
 8003a20:	4622      	mov	r2, r4
 8003a22:	a910      	add	r1, sp, #64	@ 0x40
 8003a24:	4630      	mov	r0, r6
 8003a26:	f7ff fd04 	bl	8003432 <uECC_vli_set>
}
 8003a2a:	b021      	add	sp, #132	@ 0x84
 8003a2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (EVEN(a)) {
 8003a2e:	9b00      	ldr	r3, [sp, #0]
 8003a30:	07da      	lsls	r2, r3, #31
 8003a32:	d409      	bmi.n	8003a48 <uECC_vli_modInv+0x7a>
			uECC_vli_rshift1(a, num_words);
 8003a34:	4621      	mov	r1, r4
 8003a36:	4668      	mov	r0, sp
 8003a38:	f7ff fc28 	bl	800328c <uECC_vli_rshift1>
      			vli_modInv_update(u, mod, num_words);
 8003a3c:	4622      	mov	r2, r4
 8003a3e:	4629      	mov	r1, r5
 8003a40:	a810      	add	r0, sp, #64	@ 0x40
      			vli_modInv_update(v, mod, num_words);
 8003a42:	f7ff fc30 	bl	80032a6 <vli_modInv_update>
 8003a46:	e7e5      	b.n	8003a14 <uECC_vli_modInv+0x46>
    		} else if (EVEN(b)) {
 8003a48:	9b08      	ldr	r3, [sp, #32]
 8003a4a:	07db      	lsls	r3, r3, #31
 8003a4c:	d407      	bmi.n	8003a5e <uECC_vli_modInv+0x90>
			uECC_vli_rshift1(b, num_words);
 8003a4e:	4621      	mov	r1, r4
 8003a50:	a808      	add	r0, sp, #32
 8003a52:	f7ff fc1b 	bl	800328c <uECC_vli_rshift1>
      			vli_modInv_update(v, mod, num_words);
 8003a56:	4622      	mov	r2, r4
 8003a58:	4629      	mov	r1, r5
 8003a5a:	a818      	add	r0, sp, #96	@ 0x60
 8003a5c:	e7f1      	b.n	8003a42 <uECC_vli_modInv+0x74>
		} else if (cmpResult > 0) {
 8003a5e:	2800      	cmp	r0, #0
			uECC_vli_sub(a, a, b, num_words);
 8003a60:	4623      	mov	r3, r4
		} else if (cmpResult > 0) {
 8003a62:	dd1c      	ble.n	8003a9e <uECC_vli_modInv+0xd0>
			uECC_vli_sub(a, a, b, num_words);
 8003a64:	aa08      	add	r2, sp, #32
 8003a66:	4669      	mov	r1, sp
 8003a68:	4668      	mov	r0, sp
 8003a6a:	f7ff fd15 	bl	8003498 <uECC_vli_sub>
			uECC_vli_rshift1(a, num_words);
 8003a6e:	4621      	mov	r1, r4
 8003a70:	4668      	mov	r0, sp
 8003a72:	f7ff fc0b 	bl	800328c <uECC_vli_rshift1>
			if (uECC_vli_cmp_unsafe(u, v, num_words) < 0) {
 8003a76:	4622      	mov	r2, r4
 8003a78:	a918      	add	r1, sp, #96	@ 0x60
 8003a7a:	a810      	add	r0, sp, #64	@ 0x40
 8003a7c:	f7ff fce5 	bl	800344a <uECC_vli_cmp_unsafe>
 8003a80:	2800      	cmp	r0, #0
 8003a82:	da05      	bge.n	8003a90 <uECC_vli_modInv+0xc2>
        			uECC_vli_add(u, u, mod, num_words);
 8003a84:	a910      	add	r1, sp, #64	@ 0x40
 8003a86:	4623      	mov	r3, r4
 8003a88:	462a      	mov	r2, r5
 8003a8a:	4608      	mov	r0, r1
 8003a8c:	f7ff fbe5 	bl	800325a <uECC_vli_add>
      			uECC_vli_sub(u, u, v, num_words);
 8003a90:	a910      	add	r1, sp, #64	@ 0x40
 8003a92:	4623      	mov	r3, r4
 8003a94:	aa18      	add	r2, sp, #96	@ 0x60
 8003a96:	4608      	mov	r0, r1
 8003a98:	f7ff fcfe 	bl	8003498 <uECC_vli_sub>
 8003a9c:	e7ce      	b.n	8003a3c <uECC_vli_modInv+0x6e>
      			uECC_vli_sub(b, b, a, num_words);
 8003a9e:	466a      	mov	r2, sp
 8003aa0:	a808      	add	r0, sp, #32
 8003aa2:	f7ff fcf9 	bl	8003498 <uECC_vli_sub>
      			uECC_vli_rshift1(b, num_words);
 8003aa6:	4621      	mov	r1, r4
 8003aa8:	a808      	add	r0, sp, #32
 8003aaa:	f7ff fbef 	bl	800328c <uECC_vli_rshift1>
      			if (uECC_vli_cmp_unsafe(v, u, num_words) < 0) {
 8003aae:	4622      	mov	r2, r4
 8003ab0:	a910      	add	r1, sp, #64	@ 0x40
 8003ab2:	a818      	add	r0, sp, #96	@ 0x60
 8003ab4:	f7ff fcc9 	bl	800344a <uECC_vli_cmp_unsafe>
 8003ab8:	2800      	cmp	r0, #0
 8003aba:	da05      	bge.n	8003ac8 <uECC_vli_modInv+0xfa>
        			uECC_vli_add(v, v, mod, num_words);
 8003abc:	a918      	add	r1, sp, #96	@ 0x60
 8003abe:	4623      	mov	r3, r4
 8003ac0:	462a      	mov	r2, r5
 8003ac2:	4608      	mov	r0, r1
 8003ac4:	f7ff fbc9 	bl	800325a <uECC_vli_add>
      			uECC_vli_sub(v, v, u, num_words);
 8003ac8:	a918      	add	r1, sp, #96	@ 0x60
 8003aca:	4623      	mov	r3, r4
 8003acc:	aa10      	add	r2, sp, #64	@ 0x40
 8003ace:	4608      	mov	r0, r1
 8003ad0:	f7ff fce2 	bl	8003498 <uECC_vli_sub>
 8003ad4:	e7bf      	b.n	8003a56 <uECC_vli_modInv+0x88>
	...

08003ad8 <uECC_secp256r1>:
}
 8003ad8:	4800      	ldr	r0, [pc, #0]	@ (8003adc <uECC_secp256r1+0x4>)
 8003ada:	4770      	bx	lr
 8003adc:	08005980 	.word	0x08005980

08003ae0 <apply_z>:
	return uECC_vli_isZero(point, curve->num_words * 2);
}

void apply_z(uECC_word_t * X1, uECC_word_t * Y1, const uECC_word_t * const Z,
	     uECC_Curve curve)
{
 8003ae0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ae2:	4615      	mov	r5, r2
 8003ae4:	b089      	sub	sp, #36	@ 0x24
 8003ae6:	461c      	mov	r4, r3
 8003ae8:	4607      	mov	r7, r0
 8003aea:	460e      	mov	r6, r1
	uECC_word_t t1[NUM_ECC_WORDS];

	uECC_vli_modSquare_fast(t1, Z, curve);    /* z^2 */
 8003aec:	461a      	mov	r2, r3
 8003aee:	4629      	mov	r1, r5
 8003af0:	4668      	mov	r0, sp
 8003af2:	f7ff fe90 	bl	8003816 <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(X1, X1, t1, curve); /* x1 * z^2 */
 8003af6:	4623      	mov	r3, r4
 8003af8:	466a      	mov	r2, sp
 8003afa:	4639      	mov	r1, r7
 8003afc:	4638      	mov	r0, r7
 8003afe:	f7ff fe7a 	bl	80037f6 <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(t1, t1, Z, curve);  /* z^3 */
 8003b02:	4623      	mov	r3, r4
 8003b04:	462a      	mov	r2, r5
 8003b06:	4669      	mov	r1, sp
 8003b08:	4668      	mov	r0, sp
 8003b0a:	f7ff fe74 	bl	80037f6 <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(Y1, Y1, t1, curve); /* y1 * z^3 */
 8003b0e:	4623      	mov	r3, r4
 8003b10:	466a      	mov	r2, sp
 8003b12:	4631      	mov	r1, r6
 8003b14:	4630      	mov	r0, r6
 8003b16:	f7ff fe6e 	bl	80037f6 <uECC_vli_modMult_fast>
}
 8003b1a:	b009      	add	sp, #36	@ 0x24
 8003b1c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003b1e <XYcZ_add>:
}

void XYcZ_add(uECC_word_t * X1, uECC_word_t * Y1,
	      uECC_word_t * X2, uECC_word_t * Y2,
	      uECC_Curve curve)
{
 8003b1e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b22:	b08a      	sub	sp, #40	@ 0x28
 8003b24:	4614      	mov	r4, r2
 8003b26:	461f      	mov	r7, r3
 8003b28:	4680      	mov	r8, r0
 8003b2a:	f8dd a048 	ldr.w	sl, [sp, #72]	@ 0x48
 8003b2e:	4689      	mov	r9, r1
	/* t1 = X1, t2 = Y1, t3 = X2, t4 = Y2 */
	uECC_word_t t5[NUM_ECC_WORDS];
	wordcount_t num_words = curve->num_words;

	uECC_vli_modSub(t5, X2, X1, curve->p, num_words); /* t5 = x2 - x1 */
 8003b30:	4602      	mov	r2, r0
 8003b32:	4621      	mov	r1, r4
	wordcount_t num_words = curve->num_words;
 8003b34:	4655      	mov	r5, sl
	uECC_vli_modSub(t5, X2, X1, curve->p, num_words); /* t5 = x2 - x1 */
 8003b36:	a802      	add	r0, sp, #8
	wordcount_t num_words = curve->num_words;
 8003b38:	f915 6b04 	ldrsb.w	r6, [r5], #4
	uECC_vli_modSub(t5, X2, X1, curve->p, num_words); /* t5 = x2 - x1 */
 8003b3c:	462b      	mov	r3, r5
 8003b3e:	9600      	str	r6, [sp, #0]
 8003b40:	f7ff fd9d 	bl	800367e <uECC_vli_modSub>
	uECC_vli_modSquare_fast(t5, t5, curve); /* t5 = (x2 - x1)^2 = A */
 8003b44:	a902      	add	r1, sp, #8
 8003b46:	4652      	mov	r2, sl
 8003b48:	4608      	mov	r0, r1
 8003b4a:	f7ff fe64 	bl	8003816 <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(X1, X1, t5, curve); /* t1 = x1*A = B */
 8003b4e:	4653      	mov	r3, sl
 8003b50:	aa02      	add	r2, sp, #8
 8003b52:	4641      	mov	r1, r8
 8003b54:	4640      	mov	r0, r8
 8003b56:	f7ff fe4e 	bl	80037f6 <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(X2, X2, t5, curve); /* t3 = x2*A = C */
 8003b5a:	4653      	mov	r3, sl
 8003b5c:	aa02      	add	r2, sp, #8
 8003b5e:	4621      	mov	r1, r4
 8003b60:	4620      	mov	r0, r4
 8003b62:	f7ff fe48 	bl	80037f6 <uECC_vli_modMult_fast>
	uECC_vli_modSub(Y2, Y2, Y1, curve->p, num_words); /* t4 = y2 - y1 */
 8003b66:	462b      	mov	r3, r5
 8003b68:	464a      	mov	r2, r9
 8003b6a:	4639      	mov	r1, r7
 8003b6c:	4638      	mov	r0, r7
 8003b6e:	9600      	str	r6, [sp, #0]
 8003b70:	f7ff fd85 	bl	800367e <uECC_vli_modSub>
	uECC_vli_modSquare_fast(t5, Y2, curve); /* t5 = (y2 - y1)^2 = D */
 8003b74:	4652      	mov	r2, sl
 8003b76:	4639      	mov	r1, r7
 8003b78:	a802      	add	r0, sp, #8
 8003b7a:	f7ff fe4c 	bl	8003816 <uECC_vli_modSquare_fast>

	uECC_vli_modSub(t5, t5, X1, curve->p, num_words); /* t5 = D - B */
 8003b7e:	a902      	add	r1, sp, #8
 8003b80:	462b      	mov	r3, r5
 8003b82:	4642      	mov	r2, r8
 8003b84:	4608      	mov	r0, r1
 8003b86:	9600      	str	r6, [sp, #0]
 8003b88:	f7ff fd79 	bl	800367e <uECC_vli_modSub>
	uECC_vli_modSub(t5, t5, X2, curve->p, num_words); /* t5 = D - B - C = x3 */
 8003b8c:	a902      	add	r1, sp, #8
 8003b8e:	462b      	mov	r3, r5
 8003b90:	4622      	mov	r2, r4
 8003b92:	4608      	mov	r0, r1
 8003b94:	9600      	str	r6, [sp, #0]
 8003b96:	f7ff fd72 	bl	800367e <uECC_vli_modSub>
	uECC_vli_modSub(X2, X2, X1, curve->p, num_words); /* t3 = C - B */
 8003b9a:	462b      	mov	r3, r5
 8003b9c:	4642      	mov	r2, r8
 8003b9e:	4621      	mov	r1, r4
 8003ba0:	4620      	mov	r0, r4
 8003ba2:	9600      	str	r6, [sp, #0]
 8003ba4:	f7ff fd6b 	bl	800367e <uECC_vli_modSub>
	uECC_vli_modMult_fast(Y1, Y1, X2, curve); /* t2 = y1*(C - B) */
 8003ba8:	4653      	mov	r3, sl
 8003baa:	4622      	mov	r2, r4
 8003bac:	4649      	mov	r1, r9
 8003bae:	4648      	mov	r0, r9
 8003bb0:	f7ff fe21 	bl	80037f6 <uECC_vli_modMult_fast>
	uECC_vli_modSub(X2, X1, t5, curve->p, num_words); /* t3 = B - x3 */
 8003bb4:	462b      	mov	r3, r5
 8003bb6:	aa02      	add	r2, sp, #8
 8003bb8:	4641      	mov	r1, r8
 8003bba:	4620      	mov	r0, r4
 8003bbc:	9600      	str	r6, [sp, #0]
 8003bbe:	f7ff fd5e 	bl	800367e <uECC_vli_modSub>
	uECC_vli_modMult_fast(Y2, Y2, X2, curve); /* t4 = (y2 - y1)*(B - x3) */
 8003bc2:	4653      	mov	r3, sl
 8003bc4:	4622      	mov	r2, r4
 8003bc6:	4639      	mov	r1, r7
 8003bc8:	4638      	mov	r0, r7
 8003bca:	f7ff fe14 	bl	80037f6 <uECC_vli_modMult_fast>
	uECC_vli_modSub(Y2, Y2, Y1, curve->p, num_words); /* t4 = y3 */
 8003bce:	462b      	mov	r3, r5
 8003bd0:	464a      	mov	r2, r9
 8003bd2:	4639      	mov	r1, r7
 8003bd4:	4638      	mov	r0, r7
 8003bd6:	9600      	str	r6, [sp, #0]
 8003bd8:	f7ff fd51 	bl	800367e <uECC_vli_modSub>

	uECC_vli_set(X2, t5, num_words);
 8003bdc:	4632      	mov	r2, r6
 8003bde:	a902      	add	r1, sp, #8
 8003be0:	4620      	mov	r0, r4
 8003be2:	f7ff fc26 	bl	8003432 <uECC_vli_set>
}
 8003be6:	b00a      	add	sp, #40	@ 0x28
 8003be8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08003bec <uECC_vli_bytesToNative>:
}

/* Converts big-endian bytes to an integer in uECC native format. */
void uECC_vli_bytesToNative(unsigned int *native, const uint8_t *bytes,
			    int num_bytes)
{
 8003bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bee:	460e      	mov	r6, r1
	wordcount_t i;
	uECC_vli_clear(native, (num_bytes + (uECC_WORD_SIZE - 1)) / uECC_WORD_SIZE);
 8003bf0:	1cd1      	adds	r1, r2, #3
{
 8003bf2:	4614      	mov	r4, r2
	for (i = 0; i < num_bytes; ++i) {
 8003bf4:	f04f 0500 	mov.w	r5, #0
	uECC_vli_clear(native, (num_bytes + (uECC_WORD_SIZE - 1)) / uECC_WORD_SIZE);
 8003bf8:	bf48      	it	mi
 8003bfa:	1d91      	addmi	r1, r2, #6
		unsigned b = num_bytes - 1 - i;
 8003bfc:	1e67      	subs	r7, r4, #1
	uECC_vli_clear(native, (num_bytes + (uECC_WORD_SIZE - 1)) / uECC_WORD_SIZE);
 8003bfe:	f341 0187 	sbfx	r1, r1, #2, #8
 8003c02:	f7ff fbd8 	bl	80033b6 <uECC_vli_clear>
	for (i = 0; i < num_bytes; ++i) {
 8003c06:	b26a      	sxtb	r2, r5
 8003c08:	3501      	adds	r5, #1
 8003c0a:	42a2      	cmp	r2, r4
 8003c0c:	db00      	blt.n	8003c10 <uECC_vli_bytesToNative+0x24>
		native[b / uECC_WORD_SIZE] |=
			(uECC_word_t)bytes[i] << (8 * (b % uECC_WORD_SIZE));
  	}
}
 8003c0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		unsigned b = num_bytes - 1 - i;
 8003c10:	1abb      	subs	r3, r7, r2
			(uECC_word_t)bytes[i] << (8 * (b % uECC_WORD_SIZE));
 8003c12:	5cb2      	ldrb	r2, [r6, r2]
		native[b / uECC_WORD_SIZE] |=
 8003c14:	f023 0103 	bic.w	r1, r3, #3
			(uECC_word_t)bytes[i] << (8 * (b % uECC_WORD_SIZE));
 8003c18:	f003 0303 	and.w	r3, r3, #3
 8003c1c:	00db      	lsls	r3, r3, #3
 8003c1e:	409a      	lsls	r2, r3
		native[b / uECC_WORD_SIZE] |=
 8003c20:	5843      	ldr	r3, [r0, r1]
 8003c22:	4313      	orrs	r3, r2
 8003c24:	5043      	str	r3, [r0, r1]
	for (i = 0; i < num_bytes; ++i) {
 8003c26:	e7ee      	b.n	8003c06 <uECC_vli_bytesToNative+0x1a>

08003c28 <bits2int>:
#include "ecc_dsa.h"


static void bits2int(uECC_word_t *native, const uint8_t *bits,
		     unsigned bits_size, uECC_Curve curve)
{
 8003c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c2c:	461f      	mov	r7, r3
	unsigned num_n_bytes = BITS_TO_BYTES(curve->num_n_bits);
 8003c2e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
{
 8003c32:	4606      	mov	r6, r0
 8003c34:	4688      	mov	r8, r1
	unsigned num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 8003c36:	f113 041f 	adds.w	r4, r3, #31
 8003c3a:	bf48      	it	mi
 8003c3c:	f103 043e 	addmi.w	r4, r3, #62	@ 0x3e
 8003c40:	1165      	asrs	r5, r4, #5
	unsigned num_n_bytes = BITS_TO_BYTES(curve->num_n_bits);
 8003c42:	1ddc      	adds	r4, r3, #7
 8003c44:	bf48      	it	mi
 8003c46:	f103 040e 	addmi.w	r4, r3, #14

	if (bits_size > num_n_bytes) {
		bits_size = num_n_bytes;
	}

	uECC_vli_clear(native, num_n_words);
 8003c4a:	fa4f f985 	sxtb.w	r9, r5
	unsigned num_n_bytes = BITS_TO_BYTES(curve->num_n_bits);
 8003c4e:	10e4      	asrs	r4, r4, #3
	uECC_vli_clear(native, num_n_words);
 8003c50:	4649      	mov	r1, r9
	if (bits_size > num_n_bytes) {
 8003c52:	4294      	cmp	r4, r2
 8003c54:	bf28      	it	cs
 8003c56:	4614      	movcs	r4, r2
	uECC_vli_clear(native, num_n_words);
 8003c58:	f7ff fbad 	bl	80033b6 <uECC_vli_clear>
	uECC_vli_bytesToNative(native, bits, bits_size);
 8003c5c:	4641      	mov	r1, r8
 8003c5e:	4630      	mov	r0, r6
 8003c60:	4622      	mov	r2, r4
 8003c62:	f7ff ffc3 	bl	8003bec <uECC_vli_bytesToNative>
	if (bits_size * 8 <= (unsigned)curve->num_n_bits) {
 8003c66:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8003c6a:	00e3      	lsls	r3, r4, #3
 8003c6c:	ebb2 0fc4 	cmp.w	r2, r4, lsl #3
 8003c70:	d220      	bcs.n	8003cb4 <bits2int+0x8c>
		return;
	}
	shift = bits_size * 8 - curve->num_n_bits;
 8003c72:	1a9b      	subs	r3, r3, r2
	carry = 0;
	ptr = native + num_n_words;
 8003c74:	eb06 0485 	add.w	r4, r6, r5, lsl #2
	carry = 0;
 8003c78:	2100      	movs	r1, #0
	while (ptr-- > native) {
		uECC_word_t temp = *ptr;
		*ptr = (temp >> shift) | carry;
		carry = temp << (uECC_WORD_BITS - shift);
 8003c7a:	f1c3 0520 	rsb	r5, r3, #32
	while (ptr-- > native) {
 8003c7e:	42a6      	cmp	r6, r4
 8003c80:	d30f      	bcc.n	8003ca2 <bits2int+0x7a>
	}

	/* Reduce mod curve_n */
	if (uECC_vli_cmp_unsafe(curve->n, native, num_n_words) != 1) {
 8003c82:	3724      	adds	r7, #36	@ 0x24
 8003c84:	464a      	mov	r2, r9
 8003c86:	4631      	mov	r1, r6
 8003c88:	4638      	mov	r0, r7
 8003c8a:	f7ff fbde 	bl	800344a <uECC_vli_cmp_unsafe>
 8003c8e:	2801      	cmp	r0, #1
 8003c90:	d010      	beq.n	8003cb4 <bits2int+0x8c>
		uECC_vli_sub(native, native, curve->n, num_n_words);
 8003c92:	464b      	mov	r3, r9
 8003c94:	463a      	mov	r2, r7
 8003c96:	4631      	mov	r1, r6
 8003c98:	4630      	mov	r0, r6
	}
}
 8003c9a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		uECC_vli_sub(native, native, curve->n, num_n_words);
 8003c9e:	f7ff bbfb 	b.w	8003498 <uECC_vli_sub>
		uECC_word_t temp = *ptr;
 8003ca2:	f854 0d04 	ldr.w	r0, [r4, #-4]!
		*ptr = (temp >> shift) | carry;
 8003ca6:	fa20 f203 	lsr.w	r2, r0, r3
 8003caa:	430a      	orrs	r2, r1
		carry = temp << (uECC_WORD_BITS - shift);
 8003cac:	fa00 f105 	lsl.w	r1, r0, r5
		*ptr = (temp >> shift) | carry;
 8003cb0:	6022      	str	r2, [r4, #0]
		carry = temp << (uECC_WORD_BITS - shift);
 8003cb2:	e7e4      	b.n	8003c7e <bits2int+0x56>
}
 8003cb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08003cb8 <uECC_verify>:
}

int uECC_verify(const uint8_t *public_key, const uint8_t *message_hash,
		unsigned hash_size, const uint8_t *signature,
	        uECC_Curve curve)
{
 8003cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cbc:	b0fd      	sub	sp, #500	@ 0x1f4
 8003cbe:	461f      	mov	r7, r3
 8003cc0:	4681      	mov	r9, r0
 8003cc2:	9d86      	ldr	r5, [sp, #536]	@ 0x218
	uECC_word_t _public[NUM_ECC_WORDS * 2];
	uECC_word_t r[NUM_ECC_WORDS], s[NUM_ECC_WORDS];
	wordcount_t num_words = curve->num_words;
	wordcount_t num_n_words = BITS_TO_WORDS(curve->num_n_bits);

	rx[num_n_words - 1] = 0;
 8003cc4:	f10d 0890 	add.w	r8, sp, #144	@ 0x90
{
 8003cc8:	9207      	str	r2, [sp, #28]
	r[num_n_words - 1] = 0;
 8003cca:	aa7c      	add	r2, sp, #496	@ 0x1f0
	wordcount_t num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 8003ccc:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
	wordcount_t num_words = curve->num_words;
 8003cd0:	f995 4000 	ldrsb.w	r4, [r5]
	wordcount_t num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 8003cd4:	f113 061f 	adds.w	r6, r3, #31
{
 8003cd8:	9104      	str	r1, [sp, #16]
	s[num_n_words - 1] = 0;

	uECC_vli_bytesToNative(_public, public_key, curve->num_bytes);
 8003cda:	4601      	mov	r1, r0
 8003cdc:	a86c      	add	r0, sp, #432	@ 0x1b0
	wordcount_t num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 8003cde:	bf48      	it	mi
 8003ce0:	f103 063e 	addmi.w	r6, r3, #62	@ 0x3e
	rx[num_n_words - 1] = 0;
 8003ce4:	2300      	movs	r3, #0
	wordcount_t num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 8003ce6:	f346 1647 	sbfx	r6, r6, #5, #8
	rx[num_n_words - 1] = 0;
 8003cea:	f106 3bff 	add.w	fp, r6, #4294967295
	r[num_n_words - 1] = 0;
 8003cee:	eb02 028b 	add.w	r2, r2, fp, lsl #2
	rx[num_n_words - 1] = 0;
 8003cf2:	f848 302b 	str.w	r3, [r8, fp, lsl #2]
	r[num_n_words - 1] = 0;
 8003cf6:	f842 3cc0 	str.w	r3, [r2, #-192]
	s[num_n_words - 1] = 0;
 8003cfa:	f842 3ca0 	str.w	r3, [r2, #-160]
	uECC_vli_bytesToNative(_public, public_key, curve->num_bytes);
 8003cfe:	f995 2001 	ldrsb.w	r2, [r5, #1]
 8003d02:	f7ff ff73 	bl	8003bec <uECC_vli_bytesToNative>
	uECC_vli_bytesToNative(_public + num_words, public_key + curve->num_bytes,
 8003d06:	f995 2001 	ldrsb.w	r2, [r5, #1]
 8003d0a:	00a3      	lsls	r3, r4, #2
 8003d0c:	eb09 0102 	add.w	r1, r9, r2
 8003d10:	9306      	str	r3, [sp, #24]
 8003d12:	ab6c      	add	r3, sp, #432	@ 0x1b0
 8003d14:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8003d18:	4618      	mov	r0, r3
 8003d1a:	9303      	str	r3, [sp, #12]
 8003d1c:	f7ff ff66 	bl	8003bec <uECC_vli_bytesToNative>
			       curve->num_bytes);
	uECC_vli_bytesToNative(r, signature, curve->num_bytes);
 8003d20:	f995 2001 	ldrsb.w	r2, [r5, #1]
 8003d24:	4639      	mov	r1, r7
 8003d26:	a84c      	add	r0, sp, #304	@ 0x130
 8003d28:	f7ff ff60 	bl	8003bec <uECC_vli_bytesToNative>
	uECC_vli_bytesToNative(s, signature + curve->num_bytes, curve->num_bytes);
 8003d2c:	f995 2001 	ldrsb.w	r2, [r5, #1]
 8003d30:	a854      	add	r0, sp, #336	@ 0x150
 8003d32:	18b9      	adds	r1, r7, r2
 8003d34:	f7ff ff5a 	bl	8003bec <uECC_vli_bytesToNative>

	/* r, s must not be 0. */
	if (uECC_vli_isZero(r, num_words) || uECC_vli_isZero(s, num_words)) {
 8003d38:	4621      	mov	r1, r4
 8003d3a:	a84c      	add	r0, sp, #304	@ 0x130
 8003d3c:	f7ff fb46 	bl	80033cc <uECC_vli_isZero>
 8003d40:	b118      	cbz	r0, 8003d4a <uECC_verify+0x92>
		return 0;
 8003d42:	2000      	movs	r0, #0
		uECC_vli_sub(rx, rx, curve->n, num_n_words);
	}

	/* Accept only if v == r. */
	return (int)(uECC_vli_equal(rx, r, num_words) == 0);
}
 8003d44:	b07d      	add	sp, #500	@ 0x1f4
 8003d46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (uECC_vli_isZero(r, num_words) || uECC_vli_isZero(s, num_words)) {
 8003d4a:	4621      	mov	r1, r4
 8003d4c:	a854      	add	r0, sp, #336	@ 0x150
 8003d4e:	f7ff fb3d 	bl	80033cc <uECC_vli_isZero>
 8003d52:	9002      	str	r0, [sp, #8]
 8003d54:	2800      	cmp	r0, #0
 8003d56:	d1f4      	bne.n	8003d42 <uECC_verify+0x8a>
	if (uECC_vli_cmp_unsafe(curve->n, r, num_n_words) != 1 ||
 8003d58:	f105 0a24 	add.w	sl, r5, #36	@ 0x24
 8003d5c:	4632      	mov	r2, r6
 8003d5e:	a94c      	add	r1, sp, #304	@ 0x130
 8003d60:	4650      	mov	r0, sl
 8003d62:	f7ff fb72 	bl	800344a <uECC_vli_cmp_unsafe>
 8003d66:	2801      	cmp	r0, #1
 8003d68:	d1eb      	bne.n	8003d42 <uECC_verify+0x8a>
	    uECC_vli_cmp_unsafe(curve->n, s, num_n_words) != 1) {
 8003d6a:	4632      	mov	r2, r6
 8003d6c:	a954      	add	r1, sp, #336	@ 0x150
 8003d6e:	4650      	mov	r0, sl
 8003d70:	f7ff fb6b 	bl	800344a <uECC_vli_cmp_unsafe>
	if (uECC_vli_cmp_unsafe(curve->n, r, num_n_words) != 1 ||
 8003d74:	2801      	cmp	r0, #1
	    uECC_vli_cmp_unsafe(curve->n, s, num_n_words) != 1) {
 8003d76:	9005      	str	r0, [sp, #20]
	if (uECC_vli_cmp_unsafe(curve->n, r, num_n_words) != 1 ||
 8003d78:	d1e3      	bne.n	8003d42 <uECC_verify+0x8a>
	uECC_vli_modInv(z, s, curve->n, num_n_words); /* z = 1/s */
 8003d7a:	4633      	mov	r3, r6
 8003d7c:	4652      	mov	r2, sl
 8003d7e:	a954      	add	r1, sp, #336	@ 0x150
 8003d80:	a81c      	add	r0, sp, #112	@ 0x70
	u1[num_n_words - 1] = 0;
 8003d82:	af0c      	add	r7, sp, #48	@ 0x30
	uECC_vli_modInv(z, s, curve->n, num_n_words); /* z = 1/s */
 8003d84:	f7ff fe23 	bl	80039ce <uECC_vli_modInv>
	u1[num_n_words - 1] = 0;
 8003d88:	9b02      	ldr	r3, [sp, #8]
	uECC_vli_set(sum, _public, num_words);
 8003d8a:	f50d 79b8 	add.w	r9, sp, #368	@ 0x170
	bits2int(u1, message_hash, hash_size, curve);
 8003d8e:	4638      	mov	r0, r7
 8003d90:	9a07      	ldr	r2, [sp, #28]
	u1[num_n_words - 1] = 0;
 8003d92:	f847 302b 	str.w	r3, [r7, fp, lsl #2]
	bits2int(u1, message_hash, hash_size, curve);
 8003d96:	462b      	mov	r3, r5
 8003d98:	9904      	ldr	r1, [sp, #16]
 8003d9a:	f7ff ff45 	bl	8003c28 <bits2int>
	uECC_vli_modMult(u1, u1, z, curve->n, num_n_words); /* u1 = e/s */
 8003d9e:	4639      	mov	r1, r7
 8003da0:	4638      	mov	r0, r7
 8003da2:	4653      	mov	r3, sl
 8003da4:	aa1c      	add	r2, sp, #112	@ 0x70
 8003da6:	9600      	str	r6, [sp, #0]
 8003da8:	f7ff fd15 	bl	80037d6 <uECC_vli_modMult>
	uECC_vli_modMult(u2, r, z, curve->n, num_n_words); /* u2 = r/s */
 8003dac:	4653      	mov	r3, sl
 8003dae:	aa1c      	add	r2, sp, #112	@ 0x70
 8003db0:	a94c      	add	r1, sp, #304	@ 0x130
 8003db2:	a814      	add	r0, sp, #80	@ 0x50
 8003db4:	9600      	str	r6, [sp, #0]
 8003db6:	f7ff fd0e 	bl	80037d6 <uECC_vli_modMult>
	uECC_vli_set(sum, _public, num_words);
 8003dba:	4648      	mov	r0, r9
 8003dbc:	4622      	mov	r2, r4
 8003dbe:	a96c      	add	r1, sp, #432	@ 0x1b0
 8003dc0:	f7ff fb37 	bl	8003432 <uECC_vli_set>
	uECC_vli_set(sum + num_words, _public + num_words, num_words);
 8003dc4:	4622      	mov	r2, r4
 8003dc6:	00a3      	lsls	r3, r4, #2
 8003dc8:	9903      	ldr	r1, [sp, #12]
 8003dca:	eb09 0b03 	add.w	fp, r9, r3
 8003dce:	4658      	mov	r0, fp
 8003dd0:	f7ff fb2f 	bl	8003432 <uECC_vli_set>
	uECC_vli_set(tx, curve->G, num_words);
 8003dd4:	f105 0344 	add.w	r3, r5, #68	@ 0x44
 8003dd8:	4622      	mov	r2, r4
 8003dda:	a834      	add	r0, sp, #208	@ 0xd0
 8003ddc:	4619      	mov	r1, r3
 8003dde:	9303      	str	r3, [sp, #12]
 8003de0:	f7ff fb27 	bl	8003432 <uECC_vli_set>
	uECC_vli_set(ty, curve->G + num_words, num_words);
 8003de4:	9b03      	ldr	r3, [sp, #12]
 8003de6:	00a1      	lsls	r1, r4, #2
 8003de8:	4622      	mov	r2, r4
 8003dea:	a83c      	add	r0, sp, #240	@ 0xf0
 8003dec:	1859      	adds	r1, r3, r1
 8003dee:	f7ff fb20 	bl	8003432 <uECC_vli_set>
	uECC_vli_modSub(z, sum, tx, curve->p, num_words); /* z = x2 - x1 */
 8003df2:	1d2b      	adds	r3, r5, #4
 8003df4:	4649      	mov	r1, r9
 8003df6:	aa34      	add	r2, sp, #208	@ 0xd0
 8003df8:	a81c      	add	r0, sp, #112	@ 0x70
 8003dfa:	9400      	str	r4, [sp, #0]
 8003dfc:	9304      	str	r3, [sp, #16]
 8003dfe:	f7ff fc3e 	bl	800367e <uECC_vli_modSub>
	XYcZ_add(tx, ty, sum, sum + num_words, curve);
 8003e02:	465b      	mov	r3, fp
 8003e04:	464a      	mov	r2, r9
 8003e06:	a93c      	add	r1, sp, #240	@ 0xf0
 8003e08:	a834      	add	r0, sp, #208	@ 0xd0
 8003e0a:	9500      	str	r5, [sp, #0]
 8003e0c:	f7ff fe87 	bl	8003b1e <XYcZ_add>
	uECC_vli_modInv(z, z, curve->p, num_words); /* z = 1/z */
 8003e10:	a91c      	add	r1, sp, #112	@ 0x70
 8003e12:	4623      	mov	r3, r4
 8003e14:	1d2a      	adds	r2, r5, #4
 8003e16:	4608      	mov	r0, r1
 8003e18:	f7ff fdd9 	bl	80039ce <uECC_vli_modInv>
	apply_z(sum, sum + num_words, z, curve);
 8003e1c:	aa1c      	add	r2, sp, #112	@ 0x70
 8003e1e:	4659      	mov	r1, fp
 8003e20:	4648      	mov	r0, r9
 8003e22:	462b      	mov	r3, r5
	points[0] = 0;
 8003e24:	f10d 0b20 	add.w	fp, sp, #32
	apply_z(sum, sum + num_words, z, curve);
 8003e28:	f7ff fe5a 	bl	8003ae0 <apply_z>
	points[0] = 0;
 8003e2c:	9b02      	ldr	r3, [sp, #8]
	num_bits = smax(uECC_vli_numBits(u1, num_n_words),
 8003e2e:	4631      	mov	r1, r6
 8003e30:	4638      	mov	r0, r7
	points[0] = 0;
 8003e32:	9308      	str	r3, [sp, #32]
	points[1] = curve->G;
 8003e34:	9b03      	ldr	r3, [sp, #12]
 8003e36:	9309      	str	r3, [sp, #36]	@ 0x24
	points[2] = _public;
 8003e38:	ab6c      	add	r3, sp, #432	@ 0x1b0
	points[3] = sum;
 8003e3a:	e9cd 390a 	strd	r3, r9, [sp, #40]	@ 0x28
	num_bits = smax(uECC_vli_numBits(u1, num_n_words),
 8003e3e:	f7ff fadd 	bl	80033fc <uECC_vli_numBits>
 8003e42:	4681      	mov	r9, r0
 8003e44:	4631      	mov	r1, r6
 8003e46:	a814      	add	r0, sp, #80	@ 0x50
 8003e48:	f7ff fad8 	bl	80033fc <uECC_vli_numBits>
	return (a > b ? a : b);
 8003e4c:	4581      	cmp	r9, r0
 8003e4e:	bfb8      	it	lt
 8003e50:	4681      	movlt	r9, r0
	point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 8003e52:	4638      	mov	r0, r7
 8003e54:	fa1f f989 	uxth.w	r9, r9
 8003e58:	f109 31ff 	add.w	r1, r9, #4294967295
	for (i = num_bits - 2; i >= 0; --i) {
 8003e5c:	f1a9 0902 	sub.w	r9, r9, #2
	point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 8003e60:	b209      	sxth	r1, r1
 8003e62:	9102      	str	r1, [sp, #8]
 8003e64:	f7ff fac1 	bl	80033ea <uECC_vli_testBit>
                       ((!!uECC_vli_testBit(u2, num_bits - 1)) << 1)];
 8003e68:	9902      	ldr	r1, [sp, #8]
	point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 8003e6a:	4607      	mov	r7, r0
                       ((!!uECC_vli_testBit(u2, num_bits - 1)) << 1)];
 8003e6c:	a814      	add	r0, sp, #80	@ 0x50
 8003e6e:	f7ff fabc 	bl	80033ea <uECC_vli_testBit>
 8003e72:	3800      	subs	r0, #0
	uECC_vli_set(rx, point, num_words);
 8003e74:	4622      	mov	r2, r4
                       ((!!uECC_vli_testBit(u2, num_bits - 1)) << 1)];
 8003e76:	bf18      	it	ne
 8003e78:	2001      	movne	r0, #1
	point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 8003e7a:	3f00      	subs	r7, #0
 8003e7c:	bf18      	it	ne
 8003e7e:	2701      	movne	r7, #1
 8003e80:	ea47 0740 	orr.w	r7, r7, r0, lsl #1
	uECC_vli_set(rx, point, num_words);
 8003e84:	4640      	mov	r0, r8
	point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 8003e86:	f85b 7027 	ldr.w	r7, [fp, r7, lsl #2]
	uECC_vli_set(rx, point, num_words);
 8003e8a:	4639      	mov	r1, r7
 8003e8c:	f7ff fad1 	bl	8003432 <uECC_vli_set>
	uECC_vli_set(ry, point + num_words, num_words);
 8003e90:	4622      	mov	r2, r4
 8003e92:	00a3      	lsls	r3, r4, #2
 8003e94:	a82c      	add	r0, sp, #176	@ 0xb0
 8003e96:	18f9      	adds	r1, r7, r3
 8003e98:	f7ff facb 	bl	8003432 <uECC_vli_set>
	uECC_vli_clear(z, num_words);
 8003e9c:	4621      	mov	r1, r4
 8003e9e:	a81c      	add	r0, sp, #112	@ 0x70
 8003ea0:	f7ff fa89 	bl	80033b6 <uECC_vli_clear>
	z[0] = 1;
 8003ea4:	9b05      	ldr	r3, [sp, #20]
 8003ea6:	931c      	str	r3, [sp, #112]	@ 0x70
	for (i = num_bits - 2; i >= 0; --i) {
 8003ea8:	fa0f f989 	sxth.w	r9, r9
 8003eac:	f1b9 0f00 	cmp.w	r9, #0
 8003eb0:	da21      	bge.n	8003ef6 <uECC_verify+0x23e>
	uECC_vli_modInv(z, z, curve->p, num_words); /* Z = 1/Z */
 8003eb2:	a91c      	add	r1, sp, #112	@ 0x70
 8003eb4:	4623      	mov	r3, r4
 8003eb6:	9a04      	ldr	r2, [sp, #16]
 8003eb8:	4608      	mov	r0, r1
 8003eba:	f7ff fd88 	bl	80039ce <uECC_vli_modInv>
	apply_z(rx, ry, z, curve);
 8003ebe:	462b      	mov	r3, r5
 8003ec0:	aa1c      	add	r2, sp, #112	@ 0x70
 8003ec2:	a92c      	add	r1, sp, #176	@ 0xb0
 8003ec4:	4640      	mov	r0, r8
 8003ec6:	f7ff fe0b 	bl	8003ae0 <apply_z>
	if (uECC_vli_cmp_unsafe(curve->n, rx, num_n_words) != 1) {
 8003eca:	4632      	mov	r2, r6
 8003ecc:	4641      	mov	r1, r8
 8003ece:	4650      	mov	r0, sl
 8003ed0:	f7ff fabb 	bl	800344a <uECC_vli_cmp_unsafe>
 8003ed4:	2801      	cmp	r0, #1
 8003ed6:	d005      	beq.n	8003ee4 <uECC_verify+0x22c>
		uECC_vli_sub(rx, rx, curve->n, num_n_words);
 8003ed8:	4633      	mov	r3, r6
 8003eda:	4652      	mov	r2, sl
 8003edc:	4641      	mov	r1, r8
 8003ede:	4640      	mov	r0, r8
 8003ee0:	f7ff fada 	bl	8003498 <uECC_vli_sub>
	return (int)(uECC_vli_equal(rx, r, num_words) == 0);
 8003ee4:	4622      	mov	r2, r4
 8003ee6:	a94c      	add	r1, sp, #304	@ 0x130
 8003ee8:	4640      	mov	r0, r8
 8003eea:	f7ff fac3 	bl	8003474 <uECC_vli_equal>
 8003eee:	fab0 f080 	clz	r0, r0
 8003ef2:	0940      	lsrs	r0, r0, #5
 8003ef4:	e726      	b.n	8003d44 <uECC_verify+0x8c>
		curve->double_jacobian(rx, ry, z, curve);
 8003ef6:	462b      	mov	r3, r5
 8003ef8:	aa1c      	add	r2, sp, #112	@ 0x70
 8003efa:	f8d5 70a4 	ldr.w	r7, [r5, #164]	@ 0xa4
 8003efe:	a92c      	add	r1, sp, #176	@ 0xb0
 8003f00:	4640      	mov	r0, r8
 8003f02:	47b8      	blx	r7
		index = (!!uECC_vli_testBit(u1, i)) | ((!!uECC_vli_testBit(u2, i)) << 1);
 8003f04:	4649      	mov	r1, r9
 8003f06:	a80c      	add	r0, sp, #48	@ 0x30
 8003f08:	f7ff fa6f 	bl	80033ea <uECC_vli_testBit>
 8003f0c:	4649      	mov	r1, r9
 8003f0e:	4607      	mov	r7, r0
 8003f10:	a814      	add	r0, sp, #80	@ 0x50
 8003f12:	f7ff fa6a 	bl	80033ea <uECC_vli_testBit>
 8003f16:	3800      	subs	r0, #0
		point = points[index];
 8003f18:	ab08      	add	r3, sp, #32
		index = (!!uECC_vli_testBit(u1, i)) | ((!!uECC_vli_testBit(u2, i)) << 1);
 8003f1a:	bf18      	it	ne
 8003f1c:	2001      	movne	r0, #1
 8003f1e:	3f00      	subs	r7, #0
 8003f20:	bf18      	it	ne
 8003f22:	2701      	movne	r7, #1
 8003f24:	ea47 0740 	orr.w	r7, r7, r0, lsl #1
		point = points[index];
 8003f28:	f853 7027 	ldr.w	r7, [r3, r7, lsl #2]
		if (point) {
 8003f2c:	b327      	cbz	r7, 8003f78 <uECC_verify+0x2c0>
			uECC_vli_set(tx, point, num_words);
 8003f2e:	4622      	mov	r2, r4
 8003f30:	4639      	mov	r1, r7
 8003f32:	a834      	add	r0, sp, #208	@ 0xd0
 8003f34:	f7ff fa7d 	bl	8003432 <uECC_vli_set>
			uECC_vli_set(ty, point + num_words, num_words);
 8003f38:	9b06      	ldr	r3, [sp, #24]
 8003f3a:	4622      	mov	r2, r4
 8003f3c:	a83c      	add	r0, sp, #240	@ 0xf0
 8003f3e:	18f9      	adds	r1, r7, r3
 8003f40:	f7ff fa77 	bl	8003432 <uECC_vli_set>
			apply_z(tx, ty, z, curve);
 8003f44:	462b      	mov	r3, r5
 8003f46:	aa1c      	add	r2, sp, #112	@ 0x70
 8003f48:	a93c      	add	r1, sp, #240	@ 0xf0
 8003f4a:	a834      	add	r0, sp, #208	@ 0xd0
 8003f4c:	f7ff fdc8 	bl	8003ae0 <apply_z>
			uECC_vli_modSub(tz, rx, tx, curve->p, num_words); /* Z = x2 - x1 */
 8003f50:	9b04      	ldr	r3, [sp, #16]
 8003f52:	aa34      	add	r2, sp, #208	@ 0xd0
 8003f54:	4641      	mov	r1, r8
 8003f56:	a844      	add	r0, sp, #272	@ 0x110
 8003f58:	9400      	str	r4, [sp, #0]
 8003f5a:	f7ff fb90 	bl	800367e <uECC_vli_modSub>
			XYcZ_add(tx, ty, rx, ry, curve);
 8003f5e:	ab2c      	add	r3, sp, #176	@ 0xb0
 8003f60:	4642      	mov	r2, r8
 8003f62:	a93c      	add	r1, sp, #240	@ 0xf0
 8003f64:	a834      	add	r0, sp, #208	@ 0xd0
 8003f66:	9500      	str	r5, [sp, #0]
 8003f68:	f7ff fdd9 	bl	8003b1e <XYcZ_add>
			uECC_vli_modMult_fast(z, z, tz, curve);
 8003f6c:	a91c      	add	r1, sp, #112	@ 0x70
 8003f6e:	462b      	mov	r3, r5
 8003f70:	aa44      	add	r2, sp, #272	@ 0x110
 8003f72:	4608      	mov	r0, r1
 8003f74:	f7ff fc3f 	bl	80037f6 <uECC_vli_modMult_fast>
	for (i = num_bits - 2; i >= 0; --i) {
 8003f78:	f109 39ff 	add.w	r9, r9, #4294967295
 8003f7c:	e794      	b.n	8003ea8 <uECC_verify+0x1f0>
	...

08003f80 <compress>:
	n |= ((unsigned int)(*((*c)++)));
	return n;
}

static void compress(unsigned int *iv, const uint8_t *data)
{
 8003f80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	unsigned int t1, t2;
	unsigned int work_space[16];
	unsigned int n;
	unsigned int i;

	a = iv[0]; b = iv[1]; c = iv[2]; d = iv[3];
 8003f84:	6803      	ldr	r3, [r0, #0]
{
 8003f86:	b09d      	sub	sp, #116	@ 0x74
 8003f88:	f8df a1bc 	ldr.w	sl, [pc, #444]	@ 8004148 <compress+0x1c8>
	e = iv[4]; f = iv[5]; g = iv[6]; h = iv[7];
 8003f8c:	2700      	movs	r7, #0
	a = iv[0]; b = iv[1]; c = iv[2]; d = iv[3];
 8003f8e:	9303      	str	r3, [sp, #12]
 8003f90:	6843      	ldr	r3, [r0, #4]
 8003f92:	9304      	str	r3, [sp, #16]
 8003f94:	6883      	ldr	r3, [r0, #8]
 8003f96:	9305      	str	r3, [sp, #20]
 8003f98:	68c3      	ldr	r3, [r0, #12]
 8003f9a:	9306      	str	r3, [sp, #24]
	e = iv[4]; f = iv[5]; g = iv[6]; h = iv[7];
 8003f9c:	6903      	ldr	r3, [r0, #16]
 8003f9e:	9307      	str	r3, [sp, #28]
 8003fa0:	6943      	ldr	r3, [r0, #20]
 8003fa2:	9308      	str	r3, [sp, #32]
 8003fa4:	6983      	ldr	r3, [r0, #24]
 8003fa6:	9309      	str	r3, [sp, #36]	@ 0x24
 8003fa8:	69c3      	ldr	r3, [r0, #28]
 8003faa:	e9dd 2c07 	ldrd	r2, ip, [sp, #28]
 8003fae:	4698      	mov	r8, r3
 8003fb0:	930a      	str	r3, [sp, #40]	@ 0x28
 8003fb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
	a = iv[0]; b = iv[1]; c = iv[2]; d = iv[3];
 8003fb4:	e9dd be05 	ldrd	fp, lr, [sp, #20]
 8003fb8:	e9dd 4603 	ldrd	r4, r6, [sp, #12]
	e = iv[4]; f = iv[5]; g = iv[6]; h = iv[7];
 8003fbc:	9301      	str	r3, [sp, #4]

	for (i = 0; i < 16; ++i) {
		n = BigEndian(&data);
 8003fbe:	59cd      	ldr	r5, [r1, r7]
		t1 = work_space[i] = n;
 8003fc0:	ab0c      	add	r3, sp, #48	@ 0x30
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 8003fc2:	f85a 9b04 	ldr.w	r9, [sl], #4
 8003fc6:	ba2d      	rev	r5, r5
		t1 = work_space[i] = n;
 8003fc8:	51dd      	str	r5, [r3, r7]
	return (((a) >> n) | ((a) << (32 - n)));
 8003fca:	ea4f 23f2 	mov.w	r3, r2, ror #11
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 8003fce:	44a9      	add	r9, r5
 8003fd0:	9d01      	ldr	r5, [sp, #4]
 8003fd2:	ea83 13b2 	eor.w	r3, r3, r2, ror #6
	for (i = 0; i < 16; ++i) {
 8003fd6:	3704      	adds	r7, #4
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 8003fd8:	ea25 0502 	bic.w	r5, r5, r2
 8003fdc:	ea83 6372 	eor.w	r3, r3, r2, ror #25
	for (i = 0; i < 16; ++i) {
 8003fe0:	2f40      	cmp	r7, #64	@ 0x40
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 8003fe2:	444b      	add	r3, r9
 8003fe4:	ea02 090c 	and.w	r9, r2, ip
 8003fe8:	ea85 0509 	eor.w	r5, r5, r9
		t2 = Sigma0(a) + Maj(a, b, c);
 8003fec:	ea06 090b 	and.w	r9, r6, fp
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 8003ff0:	442b      	add	r3, r5
		t2 = Sigma0(a) + Maj(a, b, c);
 8003ff2:	ea86 050b 	eor.w	r5, r6, fp
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 8003ff6:	4443      	add	r3, r8
	return (((a) >> n) | ((a) << (32 - n)));
 8003ff8:	ea4f 3874 	mov.w	r8, r4, ror #13
		t2 = Sigma0(a) + Maj(a, b, c);
 8003ffc:	ea05 0504 	and.w	r5, r5, r4
 8004000:	ea88 08b4 	eor.w	r8, r8, r4, ror #2
 8004004:	ea85 0509 	eor.w	r5, r5, r9
 8004008:	ea88 58b4 	eor.w	r8, r8, r4, ror #22
 800400c:	44a8      	add	r8, r5
		h = g; g = f; f = e; e = d + t1;
 800400e:	eb03 050e 	add.w	r5, r3, lr
		d = c; c = b; b = a; a = t1 + t2;
 8004012:	46de      	mov	lr, fp
 8004014:	4443      	add	r3, r8
 8004016:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800401a:	9300      	str	r3, [sp, #0]
	for (i = 0; i < 16; ++i) {
 800401c:	f040 8082 	bne.w	8004124 <compress+0x1a4>
 8004020:	4b48      	ldr	r3, [pc, #288]	@ (8004144 <compress+0x1c4>)
 8004022:	f04f 0a10 	mov.w	sl, #16
 8004026:	930b      	str	r3, [sp, #44]	@ 0x2c
	}

	for ( ; i < 64; ++i) {
		s0 = work_space[(i+1)&0x0f];
 8004028:	4651      	mov	r1, sl
 800402a:	f10a 0a01 	add.w	sl, sl, #1
 800402e:	ab1c      	add	r3, sp, #112	@ 0x70
 8004030:	f00a 070f 	and.w	r7, sl, #15
		s0 = sigma0(s0);
		s1 = work_space[(i+14)&0x0f];
		s1 = sigma1(s1);

		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 8004034:	f001 090f 	and.w	r9, r1, #15
	for ( ; i < 64; ++i) {
 8004038:	f1ba 0f40 	cmp.w	sl, #64	@ 0x40
		s0 = work_space[(i+1)&0x0f];
 800403c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8004040:	f857 3c40 	ldr.w	r3, [r7, #-64]
		s1 = work_space[(i+14)&0x0f];
 8004044:	f101 070e 	add.w	r7, r1, #14
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 8004048:	f101 0109 	add.w	r1, r1, #9
	return (((a) >> n) | ((a) << (32 - n)));
 800404c:	ea4f 48b3 	mov.w	r8, r3, ror #18
		s0 = work_space[(i+1)&0x0f];
 8004050:	9302      	str	r3, [sp, #8]
		s1 = work_space[(i+14)&0x0f];
 8004052:	f007 070f 	and.w	r7, r7, #15
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 8004056:	f001 010f 	and.w	r1, r1, #15
		s0 = sigma0(s0);
 800405a:	ea88 18f3 	eor.w	r8, r8, r3, ror #7
		s1 = work_space[(i+14)&0x0f];
 800405e:	ab1c      	add	r3, sp, #112	@ 0x70
 8004060:	eb03 0787 	add.w	r7, r3, r7, lsl #2
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 8004064:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8004068:	eb03 0989 	add.w	r9, r3, r9, lsl #2
		s1 = work_space[(i+14)&0x0f];
 800406c:	f857 7c40 	ldr.w	r7, [r7, #-64]
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 8004070:	f851 1c40 	ldr.w	r1, [r1, #-64]
 8004074:	f859 3c40 	ldr.w	r3, [r9, #-64]
	return (((a) >> n) | ((a) << (32 - n)));
 8004078:	ea4f 4ef7 	mov.w	lr, r7, ror #19
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 800407c:	4419      	add	r1, r3
		s0 = sigma0(s0);
 800407e:	9b02      	ldr	r3, [sp, #8]
		s1 = sigma1(s1);
 8004080:	ea8e 4e77 	eor.w	lr, lr, r7, ror #17
		s0 = sigma0(s0);
 8004084:	ea88 08d3 	eor.w	r8, r8, r3, lsr #3
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 8004088:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
		s1 = sigma1(s1);
 800408a:	ea8e 2e97 	eor.w	lr, lr, r7, lsr #10
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 800408e:	ea2c 0705 	bic.w	r7, ip, r5
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 8004092:	4441      	add	r1, r8
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 8004094:	ea05 0802 	and.w	r8, r5, r2
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 8004098:	4471      	add	r1, lr
	return (((a) >> n) | ((a) << (32 - n)));
 800409a:	ea4f 2ef5 	mov.w	lr, r5, ror #11
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 800409e:	ea87 0708 	eor.w	r7, r7, r8
		t2 = Sigma0(a) + Maj(a, b, c);
 80040a2:	ea04 0806 	and.w	r8, r4, r6
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 80040a6:	ea8e 1eb5 	eor.w	lr, lr, r5, ror #6
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 80040aa:	f849 1c40 	str.w	r1, [r9, #-64]
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 80040ae:	ea8e 6e75 	eor.w	lr, lr, r5, ror #25
 80040b2:	4477      	add	r7, lr
 80040b4:	f853 ef04 	ldr.w	lr, [r3, #4]!
 80040b8:	4477      	add	r7, lr
 80040ba:	930b      	str	r3, [sp, #44]	@ 0x2c
	return (((a) >> n) | ((a) << (32 - n)));
 80040bc:	9b00      	ldr	r3, [sp, #0]
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 80040be:	440f      	add	r7, r1
 80040c0:	9901      	ldr	r1, [sp, #4]
	return (((a) >> n) | ((a) << (32 - n)));
 80040c2:	ea4f 3e73 	mov.w	lr, r3, ror #13
 80040c6:	f8cd c004 	str.w	ip, [sp, #4]
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 80040ca:	4439      	add	r1, r7
		t2 = Sigma0(a) + Maj(a, b, c);
 80040cc:	ea84 0706 	eor.w	r7, r4, r6
 80040d0:	ea8e 0eb3 	eor.w	lr, lr, r3, ror #2
 80040d4:	ea07 0703 	and.w	r7, r7, r3
 80040d8:	ea8e 5eb3 	eor.w	lr, lr, r3, ror #22
 80040dc:	ea87 0708 	eor.w	r7, r7, r8
 80040e0:	4477      	add	r7, lr
		h = g; g = f; f = e; e = d + t1;
 80040e2:	eb01 0e0b 	add.w	lr, r1, fp
		d = c; c = b; b = a; a = t1 + t2;
 80040e6:	46b3      	mov	fp, r6
 80040e8:	440f      	add	r7, r1
	for ( ; i < 64; ++i) {
 80040ea:	d123      	bne.n	8004134 <compress+0x1b4>
	}

	iv[0] += a; iv[1] += b; iv[2] += c; iv[3] += d;
 80040ec:	9b03      	ldr	r3, [sp, #12]
 80040ee:	9900      	ldr	r1, [sp, #0]
 80040f0:	443b      	add	r3, r7
 80040f2:	6003      	str	r3, [r0, #0]
 80040f4:	9b04      	ldr	r3, [sp, #16]
 80040f6:	440b      	add	r3, r1
 80040f8:	6043      	str	r3, [r0, #4]
 80040fa:	9b05      	ldr	r3, [sp, #20]
 80040fc:	4423      	add	r3, r4
 80040fe:	6083      	str	r3, [r0, #8]
 8004100:	9b06      	ldr	r3, [sp, #24]
 8004102:	4433      	add	r3, r6
 8004104:	60c3      	str	r3, [r0, #12]
	iv[4] += e; iv[5] += f; iv[6] += g; iv[7] += h;
 8004106:	9b07      	ldr	r3, [sp, #28]
 8004108:	4473      	add	r3, lr
 800410a:	6103      	str	r3, [r0, #16]
 800410c:	9b08      	ldr	r3, [sp, #32]
 800410e:	442b      	add	r3, r5
 8004110:	6143      	str	r3, [r0, #20]
 8004112:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004114:	4413      	add	r3, r2
 8004116:	6183      	str	r3, [r0, #24]
 8004118:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800411a:	4463      	add	r3, ip
 800411c:	61c3      	str	r3, [r0, #28]
}
 800411e:	b01d      	add	sp, #116	@ 0x74
 8004120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004124:	46b3      	mov	fp, r6
 8004126:	f8cd c004 	str.w	ip, [sp, #4]
 800412a:	4626      	mov	r6, r4
 800412c:	4694      	mov	ip, r2
 800412e:	9c00      	ldr	r4, [sp, #0]
 8004130:	462a      	mov	r2, r5
 8004132:	e744      	b.n	8003fbe <compress+0x3e>
 8004134:	4694      	mov	ip, r2
 8004136:	4626      	mov	r6, r4
 8004138:	462a      	mov	r2, r5
 800413a:	9c00      	ldr	r4, [sp, #0]
 800413c:	4675      	mov	r5, lr
 800413e:	9700      	str	r7, [sp, #0]
 8004140:	e772      	b.n	8004028 <compress+0xa8>
 8004142:	bf00      	nop
 8004144:	08005a6c 	.word	0x08005a6c
 8004148:	08005a30 	.word	0x08005a30

0800414c <tc_sha256_init>:
{
 800414c:	b510      	push	{r4, lr}
	if (s == (TCSha256State_t) 0) {
 800414e:	4604      	mov	r4, r0
 8004150:	b1c8      	cbz	r0, 8004186 <tc_sha256_init+0x3a>
	_set((uint8_t *) s, 0x00, sizeof(*s));
 8004152:	2270      	movs	r2, #112	@ 0x70
 8004154:	2100      	movs	r1, #0
 8004156:	f000 f8b6 	bl	80042c6 <_set>
	s->iv[1] = 0xbb67ae85;
 800415a:	4b0b      	ldr	r3, [pc, #44]	@ (8004188 <tc_sha256_init+0x3c>)
 800415c:	4a0b      	ldr	r2, [pc, #44]	@ (800418c <tc_sha256_init+0x40>)
	s->iv[3] = 0xa54ff53a;
 800415e:	490c      	ldr	r1, [pc, #48]	@ (8004190 <tc_sha256_init+0x44>)
	s->iv[5] = 0x9b05688c;
 8004160:	480c      	ldr	r0, [pc, #48]	@ (8004194 <tc_sha256_init+0x48>)
	s->iv[1] = 0xbb67ae85;
 8004162:	e9c4 2300 	strd	r2, r3, [r4]
	s->iv[3] = 0xa54ff53a;
 8004166:	4b0c      	ldr	r3, [pc, #48]	@ (8004198 <tc_sha256_init+0x4c>)
 8004168:	e9c4 1302 	strd	r1, r3, [r4, #8]
	s->iv[5] = 0x9b05688c;
 800416c:	4b0b      	ldr	r3, [pc, #44]	@ (800419c <tc_sha256_init+0x50>)
 800416e:	e9c4 0304 	strd	r0, r3, [r4, #16]
	s->iv[6] = 0x1f83d9ab;
 8004172:	4b0b      	ldr	r3, [pc, #44]	@ (80041a0 <tc_sha256_init+0x54>)
	return TC_CRYPTO_SUCCESS;
 8004174:	2001      	movs	r0, #1
	s->iv[6] = 0x1f83d9ab;
 8004176:	61a3      	str	r3, [r4, #24]
	s->iv[7] = 0x5be0cd19;
 8004178:	f103 5374 	add.w	r3, r3, #1023410176	@ 0x3d000000
 800417c:	f5a3 0323 	sub.w	r3, r3, #10682368	@ 0xa30000
 8004180:	f6a3 4392 	subw	r3, r3, #3218	@ 0xc92
 8004184:	61e3      	str	r3, [r4, #28]
}
 8004186:	bd10      	pop	{r4, pc}
 8004188:	bb67ae85 	.word	0xbb67ae85
 800418c:	6a09e667 	.word	0x6a09e667
 8004190:	3c6ef372 	.word	0x3c6ef372
 8004194:	510e527f 	.word	0x510e527f
 8004198:	a54ff53a 	.word	0xa54ff53a
 800419c:	9b05688c 	.word	0x9b05688c
 80041a0:	1f83d9ab 	.word	0x1f83d9ab

080041a4 <tc_sha256_update>:
{
 80041a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041a6:	460c      	mov	r4, r1
	if (s == (TCSha256State_t) 0 ||
 80041a8:	b110      	cbz	r0, 80041b0 <tc_sha256_update+0xc>
 80041aa:	b1f9      	cbz	r1, 80041ec <tc_sha256_update+0x48>
	} else if (datalen == 0) {
 80041ac:	b90a      	cbnz	r2, 80041b2 <tc_sha256_update+0xe>
		return TC_CRYPTO_SUCCESS;
 80041ae:	2001      	movs	r0, #1
}
 80041b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	while (datalen-- > 0) {
 80041b2:	188d      	adds	r5, r1, r2
			compress(s->iv, s->leftover);
 80041b4:	f100 0628 	add.w	r6, r0, #40	@ 0x28
			s->leftover_offset = 0;
 80041b8:	2700      	movs	r7, #0
		s->leftover[s->leftover_offset++] = *(data++);
 80041ba:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 80041bc:	1c5a      	adds	r2, r3, #1
 80041be:	4403      	add	r3, r0
 80041c0:	6682      	str	r2, [r0, #104]	@ 0x68
		if (s->leftover_offset >= TC_SHA256_BLOCK_SIZE) {
 80041c2:	2a3f      	cmp	r2, #63	@ 0x3f
		s->leftover[s->leftover_offset++] = *(data++);
 80041c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80041c8:	f883 1028 	strb.w	r1, [r3, #40]	@ 0x28
		if (s->leftover_offset >= TC_SHA256_BLOCK_SIZE) {
 80041cc:	d90b      	bls.n	80041e6 <tc_sha256_update+0x42>
			compress(s->iv, s->leftover);
 80041ce:	4631      	mov	r1, r6
 80041d0:	f7ff fed6 	bl	8003f80 <compress>
			s->leftover_offset = 0;
 80041d4:	6687      	str	r7, [r0, #104]	@ 0x68
			s->bits_hashed += (TC_SHA256_BLOCK_SIZE << 3);
 80041d6:	e9d0 3208 	ldrd	r3, r2, [r0, #32]
 80041da:	f513 7300 	adds.w	r3, r3, #512	@ 0x200
 80041de:	f142 0200 	adc.w	r2, r2, #0
 80041e2:	e9c0 3208 	strd	r3, r2, [r0, #32]
	while (datalen-- > 0) {
 80041e6:	42a5      	cmp	r5, r4
 80041e8:	d1e7      	bne.n	80041ba <tc_sha256_update+0x16>
 80041ea:	e7e0      	b.n	80041ae <tc_sha256_update+0xa>
		return TC_CRYPTO_FAIL;
 80041ec:	4608      	mov	r0, r1
 80041ee:	e7df      	b.n	80041b0 <tc_sha256_update+0xc>

080041f0 <tc_sha256_final>:
{
 80041f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041f2:	460c      	mov	r4, r1
	if (digest == (uint8_t *) 0 ||
 80041f4:	4605      	mov	r5, r0
 80041f6:	2800      	cmp	r0, #0
 80041f8:	d055      	beq.n	80042a6 <tc_sha256_final+0xb6>
 80041fa:	2900      	cmp	r1, #0
 80041fc:	d054      	beq.n	80042a8 <tc_sha256_final+0xb8>
	s->bits_hashed += (s->leftover_offset << 3);
 80041fe:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 8004200:	2700      	movs	r7, #0
 8004202:	f104 0628 	add.w	r6, r4, #40	@ 0x28
 8004206:	00d8      	lsls	r0, r3, #3
 8004208:	e9d1 2108 	ldrd	r2, r1, [r1, #32]
 800420c:	1812      	adds	r2, r2, r0
	s->leftover[s->leftover_offset++] = 0x80; /* always room for one byte */
 800420e:	f103 0001 	add.w	r0, r3, #1
 8004212:	4423      	add	r3, r4
	s->bits_hashed += (s->leftover_offset << 3);
 8004214:	f141 0100 	adc.w	r1, r1, #0
	if (s->leftover_offset > (sizeof(s->leftover) - 8)) {
 8004218:	2838      	cmp	r0, #56	@ 0x38
	s->leftover[s->leftover_offset++] = 0x80; /* always room for one byte */
 800421a:	66a0      	str	r0, [r4, #104]	@ 0x68
	s->bits_hashed += (s->leftover_offset << 3);
 800421c:	e9c4 2108 	strd	r2, r1, [r4, #32]
	s->leftover[s->leftover_offset++] = 0x80; /* always room for one byte */
 8004220:	f04f 0280 	mov.w	r2, #128	@ 0x80
 8004224:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	if (s->leftover_offset > (sizeof(s->leftover) - 8)) {
 8004228:	d90a      	bls.n	8004240 <tc_sha256_final+0x50>
		_set(s->leftover + s->leftover_offset, 0x00,
 800422a:	f1c0 0240 	rsb	r2, r0, #64	@ 0x40
 800422e:	4639      	mov	r1, r7
 8004230:	4430      	add	r0, r6
 8004232:	f000 f848 	bl	80042c6 <_set>
		compress(s->iv, s->leftover);
 8004236:	4631      	mov	r1, r6
 8004238:	4620      	mov	r0, r4
 800423a:	f7ff fea1 	bl	8003f80 <compress>
		s->leftover_offset = 0;
 800423e:	66a7      	str	r7, [r4, #104]	@ 0x68
	_set(s->leftover + s->leftover_offset, 0x00,
 8004240:	6ea0      	ldr	r0, [r4, #104]	@ 0x68
 8004242:	2100      	movs	r1, #0
 8004244:	f1c0 0238 	rsb	r2, r0, #56	@ 0x38
 8004248:	4430      	add	r0, r6
 800424a:	f000 f83c 	bl	80042c6 <_set>
	s->leftover[sizeof(s->leftover) - 1] = (uint8_t)(s->bits_hashed);
 800424e:	6a23      	ldr	r3, [r4, #32]
	compress(s->iv, s->leftover);
 8004250:	4631      	mov	r1, r6
 8004252:	4620      	mov	r0, r4
 8004254:	ba1a      	rev	r2, r3
	s->leftover[sizeof(s->leftover) - 1] = (uint8_t)(s->bits_hashed);
 8004256:	6a63      	ldr	r3, [r4, #36]	@ 0x24
	s->leftover[sizeof(s->leftover) - 4] = (uint8_t)(s->bits_hashed >> 24);
 8004258:	6662      	str	r2, [r4, #100]	@ 0x64
	s->leftover[sizeof(s->leftover) - 6] = (uint8_t)(s->bits_hashed >> 40);
 800425a:	0a1a      	lsrs	r2, r3, #8
	s->leftover[sizeof(s->leftover) - 5] = (uint8_t)(s->bits_hashed >> 32);
 800425c:	f884 3063 	strb.w	r3, [r4, #99]	@ 0x63
	s->leftover[sizeof(s->leftover) - 6] = (uint8_t)(s->bits_hashed >> 40);
 8004260:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
	s->leftover[sizeof(s->leftover) - 7] = (uint8_t)(s->bits_hashed >> 48);
 8004264:	0c1a      	lsrs	r2, r3, #16
	s->leftover[sizeof(s->leftover) - 8] = (uint8_t)(s->bits_hashed >> 56);
 8004266:	0e1b      	lsrs	r3, r3, #24
	s->leftover[sizeof(s->leftover) - 7] = (uint8_t)(s->bits_hashed >> 48);
 8004268:	f884 2061 	strb.w	r2, [r4, #97]	@ 0x61
	s->leftover[sizeof(s->leftover) - 8] = (uint8_t)(s->bits_hashed >> 56);
 800426c:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
	compress(s->iv, s->leftover);
 8004270:	f7ff fe86 	bl	8003f80 <compress>
	for (i = 0; i < TC_SHA256_STATE_BLOCKS; ++i) {
 8004274:	1d2b      	adds	r3, r5, #4
 8004276:	1f21      	subs	r1, r4, #4
 8004278:	3524      	adds	r5, #36	@ 0x24
		unsigned int t = *((unsigned int *) &s->iv[i]);
 800427a:	f851 2f04 	ldr.w	r2, [r1, #4]!
	for (i = 0; i < TC_SHA256_STATE_BLOCKS; ++i) {
 800427e:	3304      	adds	r3, #4
		*digest++ = (uint8_t)(t >> 24);
 8004280:	0e10      	lsrs	r0, r2, #24
		*digest++ = (uint8_t)(t);
 8004282:	f803 2c05 	strb.w	r2, [r3, #-5]
		*digest++ = (uint8_t)(t >> 24);
 8004286:	f803 0c08 	strb.w	r0, [r3, #-8]
		*digest++ = (uint8_t)(t >> 16);
 800428a:	0c10      	lsrs	r0, r2, #16
 800428c:	f803 0c07 	strb.w	r0, [r3, #-7]
		*digest++ = (uint8_t)(t >> 8);
 8004290:	0a10      	lsrs	r0, r2, #8
 8004292:	f803 0c06 	strb.w	r0, [r3, #-6]
	for (i = 0; i < TC_SHA256_STATE_BLOCKS; ++i) {
 8004296:	42ab      	cmp	r3, r5
 8004298:	d1ef      	bne.n	800427a <tc_sha256_final+0x8a>
	_set(s, 0, sizeof(*s));
 800429a:	4620      	mov	r0, r4
 800429c:	2270      	movs	r2, #112	@ 0x70
 800429e:	2100      	movs	r1, #0
 80042a0:	f000 f811 	bl	80042c6 <_set>
	return TC_CRYPTO_SUCCESS;
 80042a4:	2001      	movs	r0, #1
}
 80042a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return TC_CRYPTO_FAIL;
 80042a8:	4608      	mov	r0, r1
 80042aa:	e7fc      	b.n	80042a6 <tc_sha256_final+0xb6>

080042ac <_copy>:

#define MASK_TWENTY_SEVEN 0x1b

unsigned int _copy(uint8_t *to, unsigned int to_len,
		   const uint8_t *from, unsigned int from_len)
{
 80042ac:	b538      	push	{r3, r4, r5, lr}
 80042ae:	460d      	mov	r5, r1
 80042b0:	461c      	mov	r4, r3
 80042b2:	4611      	mov	r1, r2
	if (from_len <= to_len) {
 80042b4:	42ab      	cmp	r3, r5
 80042b6:	d804      	bhi.n	80042c2 <_copy+0x16>
		(void)memcpy(to, from, from_len);
 80042b8:	461a      	mov	r2, r3
 80042ba:	f000 fa98 	bl	80047ee <memcpy>
		return from_len;
	} else {
		return TC_CRYPTO_FAIL;
	}
}
 80042be:	4620      	mov	r0, r4
 80042c0:	bd38      	pop	{r3, r4, r5, pc}
		return TC_CRYPTO_FAIL;
 80042c2:	2400      	movs	r4, #0
 80042c4:	e7fb      	b.n	80042be <_copy+0x12>

080042c6 <_set>:

void _set(void *to, uint8_t val, unsigned int len)
{
	(void)memset(to, val, len);
 80042c6:	f000 ba06 	b.w	80046d6 <memset>

080042ca <_double_byte>:
/*
 * Doubles the value of a byte for values up to 127.
 */
uint8_t _double_byte(uint8_t a)
{
	return ((a<<1) ^ ((a>>7) * MASK_TWENTY_SEVEN));
 80042ca:	09c3      	lsrs	r3, r0, #7
 80042cc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80042d0:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 80042d4:	ea83 0040 	eor.w	r0, r3, r0, lsl #1
}
 80042d8:	b2c0      	uxtb	r0, r0
 80042da:	4770      	bx	lr

080042dc <__assert_func>:
 80042dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80042de:	4614      	mov	r4, r2
 80042e0:	461a      	mov	r2, r3
 80042e2:	4b09      	ldr	r3, [pc, #36]	@ (8004308 <__assert_func+0x2c>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4605      	mov	r5, r0
 80042e8:	68d8      	ldr	r0, [r3, #12]
 80042ea:	b14c      	cbz	r4, 8004300 <__assert_func+0x24>
 80042ec:	4b07      	ldr	r3, [pc, #28]	@ (800430c <__assert_func+0x30>)
 80042ee:	9100      	str	r1, [sp, #0]
 80042f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80042f4:	4906      	ldr	r1, [pc, #24]	@ (8004310 <__assert_func+0x34>)
 80042f6:	462b      	mov	r3, r5
 80042f8:	f000 f960 	bl	80045bc <fiprintf>
 80042fc:	f000 fa85 	bl	800480a <abort>
 8004300:	4b04      	ldr	r3, [pc, #16]	@ (8004314 <__assert_func+0x38>)
 8004302:	461c      	mov	r4, r3
 8004304:	e7f3      	b.n	80042ee <__assert_func+0x12>
 8004306:	bf00      	nop
 8004308:	20000018 	.word	0x20000018
 800430c:	080056b0 	.word	0x080056b0
 8004310:	080056bd 	.word	0x080056bd
 8004314:	080055ed 	.word	0x080055ed

08004318 <sbrk_aligned>:
 8004318:	b570      	push	{r4, r5, r6, lr}
 800431a:	4e0f      	ldr	r6, [pc, #60]	@ (8004358 <sbrk_aligned+0x40>)
 800431c:	460c      	mov	r4, r1
 800431e:	6831      	ldr	r1, [r6, #0]
 8004320:	4605      	mov	r5, r0
 8004322:	b911      	cbnz	r1, 800432a <sbrk_aligned+0x12>
 8004324:	f000 fa14 	bl	8004750 <_sbrk_r>
 8004328:	6030      	str	r0, [r6, #0]
 800432a:	4621      	mov	r1, r4
 800432c:	4628      	mov	r0, r5
 800432e:	f000 fa0f 	bl	8004750 <_sbrk_r>
 8004332:	1c43      	adds	r3, r0, #1
 8004334:	d103      	bne.n	800433e <sbrk_aligned+0x26>
 8004336:	f04f 34ff 	mov.w	r4, #4294967295
 800433a:	4620      	mov	r0, r4
 800433c:	bd70      	pop	{r4, r5, r6, pc}
 800433e:	1cc4      	adds	r4, r0, #3
 8004340:	f024 0403 	bic.w	r4, r4, #3
 8004344:	42a0      	cmp	r0, r4
 8004346:	d0f8      	beq.n	800433a <sbrk_aligned+0x22>
 8004348:	1a21      	subs	r1, r4, r0
 800434a:	4628      	mov	r0, r5
 800434c:	f000 fa00 	bl	8004750 <_sbrk_r>
 8004350:	3001      	adds	r0, #1
 8004352:	d1f2      	bne.n	800433a <sbrk_aligned+0x22>
 8004354:	e7ef      	b.n	8004336 <sbrk_aligned+0x1e>
 8004356:	bf00      	nop
 8004358:	20001954 	.word	0x20001954

0800435c <_malloc_r>:
 800435c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004360:	1ccd      	adds	r5, r1, #3
 8004362:	f025 0503 	bic.w	r5, r5, #3
 8004366:	3508      	adds	r5, #8
 8004368:	2d0c      	cmp	r5, #12
 800436a:	bf38      	it	cc
 800436c:	250c      	movcc	r5, #12
 800436e:	2d00      	cmp	r5, #0
 8004370:	4606      	mov	r6, r0
 8004372:	db01      	blt.n	8004378 <_malloc_r+0x1c>
 8004374:	42a9      	cmp	r1, r5
 8004376:	d904      	bls.n	8004382 <_malloc_r+0x26>
 8004378:	230c      	movs	r3, #12
 800437a:	6033      	str	r3, [r6, #0]
 800437c:	2000      	movs	r0, #0
 800437e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004382:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004458 <_malloc_r+0xfc>
 8004386:	f000 f869 	bl	800445c <__malloc_lock>
 800438a:	f8d8 3000 	ldr.w	r3, [r8]
 800438e:	461c      	mov	r4, r3
 8004390:	bb44      	cbnz	r4, 80043e4 <_malloc_r+0x88>
 8004392:	4629      	mov	r1, r5
 8004394:	4630      	mov	r0, r6
 8004396:	f7ff ffbf 	bl	8004318 <sbrk_aligned>
 800439a:	1c43      	adds	r3, r0, #1
 800439c:	4604      	mov	r4, r0
 800439e:	d158      	bne.n	8004452 <_malloc_r+0xf6>
 80043a0:	f8d8 4000 	ldr.w	r4, [r8]
 80043a4:	4627      	mov	r7, r4
 80043a6:	2f00      	cmp	r7, #0
 80043a8:	d143      	bne.n	8004432 <_malloc_r+0xd6>
 80043aa:	2c00      	cmp	r4, #0
 80043ac:	d04b      	beq.n	8004446 <_malloc_r+0xea>
 80043ae:	6823      	ldr	r3, [r4, #0]
 80043b0:	4639      	mov	r1, r7
 80043b2:	4630      	mov	r0, r6
 80043b4:	eb04 0903 	add.w	r9, r4, r3
 80043b8:	f000 f9ca 	bl	8004750 <_sbrk_r>
 80043bc:	4581      	cmp	r9, r0
 80043be:	d142      	bne.n	8004446 <_malloc_r+0xea>
 80043c0:	6821      	ldr	r1, [r4, #0]
 80043c2:	1a6d      	subs	r5, r5, r1
 80043c4:	4629      	mov	r1, r5
 80043c6:	4630      	mov	r0, r6
 80043c8:	f7ff ffa6 	bl	8004318 <sbrk_aligned>
 80043cc:	3001      	adds	r0, #1
 80043ce:	d03a      	beq.n	8004446 <_malloc_r+0xea>
 80043d0:	6823      	ldr	r3, [r4, #0]
 80043d2:	442b      	add	r3, r5
 80043d4:	6023      	str	r3, [r4, #0]
 80043d6:	f8d8 3000 	ldr.w	r3, [r8]
 80043da:	685a      	ldr	r2, [r3, #4]
 80043dc:	bb62      	cbnz	r2, 8004438 <_malloc_r+0xdc>
 80043de:	f8c8 7000 	str.w	r7, [r8]
 80043e2:	e00f      	b.n	8004404 <_malloc_r+0xa8>
 80043e4:	6822      	ldr	r2, [r4, #0]
 80043e6:	1b52      	subs	r2, r2, r5
 80043e8:	d420      	bmi.n	800442c <_malloc_r+0xd0>
 80043ea:	2a0b      	cmp	r2, #11
 80043ec:	d917      	bls.n	800441e <_malloc_r+0xc2>
 80043ee:	1961      	adds	r1, r4, r5
 80043f0:	42a3      	cmp	r3, r4
 80043f2:	6025      	str	r5, [r4, #0]
 80043f4:	bf18      	it	ne
 80043f6:	6059      	strne	r1, [r3, #4]
 80043f8:	6863      	ldr	r3, [r4, #4]
 80043fa:	bf08      	it	eq
 80043fc:	f8c8 1000 	streq.w	r1, [r8]
 8004400:	5162      	str	r2, [r4, r5]
 8004402:	604b      	str	r3, [r1, #4]
 8004404:	4630      	mov	r0, r6
 8004406:	f000 f82f 	bl	8004468 <__malloc_unlock>
 800440a:	f104 000b 	add.w	r0, r4, #11
 800440e:	1d23      	adds	r3, r4, #4
 8004410:	f020 0007 	bic.w	r0, r0, #7
 8004414:	1ac2      	subs	r2, r0, r3
 8004416:	bf1c      	itt	ne
 8004418:	1a1b      	subne	r3, r3, r0
 800441a:	50a3      	strne	r3, [r4, r2]
 800441c:	e7af      	b.n	800437e <_malloc_r+0x22>
 800441e:	6862      	ldr	r2, [r4, #4]
 8004420:	42a3      	cmp	r3, r4
 8004422:	bf0c      	ite	eq
 8004424:	f8c8 2000 	streq.w	r2, [r8]
 8004428:	605a      	strne	r2, [r3, #4]
 800442a:	e7eb      	b.n	8004404 <_malloc_r+0xa8>
 800442c:	4623      	mov	r3, r4
 800442e:	6864      	ldr	r4, [r4, #4]
 8004430:	e7ae      	b.n	8004390 <_malloc_r+0x34>
 8004432:	463c      	mov	r4, r7
 8004434:	687f      	ldr	r7, [r7, #4]
 8004436:	e7b6      	b.n	80043a6 <_malloc_r+0x4a>
 8004438:	461a      	mov	r2, r3
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	42a3      	cmp	r3, r4
 800443e:	d1fb      	bne.n	8004438 <_malloc_r+0xdc>
 8004440:	2300      	movs	r3, #0
 8004442:	6053      	str	r3, [r2, #4]
 8004444:	e7de      	b.n	8004404 <_malloc_r+0xa8>
 8004446:	230c      	movs	r3, #12
 8004448:	6033      	str	r3, [r6, #0]
 800444a:	4630      	mov	r0, r6
 800444c:	f000 f80c 	bl	8004468 <__malloc_unlock>
 8004450:	e794      	b.n	800437c <_malloc_r+0x20>
 8004452:	6005      	str	r5, [r0, #0]
 8004454:	e7d6      	b.n	8004404 <_malloc_r+0xa8>
 8004456:	bf00      	nop
 8004458:	20001958 	.word	0x20001958

0800445c <__malloc_lock>:
 800445c:	4801      	ldr	r0, [pc, #4]	@ (8004464 <__malloc_lock+0x8>)
 800445e:	f000 b9c4 	b.w	80047ea <__retarget_lock_acquire_recursive>
 8004462:	bf00      	nop
 8004464:	20001a9c 	.word	0x20001a9c

08004468 <__malloc_unlock>:
 8004468:	4801      	ldr	r0, [pc, #4]	@ (8004470 <__malloc_unlock+0x8>)
 800446a:	f000 b9bf 	b.w	80047ec <__retarget_lock_release_recursive>
 800446e:	bf00      	nop
 8004470:	20001a9c 	.word	0x20001a9c

08004474 <std>:
 8004474:	2300      	movs	r3, #0
 8004476:	b510      	push	{r4, lr}
 8004478:	4604      	mov	r4, r0
 800447a:	e9c0 3300 	strd	r3, r3, [r0]
 800447e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004482:	6083      	str	r3, [r0, #8]
 8004484:	8181      	strh	r1, [r0, #12]
 8004486:	6643      	str	r3, [r0, #100]	@ 0x64
 8004488:	81c2      	strh	r2, [r0, #14]
 800448a:	6183      	str	r3, [r0, #24]
 800448c:	4619      	mov	r1, r3
 800448e:	2208      	movs	r2, #8
 8004490:	305c      	adds	r0, #92	@ 0x5c
 8004492:	f000 f920 	bl	80046d6 <memset>
 8004496:	4b0d      	ldr	r3, [pc, #52]	@ (80044cc <std+0x58>)
 8004498:	6263      	str	r3, [r4, #36]	@ 0x24
 800449a:	4b0d      	ldr	r3, [pc, #52]	@ (80044d0 <std+0x5c>)
 800449c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800449e:	4b0d      	ldr	r3, [pc, #52]	@ (80044d4 <std+0x60>)
 80044a0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80044a2:	4b0d      	ldr	r3, [pc, #52]	@ (80044d8 <std+0x64>)
 80044a4:	6323      	str	r3, [r4, #48]	@ 0x30
 80044a6:	4b0d      	ldr	r3, [pc, #52]	@ (80044dc <std+0x68>)
 80044a8:	6224      	str	r4, [r4, #32]
 80044aa:	429c      	cmp	r4, r3
 80044ac:	d006      	beq.n	80044bc <std+0x48>
 80044ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80044b2:	4294      	cmp	r4, r2
 80044b4:	d002      	beq.n	80044bc <std+0x48>
 80044b6:	33d0      	adds	r3, #208	@ 0xd0
 80044b8:	429c      	cmp	r4, r3
 80044ba:	d105      	bne.n	80044c8 <std+0x54>
 80044bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80044c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80044c4:	f000 b990 	b.w	80047e8 <__retarget_lock_init_recursive>
 80044c8:	bd10      	pop	{r4, pc}
 80044ca:	bf00      	nop
 80044cc:	0800461d 	.word	0x0800461d
 80044d0:	0800463f 	.word	0x0800463f
 80044d4:	08004677 	.word	0x08004677
 80044d8:	0800469b 	.word	0x0800469b
 80044dc:	2000195c 	.word	0x2000195c

080044e0 <stdio_exit_handler>:
 80044e0:	4a02      	ldr	r2, [pc, #8]	@ (80044ec <stdio_exit_handler+0xc>)
 80044e2:	4903      	ldr	r1, [pc, #12]	@ (80044f0 <stdio_exit_handler+0x10>)
 80044e4:	4803      	ldr	r0, [pc, #12]	@ (80044f4 <stdio_exit_handler+0x14>)
 80044e6:	f000 b87b 	b.w	80045e0 <_fwalk_sglue>
 80044ea:	bf00      	nop
 80044ec:	2000000c 	.word	0x2000000c
 80044f0:	08004f51 	.word	0x08004f51
 80044f4:	2000001c 	.word	0x2000001c

080044f8 <cleanup_stdio>:
 80044f8:	6841      	ldr	r1, [r0, #4]
 80044fa:	4b0c      	ldr	r3, [pc, #48]	@ (800452c <cleanup_stdio+0x34>)
 80044fc:	4299      	cmp	r1, r3
 80044fe:	b510      	push	{r4, lr}
 8004500:	4604      	mov	r4, r0
 8004502:	d001      	beq.n	8004508 <cleanup_stdio+0x10>
 8004504:	f000 fd24 	bl	8004f50 <_fflush_r>
 8004508:	68a1      	ldr	r1, [r4, #8]
 800450a:	4b09      	ldr	r3, [pc, #36]	@ (8004530 <cleanup_stdio+0x38>)
 800450c:	4299      	cmp	r1, r3
 800450e:	d002      	beq.n	8004516 <cleanup_stdio+0x1e>
 8004510:	4620      	mov	r0, r4
 8004512:	f000 fd1d 	bl	8004f50 <_fflush_r>
 8004516:	68e1      	ldr	r1, [r4, #12]
 8004518:	4b06      	ldr	r3, [pc, #24]	@ (8004534 <cleanup_stdio+0x3c>)
 800451a:	4299      	cmp	r1, r3
 800451c:	d004      	beq.n	8004528 <cleanup_stdio+0x30>
 800451e:	4620      	mov	r0, r4
 8004520:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004524:	f000 bd14 	b.w	8004f50 <_fflush_r>
 8004528:	bd10      	pop	{r4, pc}
 800452a:	bf00      	nop
 800452c:	2000195c 	.word	0x2000195c
 8004530:	200019c4 	.word	0x200019c4
 8004534:	20001a2c 	.word	0x20001a2c

08004538 <global_stdio_init.part.0>:
 8004538:	b510      	push	{r4, lr}
 800453a:	4b0b      	ldr	r3, [pc, #44]	@ (8004568 <global_stdio_init.part.0+0x30>)
 800453c:	4c0b      	ldr	r4, [pc, #44]	@ (800456c <global_stdio_init.part.0+0x34>)
 800453e:	4a0c      	ldr	r2, [pc, #48]	@ (8004570 <global_stdio_init.part.0+0x38>)
 8004540:	601a      	str	r2, [r3, #0]
 8004542:	4620      	mov	r0, r4
 8004544:	2200      	movs	r2, #0
 8004546:	2104      	movs	r1, #4
 8004548:	f7ff ff94 	bl	8004474 <std>
 800454c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004550:	2201      	movs	r2, #1
 8004552:	2109      	movs	r1, #9
 8004554:	f7ff ff8e 	bl	8004474 <std>
 8004558:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800455c:	2202      	movs	r2, #2
 800455e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004562:	2112      	movs	r1, #18
 8004564:	f7ff bf86 	b.w	8004474 <std>
 8004568:	20001a94 	.word	0x20001a94
 800456c:	2000195c 	.word	0x2000195c
 8004570:	080044e1 	.word	0x080044e1

08004574 <__sfp_lock_acquire>:
 8004574:	4801      	ldr	r0, [pc, #4]	@ (800457c <__sfp_lock_acquire+0x8>)
 8004576:	f000 b938 	b.w	80047ea <__retarget_lock_acquire_recursive>
 800457a:	bf00      	nop
 800457c:	20001a9d 	.word	0x20001a9d

08004580 <__sfp_lock_release>:
 8004580:	4801      	ldr	r0, [pc, #4]	@ (8004588 <__sfp_lock_release+0x8>)
 8004582:	f000 b933 	b.w	80047ec <__retarget_lock_release_recursive>
 8004586:	bf00      	nop
 8004588:	20001a9d 	.word	0x20001a9d

0800458c <__sinit>:
 800458c:	b510      	push	{r4, lr}
 800458e:	4604      	mov	r4, r0
 8004590:	f7ff fff0 	bl	8004574 <__sfp_lock_acquire>
 8004594:	6a23      	ldr	r3, [r4, #32]
 8004596:	b11b      	cbz	r3, 80045a0 <__sinit+0x14>
 8004598:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800459c:	f7ff bff0 	b.w	8004580 <__sfp_lock_release>
 80045a0:	4b04      	ldr	r3, [pc, #16]	@ (80045b4 <__sinit+0x28>)
 80045a2:	6223      	str	r3, [r4, #32]
 80045a4:	4b04      	ldr	r3, [pc, #16]	@ (80045b8 <__sinit+0x2c>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d1f5      	bne.n	8004598 <__sinit+0xc>
 80045ac:	f7ff ffc4 	bl	8004538 <global_stdio_init.part.0>
 80045b0:	e7f2      	b.n	8004598 <__sinit+0xc>
 80045b2:	bf00      	nop
 80045b4:	080044f9 	.word	0x080044f9
 80045b8:	20001a94 	.word	0x20001a94

080045bc <fiprintf>:
 80045bc:	b40e      	push	{r1, r2, r3}
 80045be:	b503      	push	{r0, r1, lr}
 80045c0:	4601      	mov	r1, r0
 80045c2:	ab03      	add	r3, sp, #12
 80045c4:	4805      	ldr	r0, [pc, #20]	@ (80045dc <fiprintf+0x20>)
 80045c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80045ca:	6800      	ldr	r0, [r0, #0]
 80045cc:	9301      	str	r3, [sp, #4]
 80045ce:	f000 f997 	bl	8004900 <_vfiprintf_r>
 80045d2:	b002      	add	sp, #8
 80045d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80045d8:	b003      	add	sp, #12
 80045da:	4770      	bx	lr
 80045dc:	20000018 	.word	0x20000018

080045e0 <_fwalk_sglue>:
 80045e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80045e4:	4607      	mov	r7, r0
 80045e6:	4688      	mov	r8, r1
 80045e8:	4614      	mov	r4, r2
 80045ea:	2600      	movs	r6, #0
 80045ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80045f0:	f1b9 0901 	subs.w	r9, r9, #1
 80045f4:	d505      	bpl.n	8004602 <_fwalk_sglue+0x22>
 80045f6:	6824      	ldr	r4, [r4, #0]
 80045f8:	2c00      	cmp	r4, #0
 80045fa:	d1f7      	bne.n	80045ec <_fwalk_sglue+0xc>
 80045fc:	4630      	mov	r0, r6
 80045fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004602:	89ab      	ldrh	r3, [r5, #12]
 8004604:	2b01      	cmp	r3, #1
 8004606:	d907      	bls.n	8004618 <_fwalk_sglue+0x38>
 8004608:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800460c:	3301      	adds	r3, #1
 800460e:	d003      	beq.n	8004618 <_fwalk_sglue+0x38>
 8004610:	4629      	mov	r1, r5
 8004612:	4638      	mov	r0, r7
 8004614:	47c0      	blx	r8
 8004616:	4306      	orrs	r6, r0
 8004618:	3568      	adds	r5, #104	@ 0x68
 800461a:	e7e9      	b.n	80045f0 <_fwalk_sglue+0x10>

0800461c <__sread>:
 800461c:	b510      	push	{r4, lr}
 800461e:	460c      	mov	r4, r1
 8004620:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004624:	f000 f882 	bl	800472c <_read_r>
 8004628:	2800      	cmp	r0, #0
 800462a:	bfab      	itete	ge
 800462c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800462e:	89a3      	ldrhlt	r3, [r4, #12]
 8004630:	181b      	addge	r3, r3, r0
 8004632:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004636:	bfac      	ite	ge
 8004638:	6563      	strge	r3, [r4, #84]	@ 0x54
 800463a:	81a3      	strhlt	r3, [r4, #12]
 800463c:	bd10      	pop	{r4, pc}

0800463e <__swrite>:
 800463e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004642:	461f      	mov	r7, r3
 8004644:	898b      	ldrh	r3, [r1, #12]
 8004646:	05db      	lsls	r3, r3, #23
 8004648:	4605      	mov	r5, r0
 800464a:	460c      	mov	r4, r1
 800464c:	4616      	mov	r6, r2
 800464e:	d505      	bpl.n	800465c <__swrite+0x1e>
 8004650:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004654:	2302      	movs	r3, #2
 8004656:	2200      	movs	r2, #0
 8004658:	f000 f856 	bl	8004708 <_lseek_r>
 800465c:	89a3      	ldrh	r3, [r4, #12]
 800465e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004662:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004666:	81a3      	strh	r3, [r4, #12]
 8004668:	4632      	mov	r2, r6
 800466a:	463b      	mov	r3, r7
 800466c:	4628      	mov	r0, r5
 800466e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004672:	f000 b87d 	b.w	8004770 <_write_r>

08004676 <__sseek>:
 8004676:	b510      	push	{r4, lr}
 8004678:	460c      	mov	r4, r1
 800467a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800467e:	f000 f843 	bl	8004708 <_lseek_r>
 8004682:	1c43      	adds	r3, r0, #1
 8004684:	89a3      	ldrh	r3, [r4, #12]
 8004686:	bf15      	itete	ne
 8004688:	6560      	strne	r0, [r4, #84]	@ 0x54
 800468a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800468e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004692:	81a3      	strheq	r3, [r4, #12]
 8004694:	bf18      	it	ne
 8004696:	81a3      	strhne	r3, [r4, #12]
 8004698:	bd10      	pop	{r4, pc}

0800469a <__sclose>:
 800469a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800469e:	f000 b823 	b.w	80046e8 <_close_r>

080046a2 <memmove>:
 80046a2:	4288      	cmp	r0, r1
 80046a4:	b510      	push	{r4, lr}
 80046a6:	eb01 0402 	add.w	r4, r1, r2
 80046aa:	d902      	bls.n	80046b2 <memmove+0x10>
 80046ac:	4284      	cmp	r4, r0
 80046ae:	4623      	mov	r3, r4
 80046b0:	d807      	bhi.n	80046c2 <memmove+0x20>
 80046b2:	1e43      	subs	r3, r0, #1
 80046b4:	42a1      	cmp	r1, r4
 80046b6:	d008      	beq.n	80046ca <memmove+0x28>
 80046b8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80046bc:	f803 2f01 	strb.w	r2, [r3, #1]!
 80046c0:	e7f8      	b.n	80046b4 <memmove+0x12>
 80046c2:	4402      	add	r2, r0
 80046c4:	4601      	mov	r1, r0
 80046c6:	428a      	cmp	r2, r1
 80046c8:	d100      	bne.n	80046cc <memmove+0x2a>
 80046ca:	bd10      	pop	{r4, pc}
 80046cc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80046d0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80046d4:	e7f7      	b.n	80046c6 <memmove+0x24>

080046d6 <memset>:
 80046d6:	4402      	add	r2, r0
 80046d8:	4603      	mov	r3, r0
 80046da:	4293      	cmp	r3, r2
 80046dc:	d100      	bne.n	80046e0 <memset+0xa>
 80046de:	4770      	bx	lr
 80046e0:	f803 1b01 	strb.w	r1, [r3], #1
 80046e4:	e7f9      	b.n	80046da <memset+0x4>
	...

080046e8 <_close_r>:
 80046e8:	b538      	push	{r3, r4, r5, lr}
 80046ea:	4d06      	ldr	r5, [pc, #24]	@ (8004704 <_close_r+0x1c>)
 80046ec:	2300      	movs	r3, #0
 80046ee:	4604      	mov	r4, r0
 80046f0:	4608      	mov	r0, r1
 80046f2:	602b      	str	r3, [r5, #0]
 80046f4:	f7fc fc09 	bl	8000f0a <_close>
 80046f8:	1c43      	adds	r3, r0, #1
 80046fa:	d102      	bne.n	8004702 <_close_r+0x1a>
 80046fc:	682b      	ldr	r3, [r5, #0]
 80046fe:	b103      	cbz	r3, 8004702 <_close_r+0x1a>
 8004700:	6023      	str	r3, [r4, #0]
 8004702:	bd38      	pop	{r3, r4, r5, pc}
 8004704:	20001a98 	.word	0x20001a98

08004708 <_lseek_r>:
 8004708:	b538      	push	{r3, r4, r5, lr}
 800470a:	4d07      	ldr	r5, [pc, #28]	@ (8004728 <_lseek_r+0x20>)
 800470c:	4604      	mov	r4, r0
 800470e:	4608      	mov	r0, r1
 8004710:	4611      	mov	r1, r2
 8004712:	2200      	movs	r2, #0
 8004714:	602a      	str	r2, [r5, #0]
 8004716:	461a      	mov	r2, r3
 8004718:	f7fc fc01 	bl	8000f1e <_lseek>
 800471c:	1c43      	adds	r3, r0, #1
 800471e:	d102      	bne.n	8004726 <_lseek_r+0x1e>
 8004720:	682b      	ldr	r3, [r5, #0]
 8004722:	b103      	cbz	r3, 8004726 <_lseek_r+0x1e>
 8004724:	6023      	str	r3, [r4, #0]
 8004726:	bd38      	pop	{r3, r4, r5, pc}
 8004728:	20001a98 	.word	0x20001a98

0800472c <_read_r>:
 800472c:	b538      	push	{r3, r4, r5, lr}
 800472e:	4d07      	ldr	r5, [pc, #28]	@ (800474c <_read_r+0x20>)
 8004730:	4604      	mov	r4, r0
 8004732:	4608      	mov	r0, r1
 8004734:	4611      	mov	r1, r2
 8004736:	2200      	movs	r2, #0
 8004738:	602a      	str	r2, [r5, #0]
 800473a:	461a      	mov	r2, r3
 800473c:	f7fc fbc9 	bl	8000ed2 <_read>
 8004740:	1c43      	adds	r3, r0, #1
 8004742:	d102      	bne.n	800474a <_read_r+0x1e>
 8004744:	682b      	ldr	r3, [r5, #0]
 8004746:	b103      	cbz	r3, 800474a <_read_r+0x1e>
 8004748:	6023      	str	r3, [r4, #0]
 800474a:	bd38      	pop	{r3, r4, r5, pc}
 800474c:	20001a98 	.word	0x20001a98

08004750 <_sbrk_r>:
 8004750:	b538      	push	{r3, r4, r5, lr}
 8004752:	4d06      	ldr	r5, [pc, #24]	@ (800476c <_sbrk_r+0x1c>)
 8004754:	2300      	movs	r3, #0
 8004756:	4604      	mov	r4, r0
 8004758:	4608      	mov	r0, r1
 800475a:	602b      	str	r3, [r5, #0]
 800475c:	f7fc fbe2 	bl	8000f24 <_sbrk>
 8004760:	1c43      	adds	r3, r0, #1
 8004762:	d102      	bne.n	800476a <_sbrk_r+0x1a>
 8004764:	682b      	ldr	r3, [r5, #0]
 8004766:	b103      	cbz	r3, 800476a <_sbrk_r+0x1a>
 8004768:	6023      	str	r3, [r4, #0]
 800476a:	bd38      	pop	{r3, r4, r5, pc}
 800476c:	20001a98 	.word	0x20001a98

08004770 <_write_r>:
 8004770:	b538      	push	{r3, r4, r5, lr}
 8004772:	4d07      	ldr	r5, [pc, #28]	@ (8004790 <_write_r+0x20>)
 8004774:	4604      	mov	r4, r0
 8004776:	4608      	mov	r0, r1
 8004778:	4611      	mov	r1, r2
 800477a:	2200      	movs	r2, #0
 800477c:	602a      	str	r2, [r5, #0]
 800477e:	461a      	mov	r2, r3
 8004780:	f7fc fbb5 	bl	8000eee <_write>
 8004784:	1c43      	adds	r3, r0, #1
 8004786:	d102      	bne.n	800478e <_write_r+0x1e>
 8004788:	682b      	ldr	r3, [r5, #0]
 800478a:	b103      	cbz	r3, 800478e <_write_r+0x1e>
 800478c:	6023      	str	r3, [r4, #0]
 800478e:	bd38      	pop	{r3, r4, r5, pc}
 8004790:	20001a98 	.word	0x20001a98

08004794 <__errno>:
 8004794:	4b01      	ldr	r3, [pc, #4]	@ (800479c <__errno+0x8>)
 8004796:	6818      	ldr	r0, [r3, #0]
 8004798:	4770      	bx	lr
 800479a:	bf00      	nop
 800479c:	20000018 	.word	0x20000018

080047a0 <__libc_init_array>:
 80047a0:	b570      	push	{r4, r5, r6, lr}
 80047a2:	4d0d      	ldr	r5, [pc, #52]	@ (80047d8 <__libc_init_array+0x38>)
 80047a4:	4c0d      	ldr	r4, [pc, #52]	@ (80047dc <__libc_init_array+0x3c>)
 80047a6:	1b64      	subs	r4, r4, r5
 80047a8:	10a4      	asrs	r4, r4, #2
 80047aa:	2600      	movs	r6, #0
 80047ac:	42a6      	cmp	r6, r4
 80047ae:	d109      	bne.n	80047c4 <__libc_init_array+0x24>
 80047b0:	4d0b      	ldr	r5, [pc, #44]	@ (80047e0 <__libc_init_array+0x40>)
 80047b2:	4c0c      	ldr	r4, [pc, #48]	@ (80047e4 <__libc_init_array+0x44>)
 80047b4:	f000 fd50 	bl	8005258 <_init>
 80047b8:	1b64      	subs	r4, r4, r5
 80047ba:	10a4      	asrs	r4, r4, #2
 80047bc:	2600      	movs	r6, #0
 80047be:	42a6      	cmp	r6, r4
 80047c0:	d105      	bne.n	80047ce <__libc_init_array+0x2e>
 80047c2:	bd70      	pop	{r4, r5, r6, pc}
 80047c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80047c8:	4798      	blx	r3
 80047ca:	3601      	adds	r6, #1
 80047cc:	e7ee      	b.n	80047ac <__libc_init_array+0xc>
 80047ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80047d2:	4798      	blx	r3
 80047d4:	3601      	adds	r6, #1
 80047d6:	e7f2      	b.n	80047be <__libc_init_array+0x1e>
 80047d8:	08005b38 	.word	0x08005b38
 80047dc:	08005b38 	.word	0x08005b38
 80047e0:	08005b38 	.word	0x08005b38
 80047e4:	08005b3c 	.word	0x08005b3c

080047e8 <__retarget_lock_init_recursive>:
 80047e8:	4770      	bx	lr

080047ea <__retarget_lock_acquire_recursive>:
 80047ea:	4770      	bx	lr

080047ec <__retarget_lock_release_recursive>:
 80047ec:	4770      	bx	lr

080047ee <memcpy>:
 80047ee:	440a      	add	r2, r1
 80047f0:	4291      	cmp	r1, r2
 80047f2:	f100 33ff 	add.w	r3, r0, #4294967295
 80047f6:	d100      	bne.n	80047fa <memcpy+0xc>
 80047f8:	4770      	bx	lr
 80047fa:	b510      	push	{r4, lr}
 80047fc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004800:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004804:	4291      	cmp	r1, r2
 8004806:	d1f9      	bne.n	80047fc <memcpy+0xe>
 8004808:	bd10      	pop	{r4, pc}

0800480a <abort>:
 800480a:	b508      	push	{r3, lr}
 800480c:	2006      	movs	r0, #6
 800480e:	f000 fc83 	bl	8005118 <raise>
 8004812:	2001      	movs	r0, #1
 8004814:	f7fc fb57 	bl	8000ec6 <_exit>

08004818 <_free_r>:
 8004818:	b538      	push	{r3, r4, r5, lr}
 800481a:	4605      	mov	r5, r0
 800481c:	2900      	cmp	r1, #0
 800481e:	d041      	beq.n	80048a4 <_free_r+0x8c>
 8004820:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004824:	1f0c      	subs	r4, r1, #4
 8004826:	2b00      	cmp	r3, #0
 8004828:	bfb8      	it	lt
 800482a:	18e4      	addlt	r4, r4, r3
 800482c:	f7ff fe16 	bl	800445c <__malloc_lock>
 8004830:	4a1d      	ldr	r2, [pc, #116]	@ (80048a8 <_free_r+0x90>)
 8004832:	6813      	ldr	r3, [r2, #0]
 8004834:	b933      	cbnz	r3, 8004844 <_free_r+0x2c>
 8004836:	6063      	str	r3, [r4, #4]
 8004838:	6014      	str	r4, [r2, #0]
 800483a:	4628      	mov	r0, r5
 800483c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004840:	f7ff be12 	b.w	8004468 <__malloc_unlock>
 8004844:	42a3      	cmp	r3, r4
 8004846:	d908      	bls.n	800485a <_free_r+0x42>
 8004848:	6820      	ldr	r0, [r4, #0]
 800484a:	1821      	adds	r1, r4, r0
 800484c:	428b      	cmp	r3, r1
 800484e:	bf01      	itttt	eq
 8004850:	6819      	ldreq	r1, [r3, #0]
 8004852:	685b      	ldreq	r3, [r3, #4]
 8004854:	1809      	addeq	r1, r1, r0
 8004856:	6021      	streq	r1, [r4, #0]
 8004858:	e7ed      	b.n	8004836 <_free_r+0x1e>
 800485a:	461a      	mov	r2, r3
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	b10b      	cbz	r3, 8004864 <_free_r+0x4c>
 8004860:	42a3      	cmp	r3, r4
 8004862:	d9fa      	bls.n	800485a <_free_r+0x42>
 8004864:	6811      	ldr	r1, [r2, #0]
 8004866:	1850      	adds	r0, r2, r1
 8004868:	42a0      	cmp	r0, r4
 800486a:	d10b      	bne.n	8004884 <_free_r+0x6c>
 800486c:	6820      	ldr	r0, [r4, #0]
 800486e:	4401      	add	r1, r0
 8004870:	1850      	adds	r0, r2, r1
 8004872:	4283      	cmp	r3, r0
 8004874:	6011      	str	r1, [r2, #0]
 8004876:	d1e0      	bne.n	800483a <_free_r+0x22>
 8004878:	6818      	ldr	r0, [r3, #0]
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	6053      	str	r3, [r2, #4]
 800487e:	4408      	add	r0, r1
 8004880:	6010      	str	r0, [r2, #0]
 8004882:	e7da      	b.n	800483a <_free_r+0x22>
 8004884:	d902      	bls.n	800488c <_free_r+0x74>
 8004886:	230c      	movs	r3, #12
 8004888:	602b      	str	r3, [r5, #0]
 800488a:	e7d6      	b.n	800483a <_free_r+0x22>
 800488c:	6820      	ldr	r0, [r4, #0]
 800488e:	1821      	adds	r1, r4, r0
 8004890:	428b      	cmp	r3, r1
 8004892:	bf04      	itt	eq
 8004894:	6819      	ldreq	r1, [r3, #0]
 8004896:	685b      	ldreq	r3, [r3, #4]
 8004898:	6063      	str	r3, [r4, #4]
 800489a:	bf04      	itt	eq
 800489c:	1809      	addeq	r1, r1, r0
 800489e:	6021      	streq	r1, [r4, #0]
 80048a0:	6054      	str	r4, [r2, #4]
 80048a2:	e7ca      	b.n	800483a <_free_r+0x22>
 80048a4:	bd38      	pop	{r3, r4, r5, pc}
 80048a6:	bf00      	nop
 80048a8:	20001958 	.word	0x20001958

080048ac <__sfputc_r>:
 80048ac:	6893      	ldr	r3, [r2, #8]
 80048ae:	3b01      	subs	r3, #1
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	b410      	push	{r4}
 80048b4:	6093      	str	r3, [r2, #8]
 80048b6:	da08      	bge.n	80048ca <__sfputc_r+0x1e>
 80048b8:	6994      	ldr	r4, [r2, #24]
 80048ba:	42a3      	cmp	r3, r4
 80048bc:	db01      	blt.n	80048c2 <__sfputc_r+0x16>
 80048be:	290a      	cmp	r1, #10
 80048c0:	d103      	bne.n	80048ca <__sfputc_r+0x1e>
 80048c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80048c6:	f000 bb6b 	b.w	8004fa0 <__swbuf_r>
 80048ca:	6813      	ldr	r3, [r2, #0]
 80048cc:	1c58      	adds	r0, r3, #1
 80048ce:	6010      	str	r0, [r2, #0]
 80048d0:	7019      	strb	r1, [r3, #0]
 80048d2:	4608      	mov	r0, r1
 80048d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80048d8:	4770      	bx	lr

080048da <__sfputs_r>:
 80048da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048dc:	4606      	mov	r6, r0
 80048de:	460f      	mov	r7, r1
 80048e0:	4614      	mov	r4, r2
 80048e2:	18d5      	adds	r5, r2, r3
 80048e4:	42ac      	cmp	r4, r5
 80048e6:	d101      	bne.n	80048ec <__sfputs_r+0x12>
 80048e8:	2000      	movs	r0, #0
 80048ea:	e007      	b.n	80048fc <__sfputs_r+0x22>
 80048ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80048f0:	463a      	mov	r2, r7
 80048f2:	4630      	mov	r0, r6
 80048f4:	f7ff ffda 	bl	80048ac <__sfputc_r>
 80048f8:	1c43      	adds	r3, r0, #1
 80048fa:	d1f3      	bne.n	80048e4 <__sfputs_r+0xa>
 80048fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004900 <_vfiprintf_r>:
 8004900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004904:	460d      	mov	r5, r1
 8004906:	b09d      	sub	sp, #116	@ 0x74
 8004908:	4614      	mov	r4, r2
 800490a:	4698      	mov	r8, r3
 800490c:	4606      	mov	r6, r0
 800490e:	b118      	cbz	r0, 8004918 <_vfiprintf_r+0x18>
 8004910:	6a03      	ldr	r3, [r0, #32]
 8004912:	b90b      	cbnz	r3, 8004918 <_vfiprintf_r+0x18>
 8004914:	f7ff fe3a 	bl	800458c <__sinit>
 8004918:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800491a:	07d9      	lsls	r1, r3, #31
 800491c:	d405      	bmi.n	800492a <_vfiprintf_r+0x2a>
 800491e:	89ab      	ldrh	r3, [r5, #12]
 8004920:	059a      	lsls	r2, r3, #22
 8004922:	d402      	bmi.n	800492a <_vfiprintf_r+0x2a>
 8004924:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004926:	f7ff ff60 	bl	80047ea <__retarget_lock_acquire_recursive>
 800492a:	89ab      	ldrh	r3, [r5, #12]
 800492c:	071b      	lsls	r3, r3, #28
 800492e:	d501      	bpl.n	8004934 <_vfiprintf_r+0x34>
 8004930:	692b      	ldr	r3, [r5, #16]
 8004932:	b99b      	cbnz	r3, 800495c <_vfiprintf_r+0x5c>
 8004934:	4629      	mov	r1, r5
 8004936:	4630      	mov	r0, r6
 8004938:	f000 fb70 	bl	800501c <__swsetup_r>
 800493c:	b170      	cbz	r0, 800495c <_vfiprintf_r+0x5c>
 800493e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004940:	07dc      	lsls	r4, r3, #31
 8004942:	d504      	bpl.n	800494e <_vfiprintf_r+0x4e>
 8004944:	f04f 30ff 	mov.w	r0, #4294967295
 8004948:	b01d      	add	sp, #116	@ 0x74
 800494a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800494e:	89ab      	ldrh	r3, [r5, #12]
 8004950:	0598      	lsls	r0, r3, #22
 8004952:	d4f7      	bmi.n	8004944 <_vfiprintf_r+0x44>
 8004954:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004956:	f7ff ff49 	bl	80047ec <__retarget_lock_release_recursive>
 800495a:	e7f3      	b.n	8004944 <_vfiprintf_r+0x44>
 800495c:	2300      	movs	r3, #0
 800495e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004960:	2320      	movs	r3, #32
 8004962:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004966:	f8cd 800c 	str.w	r8, [sp, #12]
 800496a:	2330      	movs	r3, #48	@ 0x30
 800496c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004b1c <_vfiprintf_r+0x21c>
 8004970:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004974:	f04f 0901 	mov.w	r9, #1
 8004978:	4623      	mov	r3, r4
 800497a:	469a      	mov	sl, r3
 800497c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004980:	b10a      	cbz	r2, 8004986 <_vfiprintf_r+0x86>
 8004982:	2a25      	cmp	r2, #37	@ 0x25
 8004984:	d1f9      	bne.n	800497a <_vfiprintf_r+0x7a>
 8004986:	ebba 0b04 	subs.w	fp, sl, r4
 800498a:	d00b      	beq.n	80049a4 <_vfiprintf_r+0xa4>
 800498c:	465b      	mov	r3, fp
 800498e:	4622      	mov	r2, r4
 8004990:	4629      	mov	r1, r5
 8004992:	4630      	mov	r0, r6
 8004994:	f7ff ffa1 	bl	80048da <__sfputs_r>
 8004998:	3001      	adds	r0, #1
 800499a:	f000 80a7 	beq.w	8004aec <_vfiprintf_r+0x1ec>
 800499e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80049a0:	445a      	add	r2, fp
 80049a2:	9209      	str	r2, [sp, #36]	@ 0x24
 80049a4:	f89a 3000 	ldrb.w	r3, [sl]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	f000 809f 	beq.w	8004aec <_vfiprintf_r+0x1ec>
 80049ae:	2300      	movs	r3, #0
 80049b0:	f04f 32ff 	mov.w	r2, #4294967295
 80049b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80049b8:	f10a 0a01 	add.w	sl, sl, #1
 80049bc:	9304      	str	r3, [sp, #16]
 80049be:	9307      	str	r3, [sp, #28]
 80049c0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80049c4:	931a      	str	r3, [sp, #104]	@ 0x68
 80049c6:	4654      	mov	r4, sl
 80049c8:	2205      	movs	r2, #5
 80049ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80049ce:	4853      	ldr	r0, [pc, #332]	@ (8004b1c <_vfiprintf_r+0x21c>)
 80049d0:	f7fb fc46 	bl	8000260 <memchr>
 80049d4:	9a04      	ldr	r2, [sp, #16]
 80049d6:	b9d8      	cbnz	r0, 8004a10 <_vfiprintf_r+0x110>
 80049d8:	06d1      	lsls	r1, r2, #27
 80049da:	bf44      	itt	mi
 80049dc:	2320      	movmi	r3, #32
 80049de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80049e2:	0713      	lsls	r3, r2, #28
 80049e4:	bf44      	itt	mi
 80049e6:	232b      	movmi	r3, #43	@ 0x2b
 80049e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80049ec:	f89a 3000 	ldrb.w	r3, [sl]
 80049f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80049f2:	d015      	beq.n	8004a20 <_vfiprintf_r+0x120>
 80049f4:	9a07      	ldr	r2, [sp, #28]
 80049f6:	4654      	mov	r4, sl
 80049f8:	2000      	movs	r0, #0
 80049fa:	f04f 0c0a 	mov.w	ip, #10
 80049fe:	4621      	mov	r1, r4
 8004a00:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004a04:	3b30      	subs	r3, #48	@ 0x30
 8004a06:	2b09      	cmp	r3, #9
 8004a08:	d94b      	bls.n	8004aa2 <_vfiprintf_r+0x1a2>
 8004a0a:	b1b0      	cbz	r0, 8004a3a <_vfiprintf_r+0x13a>
 8004a0c:	9207      	str	r2, [sp, #28]
 8004a0e:	e014      	b.n	8004a3a <_vfiprintf_r+0x13a>
 8004a10:	eba0 0308 	sub.w	r3, r0, r8
 8004a14:	fa09 f303 	lsl.w	r3, r9, r3
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	9304      	str	r3, [sp, #16]
 8004a1c:	46a2      	mov	sl, r4
 8004a1e:	e7d2      	b.n	80049c6 <_vfiprintf_r+0xc6>
 8004a20:	9b03      	ldr	r3, [sp, #12]
 8004a22:	1d19      	adds	r1, r3, #4
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	9103      	str	r1, [sp, #12]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	bfbb      	ittet	lt
 8004a2c:	425b      	neglt	r3, r3
 8004a2e:	f042 0202 	orrlt.w	r2, r2, #2
 8004a32:	9307      	strge	r3, [sp, #28]
 8004a34:	9307      	strlt	r3, [sp, #28]
 8004a36:	bfb8      	it	lt
 8004a38:	9204      	strlt	r2, [sp, #16]
 8004a3a:	7823      	ldrb	r3, [r4, #0]
 8004a3c:	2b2e      	cmp	r3, #46	@ 0x2e
 8004a3e:	d10a      	bne.n	8004a56 <_vfiprintf_r+0x156>
 8004a40:	7863      	ldrb	r3, [r4, #1]
 8004a42:	2b2a      	cmp	r3, #42	@ 0x2a
 8004a44:	d132      	bne.n	8004aac <_vfiprintf_r+0x1ac>
 8004a46:	9b03      	ldr	r3, [sp, #12]
 8004a48:	1d1a      	adds	r2, r3, #4
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	9203      	str	r2, [sp, #12]
 8004a4e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004a52:	3402      	adds	r4, #2
 8004a54:	9305      	str	r3, [sp, #20]
 8004a56:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004b2c <_vfiprintf_r+0x22c>
 8004a5a:	7821      	ldrb	r1, [r4, #0]
 8004a5c:	2203      	movs	r2, #3
 8004a5e:	4650      	mov	r0, sl
 8004a60:	f7fb fbfe 	bl	8000260 <memchr>
 8004a64:	b138      	cbz	r0, 8004a76 <_vfiprintf_r+0x176>
 8004a66:	9b04      	ldr	r3, [sp, #16]
 8004a68:	eba0 000a 	sub.w	r0, r0, sl
 8004a6c:	2240      	movs	r2, #64	@ 0x40
 8004a6e:	4082      	lsls	r2, r0
 8004a70:	4313      	orrs	r3, r2
 8004a72:	3401      	adds	r4, #1
 8004a74:	9304      	str	r3, [sp, #16]
 8004a76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a7a:	4829      	ldr	r0, [pc, #164]	@ (8004b20 <_vfiprintf_r+0x220>)
 8004a7c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004a80:	2206      	movs	r2, #6
 8004a82:	f7fb fbed 	bl	8000260 <memchr>
 8004a86:	2800      	cmp	r0, #0
 8004a88:	d03f      	beq.n	8004b0a <_vfiprintf_r+0x20a>
 8004a8a:	4b26      	ldr	r3, [pc, #152]	@ (8004b24 <_vfiprintf_r+0x224>)
 8004a8c:	bb1b      	cbnz	r3, 8004ad6 <_vfiprintf_r+0x1d6>
 8004a8e:	9b03      	ldr	r3, [sp, #12]
 8004a90:	3307      	adds	r3, #7
 8004a92:	f023 0307 	bic.w	r3, r3, #7
 8004a96:	3308      	adds	r3, #8
 8004a98:	9303      	str	r3, [sp, #12]
 8004a9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a9c:	443b      	add	r3, r7
 8004a9e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004aa0:	e76a      	b.n	8004978 <_vfiprintf_r+0x78>
 8004aa2:	fb0c 3202 	mla	r2, ip, r2, r3
 8004aa6:	460c      	mov	r4, r1
 8004aa8:	2001      	movs	r0, #1
 8004aaa:	e7a8      	b.n	80049fe <_vfiprintf_r+0xfe>
 8004aac:	2300      	movs	r3, #0
 8004aae:	3401      	adds	r4, #1
 8004ab0:	9305      	str	r3, [sp, #20]
 8004ab2:	4619      	mov	r1, r3
 8004ab4:	f04f 0c0a 	mov.w	ip, #10
 8004ab8:	4620      	mov	r0, r4
 8004aba:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004abe:	3a30      	subs	r2, #48	@ 0x30
 8004ac0:	2a09      	cmp	r2, #9
 8004ac2:	d903      	bls.n	8004acc <_vfiprintf_r+0x1cc>
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d0c6      	beq.n	8004a56 <_vfiprintf_r+0x156>
 8004ac8:	9105      	str	r1, [sp, #20]
 8004aca:	e7c4      	b.n	8004a56 <_vfiprintf_r+0x156>
 8004acc:	fb0c 2101 	mla	r1, ip, r1, r2
 8004ad0:	4604      	mov	r4, r0
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	e7f0      	b.n	8004ab8 <_vfiprintf_r+0x1b8>
 8004ad6:	ab03      	add	r3, sp, #12
 8004ad8:	9300      	str	r3, [sp, #0]
 8004ada:	462a      	mov	r2, r5
 8004adc:	4b12      	ldr	r3, [pc, #72]	@ (8004b28 <_vfiprintf_r+0x228>)
 8004ade:	a904      	add	r1, sp, #16
 8004ae0:	4630      	mov	r0, r6
 8004ae2:	f3af 8000 	nop.w
 8004ae6:	4607      	mov	r7, r0
 8004ae8:	1c78      	adds	r0, r7, #1
 8004aea:	d1d6      	bne.n	8004a9a <_vfiprintf_r+0x19a>
 8004aec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004aee:	07d9      	lsls	r1, r3, #31
 8004af0:	d405      	bmi.n	8004afe <_vfiprintf_r+0x1fe>
 8004af2:	89ab      	ldrh	r3, [r5, #12]
 8004af4:	059a      	lsls	r2, r3, #22
 8004af6:	d402      	bmi.n	8004afe <_vfiprintf_r+0x1fe>
 8004af8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004afa:	f7ff fe77 	bl	80047ec <__retarget_lock_release_recursive>
 8004afe:	89ab      	ldrh	r3, [r5, #12]
 8004b00:	065b      	lsls	r3, r3, #25
 8004b02:	f53f af1f 	bmi.w	8004944 <_vfiprintf_r+0x44>
 8004b06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004b08:	e71e      	b.n	8004948 <_vfiprintf_r+0x48>
 8004b0a:	ab03      	add	r3, sp, #12
 8004b0c:	9300      	str	r3, [sp, #0]
 8004b0e:	462a      	mov	r2, r5
 8004b10:	4b05      	ldr	r3, [pc, #20]	@ (8004b28 <_vfiprintf_r+0x228>)
 8004b12:	a904      	add	r1, sp, #16
 8004b14:	4630      	mov	r0, r6
 8004b16:	f000 f879 	bl	8004c0c <_printf_i>
 8004b1a:	e7e4      	b.n	8004ae6 <_vfiprintf_r+0x1e6>
 8004b1c:	080056ec 	.word	0x080056ec
 8004b20:	080056f6 	.word	0x080056f6
 8004b24:	00000000 	.word	0x00000000
 8004b28:	080048db 	.word	0x080048db
 8004b2c:	080056f2 	.word	0x080056f2

08004b30 <_printf_common>:
 8004b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b34:	4616      	mov	r6, r2
 8004b36:	4698      	mov	r8, r3
 8004b38:	688a      	ldr	r2, [r1, #8]
 8004b3a:	690b      	ldr	r3, [r1, #16]
 8004b3c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004b40:	4293      	cmp	r3, r2
 8004b42:	bfb8      	it	lt
 8004b44:	4613      	movlt	r3, r2
 8004b46:	6033      	str	r3, [r6, #0]
 8004b48:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004b4c:	4607      	mov	r7, r0
 8004b4e:	460c      	mov	r4, r1
 8004b50:	b10a      	cbz	r2, 8004b56 <_printf_common+0x26>
 8004b52:	3301      	adds	r3, #1
 8004b54:	6033      	str	r3, [r6, #0]
 8004b56:	6823      	ldr	r3, [r4, #0]
 8004b58:	0699      	lsls	r1, r3, #26
 8004b5a:	bf42      	ittt	mi
 8004b5c:	6833      	ldrmi	r3, [r6, #0]
 8004b5e:	3302      	addmi	r3, #2
 8004b60:	6033      	strmi	r3, [r6, #0]
 8004b62:	6825      	ldr	r5, [r4, #0]
 8004b64:	f015 0506 	ands.w	r5, r5, #6
 8004b68:	d106      	bne.n	8004b78 <_printf_common+0x48>
 8004b6a:	f104 0a19 	add.w	sl, r4, #25
 8004b6e:	68e3      	ldr	r3, [r4, #12]
 8004b70:	6832      	ldr	r2, [r6, #0]
 8004b72:	1a9b      	subs	r3, r3, r2
 8004b74:	42ab      	cmp	r3, r5
 8004b76:	dc26      	bgt.n	8004bc6 <_printf_common+0x96>
 8004b78:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004b7c:	6822      	ldr	r2, [r4, #0]
 8004b7e:	3b00      	subs	r3, #0
 8004b80:	bf18      	it	ne
 8004b82:	2301      	movne	r3, #1
 8004b84:	0692      	lsls	r2, r2, #26
 8004b86:	d42b      	bmi.n	8004be0 <_printf_common+0xb0>
 8004b88:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004b8c:	4641      	mov	r1, r8
 8004b8e:	4638      	mov	r0, r7
 8004b90:	47c8      	blx	r9
 8004b92:	3001      	adds	r0, #1
 8004b94:	d01e      	beq.n	8004bd4 <_printf_common+0xa4>
 8004b96:	6823      	ldr	r3, [r4, #0]
 8004b98:	6922      	ldr	r2, [r4, #16]
 8004b9a:	f003 0306 	and.w	r3, r3, #6
 8004b9e:	2b04      	cmp	r3, #4
 8004ba0:	bf02      	ittt	eq
 8004ba2:	68e5      	ldreq	r5, [r4, #12]
 8004ba4:	6833      	ldreq	r3, [r6, #0]
 8004ba6:	1aed      	subeq	r5, r5, r3
 8004ba8:	68a3      	ldr	r3, [r4, #8]
 8004baa:	bf0c      	ite	eq
 8004bac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004bb0:	2500      	movne	r5, #0
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	bfc4      	itt	gt
 8004bb6:	1a9b      	subgt	r3, r3, r2
 8004bb8:	18ed      	addgt	r5, r5, r3
 8004bba:	2600      	movs	r6, #0
 8004bbc:	341a      	adds	r4, #26
 8004bbe:	42b5      	cmp	r5, r6
 8004bc0:	d11a      	bne.n	8004bf8 <_printf_common+0xc8>
 8004bc2:	2000      	movs	r0, #0
 8004bc4:	e008      	b.n	8004bd8 <_printf_common+0xa8>
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	4652      	mov	r2, sl
 8004bca:	4641      	mov	r1, r8
 8004bcc:	4638      	mov	r0, r7
 8004bce:	47c8      	blx	r9
 8004bd0:	3001      	adds	r0, #1
 8004bd2:	d103      	bne.n	8004bdc <_printf_common+0xac>
 8004bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8004bd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bdc:	3501      	adds	r5, #1
 8004bde:	e7c6      	b.n	8004b6e <_printf_common+0x3e>
 8004be0:	18e1      	adds	r1, r4, r3
 8004be2:	1c5a      	adds	r2, r3, #1
 8004be4:	2030      	movs	r0, #48	@ 0x30
 8004be6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004bea:	4422      	add	r2, r4
 8004bec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004bf0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004bf4:	3302      	adds	r3, #2
 8004bf6:	e7c7      	b.n	8004b88 <_printf_common+0x58>
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	4622      	mov	r2, r4
 8004bfc:	4641      	mov	r1, r8
 8004bfe:	4638      	mov	r0, r7
 8004c00:	47c8      	blx	r9
 8004c02:	3001      	adds	r0, #1
 8004c04:	d0e6      	beq.n	8004bd4 <_printf_common+0xa4>
 8004c06:	3601      	adds	r6, #1
 8004c08:	e7d9      	b.n	8004bbe <_printf_common+0x8e>
	...

08004c0c <_printf_i>:
 8004c0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c10:	7e0f      	ldrb	r7, [r1, #24]
 8004c12:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004c14:	2f78      	cmp	r7, #120	@ 0x78
 8004c16:	4691      	mov	r9, r2
 8004c18:	4680      	mov	r8, r0
 8004c1a:	460c      	mov	r4, r1
 8004c1c:	469a      	mov	sl, r3
 8004c1e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004c22:	d807      	bhi.n	8004c34 <_printf_i+0x28>
 8004c24:	2f62      	cmp	r7, #98	@ 0x62
 8004c26:	d80a      	bhi.n	8004c3e <_printf_i+0x32>
 8004c28:	2f00      	cmp	r7, #0
 8004c2a:	f000 80d1 	beq.w	8004dd0 <_printf_i+0x1c4>
 8004c2e:	2f58      	cmp	r7, #88	@ 0x58
 8004c30:	f000 80b8 	beq.w	8004da4 <_printf_i+0x198>
 8004c34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004c38:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004c3c:	e03a      	b.n	8004cb4 <_printf_i+0xa8>
 8004c3e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004c42:	2b15      	cmp	r3, #21
 8004c44:	d8f6      	bhi.n	8004c34 <_printf_i+0x28>
 8004c46:	a101      	add	r1, pc, #4	@ (adr r1, 8004c4c <_printf_i+0x40>)
 8004c48:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004c4c:	08004ca5 	.word	0x08004ca5
 8004c50:	08004cb9 	.word	0x08004cb9
 8004c54:	08004c35 	.word	0x08004c35
 8004c58:	08004c35 	.word	0x08004c35
 8004c5c:	08004c35 	.word	0x08004c35
 8004c60:	08004c35 	.word	0x08004c35
 8004c64:	08004cb9 	.word	0x08004cb9
 8004c68:	08004c35 	.word	0x08004c35
 8004c6c:	08004c35 	.word	0x08004c35
 8004c70:	08004c35 	.word	0x08004c35
 8004c74:	08004c35 	.word	0x08004c35
 8004c78:	08004db7 	.word	0x08004db7
 8004c7c:	08004ce3 	.word	0x08004ce3
 8004c80:	08004d71 	.word	0x08004d71
 8004c84:	08004c35 	.word	0x08004c35
 8004c88:	08004c35 	.word	0x08004c35
 8004c8c:	08004dd9 	.word	0x08004dd9
 8004c90:	08004c35 	.word	0x08004c35
 8004c94:	08004ce3 	.word	0x08004ce3
 8004c98:	08004c35 	.word	0x08004c35
 8004c9c:	08004c35 	.word	0x08004c35
 8004ca0:	08004d79 	.word	0x08004d79
 8004ca4:	6833      	ldr	r3, [r6, #0]
 8004ca6:	1d1a      	adds	r2, r3, #4
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	6032      	str	r2, [r6, #0]
 8004cac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004cb0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	e09c      	b.n	8004df2 <_printf_i+0x1e6>
 8004cb8:	6833      	ldr	r3, [r6, #0]
 8004cba:	6820      	ldr	r0, [r4, #0]
 8004cbc:	1d19      	adds	r1, r3, #4
 8004cbe:	6031      	str	r1, [r6, #0]
 8004cc0:	0606      	lsls	r6, r0, #24
 8004cc2:	d501      	bpl.n	8004cc8 <_printf_i+0xbc>
 8004cc4:	681d      	ldr	r5, [r3, #0]
 8004cc6:	e003      	b.n	8004cd0 <_printf_i+0xc4>
 8004cc8:	0645      	lsls	r5, r0, #25
 8004cca:	d5fb      	bpl.n	8004cc4 <_printf_i+0xb8>
 8004ccc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004cd0:	2d00      	cmp	r5, #0
 8004cd2:	da03      	bge.n	8004cdc <_printf_i+0xd0>
 8004cd4:	232d      	movs	r3, #45	@ 0x2d
 8004cd6:	426d      	negs	r5, r5
 8004cd8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004cdc:	4858      	ldr	r0, [pc, #352]	@ (8004e40 <_printf_i+0x234>)
 8004cde:	230a      	movs	r3, #10
 8004ce0:	e011      	b.n	8004d06 <_printf_i+0xfa>
 8004ce2:	6821      	ldr	r1, [r4, #0]
 8004ce4:	6833      	ldr	r3, [r6, #0]
 8004ce6:	0608      	lsls	r0, r1, #24
 8004ce8:	f853 5b04 	ldr.w	r5, [r3], #4
 8004cec:	d402      	bmi.n	8004cf4 <_printf_i+0xe8>
 8004cee:	0649      	lsls	r1, r1, #25
 8004cf0:	bf48      	it	mi
 8004cf2:	b2ad      	uxthmi	r5, r5
 8004cf4:	2f6f      	cmp	r7, #111	@ 0x6f
 8004cf6:	4852      	ldr	r0, [pc, #328]	@ (8004e40 <_printf_i+0x234>)
 8004cf8:	6033      	str	r3, [r6, #0]
 8004cfa:	bf14      	ite	ne
 8004cfc:	230a      	movne	r3, #10
 8004cfe:	2308      	moveq	r3, #8
 8004d00:	2100      	movs	r1, #0
 8004d02:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004d06:	6866      	ldr	r6, [r4, #4]
 8004d08:	60a6      	str	r6, [r4, #8]
 8004d0a:	2e00      	cmp	r6, #0
 8004d0c:	db05      	blt.n	8004d1a <_printf_i+0x10e>
 8004d0e:	6821      	ldr	r1, [r4, #0]
 8004d10:	432e      	orrs	r6, r5
 8004d12:	f021 0104 	bic.w	r1, r1, #4
 8004d16:	6021      	str	r1, [r4, #0]
 8004d18:	d04b      	beq.n	8004db2 <_printf_i+0x1a6>
 8004d1a:	4616      	mov	r6, r2
 8004d1c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004d20:	fb03 5711 	mls	r7, r3, r1, r5
 8004d24:	5dc7      	ldrb	r7, [r0, r7]
 8004d26:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004d2a:	462f      	mov	r7, r5
 8004d2c:	42bb      	cmp	r3, r7
 8004d2e:	460d      	mov	r5, r1
 8004d30:	d9f4      	bls.n	8004d1c <_printf_i+0x110>
 8004d32:	2b08      	cmp	r3, #8
 8004d34:	d10b      	bne.n	8004d4e <_printf_i+0x142>
 8004d36:	6823      	ldr	r3, [r4, #0]
 8004d38:	07df      	lsls	r7, r3, #31
 8004d3a:	d508      	bpl.n	8004d4e <_printf_i+0x142>
 8004d3c:	6923      	ldr	r3, [r4, #16]
 8004d3e:	6861      	ldr	r1, [r4, #4]
 8004d40:	4299      	cmp	r1, r3
 8004d42:	bfde      	ittt	le
 8004d44:	2330      	movle	r3, #48	@ 0x30
 8004d46:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004d4a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004d4e:	1b92      	subs	r2, r2, r6
 8004d50:	6122      	str	r2, [r4, #16]
 8004d52:	f8cd a000 	str.w	sl, [sp]
 8004d56:	464b      	mov	r3, r9
 8004d58:	aa03      	add	r2, sp, #12
 8004d5a:	4621      	mov	r1, r4
 8004d5c:	4640      	mov	r0, r8
 8004d5e:	f7ff fee7 	bl	8004b30 <_printf_common>
 8004d62:	3001      	adds	r0, #1
 8004d64:	d14a      	bne.n	8004dfc <_printf_i+0x1f0>
 8004d66:	f04f 30ff 	mov.w	r0, #4294967295
 8004d6a:	b004      	add	sp, #16
 8004d6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d70:	6823      	ldr	r3, [r4, #0]
 8004d72:	f043 0320 	orr.w	r3, r3, #32
 8004d76:	6023      	str	r3, [r4, #0]
 8004d78:	4832      	ldr	r0, [pc, #200]	@ (8004e44 <_printf_i+0x238>)
 8004d7a:	2778      	movs	r7, #120	@ 0x78
 8004d7c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004d80:	6823      	ldr	r3, [r4, #0]
 8004d82:	6831      	ldr	r1, [r6, #0]
 8004d84:	061f      	lsls	r7, r3, #24
 8004d86:	f851 5b04 	ldr.w	r5, [r1], #4
 8004d8a:	d402      	bmi.n	8004d92 <_printf_i+0x186>
 8004d8c:	065f      	lsls	r7, r3, #25
 8004d8e:	bf48      	it	mi
 8004d90:	b2ad      	uxthmi	r5, r5
 8004d92:	6031      	str	r1, [r6, #0]
 8004d94:	07d9      	lsls	r1, r3, #31
 8004d96:	bf44      	itt	mi
 8004d98:	f043 0320 	orrmi.w	r3, r3, #32
 8004d9c:	6023      	strmi	r3, [r4, #0]
 8004d9e:	b11d      	cbz	r5, 8004da8 <_printf_i+0x19c>
 8004da0:	2310      	movs	r3, #16
 8004da2:	e7ad      	b.n	8004d00 <_printf_i+0xf4>
 8004da4:	4826      	ldr	r0, [pc, #152]	@ (8004e40 <_printf_i+0x234>)
 8004da6:	e7e9      	b.n	8004d7c <_printf_i+0x170>
 8004da8:	6823      	ldr	r3, [r4, #0]
 8004daa:	f023 0320 	bic.w	r3, r3, #32
 8004dae:	6023      	str	r3, [r4, #0]
 8004db0:	e7f6      	b.n	8004da0 <_printf_i+0x194>
 8004db2:	4616      	mov	r6, r2
 8004db4:	e7bd      	b.n	8004d32 <_printf_i+0x126>
 8004db6:	6833      	ldr	r3, [r6, #0]
 8004db8:	6825      	ldr	r5, [r4, #0]
 8004dba:	6961      	ldr	r1, [r4, #20]
 8004dbc:	1d18      	adds	r0, r3, #4
 8004dbe:	6030      	str	r0, [r6, #0]
 8004dc0:	062e      	lsls	r6, r5, #24
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	d501      	bpl.n	8004dca <_printf_i+0x1be>
 8004dc6:	6019      	str	r1, [r3, #0]
 8004dc8:	e002      	b.n	8004dd0 <_printf_i+0x1c4>
 8004dca:	0668      	lsls	r0, r5, #25
 8004dcc:	d5fb      	bpl.n	8004dc6 <_printf_i+0x1ba>
 8004dce:	8019      	strh	r1, [r3, #0]
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	6123      	str	r3, [r4, #16]
 8004dd4:	4616      	mov	r6, r2
 8004dd6:	e7bc      	b.n	8004d52 <_printf_i+0x146>
 8004dd8:	6833      	ldr	r3, [r6, #0]
 8004dda:	1d1a      	adds	r2, r3, #4
 8004ddc:	6032      	str	r2, [r6, #0]
 8004dde:	681e      	ldr	r6, [r3, #0]
 8004de0:	6862      	ldr	r2, [r4, #4]
 8004de2:	2100      	movs	r1, #0
 8004de4:	4630      	mov	r0, r6
 8004de6:	f7fb fa3b 	bl	8000260 <memchr>
 8004dea:	b108      	cbz	r0, 8004df0 <_printf_i+0x1e4>
 8004dec:	1b80      	subs	r0, r0, r6
 8004dee:	6060      	str	r0, [r4, #4]
 8004df0:	6863      	ldr	r3, [r4, #4]
 8004df2:	6123      	str	r3, [r4, #16]
 8004df4:	2300      	movs	r3, #0
 8004df6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004dfa:	e7aa      	b.n	8004d52 <_printf_i+0x146>
 8004dfc:	6923      	ldr	r3, [r4, #16]
 8004dfe:	4632      	mov	r2, r6
 8004e00:	4649      	mov	r1, r9
 8004e02:	4640      	mov	r0, r8
 8004e04:	47d0      	blx	sl
 8004e06:	3001      	adds	r0, #1
 8004e08:	d0ad      	beq.n	8004d66 <_printf_i+0x15a>
 8004e0a:	6823      	ldr	r3, [r4, #0]
 8004e0c:	079b      	lsls	r3, r3, #30
 8004e0e:	d413      	bmi.n	8004e38 <_printf_i+0x22c>
 8004e10:	68e0      	ldr	r0, [r4, #12]
 8004e12:	9b03      	ldr	r3, [sp, #12]
 8004e14:	4298      	cmp	r0, r3
 8004e16:	bfb8      	it	lt
 8004e18:	4618      	movlt	r0, r3
 8004e1a:	e7a6      	b.n	8004d6a <_printf_i+0x15e>
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	4632      	mov	r2, r6
 8004e20:	4649      	mov	r1, r9
 8004e22:	4640      	mov	r0, r8
 8004e24:	47d0      	blx	sl
 8004e26:	3001      	adds	r0, #1
 8004e28:	d09d      	beq.n	8004d66 <_printf_i+0x15a>
 8004e2a:	3501      	adds	r5, #1
 8004e2c:	68e3      	ldr	r3, [r4, #12]
 8004e2e:	9903      	ldr	r1, [sp, #12]
 8004e30:	1a5b      	subs	r3, r3, r1
 8004e32:	42ab      	cmp	r3, r5
 8004e34:	dcf2      	bgt.n	8004e1c <_printf_i+0x210>
 8004e36:	e7eb      	b.n	8004e10 <_printf_i+0x204>
 8004e38:	2500      	movs	r5, #0
 8004e3a:	f104 0619 	add.w	r6, r4, #25
 8004e3e:	e7f5      	b.n	8004e2c <_printf_i+0x220>
 8004e40:	08005649 	.word	0x08005649
 8004e44:	080056fd 	.word	0x080056fd

08004e48 <__sflush_r>:
 8004e48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004e4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e50:	0716      	lsls	r6, r2, #28
 8004e52:	4605      	mov	r5, r0
 8004e54:	460c      	mov	r4, r1
 8004e56:	d454      	bmi.n	8004f02 <__sflush_r+0xba>
 8004e58:	684b      	ldr	r3, [r1, #4]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	dc02      	bgt.n	8004e64 <__sflush_r+0x1c>
 8004e5e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	dd48      	ble.n	8004ef6 <__sflush_r+0xae>
 8004e64:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004e66:	2e00      	cmp	r6, #0
 8004e68:	d045      	beq.n	8004ef6 <__sflush_r+0xae>
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004e70:	682f      	ldr	r7, [r5, #0]
 8004e72:	6a21      	ldr	r1, [r4, #32]
 8004e74:	602b      	str	r3, [r5, #0]
 8004e76:	d030      	beq.n	8004eda <__sflush_r+0x92>
 8004e78:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004e7a:	89a3      	ldrh	r3, [r4, #12]
 8004e7c:	0759      	lsls	r1, r3, #29
 8004e7e:	d505      	bpl.n	8004e8c <__sflush_r+0x44>
 8004e80:	6863      	ldr	r3, [r4, #4]
 8004e82:	1ad2      	subs	r2, r2, r3
 8004e84:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004e86:	b10b      	cbz	r3, 8004e8c <__sflush_r+0x44>
 8004e88:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004e8a:	1ad2      	subs	r2, r2, r3
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004e90:	6a21      	ldr	r1, [r4, #32]
 8004e92:	4628      	mov	r0, r5
 8004e94:	47b0      	blx	r6
 8004e96:	1c43      	adds	r3, r0, #1
 8004e98:	89a3      	ldrh	r3, [r4, #12]
 8004e9a:	d106      	bne.n	8004eaa <__sflush_r+0x62>
 8004e9c:	6829      	ldr	r1, [r5, #0]
 8004e9e:	291d      	cmp	r1, #29
 8004ea0:	d82b      	bhi.n	8004efa <__sflush_r+0xb2>
 8004ea2:	4a2a      	ldr	r2, [pc, #168]	@ (8004f4c <__sflush_r+0x104>)
 8004ea4:	40ca      	lsrs	r2, r1
 8004ea6:	07d6      	lsls	r6, r2, #31
 8004ea8:	d527      	bpl.n	8004efa <__sflush_r+0xb2>
 8004eaa:	2200      	movs	r2, #0
 8004eac:	6062      	str	r2, [r4, #4]
 8004eae:	04d9      	lsls	r1, r3, #19
 8004eb0:	6922      	ldr	r2, [r4, #16]
 8004eb2:	6022      	str	r2, [r4, #0]
 8004eb4:	d504      	bpl.n	8004ec0 <__sflush_r+0x78>
 8004eb6:	1c42      	adds	r2, r0, #1
 8004eb8:	d101      	bne.n	8004ebe <__sflush_r+0x76>
 8004eba:	682b      	ldr	r3, [r5, #0]
 8004ebc:	b903      	cbnz	r3, 8004ec0 <__sflush_r+0x78>
 8004ebe:	6560      	str	r0, [r4, #84]	@ 0x54
 8004ec0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004ec2:	602f      	str	r7, [r5, #0]
 8004ec4:	b1b9      	cbz	r1, 8004ef6 <__sflush_r+0xae>
 8004ec6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004eca:	4299      	cmp	r1, r3
 8004ecc:	d002      	beq.n	8004ed4 <__sflush_r+0x8c>
 8004ece:	4628      	mov	r0, r5
 8004ed0:	f7ff fca2 	bl	8004818 <_free_r>
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	6363      	str	r3, [r4, #52]	@ 0x34
 8004ed8:	e00d      	b.n	8004ef6 <__sflush_r+0xae>
 8004eda:	2301      	movs	r3, #1
 8004edc:	4628      	mov	r0, r5
 8004ede:	47b0      	blx	r6
 8004ee0:	4602      	mov	r2, r0
 8004ee2:	1c50      	adds	r0, r2, #1
 8004ee4:	d1c9      	bne.n	8004e7a <__sflush_r+0x32>
 8004ee6:	682b      	ldr	r3, [r5, #0]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d0c6      	beq.n	8004e7a <__sflush_r+0x32>
 8004eec:	2b1d      	cmp	r3, #29
 8004eee:	d001      	beq.n	8004ef4 <__sflush_r+0xac>
 8004ef0:	2b16      	cmp	r3, #22
 8004ef2:	d11e      	bne.n	8004f32 <__sflush_r+0xea>
 8004ef4:	602f      	str	r7, [r5, #0]
 8004ef6:	2000      	movs	r0, #0
 8004ef8:	e022      	b.n	8004f40 <__sflush_r+0xf8>
 8004efa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004efe:	b21b      	sxth	r3, r3
 8004f00:	e01b      	b.n	8004f3a <__sflush_r+0xf2>
 8004f02:	690f      	ldr	r7, [r1, #16]
 8004f04:	2f00      	cmp	r7, #0
 8004f06:	d0f6      	beq.n	8004ef6 <__sflush_r+0xae>
 8004f08:	0793      	lsls	r3, r2, #30
 8004f0a:	680e      	ldr	r6, [r1, #0]
 8004f0c:	bf08      	it	eq
 8004f0e:	694b      	ldreq	r3, [r1, #20]
 8004f10:	600f      	str	r7, [r1, #0]
 8004f12:	bf18      	it	ne
 8004f14:	2300      	movne	r3, #0
 8004f16:	eba6 0807 	sub.w	r8, r6, r7
 8004f1a:	608b      	str	r3, [r1, #8]
 8004f1c:	f1b8 0f00 	cmp.w	r8, #0
 8004f20:	dde9      	ble.n	8004ef6 <__sflush_r+0xae>
 8004f22:	6a21      	ldr	r1, [r4, #32]
 8004f24:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004f26:	4643      	mov	r3, r8
 8004f28:	463a      	mov	r2, r7
 8004f2a:	4628      	mov	r0, r5
 8004f2c:	47b0      	blx	r6
 8004f2e:	2800      	cmp	r0, #0
 8004f30:	dc08      	bgt.n	8004f44 <__sflush_r+0xfc>
 8004f32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004f3a:	81a3      	strh	r3, [r4, #12]
 8004f3c:	f04f 30ff 	mov.w	r0, #4294967295
 8004f40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f44:	4407      	add	r7, r0
 8004f46:	eba8 0800 	sub.w	r8, r8, r0
 8004f4a:	e7e7      	b.n	8004f1c <__sflush_r+0xd4>
 8004f4c:	20400001 	.word	0x20400001

08004f50 <_fflush_r>:
 8004f50:	b538      	push	{r3, r4, r5, lr}
 8004f52:	690b      	ldr	r3, [r1, #16]
 8004f54:	4605      	mov	r5, r0
 8004f56:	460c      	mov	r4, r1
 8004f58:	b913      	cbnz	r3, 8004f60 <_fflush_r+0x10>
 8004f5a:	2500      	movs	r5, #0
 8004f5c:	4628      	mov	r0, r5
 8004f5e:	bd38      	pop	{r3, r4, r5, pc}
 8004f60:	b118      	cbz	r0, 8004f6a <_fflush_r+0x1a>
 8004f62:	6a03      	ldr	r3, [r0, #32]
 8004f64:	b90b      	cbnz	r3, 8004f6a <_fflush_r+0x1a>
 8004f66:	f7ff fb11 	bl	800458c <__sinit>
 8004f6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d0f3      	beq.n	8004f5a <_fflush_r+0xa>
 8004f72:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004f74:	07d0      	lsls	r0, r2, #31
 8004f76:	d404      	bmi.n	8004f82 <_fflush_r+0x32>
 8004f78:	0599      	lsls	r1, r3, #22
 8004f7a:	d402      	bmi.n	8004f82 <_fflush_r+0x32>
 8004f7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004f7e:	f7ff fc34 	bl	80047ea <__retarget_lock_acquire_recursive>
 8004f82:	4628      	mov	r0, r5
 8004f84:	4621      	mov	r1, r4
 8004f86:	f7ff ff5f 	bl	8004e48 <__sflush_r>
 8004f8a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004f8c:	07da      	lsls	r2, r3, #31
 8004f8e:	4605      	mov	r5, r0
 8004f90:	d4e4      	bmi.n	8004f5c <_fflush_r+0xc>
 8004f92:	89a3      	ldrh	r3, [r4, #12]
 8004f94:	059b      	lsls	r3, r3, #22
 8004f96:	d4e1      	bmi.n	8004f5c <_fflush_r+0xc>
 8004f98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004f9a:	f7ff fc27 	bl	80047ec <__retarget_lock_release_recursive>
 8004f9e:	e7dd      	b.n	8004f5c <_fflush_r+0xc>

08004fa0 <__swbuf_r>:
 8004fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fa2:	460e      	mov	r6, r1
 8004fa4:	4614      	mov	r4, r2
 8004fa6:	4605      	mov	r5, r0
 8004fa8:	b118      	cbz	r0, 8004fb2 <__swbuf_r+0x12>
 8004faa:	6a03      	ldr	r3, [r0, #32]
 8004fac:	b90b      	cbnz	r3, 8004fb2 <__swbuf_r+0x12>
 8004fae:	f7ff faed 	bl	800458c <__sinit>
 8004fb2:	69a3      	ldr	r3, [r4, #24]
 8004fb4:	60a3      	str	r3, [r4, #8]
 8004fb6:	89a3      	ldrh	r3, [r4, #12]
 8004fb8:	071a      	lsls	r2, r3, #28
 8004fba:	d501      	bpl.n	8004fc0 <__swbuf_r+0x20>
 8004fbc:	6923      	ldr	r3, [r4, #16]
 8004fbe:	b943      	cbnz	r3, 8004fd2 <__swbuf_r+0x32>
 8004fc0:	4621      	mov	r1, r4
 8004fc2:	4628      	mov	r0, r5
 8004fc4:	f000 f82a 	bl	800501c <__swsetup_r>
 8004fc8:	b118      	cbz	r0, 8004fd2 <__swbuf_r+0x32>
 8004fca:	f04f 37ff 	mov.w	r7, #4294967295
 8004fce:	4638      	mov	r0, r7
 8004fd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004fd2:	6823      	ldr	r3, [r4, #0]
 8004fd4:	6922      	ldr	r2, [r4, #16]
 8004fd6:	1a98      	subs	r0, r3, r2
 8004fd8:	6963      	ldr	r3, [r4, #20]
 8004fda:	b2f6      	uxtb	r6, r6
 8004fdc:	4283      	cmp	r3, r0
 8004fde:	4637      	mov	r7, r6
 8004fe0:	dc05      	bgt.n	8004fee <__swbuf_r+0x4e>
 8004fe2:	4621      	mov	r1, r4
 8004fe4:	4628      	mov	r0, r5
 8004fe6:	f7ff ffb3 	bl	8004f50 <_fflush_r>
 8004fea:	2800      	cmp	r0, #0
 8004fec:	d1ed      	bne.n	8004fca <__swbuf_r+0x2a>
 8004fee:	68a3      	ldr	r3, [r4, #8]
 8004ff0:	3b01      	subs	r3, #1
 8004ff2:	60a3      	str	r3, [r4, #8]
 8004ff4:	6823      	ldr	r3, [r4, #0]
 8004ff6:	1c5a      	adds	r2, r3, #1
 8004ff8:	6022      	str	r2, [r4, #0]
 8004ffa:	701e      	strb	r6, [r3, #0]
 8004ffc:	6962      	ldr	r2, [r4, #20]
 8004ffe:	1c43      	adds	r3, r0, #1
 8005000:	429a      	cmp	r2, r3
 8005002:	d004      	beq.n	800500e <__swbuf_r+0x6e>
 8005004:	89a3      	ldrh	r3, [r4, #12]
 8005006:	07db      	lsls	r3, r3, #31
 8005008:	d5e1      	bpl.n	8004fce <__swbuf_r+0x2e>
 800500a:	2e0a      	cmp	r6, #10
 800500c:	d1df      	bne.n	8004fce <__swbuf_r+0x2e>
 800500e:	4621      	mov	r1, r4
 8005010:	4628      	mov	r0, r5
 8005012:	f7ff ff9d 	bl	8004f50 <_fflush_r>
 8005016:	2800      	cmp	r0, #0
 8005018:	d0d9      	beq.n	8004fce <__swbuf_r+0x2e>
 800501a:	e7d6      	b.n	8004fca <__swbuf_r+0x2a>

0800501c <__swsetup_r>:
 800501c:	b538      	push	{r3, r4, r5, lr}
 800501e:	4b29      	ldr	r3, [pc, #164]	@ (80050c4 <__swsetup_r+0xa8>)
 8005020:	4605      	mov	r5, r0
 8005022:	6818      	ldr	r0, [r3, #0]
 8005024:	460c      	mov	r4, r1
 8005026:	b118      	cbz	r0, 8005030 <__swsetup_r+0x14>
 8005028:	6a03      	ldr	r3, [r0, #32]
 800502a:	b90b      	cbnz	r3, 8005030 <__swsetup_r+0x14>
 800502c:	f7ff faae 	bl	800458c <__sinit>
 8005030:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005034:	0719      	lsls	r1, r3, #28
 8005036:	d422      	bmi.n	800507e <__swsetup_r+0x62>
 8005038:	06da      	lsls	r2, r3, #27
 800503a:	d407      	bmi.n	800504c <__swsetup_r+0x30>
 800503c:	2209      	movs	r2, #9
 800503e:	602a      	str	r2, [r5, #0]
 8005040:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005044:	81a3      	strh	r3, [r4, #12]
 8005046:	f04f 30ff 	mov.w	r0, #4294967295
 800504a:	e033      	b.n	80050b4 <__swsetup_r+0x98>
 800504c:	0758      	lsls	r0, r3, #29
 800504e:	d512      	bpl.n	8005076 <__swsetup_r+0x5a>
 8005050:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005052:	b141      	cbz	r1, 8005066 <__swsetup_r+0x4a>
 8005054:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005058:	4299      	cmp	r1, r3
 800505a:	d002      	beq.n	8005062 <__swsetup_r+0x46>
 800505c:	4628      	mov	r0, r5
 800505e:	f7ff fbdb 	bl	8004818 <_free_r>
 8005062:	2300      	movs	r3, #0
 8005064:	6363      	str	r3, [r4, #52]	@ 0x34
 8005066:	89a3      	ldrh	r3, [r4, #12]
 8005068:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800506c:	81a3      	strh	r3, [r4, #12]
 800506e:	2300      	movs	r3, #0
 8005070:	6063      	str	r3, [r4, #4]
 8005072:	6923      	ldr	r3, [r4, #16]
 8005074:	6023      	str	r3, [r4, #0]
 8005076:	89a3      	ldrh	r3, [r4, #12]
 8005078:	f043 0308 	orr.w	r3, r3, #8
 800507c:	81a3      	strh	r3, [r4, #12]
 800507e:	6923      	ldr	r3, [r4, #16]
 8005080:	b94b      	cbnz	r3, 8005096 <__swsetup_r+0x7a>
 8005082:	89a3      	ldrh	r3, [r4, #12]
 8005084:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005088:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800508c:	d003      	beq.n	8005096 <__swsetup_r+0x7a>
 800508e:	4621      	mov	r1, r4
 8005090:	4628      	mov	r0, r5
 8005092:	f000 f883 	bl	800519c <__smakebuf_r>
 8005096:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800509a:	f013 0201 	ands.w	r2, r3, #1
 800509e:	d00a      	beq.n	80050b6 <__swsetup_r+0x9a>
 80050a0:	2200      	movs	r2, #0
 80050a2:	60a2      	str	r2, [r4, #8]
 80050a4:	6962      	ldr	r2, [r4, #20]
 80050a6:	4252      	negs	r2, r2
 80050a8:	61a2      	str	r2, [r4, #24]
 80050aa:	6922      	ldr	r2, [r4, #16]
 80050ac:	b942      	cbnz	r2, 80050c0 <__swsetup_r+0xa4>
 80050ae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80050b2:	d1c5      	bne.n	8005040 <__swsetup_r+0x24>
 80050b4:	bd38      	pop	{r3, r4, r5, pc}
 80050b6:	0799      	lsls	r1, r3, #30
 80050b8:	bf58      	it	pl
 80050ba:	6962      	ldrpl	r2, [r4, #20]
 80050bc:	60a2      	str	r2, [r4, #8]
 80050be:	e7f4      	b.n	80050aa <__swsetup_r+0x8e>
 80050c0:	2000      	movs	r0, #0
 80050c2:	e7f7      	b.n	80050b4 <__swsetup_r+0x98>
 80050c4:	20000018 	.word	0x20000018

080050c8 <_raise_r>:
 80050c8:	291f      	cmp	r1, #31
 80050ca:	b538      	push	{r3, r4, r5, lr}
 80050cc:	4605      	mov	r5, r0
 80050ce:	460c      	mov	r4, r1
 80050d0:	d904      	bls.n	80050dc <_raise_r+0x14>
 80050d2:	2316      	movs	r3, #22
 80050d4:	6003      	str	r3, [r0, #0]
 80050d6:	f04f 30ff 	mov.w	r0, #4294967295
 80050da:	bd38      	pop	{r3, r4, r5, pc}
 80050dc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80050de:	b112      	cbz	r2, 80050e6 <_raise_r+0x1e>
 80050e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80050e4:	b94b      	cbnz	r3, 80050fa <_raise_r+0x32>
 80050e6:	4628      	mov	r0, r5
 80050e8:	f000 f830 	bl	800514c <_getpid_r>
 80050ec:	4622      	mov	r2, r4
 80050ee:	4601      	mov	r1, r0
 80050f0:	4628      	mov	r0, r5
 80050f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80050f6:	f000 b817 	b.w	8005128 <_kill_r>
 80050fa:	2b01      	cmp	r3, #1
 80050fc:	d00a      	beq.n	8005114 <_raise_r+0x4c>
 80050fe:	1c59      	adds	r1, r3, #1
 8005100:	d103      	bne.n	800510a <_raise_r+0x42>
 8005102:	2316      	movs	r3, #22
 8005104:	6003      	str	r3, [r0, #0]
 8005106:	2001      	movs	r0, #1
 8005108:	e7e7      	b.n	80050da <_raise_r+0x12>
 800510a:	2100      	movs	r1, #0
 800510c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005110:	4620      	mov	r0, r4
 8005112:	4798      	blx	r3
 8005114:	2000      	movs	r0, #0
 8005116:	e7e0      	b.n	80050da <_raise_r+0x12>

08005118 <raise>:
 8005118:	4b02      	ldr	r3, [pc, #8]	@ (8005124 <raise+0xc>)
 800511a:	4601      	mov	r1, r0
 800511c:	6818      	ldr	r0, [r3, #0]
 800511e:	f7ff bfd3 	b.w	80050c8 <_raise_r>
 8005122:	bf00      	nop
 8005124:	20000018 	.word	0x20000018

08005128 <_kill_r>:
 8005128:	b538      	push	{r3, r4, r5, lr}
 800512a:	4d07      	ldr	r5, [pc, #28]	@ (8005148 <_kill_r+0x20>)
 800512c:	2300      	movs	r3, #0
 800512e:	4604      	mov	r4, r0
 8005130:	4608      	mov	r0, r1
 8005132:	4611      	mov	r1, r2
 8005134:	602b      	str	r3, [r5, #0]
 8005136:	f7fb febe 	bl	8000eb6 <_kill>
 800513a:	1c43      	adds	r3, r0, #1
 800513c:	d102      	bne.n	8005144 <_kill_r+0x1c>
 800513e:	682b      	ldr	r3, [r5, #0]
 8005140:	b103      	cbz	r3, 8005144 <_kill_r+0x1c>
 8005142:	6023      	str	r3, [r4, #0]
 8005144:	bd38      	pop	{r3, r4, r5, pc}
 8005146:	bf00      	nop
 8005148:	20001a98 	.word	0x20001a98

0800514c <_getpid_r>:
 800514c:	f7fb beb1 	b.w	8000eb2 <_getpid>

08005150 <__swhatbuf_r>:
 8005150:	b570      	push	{r4, r5, r6, lr}
 8005152:	460c      	mov	r4, r1
 8005154:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005158:	2900      	cmp	r1, #0
 800515a:	b096      	sub	sp, #88	@ 0x58
 800515c:	4615      	mov	r5, r2
 800515e:	461e      	mov	r6, r3
 8005160:	da0d      	bge.n	800517e <__swhatbuf_r+0x2e>
 8005162:	89a3      	ldrh	r3, [r4, #12]
 8005164:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005168:	f04f 0100 	mov.w	r1, #0
 800516c:	bf14      	ite	ne
 800516e:	2340      	movne	r3, #64	@ 0x40
 8005170:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005174:	2000      	movs	r0, #0
 8005176:	6031      	str	r1, [r6, #0]
 8005178:	602b      	str	r3, [r5, #0]
 800517a:	b016      	add	sp, #88	@ 0x58
 800517c:	bd70      	pop	{r4, r5, r6, pc}
 800517e:	466a      	mov	r2, sp
 8005180:	f000 f848 	bl	8005214 <_fstat_r>
 8005184:	2800      	cmp	r0, #0
 8005186:	dbec      	blt.n	8005162 <__swhatbuf_r+0x12>
 8005188:	9901      	ldr	r1, [sp, #4]
 800518a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800518e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005192:	4259      	negs	r1, r3
 8005194:	4159      	adcs	r1, r3
 8005196:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800519a:	e7eb      	b.n	8005174 <__swhatbuf_r+0x24>

0800519c <__smakebuf_r>:
 800519c:	898b      	ldrh	r3, [r1, #12]
 800519e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80051a0:	079d      	lsls	r5, r3, #30
 80051a2:	4606      	mov	r6, r0
 80051a4:	460c      	mov	r4, r1
 80051a6:	d507      	bpl.n	80051b8 <__smakebuf_r+0x1c>
 80051a8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80051ac:	6023      	str	r3, [r4, #0]
 80051ae:	6123      	str	r3, [r4, #16]
 80051b0:	2301      	movs	r3, #1
 80051b2:	6163      	str	r3, [r4, #20]
 80051b4:	b003      	add	sp, #12
 80051b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051b8:	ab01      	add	r3, sp, #4
 80051ba:	466a      	mov	r2, sp
 80051bc:	f7ff ffc8 	bl	8005150 <__swhatbuf_r>
 80051c0:	9f00      	ldr	r7, [sp, #0]
 80051c2:	4605      	mov	r5, r0
 80051c4:	4639      	mov	r1, r7
 80051c6:	4630      	mov	r0, r6
 80051c8:	f7ff f8c8 	bl	800435c <_malloc_r>
 80051cc:	b948      	cbnz	r0, 80051e2 <__smakebuf_r+0x46>
 80051ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80051d2:	059a      	lsls	r2, r3, #22
 80051d4:	d4ee      	bmi.n	80051b4 <__smakebuf_r+0x18>
 80051d6:	f023 0303 	bic.w	r3, r3, #3
 80051da:	f043 0302 	orr.w	r3, r3, #2
 80051de:	81a3      	strh	r3, [r4, #12]
 80051e0:	e7e2      	b.n	80051a8 <__smakebuf_r+0xc>
 80051e2:	89a3      	ldrh	r3, [r4, #12]
 80051e4:	6020      	str	r0, [r4, #0]
 80051e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80051ea:	81a3      	strh	r3, [r4, #12]
 80051ec:	9b01      	ldr	r3, [sp, #4]
 80051ee:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80051f2:	b15b      	cbz	r3, 800520c <__smakebuf_r+0x70>
 80051f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80051f8:	4630      	mov	r0, r6
 80051fa:	f000 f81d 	bl	8005238 <_isatty_r>
 80051fe:	b128      	cbz	r0, 800520c <__smakebuf_r+0x70>
 8005200:	89a3      	ldrh	r3, [r4, #12]
 8005202:	f023 0303 	bic.w	r3, r3, #3
 8005206:	f043 0301 	orr.w	r3, r3, #1
 800520a:	81a3      	strh	r3, [r4, #12]
 800520c:	89a3      	ldrh	r3, [r4, #12]
 800520e:	431d      	orrs	r5, r3
 8005210:	81a5      	strh	r5, [r4, #12]
 8005212:	e7cf      	b.n	80051b4 <__smakebuf_r+0x18>

08005214 <_fstat_r>:
 8005214:	b538      	push	{r3, r4, r5, lr}
 8005216:	4d07      	ldr	r5, [pc, #28]	@ (8005234 <_fstat_r+0x20>)
 8005218:	2300      	movs	r3, #0
 800521a:	4604      	mov	r4, r0
 800521c:	4608      	mov	r0, r1
 800521e:	4611      	mov	r1, r2
 8005220:	602b      	str	r3, [r5, #0]
 8005222:	f7fb fe75 	bl	8000f10 <_fstat>
 8005226:	1c43      	adds	r3, r0, #1
 8005228:	d102      	bne.n	8005230 <_fstat_r+0x1c>
 800522a:	682b      	ldr	r3, [r5, #0]
 800522c:	b103      	cbz	r3, 8005230 <_fstat_r+0x1c>
 800522e:	6023      	str	r3, [r4, #0]
 8005230:	bd38      	pop	{r3, r4, r5, pc}
 8005232:	bf00      	nop
 8005234:	20001a98 	.word	0x20001a98

08005238 <_isatty_r>:
 8005238:	b538      	push	{r3, r4, r5, lr}
 800523a:	4d06      	ldr	r5, [pc, #24]	@ (8005254 <_isatty_r+0x1c>)
 800523c:	2300      	movs	r3, #0
 800523e:	4604      	mov	r4, r0
 8005240:	4608      	mov	r0, r1
 8005242:	602b      	str	r3, [r5, #0]
 8005244:	f7fb fe69 	bl	8000f1a <_isatty>
 8005248:	1c43      	adds	r3, r0, #1
 800524a:	d102      	bne.n	8005252 <_isatty_r+0x1a>
 800524c:	682b      	ldr	r3, [r5, #0]
 800524e:	b103      	cbz	r3, 8005252 <_isatty_r+0x1a>
 8005250:	6023      	str	r3, [r4, #0]
 8005252:	bd38      	pop	{r3, r4, r5, pc}
 8005254:	20001a98 	.word	0x20001a98

08005258 <_init>:
 8005258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800525a:	bf00      	nop
 800525c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800525e:	bc08      	pop	{r3}
 8005260:	469e      	mov	lr, r3
 8005262:	4770      	bx	lr

08005264 <_fini>:
 8005264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005266:	bf00      	nop
 8005268:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800526a:	bc08      	pop	{r3}
 800526c:	469e      	mov	lr, r3
 800526e:	4770      	bx	lr
