{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656723286327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656723286327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul  1 19:54:46 2022 " "Processing started: Fri Jul  1 19:54:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656723286327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656723286327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_V_Single_Cycle -c RISC_V_Single_Cycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_V_Single_Cycle -c RISC_V_Single_Cycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656723286327 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656723286823 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656723286823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/risc_v_single_cycle_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/risc_v_single_cycle_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Single_Cycle_TB " "Found entity 1: RISC_V_Single_Cycle_TB" {  } { { "../src/RISC_V_Single_Cycle_TB.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle_TB.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656723295149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656723295149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/risc_v_single_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/risc_v_single_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Single_Cycle " "Found entity 1: RISC_V_Single_Cycle" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656723295152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656723295152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "../src/Register_File.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_File.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656723295155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656723295155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../src/Register.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656723295158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656723295158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/program_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/program_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Memory " "Found entity 1: Program_Memory" {  } { { "../src/Program_Memory.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Program_Memory.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656723295160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656723295160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/pc_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/pc_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Register " "Found entity 1: PC_Register" {  } { { "../src/PC_Register.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656723295163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656723295163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/mux_register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/mux_register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXRegisterFile " "Found entity 1: MUXRegisterFile" {  } { { "../src/MUX_Register_File.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/MUX_Register_File.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656723295165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656723295165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/multiplexer_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/multiplexer_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_2_to_1 " "Found entity 1: Multiplexer_2_to_1" {  } { { "../src/Multiplexer_2_to_1.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656723295168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656723295168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/immediate_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/immediate_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Immediate_Unit " "Found entity 1: Immediate_Unit" {  } { { "../src/Immediate_Unit.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Immediate_Unit.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656723295170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656723295170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/decoder_register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/decoder_register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_Register_File " "Found entity 1: Decoder_Register_File" {  } { { "../src/Decoder_Register_File.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Decoder_Register_File.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656723295173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656723295173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "../src/Data_Memory.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Data_Memory.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656723295175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656723295175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "../src/Control.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656723295178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656723295178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "../src/ALU_Control.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/ALU_Control.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656723295180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656723295180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/ALU.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656723295183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656723295183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/adder_32_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/adder_32_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_32_Bits " "Found entity 1: Adder_32_Bits" {  } { { "../src/Adder_32_Bits.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Adder_32_Bits.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656723295185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656723295185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/branch_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/branch_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_Control " "Found entity 1: Branch_Control" {  } { { "../src/Branch_Control.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Branch_Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656723295188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656723295188 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_V_Single_Cycle " "Elaborating entity \"RISC_V_Single_Cycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656723295243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:CONTROL_UNIT " "Elaborating entity \"Control\" for hierarchy \"Control:CONTROL_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "CONTROL_UNIT" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656723295247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Register PC_Register:PC " "Elaborating entity \"PC_Register\" for hierarchy \"PC_Register:PC\"" {  } { { "../src/RISC_V_Single_Cycle.v" "PC" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656723295259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Memory Program_Memory:PROGRAM_MEMORY " "Elaborating entity \"Program_Memory\" for hierarchy \"Program_Memory:PROGRAM_MEMORY\"" {  } { { "../src/RISC_V_Single_Cycle.v" "PROGRAM_MEMORY" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656723295261 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 63 Program_Memory.v(34) " "Verilog HDL warning at Program_Memory.v(34): number of words (0) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "../src/Program_Memory.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Program_Memory.v" 34 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1656723295262 "|RISC_V_Single_Cycle|Program_Memory:PROGRAM_MEMORY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 Program_Memory.v(30) " "Net \"rom.data_a\" at Program_Memory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Program_Memory.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Program_Memory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656723295262 "|RISC_V_Single_Cycle|Program_Memory:PROGRAM_MEMORY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 Program_Memory.v(30) " "Net \"rom.waddr_a\" at Program_Memory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Program_Memory.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Program_Memory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656723295262 "|RISC_V_Single_Cycle|Program_Memory:PROGRAM_MEMORY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 Program_Memory.v(30) " "Net \"rom.we_a\" at Program_Memory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Program_Memory.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Program_Memory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656723295262 "|RISC_V_Single_Cycle|Program_Memory:PROGRAM_MEMORY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_32_Bits Adder_32_Bits:PC_PLUS_4 " "Elaborating entity \"Adder_32_Bits\" for hierarchy \"Adder_32_Bits:PC_PLUS_4\"" {  } { { "../src/RISC_V_Single_Cycle.v" "PC_PLUS_4" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656723295263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_2_to_1 Multiplexer_2_to_1:MUX_JALR_OR_IMM " "Elaborating entity \"Multiplexer_2_to_1\" for hierarchy \"Multiplexer_2_to_1:MUX_JALR_OR_IMM\"" {  } { { "../src/RISC_V_Single_Cycle.v" "MUX_JALR_OR_IMM" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656723295265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_Control Branch_Control:Branch_Control_Unit " "Elaborating entity \"Branch_Control\" for hierarchy \"Branch_Control:Branch_Control_Unit\"" {  } { { "../src/RISC_V_Single_Cycle.v" "Branch_Control_Unit" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656723295268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Data_Memory:Data_Memory_Unit " "Elaborating entity \"Data_Memory\" for hierarchy \"Data_Memory:Data_Memory_Unit\"" {  } { { "../src/RISC_V_Single_Cycle.v" "Data_Memory_Unit" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656723295270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:REGISTER_FILE_UNIT " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "REGISTER_FILE_UNIT" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656723295273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_Register_File Register_File:REGISTER_FILE_UNIT\|Decoder_Register_File:DECODER_REG_FILE " "Elaborating entity \"Decoder_Register_File\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\|Decoder_Register_File:DECODER_REG_FILE\"" {  } { { "../src/Register_File.v" "DECODER_REG_FILE" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_File.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656723295280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register_File:REGISTER_FILE_UNIT\|Register:Register_zero " "Elaborating entity \"Register\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\|Register:Register_zero\"" {  } { { "../src/Register_File.v" "Register_zero" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_File.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656723295282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXRegisterFile Register_File:REGISTER_FILE_UNIT\|MUXRegisterFile:MUXRegister1 " "Elaborating entity \"MUXRegisterFile\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\|MUXRegisterFile:MUXRegister1\"" {  } { { "../src/Register_File.v" "MUXRegister1" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_File.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656723295299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Immediate_Unit Immediate_Unit:IMM_UNIT " "Elaborating entity \"Immediate_Unit\" for hierarchy \"Immediate_Unit:IMM_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "IMM_UNIT" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656723295305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control ALU_Control:ALU_CONTROL_UNIT " "Elaborating entity \"ALU_Control\" for hierarchy \"ALU_Control:ALU_CONTROL_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "ALU_CONTROL_UNIT" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656723295308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_UNIT " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "ALU_UNIT" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656723295317 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(48) " "Verilog HDL warning at ALU.v(48): converting signed shift amount to unsigned" {  } { { "../src/ALU.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/ALU.v" 48 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1656723295318 "|RISC_V_Single_Cycle|ALU:ALU_UNIT"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(49) " "Verilog HDL warning at ALU.v(49): converting signed shift amount to unsigned" {  } { { "../src/ALU.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/ALU.v" 49 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1656723295318 "|RISC_V_Single_Cycle|ALU:ALU_UNIT"}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/RISCV_SC/RISC_V_SC-main/ProjectQuartus/db/RISC_V_Single_Cycle.ram0_Program_Memory_49bd8618.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/RISCV_SC/RISC_V_SC-main/ProjectQuartus/db/RISC_V_Single_Cycle.ram0_Program_Memory_49bd8618.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1656723295988 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Data_Memory:Data_Memory_Unit\|ram " "RAM logic \"Data_Memory:Data_Memory_Unit\|ram\" is uninferred due to asynchronous read logic" {  } { { "../src/Data_Memory.v" "ram" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Data_Memory.v" 33 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1656723296020 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Register_File:REGISTER_FILE_UNIT\|Decoder_Register_File:DECODER_REG_FILE\|Ram0 " "RAM logic \"Register_File:REGISTER_FILE_UNIT\|Decoder_Register_File:DECODER_REG_FILE\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "../src/Decoder_Register_File.v" "Ram0" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Decoder_Register_File.v" 20 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1656723296020 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1656723296020 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/RISCV_SC/RISC_V_SC-main/ProjectQuartus/db/RISC_V_Single_Cycle.ram0_Program_Memory_49bd8618.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/RISCV_SC/RISC_V_SC-main/ProjectQuartus/db/RISC_V_Single_Cycle.ram0_Program_Memory_49bd8618.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1656723296022 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1656723296221 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RegTest_o\[0\] GND " "Pin \"RegTest_o\[0\]\" is stuck at GND" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656723296235 "|RISC_V_Single_Cycle|RegTest_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegTest_o\[1\] GND " "Pin \"RegTest_o\[1\]\" is stuck at GND" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656723296235 "|RISC_V_Single_Cycle|RegTest_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegTest_o\[2\] GND " "Pin \"RegTest_o\[2\]\" is stuck at GND" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656723296235 "|RISC_V_Single_Cycle|RegTest_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegTest_o\[3\] GND " "Pin \"RegTest_o\[3\]\" is stuck at GND" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656723296235 "|RISC_V_Single_Cycle|RegTest_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegTest_o\[4\] GND " "Pin \"RegTest_o\[4\]\" is stuck at GND" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656723296235 "|RISC_V_Single_Cycle|RegTest_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegTest_o\[5\] GND " "Pin \"RegTest_o\[5\]\" is stuck at GND" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656723296235 "|RISC_V_Single_Cycle|RegTest_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegTest_o\[6\] GND " "Pin \"RegTest_o\[6\]\" is stuck at GND" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656723296235 "|RISC_V_Single_Cycle|RegTest_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegTest_o\[7\] GND " "Pin \"RegTest_o\[7\]\" is stuck at GND" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656723296235 "|RISC_V_Single_Cycle|RegTest_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegTest_o\[8\] GND " "Pin \"RegTest_o\[8\]\" is stuck at GND" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656723296235 "|RISC_V_Single_Cycle|RegTest_o[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegTest_o\[9\] GND " "Pin \"RegTest_o\[9\]\" is stuck at GND" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656723296235 "|RISC_V_Single_Cycle|RegTest_o[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegTest_o\[10\] GND " "Pin \"RegTest_o\[10\]\" is stuck at GND" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656723296235 "|RISC_V_Single_Cycle|RegTest_o[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegTest_o\[11\] GND " "Pin \"RegTest_o\[11\]\" is stuck at GND" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656723296235 "|RISC_V_Single_Cycle|RegTest_o[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegTest_o\[12\] GND " "Pin \"RegTest_o\[12\]\" is stuck at GND" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656723296235 "|RISC_V_Single_Cycle|RegTest_o[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegTest_o\[13\] GND " "Pin \"RegTest_o\[13\]\" is stuck at GND" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656723296235 "|RISC_V_Single_Cycle|RegTest_o[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegTest_o\[14\] GND " "Pin \"RegTest_o\[14\]\" is stuck at GND" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656723296235 "|RISC_V_Single_Cycle|RegTest_o[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegTest_o\[15\] GND " "Pin \"RegTest_o\[15\]\" is stuck at GND" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656723296235 "|RISC_V_Single_Cycle|RegTest_o[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegTest_o\[16\] GND " "Pin \"RegTest_o\[16\]\" is stuck at GND" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656723296235 "|RISC_V_Single_Cycle|RegTest_o[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegTest_o\[17\] GND " "Pin \"RegTest_o\[17\]\" is stuck at GND" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656723296235 "|RISC_V_Single_Cycle|RegTest_o[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegTest_o\[18\] GND " "Pin \"RegTest_o\[18\]\" is stuck at GND" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656723296235 "|RISC_V_Single_Cycle|RegTest_o[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegTest_o\[19\] GND " "Pin \"RegTest_o\[19\]\" is stuck at GND" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656723296235 "|RISC_V_Single_Cycle|RegTest_o[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegTest_o\[20\] GND " "Pin \"RegTest_o\[20\]\" is stuck at GND" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656723296235 "|RISC_V_Single_Cycle|RegTest_o[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegTest_o\[21\] GND " "Pin \"RegTest_o\[21\]\" is stuck at GND" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656723296235 "|RISC_V_Single_Cycle|RegTest_o[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegTest_o\[22\] GND " "Pin \"RegTest_o\[22\]\" is stuck at GND" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656723296235 "|RISC_V_Single_Cycle|RegTest_o[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegTest_o\[23\] GND " "Pin \"RegTest_o\[23\]\" is stuck at GND" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656723296235 "|RISC_V_Single_Cycle|RegTest_o[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegTest_o\[24\] GND " "Pin \"RegTest_o\[24\]\" is stuck at GND" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656723296235 "|RISC_V_Single_Cycle|RegTest_o[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegTest_o\[25\] GND " "Pin \"RegTest_o\[25\]\" is stuck at GND" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656723296235 "|RISC_V_Single_Cycle|RegTest_o[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegTest_o\[26\] GND " "Pin \"RegTest_o\[26\]\" is stuck at GND" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656723296235 "|RISC_V_Single_Cycle|RegTest_o[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegTest_o\[27\] GND " "Pin \"RegTest_o\[27\]\" is stuck at GND" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656723296235 "|RISC_V_Single_Cycle|RegTest_o[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegTest_o\[28\] GND " "Pin \"RegTest_o\[28\]\" is stuck at GND" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656723296235 "|RISC_V_Single_Cycle|RegTest_o[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegTest_o\[29\] GND " "Pin \"RegTest_o\[29\]\" is stuck at GND" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656723296235 "|RISC_V_Single_Cycle|RegTest_o[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegTest_o\[30\] GND " "Pin \"RegTest_o\[30\]\" is stuck at GND" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656723296235 "|RISC_V_Single_Cycle|RegTest_o[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegTest_o\[31\] GND " "Pin \"RegTest_o\[31\]\" is stuck at GND" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656723296235 "|RISC_V_Single_Cycle|RegTest_o[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1656723296235 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1022 " "1022 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1656723296247 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1656723296387 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656723296387 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656723296440 "|RISC_V_Single_Cycle|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656723296440 "|RISC_V_Single_Cycle|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1656723296440 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1656723296440 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1656723296440 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1656723296440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656723296466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul  1 19:54:56 2022 " "Processing ended: Fri Jul  1 19:54:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656723296466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656723296466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656723296466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656723296466 ""}
