Fitter report for DigitalThereminP6
Wed Jul 29 16:08:10 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Optimized GXB Elements
 19. I/O Assignment Warnings
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Wed Jul 29 16:08:10 2020           ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                   ; DigitalThereminP6                               ;
; Top-level Entity Name           ; system                                          ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEMA5F31C6                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 3,531 / 32,070 ( 11 % )                         ;
; Total registers                 ; 6153                                            ;
; Total pins                      ; 80 / 457 ( 18 % )                               ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 376,896 / 4,065,280 ( 9 % )                     ;
; Total RAM Blocks                ; 54 / 397 ( 14 % )                               ;
; Total DSP Blocks                ; 24 / 87 ( 28 % )                                ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 2 / 6 ( 33 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                          ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.28        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  10.0%      ;
;     Processor 3            ;   9.1%      ;
;     Processor 4            ;   8.7%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                     ; Action          ; Operation                                         ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; altera_internal_jtag~TCKUTAPCLKENA0                                                                                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_pll:pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_pll:pll|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0                                                                                                                                                                                                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_pll:pll|altera_pll:altera_pll_i|outclk_wire[3]~CLKENA0                                                                                                                                                                                                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_pll:pll|altera_pll:altera_pll_i|outclk_wire[4]~CLKENA0                                                                                                                                                                                                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_pll:pll|altera_pll:altera_pll_i|outclk_wire[5]~CLKENA0                                                                                                                                                                                                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_pll:pll|altera_pll:altera_pll_i|outclk_wire[4]                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; DIVCLK    ;                ; system_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                              ; DIVCLK           ;                       ;
; system_pll:pll|altera_pll:altera_pll_i|outclk_wire[4]~CLKENA0                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; OUTCLK    ;                ; system_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                                      ; OUTCLK           ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|sig_Freq_reg[0]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|phi_step[0]                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|sig_Freq_reg[1]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|phi_step[0]                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|sig_Freq_reg[2]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|phi_step[0]                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|sig_Freq_reg[3]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|phi_step[0]                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|sig_Freq_reg[4]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|phi_step[0]                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|sig_Freq_reg[5]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|phi_step[0]                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|sig_Freq_reg[6]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|phi_step[0]                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|sig_Freq_reg[7]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|phi_step[0]                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|sig_Freq_reg[8]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|phi_step[0]                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|sig_Freq_reg[9]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|phi_step[0]                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|sig_Freq_reg[10]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|phi_step[0]                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|sig_Freq_reg[11]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|phi_step[0]                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|sig_Freq_reg[12]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|phi_step[0]                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|sig_Freq_reg[13]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|phi_step[0]                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|sig_Freq_reg[14]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|phi_step[0]                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|sig_Freq_reg[15]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|phi_step[0]                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|sig_Freq_reg[16]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|phi_step[0]                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|sig_Freq_reg[17]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|phi_step[0]                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|sig_Freq_reg[18]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|phi_step[0]                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|sig_Freq_reg[19]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|phi_step[0]                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|sig_Freq_reg[20]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|phi_step[0]                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|sig_Freq_reg[21]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|phi_step[0]                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|sig_Freq_reg[22]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|phi_step[0]                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|sig_Freq_reg[23]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|phi_step[0]                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|sig_Freq_reg[24]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|phi_step[0]                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|sig_Freq_reg[25]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|phi_step[0]                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_rec_reg[3].y[0]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_rec_reg[3].y[1]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_rec_reg[3].y[2]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_rec_reg[3].y[3]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_rec_reg[3].y[4]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_rec_reg[3].y[5]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_rec_reg[3].y[6]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_rec_reg[3].y[7]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_rec_reg[3].y[8]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_rec_reg[3].y[9]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_rec_reg[3].y[10]                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_rec_reg[3].y[11]                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_rec_reg[3].y[12]                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_rec_reg[3].y[13]                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_rec_reg[3].y[14]                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_rec_reg[3].y[15]                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_rec_reg[3].y[16]                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_reg[0]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_reg[1]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_reg[2]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_reg[3]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_reg[4]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_reg[5]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_reg[6]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_reg[7]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_reg[8]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_reg[9]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_reg[10]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_reg[11]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_reg[12]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_reg[13]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_reg[14]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_reg[15]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][0]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; BY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][0]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][0]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][1]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; BY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][1]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][1]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][2]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; BY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][2]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][2]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][3]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; BY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][3]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][3]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][4]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; BY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][4]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][4]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][5]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; BY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][5]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][5]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][6]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; BY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][6]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][6]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][7]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; BY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][7]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][7]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][8]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; BY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][8]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][8]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][9]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; BY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][9]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][9]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][10]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; BY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][10]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][10]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][11]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; BY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][11]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][11]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][12]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; BY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][12]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][12]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][13]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; BY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][13]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][13]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][14]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; BY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][14]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][14]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][15]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; BY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][15]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][15]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][16]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; BY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][16]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][16]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][17]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; BY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][17]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][17]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][0]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][0]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][0]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][1]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][1]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][1]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][2]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][2]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][2]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][3]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][3]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][3]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][4]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][4]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][4]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][5]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][5]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][5]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][6]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][6]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][6]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][7]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][7]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][7]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][8]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][8]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][8]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][9]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][9]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][9]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][10]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][10]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][10]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][11]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][11]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][11]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][12]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][12]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][12]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][13]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][13]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][13]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][14]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][14]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][14]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][15]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][15]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][15]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][16]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][16]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][16]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][17]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][17]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][17]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][0]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult2~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][0]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][0]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][1]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult2~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][1]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][1]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][2]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult2~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][2]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][2]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][3]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult2~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][3]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][3]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][4]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult2~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][4]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][4]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][5]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult2~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][5]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][5]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][6]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult2~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][6]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][6]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][7]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult2~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][7]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][7]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][8]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult2~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][8]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][8]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][9]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult2~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][9]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][9]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][10]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult2~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][10]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][10]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][11]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult2~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][11]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][11]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][12]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult2~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][12]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][12]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][13]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult2~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][13]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][13]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][14]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult2~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][14]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][14]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][15]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult2~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][15]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][15]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][16]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult2~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][16]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][16]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][17]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult2~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][17]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][17]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][0]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult3~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][0]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][0]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][1]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult3~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][1]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][1]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][2]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult3~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][2]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][2]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][3]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult3~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][3]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][3]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][4]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult3~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][4]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][4]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][5]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult3~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][5]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][5]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][6]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult3~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][6]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][6]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][7]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult3~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][7]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][7]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][8]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult3~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][8]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][8]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][9]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult3~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][9]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][9]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][10]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult3~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][10]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][10]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][11]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult3~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][11]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][11]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][12]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult3~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][12]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][12]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][13]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult3~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][13]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][13]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][14]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult3~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][14]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][14]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][15]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult3~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][15]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][15]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][16]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult3~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][16]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][16]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][17]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult3~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][17]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][17]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][0]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult4~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][0]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][0]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][1]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult4~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][1]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][1]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][2]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult4~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][2]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][2]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][3]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult4~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][3]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][3]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][4]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult4~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][4]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][4]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][5]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult4~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][5]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][5]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][6]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult4~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][6]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][6]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][7]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult4~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][7]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][7]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][8]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult4~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][8]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][8]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][9]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult4~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][9]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][9]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][10]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult4~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][10]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][10]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][11]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult4~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][11]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][11]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][12]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult4~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][12]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][12]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][13]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult4~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][13]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][13]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][14]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult4~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][14]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][14]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][15]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult4~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][15]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][15]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][16]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult4~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][16]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][16]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][17]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult4~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][17]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][17]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][0]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult5~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][0]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][0]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][1]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult5~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][1]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][1]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][2]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult5~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][2]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][2]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][3]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult5~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][3]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][3]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][4]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult5~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][4]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][4]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][5]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult5~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][5]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][5]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][6]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult5~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][6]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][6]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][7]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult5~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][7]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][7]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][8]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult5~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][8]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][8]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][9]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult5~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][9]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][9]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][10]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult5~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][10]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][10]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][11]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult5~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][11]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][11]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][12]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult5~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][12]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][12]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][13]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult5~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][13]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][13]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][14]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult5~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][14]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][14]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][15]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult5~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][15]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][15]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][16]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult5~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][16]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][16]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][17]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult5~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][17]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[5][17]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][0]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult6~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][0]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][0]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][1]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult6~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][1]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][1]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][2]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult6~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][2]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][2]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][3]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult6~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][3]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][3]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][4]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult6~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][4]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][4]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][5]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult6~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][5]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][5]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][6]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult6~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][6]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][6]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][7]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult6~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][7]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][7]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][8]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult6~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][8]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][8]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][9]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult6~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][9]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][9]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][10]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult6~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][10]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][10]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][11]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult6~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][11]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][11]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][12]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult6~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][12]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][12]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][13]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult6~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][13]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][13]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][14]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult6~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][14]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][14]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][15]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult6~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][15]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][15]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][16]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult6~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][16]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][16]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][17]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult6~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][17]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][17]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][0]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult7~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][0]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][0]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][1]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult7~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][1]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][1]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][2]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult7~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][2]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][2]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][3]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult7~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][3]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][3]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][4]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult7~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][4]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][4]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][5]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult7~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][5]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][5]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][6]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult7~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][6]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][6]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][7]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult7~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][7]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][7]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][8]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult7~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][8]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][8]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][9]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult7~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][9]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][9]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][10]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult7~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][10]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][10]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][11]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult7~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][11]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][11]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][12]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult7~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][12]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][12]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][13]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult7~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][13]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][13]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][14]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult7~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][14]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][14]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][15]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult7~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][15]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][15]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][16]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult7~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][16]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][16]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][17]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult7~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][17]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][17]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][0]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult8~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][0]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][0]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][1]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult8~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][1]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][1]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][2]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult8~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][2]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][2]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][3]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult8~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][3]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][3]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][4]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult8~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][4]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][4]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][5]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult8~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][5]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][5]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][6]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult8~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][6]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][6]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][7]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult8~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][7]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][7]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][8]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult8~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][8]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][8]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][9]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult8~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][9]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][9]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][10]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult8~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][10]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][10]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][11]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult8~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][11]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][11]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][12]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult8~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][12]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][12]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][13]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult8~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][13]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][13]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][14]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult8~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][14]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][14]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][15]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult8~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][15]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][15]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][16]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult8~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][16]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][16]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][17]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult8~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][17]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][17]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][0]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult9~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][0]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][0]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][1]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult9~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][1]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][1]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][2]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult9~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][2]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][2]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][3]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult9~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][3]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][3]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][4]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult9~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][4]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][4]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][5]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult9~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][5]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][5]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][6]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult9~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][6]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][6]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][7]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult9~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][7]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][7]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][8]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult9~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][8]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][8]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][9]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult9~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][9]                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][9]~_Duplicate_1                                                                                                                                                                                                                                                ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][10]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult9~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][10]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][10]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][11]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult9~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][11]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][11]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][12]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult9~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][12]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][12]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][13]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult9~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][13]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][13]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][14]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult9~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][14]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][14]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][15]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult9~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][15]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][15]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][16]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult9~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][16]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][16]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][17]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult9~mac                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][17]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][17]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][0]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult10~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][0]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][0]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][1]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult10~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][1]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][1]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][2]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult10~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][2]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][2]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][3]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult10~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][3]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][3]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][4]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult10~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][4]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][4]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][5]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult10~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][5]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][5]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][6]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult10~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][6]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][6]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][7]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult10~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][7]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][7]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][8]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult10~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][8]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][8]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][9]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult10~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][9]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][9]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][10]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult10~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][10]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][10]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][11]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult10~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][11]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][11]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][12]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult10~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][12]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][12]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][13]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult10~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][13]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][13]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][14]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult10~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][14]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][14]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][15]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult10~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][15]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][15]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][16]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult10~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][16]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][16]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][17]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult10~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][17]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][17]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][0]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult11~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][0]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][0]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][1]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult11~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][1]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][1]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][2]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult11~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][2]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][2]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][3]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult11~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][3]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][3]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][4]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult11~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][4]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][4]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][5]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult11~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][5]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][5]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][6]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult11~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][6]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][6]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][7]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult11~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][7]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][7]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][8]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult11~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][8]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][8]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][9]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult11~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][9]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][9]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][10]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult11~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][10]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][10]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][11]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult11~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][11]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][11]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][12]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult11~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][12]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][12]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][13]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult11~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][13]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][13]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][14]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult11~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][14]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][14]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][15]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult11~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][15]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][15]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][16]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult11~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][16]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][16]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][17]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult11~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][17]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][17]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][0]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult12~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][0]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][0]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][1]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult12~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][1]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][1]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][2]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult12~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][2]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][2]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][3]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult12~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][3]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][3]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][4]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult12~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][4]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][4]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][5]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult12~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][5]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][5]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][6]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult12~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][6]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][6]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][7]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult12~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][7]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][7]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][8]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult12~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][8]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][8]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][9]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult12~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][9]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][9]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][10]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult12~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][10]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][10]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][11]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult12~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][11]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][11]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][12]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult12~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][12]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][12]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][13]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult12~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][13]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][13]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][14]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult12~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][14]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][14]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][15]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult12~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][15]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][15]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][16]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult12~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][16]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][16]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][17]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult12~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][17]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][17]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][0]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult13~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][0]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][0]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][1]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult13~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][1]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][1]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][2]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult13~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][2]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][2]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][3]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult13~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][3]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][3]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][4]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult13~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][4]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][4]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][5]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult13~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][5]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][5]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][6]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult13~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][6]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][6]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][7]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult13~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][7]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][7]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][8]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult13~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][8]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][8]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][9]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult13~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][9]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][9]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][10]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult13~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][10]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][10]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][11]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult13~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][11]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][11]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][12]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult13~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][12]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][12]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][13]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult13~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][13]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][13]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][14]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult13~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][14]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][14]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][15]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult13~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][15]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][15]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][16]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult13~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][16]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][16]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][17]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult13~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][17]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][17]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][0]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult14~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][0]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][0]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][1]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult14~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][1]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][1]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][2]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult14~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][2]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][2]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][3]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult14~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][3]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][3]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][4]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult14~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][4]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][4]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][5]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult14~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][5]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][5]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][6]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult14~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][6]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][6]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][7]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult14~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][7]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][7]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][8]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult14~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][8]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][8]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][9]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult14~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][9]                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][9]~_Duplicate_1                                                                                                                                                                                                                                               ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][10]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult14~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][10]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][10]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][11]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult14~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][11]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][11]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][12]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult14~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][12]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][12]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][13]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult14~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][13]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][13]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][14]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult14~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][14]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][14]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][15]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult14~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][15]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][15]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][16]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult14~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][16]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][16]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][17]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult14~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][17]                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[14][17]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[15][0]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult15~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[15][1]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult15~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[15][2]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult15~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[15][3]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult15~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[15][4]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult15~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[15][5]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult15~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[15][6]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult15~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[15][7]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult15~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[15][8]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult15~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[15][9]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult15~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[15][10]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult15~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[15][11]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult15~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[15][12]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult15~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[15][13]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult15~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[15][14]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult15~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[15][15]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult15~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[15][16]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult15~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[15][17]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult15~mac                                                                                                                                                                                                                                                                      ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_out_reg[17]                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult15~mac                                                                                                                                                                                                                                                                      ; RESULTA          ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[0]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~80                                                                                                                                                                                                                                                              ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[0]~SCLR_LUT                                                                                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[1]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~80                                                                                                                                                                                                                                                              ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[1]~SCLR_LUT                                                                                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[2]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~80                                                                                                                                                                                                                                                              ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[2]~SCLR_LUT                                                                                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[3]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~80                                                                                                                                                                                                                                                              ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[3]~SCLR_LUT                                                                                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[4]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~80                                                                                                                                                                                                                                                              ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[4]~SCLR_LUT                                                                                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[5]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~80                                                                                                                                                                                                                                                              ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[5]~SCLR_LUT                                                                                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[6]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~80                                                                                                                                                                                                                                                              ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[6]~SCLR_LUT                                                                                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[7]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~80                                                                                                                                                                                                                                                              ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[8]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~80                                                                                                                                                                                                                                                              ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[9]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~80                                                                                                                                                                                                                                                              ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[9]~SCLR_LUT                                                                                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[10]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~80                                                                                                                                                                                                                                                              ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[10]~SCLR_LUT                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[11]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~80                                                                                                                                                                                                                                                              ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[12]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~80                                                                                                                                                                                                                                                              ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[12]~SCLR_LUT                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[13]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~80                                                                                                                                                                                                                                                              ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[14]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~80                                                                                                                                                                                                                                                              ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[14]~SCLR_LUT                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[15]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~80                                                                                                                                                                                                                                                              ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[16]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~80                                                                                                                                                                                                                                                              ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[17]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~80                                                                                                                                                                                                                                                              ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[18]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~80                                                                                                                                                                                                                                                              ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[18]~SCLR_LUT                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[19]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~80                                                                                                                                                                                                                                                              ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[19]~SCLR_LUT                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[20]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~80                                                                                                                                                                                                                                                              ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[20]~SCLR_LUT                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[21]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~80                                                                                                                                                                                                                                                              ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[21]~SCLR_LUT                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[22]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~80                                                                                                                                                                                                                                                              ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[22]~SCLR_LUT                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[23]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~80                                                                                                                                                                                                                                                              ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[23]~SCLR_LUT                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[24]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~80                                                                                                                                                                                                                                                              ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[24]~SCLR_LUT                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[25]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~80                                                                                                                                                                                                                                                              ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[25]~SCLR_LUT                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[26]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~80                                                                                                                                                                                                                                                              ; AX               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[26]~SCLR_LUT                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[27]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~415                                                                                                                                                                                                                                                             ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[27]~SCLR_LUT                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[28]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~415                                                                                                                                                                                                                                                             ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[28]~SCLR_LUT                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[29]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~415                                                                                                                                                                                                                                                             ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[29]~SCLR_LUT                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[30]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~415                                                                                                                                                                                                                                                             ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[30]~SCLR_LUT                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[31]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~415                                                                                                                                                                                                                                                             ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[31]~SCLR_LUT                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[32]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~415                                                                                                                                                                                                                                                             ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[32]~SCLR_LUT                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[33]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~415                                                                                                                                                                                                                                                             ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[33]~SCLR_LUT                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[34]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~415                                                                                                                                                                                                                                                             ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[34]~SCLR_LUT                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[35]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~415                                                                                                                                                                                                                                                             ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[35]~SCLR_LUT                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[36]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~415                                                                                                                                                                                                                                                             ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[36]~SCLR_LUT                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[37]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~415                                                                                                                                                                                                                                                             ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[37]~SCLR_LUT                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[38]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~415                                                                                                                                                                                                                                                             ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[38]~SCLR_LUT                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[39]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~415                                                                                                                                                                                                                                                             ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[39]~SCLR_LUT                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[40]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~415                                                                                                                                                                                                                                                             ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[40]~SCLR_LUT                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[41]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~415                                                                                                                                                                                                                                                             ; AY               ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|num_reg[41]~SCLR_LUT                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|vol_data_reg[0]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|Mult0~8                                                                                                                                                                                                                                                                                        ; RESULTA          ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|vol_data_reg[1]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|Mult0~8                                                                                                                                                                                                                                                                                        ; RESULTA          ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|vol_data_reg[2]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|Mult0~8                                                                                                                                                                                                                                                                                        ; RESULTA          ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|vol_data_reg[3]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|Mult0~8                                                                                                                                                                                                                                                                                        ; RESULTA          ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|vol_data_reg[4]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|Mult0~8                                                                                                                                                                                                                                                                                        ; RESULTA          ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|vol_data_reg[5]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|Mult0~8                                                                                                                                                                                                                                                                                        ; RESULTA          ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|vol_data_reg[6]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|Mult0~8                                                                                                                                                                                                                                                                                        ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_bht_module:system_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[0]                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_bht_module:system_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[1]                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; AX               ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[16]~_Duplicate_1                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[16]~SCLR_LUT                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; AX               ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[17]~_Duplicate_1                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[17]~SCLR_LUT                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; AX               ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[18]~_Duplicate_1                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[18]~SCLR_LUT                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; AX               ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[19]~_Duplicate_1                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[19]~SCLR_LUT                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; AX               ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[20]~_Duplicate_1                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[20]~SCLR_LUT                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; AX               ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[21]~_Duplicate_1                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[21]~SCLR_LUT                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; AX               ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[22]~_Duplicate_1                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[22]~SCLR_LUT                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; AX               ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[23]~_Duplicate_1                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[23]~SCLR_LUT                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; AX               ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[24]~_Duplicate_1                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[24]~SCLR_LUT                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; AX               ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[25]~_Duplicate_1                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[25]~SCLR_LUT                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; AX               ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[26]~_Duplicate_1                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[26]~SCLR_LUT                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; AX               ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[27]~_Duplicate_1                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[27]~SCLR_LUT                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; AX               ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[28]~_Duplicate_1                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[28]~SCLR_LUT                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; AX               ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[29]~_Duplicate_1                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[29]~SCLR_LUT                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; AX               ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[30]~_Duplicate_1                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[30]~SCLR_LUT                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; AX               ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[31]~_Duplicate_1                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                ; RESULTA          ;                       ;
; system_dram_ctrl:dram_ctrl|m_addr[0]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_addr[0]~output                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_addr[1]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_addr[1]~output                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_addr[2]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_addr[2]~output                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_addr[3]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_addr[3]~output                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_addr[4]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_addr[4]~output                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_addr[5]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_addr[5]~output                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_addr[6]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_addr[6]~output                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_addr[7]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_addr[7]~output                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_addr[8]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_addr[8]~output                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_addr[9]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_addr[9]~output                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_addr[10]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_addr[10]~output                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_addr[11]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_addr[11]~output                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_addr[12]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_addr[12]~output                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_bank[0]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_ba[0]~output                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_bank[1]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_ba[1]~output                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_cmd[0]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; system_dram_ctrl:dram_ctrl|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_dram_ctrl:dram_ctrl|m_cmd[0]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_we_n~output                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_cmd[0]                                                                                                                                                                                                                                                                                                                      ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|m_cmd[1]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; system_dram_ctrl:dram_ctrl|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_dram_ctrl:dram_ctrl|m_cmd[1]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_cas_n~output                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_cmd[1]                                                                                                                                                                                                                                                                                                                      ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|m_cmd[2]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; system_dram_ctrl:dram_ctrl|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_dram_ctrl:dram_ctrl|m_cmd[2]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_ras_n~output                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_cmd[2]                                                                                                                                                                                                                                                                                                                      ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|m_cmd[3]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_cs_n~output                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_cmd[3]                                                                                                                                                                                                                                                                                                                      ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|m_data[0]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_dq[0]~output                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_data[0]~SLOAD_MUX                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|m_data[1]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_dq[1]~output                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_data[1]~SLOAD_MUX                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|m_data[2]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_dq[2]~output                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_data[2]~SLOAD_MUX                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|m_data[3]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_dq[3]~output                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_data[3]~SLOAD_MUX                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|m_data[4]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_dq[4]~output                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_data[4]~SLOAD_MUX                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|m_data[5]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_dq[5]~output                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_data[5]~SLOAD_MUX                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|m_data[6]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_dq[6]~output                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_data[6]~SLOAD_MUX                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|m_data[7]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_dq[7]~output                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_data[7]~SLOAD_MUX                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|m_data[8]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_dq[8]~output                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_data[8]~SLOAD_MUX                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|m_data[9]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_dq[9]~output                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_data[9]~SLOAD_MUX                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|m_data[10]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_dq[10]~output                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_data[10]~SLOAD_MUX                                                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|m_data[11]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_dq[11]~output                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_data[11]~SLOAD_MUX                                                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|m_data[12]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_dq[12]~output                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_data[12]~SLOAD_MUX                                                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|m_data[13]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_dq[13]~output                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_data[13]~SLOAD_MUX                                                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|m_data[14]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_dq[14]~output                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_data[14]~SLOAD_MUX                                                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|m_data[15]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_dq[15]~output                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_data[15]~SLOAD_MUX                                                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|m_dqm[0]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_dqm[0]~output                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|m_dqm[1]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; dram_ctrl_wire_dqm[1]~output                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; system_dram_ctrl:dram_ctrl|oe                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; system_dram_ctrl:dram_ctrl|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; system_dram_ctrl:dram_ctrl|oe                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; dram_ctrl_wire_dq[0]~output                                                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; system_dram_ctrl:dram_ctrl|oe                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; system_dram_ctrl:dram_ctrl|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; dram_ctrl_wire_dq[1]~output                                                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; system_dram_ctrl:dram_ctrl|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; dram_ctrl_wire_dq[2]~output                                                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; system_dram_ctrl:dram_ctrl|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; dram_ctrl_wire_dq[3]~output                                                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; system_dram_ctrl:dram_ctrl|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; dram_ctrl_wire_dq[4]~output                                                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; system_dram_ctrl:dram_ctrl|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; dram_ctrl_wire_dq[5]~output                                                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; system_dram_ctrl:dram_ctrl|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; dram_ctrl_wire_dq[6]~output                                                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; system_dram_ctrl:dram_ctrl|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; dram_ctrl_wire_dq[7]~output                                                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; system_dram_ctrl:dram_ctrl|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; dram_ctrl_wire_dq[8]~output                                                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; system_dram_ctrl:dram_ctrl|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; dram_ctrl_wire_dq[9]~output                                                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; system_dram_ctrl:dram_ctrl|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; dram_ctrl_wire_dq[10]~output                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; system_dram_ctrl:dram_ctrl|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; dram_ctrl_wire_dq[11]~output                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; system_dram_ctrl:dram_ctrl|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; dram_ctrl_wire_dq[12]~output                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; system_dram_ctrl:dram_ctrl|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; dram_ctrl_wire_dq[13]~output                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; system_dram_ctrl:dram_ctrl|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; dram_ctrl_wire_dq[14]~output                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; dram_ctrl_wire_dq[15]~output                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|za_data[0]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; dram_ctrl_wire_dq[0]~input                                                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; system_dram_ctrl:dram_ctrl|za_data[1]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; dram_ctrl_wire_dq[1]~input                                                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; system_dram_ctrl:dram_ctrl|za_data[2]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; dram_ctrl_wire_dq[2]~input                                                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; system_dram_ctrl:dram_ctrl|za_data[3]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; dram_ctrl_wire_dq[3]~input                                                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; system_dram_ctrl:dram_ctrl|za_data[4]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; dram_ctrl_wire_dq[4]~input                                                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; system_dram_ctrl:dram_ctrl|za_data[5]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; dram_ctrl_wire_dq[5]~input                                                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; system_dram_ctrl:dram_ctrl|za_data[6]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; dram_ctrl_wire_dq[6]~input                                                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; system_dram_ctrl:dram_ctrl|za_data[7]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; dram_ctrl_wire_dq[7]~input                                                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; system_dram_ctrl:dram_ctrl|za_data[8]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; dram_ctrl_wire_dq[8]~input                                                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; system_dram_ctrl:dram_ctrl|za_data[9]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; dram_ctrl_wire_dq[9]~input                                                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; system_dram_ctrl:dram_ctrl|za_data[10]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; dram_ctrl_wire_dq[10]~input                                                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; system_dram_ctrl:dram_ctrl|za_data[11]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; dram_ctrl_wire_dq[11]~input                                                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; system_dram_ctrl:dram_ctrl|za_data[12]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; dram_ctrl_wire_dq[12]~input                                                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; system_dram_ctrl:dram_ctrl|za_data[13]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; dram_ctrl_wire_dq[13]~input                                                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; system_dram_ctrl:dram_ctrl|za_data[14]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; dram_ctrl_wire_dq[14]~input                                                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; system_dram_ctrl:dram_ctrl|za_data[15]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; dram_ctrl_wire_dq[15]~input                                                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a0                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a1                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a2                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a3                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a4                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a5                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a6                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a7                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a8                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a9                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a10                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a11                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a12                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a13                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a14                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a15                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[7]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[7]~DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[8]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[8]~DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[11]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[11]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[12]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[12]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[13]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[13]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[14]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[14]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[16]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[16]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[18]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[18]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[20]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[20]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[22]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[22]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[23]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[23]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[25]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[25]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|count_reg[0]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|count_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|count_reg[1]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|count_reg[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[0]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[0]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[1]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[2]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[2]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[4]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[4]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[6]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[6]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[8]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[8]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[10]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[10]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[12]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[12]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[13]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[14]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[14]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[15]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[15]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[16]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[16]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[18]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[18]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[19]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[19]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[20]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[20]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|count_reg[0]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|count_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|count_reg[1]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|count_reg[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[2]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[2]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[11]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[7]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[10]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[10]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[13]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[19]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[19]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|CalGlis:CalGlis_1|done_old                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|CalGlis:CalGlis_1|done_old~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|CalGlis:CalGlis_1|freq_cal_reg[24]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|CalGlis:CalGlis_1|freq_cal_reg[24]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|CalGlis:CalGlis_1|state_cs.s_check                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|CalGlis:CalGlis_1|state_cs.s_check~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|CalGlis:CalGlis_1|state_cs.s_sign                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|CalGlis:CalGlis_1|state_cs.s_sign~DUPLICATE                                                                                                                                                                                                                                                    ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|count_freq_meas:count_meas|count_reg[1]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|count_freq_meas:count_meas|count_reg[1]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|count_freq_meas:count_meas|count_reg[2]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|count_freq_meas:count_meas|count_reg[2]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|count_freq_meas:count_meas|count_reg[4]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|count_freq_meas:count_meas|count_reg[4]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|count_freq_meas:count_meas|count_reg[7]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|count_freq_meas:count_meas|count_reg[7]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|count_freq_meas:count_meas|count_reg[11]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|count_freq_meas:count_meas|count_reg[11]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][2]~_Duplicate_1                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][2]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][6]~_Duplicate_1                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][6]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][9]~_Duplicate_1                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][9]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][14]~_Duplicate_1                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[0][14]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][2]~_Duplicate_1                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][2]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][5]~_Duplicate_1                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][5]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][15]~_Duplicate_1                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[1][15]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][10]~_Duplicate_1                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[2][10]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][0]~_Duplicate_1                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][0]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][3]~_Duplicate_1                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][3]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][7]~_Duplicate_1                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][7]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][8]~_Duplicate_1                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][8]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][10]~_Duplicate_1                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][10]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][17]~_Duplicate_1                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[3][17]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][4]~_Duplicate_1                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][4]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][9]~_Duplicate_1                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[4][9]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][2]~_Duplicate_1                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][2]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][4]~_Duplicate_1                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][4]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][9]~_Duplicate_1                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][9]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][12]~_Duplicate_1                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][12]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][14]~_Duplicate_1                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[6][14]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][4]~_Duplicate_1                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][4]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][7]~_Duplicate_1                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][7]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][12]~_Duplicate_1                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][12]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][13]~_Duplicate_1                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[7][13]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][2]~_Duplicate_1                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][2]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][10]~_Duplicate_1                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][10]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][13]~_Duplicate_1                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][13]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][17]~_Duplicate_1                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[8][17]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][0]~_Duplicate_1                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][0]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][7]~_Duplicate_1                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[9][7]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][2]~_Duplicate_1                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][2]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][8]~_Duplicate_1                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][8]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][16]~_Duplicate_1                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[10][16]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][9]~_Duplicate_1                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][9]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][12]~_Duplicate_1                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][12]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][15]~_Duplicate_1                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[11][15]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][7]~_Duplicate_1                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[12][7]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][0]~_Duplicate_1                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][0]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][7]~_Duplicate_1                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][7]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][8]~_Duplicate_1                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][8]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][9]~_Duplicate_1                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|p_data_in_reg[13][9]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|den_reg[0]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|den_reg[0]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|den_reg[2]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|den_reg[2]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|den_reg[4]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|den_reg[4]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|den_reg[11]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|den_reg[11]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; pitch_dummy:pitch_dummy_0|cntrl_reg[0]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pitch_dummy:pitch_dummy_0|cntrl_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; pitch_dummy:pitch_dummy_0|delay_data_reg[5]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pitch_dummy:pitch_dummy_0|delay_data_reg[5]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; pitch_dummy:pitch_dummy_0|delay_data_reg[9]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pitch_dummy:pitch_dummy_0|delay_data_reg[9]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; pitch_dummy:pitch_dummy_0|delay_data_reg[10]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pitch_dummy:pitch_dummy_0|delay_data_reg[10]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; pitch_dummy:pitch_dummy_0|delay_data_reg[31]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pitch_dummy:pitch_dummy_0|delay_data_reg[31]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~DUPLICATE                            ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[2]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[2]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[6]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[6]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[11]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[11]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[0]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[0]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[1]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[1]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[3]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[3]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[7]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[7]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[9]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[9]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[18]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[18]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|transfer_complete                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|transfer_complete~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_ctrl_mul_lsw                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|A_ctrl_mul_lsw~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_dc_fill_dp_offset[0]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|A_dc_fill_dp_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|A_dc_fill_dp_offset[2]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|A_dc_wb_wr_active~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|A_dc_xfer_rd_addr_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_dc_xfer_wr_offset[0]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|A_dc_xfer_wr_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_inst_result[23]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|A_inst_result[23]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_ld_align_sh8                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|A_ld_align_sh8~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_mem_baddr[6]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|A_mem_baddr[6]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_mem_baddr[10]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|A_mem_baddr[10]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_mem_baddr[16]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|A_mem_baddr[16]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_mem_baddr[19]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|A_mem_baddr[19]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_regnum_a_cmp_D                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|A_regnum_a_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|D_ctrl_implicit_dst_retaddr                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|D_ctrl_implicit_dst_retaddr~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|D_iw[0]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|D_iw[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|D_iw[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|D_iw[5]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|D_iw[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|D_iw[13]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|D_iw[13]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|D_iw[14]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|D_iw[14]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|D_iw[16]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|D_iw[16]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|D_iw[28]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|D_iw[28]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|D_iw[30]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|D_iw[30]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|D_pc[3]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|D_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|D_pc[4]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|D_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|D_pc[6]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|D_pc[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|D_pc[7]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|D_pc[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|D_pc[9]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|D_pc[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|D_pc[12]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|D_pc[12]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|D_pc[13]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|D_pc[13]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|D_pc[16]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|D_pc[16]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|D_pc[17]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|D_pc[17]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|D_pc[18]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|D_pc[18]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|D_pc[19]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|D_pc[19]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|D_pc[20]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|D_pc[20]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|D_pc[22]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|D_pc[22]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_extra_pc[4]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|E_extra_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_extra_pc[5]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|E_extra_pc[5]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_iw[8]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|E_iw[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_pc[4]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|E_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_pc[20]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|E_pc[20]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_regnum_a_cmp_D                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|E_regnum_a_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_regnum_b_cmp_D                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|E_regnum_b_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|E_src1[25]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[15]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[15]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|F_pc[4]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|F_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|F_pc[7]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|F_pc[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|F_pc[10]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|F_pc[13]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|F_pc[14]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|F_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|F_pc[20]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|F_pc[20]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|F_pc[21]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|F_pc[21]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|F_pc[22]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|F_pc[22]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|F_pc[24]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|F_pc[24]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_alu_result[1]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|M_alu_result[1]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_alu_result[2]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|M_alu_result[2]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_alu_result[3]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|M_alu_result[3]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_alu_result[5]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|M_alu_result[5]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_alu_result[6]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|M_alu_result[6]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_alu_result[10]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|M_alu_result[10]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_alu_result[11]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|M_alu_result[11]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_alu_result[12]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|M_alu_result[12]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_alu_result[18]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|M_alu_result[18]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_br_cond_taken_history[4]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|M_br_cond_taken_history[4]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_br_cond_taken_history[6]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|M_br_cond_taken_history[6]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_ctrl_ld                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|M_ctrl_ld~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|M_mem_byte_en[2]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_pc_plus_one[3]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|M_pc_plus_one[3]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_pc_plus_one[8]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|M_pc_plus_one[8]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_pc_plus_one[13]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|M_pc_plus_one[13]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_pc_plus_one[19]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|M_pc_plus_one[19]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_regnum_a_cmp_D                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|M_regnum_a_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_rot_mask[1]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|M_rot_mask[1]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_rot_mask[2]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|M_rot_mask[2]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_rot_mask[5]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|M_rot_mask[5]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_rot_pass2                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|M_rot_pass2~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_rot_sel_fill2                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|M_rot_sel_fill2~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_st_data[7]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|M_st_data[7]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_st_data[27]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|M_st_data[27]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_status_reg_pie                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|W_status_reg_pie~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|clr_break_line~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|d_address_tag_field[4]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|d_address_tag_field[4]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|d_read~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|d_write~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|d_writedata[11]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|d_writedata[11]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_ap_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_ap_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_tag[3]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_tag[3]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_tag[5]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_tag[5]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_tag[6]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_tag[6]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_tag[11]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_tag[11]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_tag[12]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_tag[12]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_tag[14]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_tag[14]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|address[1]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|address[1]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|address[6]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|address[6]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug|monitor_ready~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|MonDReg[9]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|MonDReg[9]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|MonDReg[10]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|MonDReg[10]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|MonDReg[17]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|MonDReg[17]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|MonDReg[22]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|waitrequest                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|waitrequest~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|write                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|write~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|writedata[0]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|writedata[0]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|writedata[1]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|writedata[1]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|active_addr[15]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_dram_ctrl:dram_ctrl|active_addr[15]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|active_addr[16]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_dram_ctrl:dram_ctrl|active_addr[16]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|f_pop                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_dram_ctrl:dram_ctrl|f_pop~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|i_addr[12]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_dram_ctrl:dram_ctrl|i_addr[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|i_count[1]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_dram_ctrl:dram_ctrl|i_count[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|i_refs[0]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_dram_ctrl:dram_ctrl|i_refs[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|i_refs[1]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_dram_ctrl:dram_ctrl|i_refs[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|i_state.000                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_dram_ctrl:dram_ctrl|i_state.000~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|i_state.010                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_dram_ctrl:dram_ctrl|i_state.010~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|i_state.011                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_dram_ctrl:dram_ctrl|i_state.011~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|i_state.101                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_dram_ctrl:dram_ctrl|i_state.101~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|i_state.111                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_dram_ctrl:dram_ctrl|i_state.111~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|m_count[2]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_dram_ctrl:dram_ctrl|m_count[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|m_state.000000100                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_dram_ctrl:dram_ctrl|m_state.000000100~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|m_state.000010000                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_dram_ctrl:dram_ctrl|m_state.000010000~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|m_state.000100000                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_dram_ctrl:dram_ctrl|m_state.000100000~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|m_state.001000000                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_dram_ctrl:dram_ctrl|m_state.001000000~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|refresh_counter[4]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_dram_ctrl:dram_ctrl|refresh_counter[4]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|refresh_counter[8]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_dram_ctrl:dram_ctrl|refresh_counter[8]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|refresh_counter[12]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_dram_ctrl:dram_ctrl|refresh_counter[12]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|refresh_request                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_dram_ctrl:dram_ctrl|refresh_request~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|system_dram_ctrl_input_efifo_module:the_system_dram_ctrl_input_efifo_module|entries[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_dram_ctrl:dram_ctrl|system_dram_ctrl_input_efifo_module:the_system_dram_ctrl_input_efifo_module|entries[0]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; system_dram_ctrl:dram_ctrl|system_dram_ctrl_input_efifo_module:the_system_dram_ctrl_input_efifo_module|rd_address                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_dram_ctrl:dram_ctrl|system_dram_ctrl_input_efifo_module:the_system_dram_ctrl_input_efifo_module|rd_address~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rst2~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|internal_out_valid                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|out_valid                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|out_valid~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[14]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[14]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[25]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[25]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_dummy_0_sp_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_dummy_0_sp_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator|av_readdata_pre[3]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator|av_readdata_pre[3]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator|av_readdata_pre[4]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator|av_readdata_pre[4]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator|av_readdata_pre[10]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator|av_readdata_pre[10]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator|wait_latency_counter[1]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:volume_dummy_0_sp_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:volume_dummy_0_sp_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:volume_generation_top_0_svg_translator|wait_latency_counter[0]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:volume_generation_top_0_svg_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|saved_grant[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; system_timer:timer|internal_counter[0]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_timer:timer|internal_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; system_timer:timer|internal_counter[2]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_timer:timer|internal_counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; system_timer:timer|internal_counter[3]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_timer:timer|internal_counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; system_timer:timer|internal_counter[6]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_timer:timer|internal_counter[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; system_timer:timer|internal_counter[11]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_timer:timer|internal_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; system_timer:timer|internal_counter[14]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_timer:timer|internal_counter[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; system_timer:timer|internal_counter[20]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_timer:timer|internal_counter[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; system_timer:timer|internal_counter[22]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_timer:timer|internal_counter[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; system_timer:timer|internal_counter[30]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_timer:timer|internal_counter[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; system_timer:timer|period_h_register[12]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_timer:timer|period_h_register[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; system_timer:timer|period_l_register[1]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_timer:timer|period_l_register[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; system_timer:timer|period_l_register[5]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_timer:timer|period_l_register[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|edge_capture                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|edge_capture~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|irq_mask                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|irq_mask~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; system_touch_panel_spi:touch_panel_spi|endofpacketvalue_reg[3]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_touch_panel_spi:touch_panel_spi|endofpacketvalue_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system_touch_panel_spi:touch_panel_spi|iE_reg                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_touch_panel_spi:touch_panel_spi|iE_reg~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; system_touch_panel_spi:touch_panel_spi|state[0]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_touch_panel_spi:touch_panel_spi|state[0]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; system_touch_panel_spi:touch_panel_spi|state[1]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_touch_panel_spi:touch_panel_spi|state[1]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; system_touch_panel_spi:touch_panel_spi|state[2]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_touch_panel_spi:touch_panel_spi|state[2]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; system_touch_panel_spi:touch_panel_spi|transmitting                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system_touch_panel_spi:touch_panel_spi|transmitting~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; volume_dummy:volume_dummy_0|cntrl_reg[0]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; volume_dummy:volume_dummy_0|cntrl_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; volume_dummy:volume_dummy_0|count_reg[11]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; volume_dummy:volume_dummy_0|count_reg[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; volume_dummy:volume_dummy_0|count_reg[12]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; volume_dummy:volume_dummy_0|count_reg[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                      ;
+-----------------------------+------------------+--------------+-------------------------------------------+---------------+----------------------------------------------+
; Name                        ; Ignored Entity   ; Ignored From ; Ignored To                                ; Ignored Value ; Ignored Source                               ;
+-----------------------------+------------------+--------------+-------------------------------------------+---------------+----------------------------------------------+
; Location                    ;                  ;              ; led_vol_export                            ; PIN_W16       ; QSF Assignment                               ;
; PLL Bandwidth Preset        ; system           ;              ; *system_pll_0*|altera_pll:altera_pll_i*|* ; AUTO          ; system/synthesis/submodules/system_pll_0.qip ;
; PLL Compensation Mode       ; system           ;              ; *system_pll_0*|altera_pll:altera_pll_i*|* ; DIRECT        ; system/synthesis/submodules/system_pll_0.qip ;
; PLL Automatic Self-Reset    ; system           ;              ; *system_pll_0*|altera_pll:altera_pll_i*|* ; OFF           ; system/synthesis/submodules/system_pll_0.qip ;
; I/O Standard                ; system           ;              ; led_vol_export                            ; 3.3-V LVTTL   ; QSF Assignment                               ;
; Fast Input Register         ; system_dram_ctrl ;              ; za_data[0]~reg0                           ; ON            ; Compiler or HDL Assignment                   ;
; Fast Input Register         ; system_dram_ctrl ;              ; za_data[10]~reg0                          ; ON            ; Compiler or HDL Assignment                   ;
; Fast Input Register         ; system_dram_ctrl ;              ; za_data[11]~reg0                          ; ON            ; Compiler or HDL Assignment                   ;
; Fast Input Register         ; system_dram_ctrl ;              ; za_data[12]~reg0                          ; ON            ; Compiler or HDL Assignment                   ;
; Fast Input Register         ; system_dram_ctrl ;              ; za_data[13]~reg0                          ; ON            ; Compiler or HDL Assignment                   ;
; Fast Input Register         ; system_dram_ctrl ;              ; za_data[14]~reg0                          ; ON            ; Compiler or HDL Assignment                   ;
; Fast Input Register         ; system_dram_ctrl ;              ; za_data[15]~reg0                          ; ON            ; Compiler or HDL Assignment                   ;
; Fast Input Register         ; system_dram_ctrl ;              ; za_data[1]~reg0                           ; ON            ; Compiler or HDL Assignment                   ;
; Fast Input Register         ; system_dram_ctrl ;              ; za_data[2]~reg0                           ; ON            ; Compiler or HDL Assignment                   ;
; Fast Input Register         ; system_dram_ctrl ;              ; za_data[3]~reg0                           ; ON            ; Compiler or HDL Assignment                   ;
; Fast Input Register         ; system_dram_ctrl ;              ; za_data[4]~reg0                           ; ON            ; Compiler or HDL Assignment                   ;
; Fast Input Register         ; system_dram_ctrl ;              ; za_data[5]~reg0                           ; ON            ; Compiler or HDL Assignment                   ;
; Fast Input Register         ; system_dram_ctrl ;              ; za_data[6]~reg0                           ; ON            ; Compiler or HDL Assignment                   ;
; Fast Input Register         ; system_dram_ctrl ;              ; za_data[7]~reg0                           ; ON            ; Compiler or HDL Assignment                   ;
; Fast Input Register         ; system_dram_ctrl ;              ; za_data[8]~reg0                           ; ON            ; Compiler or HDL Assignment                   ;
; Fast Input Register         ; system_dram_ctrl ;              ; za_data[9]~reg0                           ; ON            ; Compiler or HDL Assignment                   ;
; Fast Output Enable Register ; system_dram_ctrl ;              ; m_data[0]                                 ; ON            ; Compiler or HDL Assignment                   ;
; Fast Output Enable Register ; system_dram_ctrl ;              ; m_data[10]                                ; ON            ; Compiler or HDL Assignment                   ;
; Fast Output Enable Register ; system_dram_ctrl ;              ; m_data[11]                                ; ON            ; Compiler or HDL Assignment                   ;
; Fast Output Enable Register ; system_dram_ctrl ;              ; m_data[12]                                ; ON            ; Compiler or HDL Assignment                   ;
; Fast Output Enable Register ; system_dram_ctrl ;              ; m_data[13]                                ; ON            ; Compiler or HDL Assignment                   ;
; Fast Output Enable Register ; system_dram_ctrl ;              ; m_data[14]                                ; ON            ; Compiler or HDL Assignment                   ;
; Fast Output Enable Register ; system_dram_ctrl ;              ; m_data[15]                                ; ON            ; Compiler or HDL Assignment                   ;
; Fast Output Enable Register ; system_dram_ctrl ;              ; m_data[1]                                 ; ON            ; Compiler or HDL Assignment                   ;
; Fast Output Enable Register ; system_dram_ctrl ;              ; m_data[2]                                 ; ON            ; Compiler or HDL Assignment                   ;
; Fast Output Enable Register ; system_dram_ctrl ;              ; m_data[3]                                 ; ON            ; Compiler or HDL Assignment                   ;
; Fast Output Enable Register ; system_dram_ctrl ;              ; m_data[4]                                 ; ON            ; Compiler or HDL Assignment                   ;
; Fast Output Enable Register ; system_dram_ctrl ;              ; m_data[5]                                 ; ON            ; Compiler or HDL Assignment                   ;
; Fast Output Enable Register ; system_dram_ctrl ;              ; m_data[6]                                 ; ON            ; Compiler or HDL Assignment                   ;
; Fast Output Enable Register ; system_dram_ctrl ;              ; m_data[7]                                 ; ON            ; Compiler or HDL Assignment                   ;
; Fast Output Enable Register ; system_dram_ctrl ;              ; m_data[8]                                 ; ON            ; Compiler or HDL Assignment                   ;
; Fast Output Enable Register ; system_dram_ctrl ;              ; m_data[9]                                 ; ON            ; Compiler or HDL Assignment                   ;
+-----------------------------+------------------+--------------+-------------------------------------------+---------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 12089 ) ; 0.00 % ( 0 / 12089 )       ; 0.00 % ( 0 / 12089 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 12089 ) ; 0.00 % ( 0 / 12089 )       ; 0.00 % ( 0 / 12089 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 10615 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 239 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 1199 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 36 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/output_files/DigitalThereminP6.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3,531 / 32,070        ; 11 %  ;
; ALMs needed [=A-B+C]                                        ; 3,531                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 4,536 / 32,070        ; 14 %  ;
;         [a] ALMs used for LUT logic and registers           ; 1,486                 ;       ;
;         [b] ALMs used for LUT logic                         ; 1,741                 ;       ;
;         [c] ALMs used for registers                         ; 1,309                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,028 / 32,070        ; 3 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 23 / 32,070           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 2                     ;       ;
;         [c] Due to LAB input limits                         ; 21                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 613 / 3,207           ; 19 %  ;
;     -- Logic LABs                                           ; 613                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 5,633                 ;       ;
;     -- 7 input functions                                    ; 58                    ;       ;
;     -- 6 input functions                                    ; 1,020                 ;       ;
;     -- 5 input functions                                    ; 978                   ;       ;
;     -- 4 input functions                                    ; 832                   ;       ;
;     -- <=3 input functions                                  ; 2,745                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,471                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 6,084                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 5,590 / 64,140        ; 9 %   ;
;         -- Secondary logic registers                        ; 494 / 64,140          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 5,741                 ;       ;
;         -- Routing optimization registers                   ; 343                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 80 / 457              ; 18 %  ;
;     -- Clock pins                                           ; 3 / 8                 ; 38 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 69                    ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 54 / 397              ; 14 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 376,896 / 4,065,280   ; 9 %   ;
; Total block memory implementation bits                      ; 552,960 / 4,065,280   ; 14 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 24 / 87               ; 28 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 2 / 6                 ; 33 %  ;
; Global signals                                              ; 7                     ;       ;
;     -- Global clocks                                        ; 7 / 16                ; 44 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 4.7% / 4.7% / 4.4%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 28.4% / 29.3% / 27.1% ;       ;
; Maximum fan-out                                             ; 3689                  ;       ;
; Highest non-global fan-out                                  ; 2433                  ;       ;
; Total fan-out                                               ; 49420                 ;       ;
; Average fan-out                                             ; 3.65                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                   ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3198 / 32070 ( 10 % ) ; 91 / 32070 ( < 1 % )  ; 243 / 32070 ( < 1 % )          ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 3198                  ; 91                    ; 243                            ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3982 / 32070 ( 12 % ) ; 99 / 32070 ( < 1 % )  ; 457 / 32070 ( 1 % )            ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1348                  ; 34                    ; 105                            ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1631                  ; 43                    ; 68                             ; 0                              ;
;         [c] ALMs used for registers                         ; 1003                  ; 22                    ; 284                            ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                     ; 0                              ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 805 / 32070 ( 3 % )   ; 9 / 32070 ( < 1 % )   ; 215 / 32070 ( < 1 % )          ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 21 / 32070 ( < 1 % )  ; 1 / 32070 ( < 1 % )   ; 1 / 32070 ( < 1 % )            ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                     ; 0                              ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 1                     ; 1                              ; 0                              ;
;         [c] Due to LAB input limits                         ; 21                    ; 0                     ; 0                              ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                   ; Low                            ; Low                            ;
;                                                             ;                       ;                       ;                                ;                                ;
; Total LABs:  partially or completely used                   ; 537 / 3207 ( 17 % )   ; 18 / 3207 ( < 1 % )   ; 63 / 3207 ( 2 % )              ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 537                   ; 18                    ; 63                             ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Combinational ALUT usage for logic                          ; 5193                  ; 127                   ; 313                            ; 0                              ;
;     -- 7 input functions                                    ; 55                    ; 2                     ; 1                              ; 0                              ;
;     -- 6 input functions                                    ; 932                   ; 26                    ; 62                             ; 0                              ;
;     -- 5 input functions                                    ; 870                   ; 26                    ; 82                             ; 0                              ;
;     -- 4 input functions                                    ; 786                   ; 18                    ; 28                             ; 0                              ;
;     -- <=3 input functions                                  ; 2550                  ; 55                    ; 140                            ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1007                  ; 35                    ; 429                            ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- By type:                                             ;                       ;                       ;                                ;                                ;
;         -- Primary logic registers                          ; 4701 / 64140 ( 7 % )  ; 112 / 64140 ( < 1 % ) ; 777 / 64140 ( 1 % )            ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 409 / 64140 ( < 1 % ) ; 7 / 64140 ( < 1 % )   ; 78 / 64140 ( < 1 % )           ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                       ;                                ;                                ;
;         -- Design implementation registers                  ; 4779                  ; 112                   ; 850                            ; 0                              ;
;         -- Routing optimization registers                   ; 331                   ; 7                     ; 5                              ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
;                                                             ;                       ;                       ;                                ;                                ;
; Virtual pins                                                ; 0                     ; 0                     ; 0                              ; 0                              ;
; I/O pins                                                    ; 76                    ; 0                     ; 0                              ; 4                              ;
; I/O registers                                               ; 69                    ; 0                     ; 0                              ; 0                              ;
; Total block memory bits                                     ; 65600                 ; 0                     ; 311296                         ; 0                              ;
; Total block memory implementation bits                      ; 163840                ; 0                     ; 389120                         ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 16 / 397 ( 4 % )      ; 0 / 397 ( 0 % )       ; 38 / 397 ( 9 % )               ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 24 / 87 ( 27 % )      ; 0 / 87 ( 0 % )        ; 0 / 87 ( 0 % )                 ; 0 / 87 ( 0 % )                 ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )                ; 7 / 116 ( 6 % )                ;
; Double data rate I/O input circuitry                        ; 16 / 400 ( 4 % )      ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 37 / 400 ( 9 % )      ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 16 / 425 ( 3 % )      ; 0 / 425 ( 0 % )       ; 0 / 425 ( 0 % )                ; 0 / 425 ( 0 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                  ; 2 / 6 ( 33 % )                 ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )                 ; 6 / 54 ( 11 % )                ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                  ; 2 / 6 ( 33 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                  ; 2 / 6 ( 33 % )                 ;
;                                                             ;                       ;                       ;                                ;                                ;
; Connections                                                 ;                       ;                       ;                                ;                                ;
;     -- Input Connections                                    ; 5475                  ; 182                   ; 1327                           ; 1                              ;
;     -- Registered Input Connections                         ; 5254                  ; 127                   ; 928                            ; 0                              ;
;     -- Output Connections                                   ; 101                   ; 499                   ; 35                             ; 6350                           ;
;     -- Registered Output Connections                        ; 78                    ; 499                   ; 0                              ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Internal Connections                                        ;                       ;                       ;                                ;                                ;
;     -- Total Connections                                    ; 43603                 ; 1485                  ; 6264                           ; 6486                           ;
;     -- Registered Connections                               ; 26057                 ; 1166                  ; 4257                           ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; External Connections                                        ;                       ;                       ;                                ;                                ;
;     -- Top                                                  ; 34                    ; 213                   ; 76                             ; 5253                           ;
;     -- sld_hub:auto_hub                                     ; 213                   ; 22                    ; 285                            ; 161                            ;
;     -- sld_signaltap:auto_signaltap_0                       ; 76                    ; 285                   ; 64                             ; 937                            ;
;     -- hard_block:auto_generated_inst                       ; 5253                  ; 161                   ; 937                            ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Partition Interface                                         ;                       ;                       ;                                ;                                ;
;     -- Input Ports                                          ; 61                    ; 111                   ; 183                            ; 6                              ;
;     -- Output Ports                                         ; 99                    ; 128                   ; 91                             ; 17                             ;
;     -- Bidir Ports                                          ; 17                    ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Registered Ports                                            ;                       ;                       ;                                ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 3                     ; 48                             ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 68                    ; 77                             ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Port Connectivity                                           ;                       ;                       ;                                ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 2                     ; 16                             ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 45                    ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                     ; 16                             ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                     ; 1                              ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 84                    ; 42                             ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 89                    ; 56                             ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 76                    ; 79                             ; 0                              ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name                                             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; bclk_export                                      ; H7    ; 8A       ; 16           ; 81           ; 17           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; clk_clk                                          ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; daclrck_export                                   ; H8    ; 8A       ; 24           ; 81           ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; freq_up_down_export[0]                           ; W15   ; 3B       ; 40           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; freq_up_down_export[1]                           ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; reset_reset_n                                    ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 17                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; square_freq_export                               ; AK16  ; 4A       ; 54           ; 0            ; 51           ; 16                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; touch_panel_busy_external_connection_export      ; AB21  ; 4A       ; 88           ; 0            ; 18           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; touch_panel_pen_irq_n_external_connection_export ; AB17  ; 4A       ; 56           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; touch_panel_spi_external_MISO                    ; AA21  ; 4A       ; 88           ; 0            ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+--------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                                             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; aud_xck_clk                                      ; G7    ; 8A       ; 2            ; 81           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; audio_and_video_config_0_external_interface_SCLK ; J12   ; 8A       ; 12           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dacdat_export                                    ; J7    ; 8A       ; 16           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dram_ctrl_wire_addr[0]                           ; AK14  ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dram_ctrl_wire_addr[10]                          ; AG12  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dram_ctrl_wire_addr[11]                          ; AH13  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dram_ctrl_wire_addr[12]                          ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dram_ctrl_wire_addr[1]                           ; AH14  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dram_ctrl_wire_addr[2]                           ; AG15  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dram_ctrl_wire_addr[3]                           ; AE14  ; 3B       ; 24           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dram_ctrl_wire_addr[4]                           ; AB15  ; 3B       ; 28           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dram_ctrl_wire_addr[5]                           ; AC14  ; 3B       ; 28           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dram_ctrl_wire_addr[6]                           ; AD14  ; 3B       ; 24           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dram_ctrl_wire_addr[7]                           ; AF15  ; 3B       ; 32           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dram_ctrl_wire_addr[8]                           ; AH15  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dram_ctrl_wire_addr[9]                           ; AG13  ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dram_ctrl_wire_ba[0]                             ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dram_ctrl_wire_ba[1]                             ; AF13  ; 3B       ; 22           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dram_ctrl_wire_cas_n                             ; AF11  ; 3B       ; 18           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dram_ctrl_wire_cke                               ; AK13  ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dram_ctrl_wire_cs_n                              ; AG11  ; 3B       ; 18           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dram_ctrl_wire_dqm[0]                            ; AB13  ; 3B       ; 20           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dram_ctrl_wire_dqm[1]                            ; AK12  ; 3B       ; 36           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dram_ctrl_wire_ras_n                             ; AE13  ; 3B       ; 22           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dram_ctrl_wire_we_n                              ; AA13  ; 3B       ; 20           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; lcd_controller_conduit_end_lt24_cs               ; AH23  ; 4A       ; 70           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; lcd_controller_conduit_end_lt24_data[0]          ; AF26  ; 4A       ; 86           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; lcd_controller_conduit_end_lt24_data[10]         ; AH25  ; 4A       ; 78           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; lcd_controller_conduit_end_lt24_data[11]         ; AJ25  ; 4A       ; 74           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; lcd_controller_conduit_end_lt24_data[12]         ; AJ24  ; 4A       ; 74           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; lcd_controller_conduit_end_lt24_data[13]         ; AK24  ; 4A       ; 72           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; lcd_controller_conduit_end_lt24_data[14]         ; AG23  ; 4A       ; 64           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; lcd_controller_conduit_end_lt24_data[15]         ; AK23  ; 4A       ; 72           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; lcd_controller_conduit_end_lt24_data[1]          ; AF25  ; 4A       ; 86           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; lcd_controller_conduit_end_lt24_data[2]          ; AE24  ; 4A       ; 88           ; 0            ; 52           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; lcd_controller_conduit_end_lt24_data[3]          ; AE23  ; 4A       ; 78           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; lcd_controller_conduit_end_lt24_data[4]          ; AJ27  ; 4A       ; 80           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; lcd_controller_conduit_end_lt24_data[5]          ; AK29  ; 4A       ; 82           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; lcd_controller_conduit_end_lt24_data[6]          ; AK28  ; 4A       ; 82           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; lcd_controller_conduit_end_lt24_data[7]          ; AK27  ; 4A       ; 80           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; lcd_controller_conduit_end_lt24_data[8]          ; AJ26  ; 4A       ; 76           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; lcd_controller_conduit_end_lt24_data[9]          ; AK26  ; 4A       ; 76           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; lcd_controller_conduit_end_lt24_rd               ; AG26  ; 4A       ; 84           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; lcd_controller_conduit_end_lt24_rs               ; AH27  ; 4A       ; 84           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; lcd_controller_conduit_end_lt24_wr               ; AH24  ; 4A       ; 64           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; lcd_reset_n_external_connection_export           ; AD21  ; 4A       ; 82           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led_cntrl_export                                 ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led_delay_export                                 ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led_gli_export                                   ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_clk_clk                                    ; AH12  ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; touch_panel_spi_external_MOSI                    ; AC23  ; 4A       ; 86           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; touch_panel_spi_external_SCLK                    ; AD24  ; 4A       ; 88           ; 0            ; 35           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; touch_panel_spi_external_SS_n                    ; AA20  ; 4A       ; 84           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+--------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                               ;
+--------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; audio_and_video_config_0_external_interface_SDAT ; K12   ; 8A       ; 12           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_data~2 (inverted) ;
; dram_ctrl_wire_dq[0]                             ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_dram_ctrl:dram_ctrl|oe                                                                                                                     ;
; dram_ctrl_wire_dq[10]                            ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_dram_ctrl:dram_ctrl|oe~_Duplicate_10                                                                                                       ;
; dram_ctrl_wire_dq[11]                            ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_dram_ctrl:dram_ctrl|oe~_Duplicate_11                                                                                                       ;
; dram_ctrl_wire_dq[12]                            ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_dram_ctrl:dram_ctrl|oe~_Duplicate_12                                                                                                       ;
; dram_ctrl_wire_dq[13]                            ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_dram_ctrl:dram_ctrl|oe~_Duplicate_13                                                                                                       ;
; dram_ctrl_wire_dq[14]                            ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_dram_ctrl:dram_ctrl|oe~_Duplicate_14                                                                                                       ;
; dram_ctrl_wire_dq[15]                            ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_dram_ctrl:dram_ctrl|oe~_Duplicate_15                                                                                                       ;
; dram_ctrl_wire_dq[1]                             ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_dram_ctrl:dram_ctrl|oe~_Duplicate_1                                                                                                        ;
; dram_ctrl_wire_dq[2]                             ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_dram_ctrl:dram_ctrl|oe~_Duplicate_2                                                                                                        ;
; dram_ctrl_wire_dq[3]                             ; AK8   ; 3B       ; 28           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_dram_ctrl:dram_ctrl|oe~_Duplicate_3                                                                                                        ;
; dram_ctrl_wire_dq[4]                             ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_dram_ctrl:dram_ctrl|oe~_Duplicate_4                                                                                                        ;
; dram_ctrl_wire_dq[5]                             ; AG10  ; 3B       ; 18           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_dram_ctrl:dram_ctrl|oe~_Duplicate_5                                                                                                        ;
; dram_ctrl_wire_dq[6]                             ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_dram_ctrl:dram_ctrl|oe~_Duplicate_6                                                                                                        ;
; dram_ctrl_wire_dq[7]                             ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_dram_ctrl:dram_ctrl|oe~_Duplicate_7                                                                                                        ;
; dram_ctrl_wire_dq[8]                             ; AH10  ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_dram_ctrl:dram_ctrl|oe~_Duplicate_8                                                                                                        ;
; dram_ctrl_wire_dq[9]                             ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_dram_ctrl:dram_ctrl|oe~_Duplicate_9                                                                                                        ;
+--------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 1 / 32 ( 3 % )   ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 42 / 48 ( 88 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 31 / 80 ( 39 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 6 / 80 ( 8 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+------------------+---------------+--------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                   ;
+----------+------------+----------------+--------------------------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                                   ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+--------------------------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                                         ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                                        ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; dram_ctrl_wire_we_n                              ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 122        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A             ; VCCIO4A                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A             ; touch_panel_spi_external_SS_n                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA21     ; 210        ; 4A             ; touch_panel_spi_external_MISO                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA22     ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                                           ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                                          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                                        ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                                        ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                                     ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo                              ; output ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                                           ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                                          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 88         ; 3B             ; dram_ctrl_wire_dqm[0]                            ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ; 3B             ; VCCIO3B                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; dram_ctrl_wire_addr[4]                           ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; --             ; VCC_AUX                                          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; touch_panel_pen_irq_n_external_connection_export ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                                        ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                                        ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; touch_panel_busy_external_connection_export      ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB22     ; 225        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB23     ; 227        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ; 5A             ; VCCIO5A                                          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck                              ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                                 ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ;            ; 3A             ; VCCPD3A                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                                        ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; dram_ctrl_wire_addr[5]                           ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                                        ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                                        ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                                        ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A             ; VCCIO4A                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; touch_panel_spi_external_MOSI                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ;            ; 5A             ; VREFB5AN0                                        ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                                        ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 80         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B             ; VCCIO3B                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; dram_ctrl_wire_addr[6]                           ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;                ; DNU                                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                                        ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A             ; VCCIO4A                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A             ; lcd_reset_n_external_connection_export           ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD22     ;            ; --             ; VCC_AUX                                          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; touch_panel_spi_external_SCLK                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ;            ; 5A             ; VCCIO5A                                          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                                 ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                                 ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 52         ; 3A             ; reset_reset_n                                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; dram_ctrl_wire_ras_n                             ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; dram_ctrl_wire_addr[3]                           ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B             ; VCCIO3B                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                                        ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; lcd_controller_conduit_end_lt24_data[3]          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 209        ; 4A             ; lcd_controller_conduit_end_lt24_data[2]          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ;            ; 4A             ; VCCIO4A                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                                          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 57         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 87         ; 3B             ; dram_ctrl_wire_cas_n                             ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; dram_ctrl_wire_ba[1]                             ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B             ; clk_clk                                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; dram_ctrl_wire_addr[7]                           ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A             ; VCCIO4A                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A             ; lcd_controller_conduit_end_lt24_data[1]          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A             ; lcd_controller_conduit_end_lt24_data[0]          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF27     ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; dram_ctrl_wire_dq[5]                             ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 85         ; 3B             ; dram_ctrl_wire_cs_n                              ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ; 103        ; 3B             ; dram_ctrl_wire_addr[10]                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG13     ; 101        ; 3B             ; dram_ctrl_wire_addr[9]                           ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; dram_ctrl_wire_addr[2]                           ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; lcd_controller_conduit_end_lt24_data[14]         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A             ; lcd_controller_conduit_end_lt24_rd               ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A             ; VCCIO5A                                          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH1      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; dram_ctrl_wire_dq[13]                            ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 113        ; 3B             ; dram_ctrl_wire_dq[12]                            ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 84         ; 3B             ; dram_ctrl_wire_dq[11]                            ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ; 118        ; 3B             ; dram_ctrl_wire_dq[8]                             ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH11     ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; sdram_clk_clk                                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 111        ; 3B             ; dram_ctrl_wire_addr[11]                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 109        ; 3B             ; dram_ctrl_wire_addr[1]                           ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ; 125        ; 3B             ; dram_ctrl_wire_addr[8]                           ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; 4A             ; VCCIO4A                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; lcd_controller_conduit_end_lt24_cs               ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 161        ; 4A             ; lcd_controller_conduit_end_lt24_wr               ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ; 188        ; 4A             ; lcd_controller_conduit_end_lt24_data[10]         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH26     ;            ; 4A             ; VCCIO4A                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; lcd_controller_conduit_end_lt24_rs               ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; dram_ctrl_wire_dq[15]                            ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B             ; dram_ctrl_wire_dq[14]                            ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ7      ; 100        ; 3B             ; dram_ctrl_wire_dq[1]                             ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ8      ;            ; 3B             ; VCCIO3B                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; dram_ctrl_wire_dq[10]                            ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ10     ; 116        ; 3B             ; dram_ctrl_wire_dq[9]                             ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ11     ; 119        ; 3B             ; dram_ctrl_wire_dq[7]                             ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ12     ; 124        ; 3B             ; dram_ctrl_wire_ba[0]                             ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ13     ;            ; 3B             ; VCCIO3B                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; dram_ctrl_wire_addr[12]                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ;            ; 3B             ; VREFB3BN0                                        ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; lcd_controller_conduit_end_lt24_data[12]         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ25     ; 180        ; 4A             ; lcd_controller_conduit_end_lt24_data[11]         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ26     ; 187        ; 4A             ; lcd_controller_conduit_end_lt24_data[8]          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ27     ; 195        ; 4A             ; lcd_controller_conduit_end_lt24_data[4]          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ28     ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; dram_ctrl_wire_dq[0]                             ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; dram_ctrl_wire_dq[2]                             ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK8      ; 105        ; 3B             ; dram_ctrl_wire_dq[3]                             ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK9      ; 108        ; 3B             ; dram_ctrl_wire_dq[4]                             ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK10     ;            ; 3B             ; VCCIO3B                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; dram_ctrl_wire_dq[6]                             ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; dram_ctrl_wire_dqm[1]                            ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK13     ; 121        ; 3B             ; dram_ctrl_wire_cke                               ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK14     ; 129        ; 3B             ; dram_ctrl_wire_addr[0]                           ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK15     ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; square_freq_export                               ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK17     ;            ; 4A             ; VREFB4AN0                                        ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A             ; VCCIO4A                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; lcd_controller_conduit_end_lt24_data[15]         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 177        ; 4A             ; lcd_controller_conduit_end_lt24_data[13]         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK25     ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; lcd_controller_conduit_end_lt24_data[9]          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK27     ; 193        ; 4A             ; lcd_controller_conduit_end_lt24_data[7]          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK28     ; 198        ; 4A             ; lcd_controller_conduit_end_lt24_data[6]          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK29     ; 196        ; 4A             ; lcd_controller_conduit_end_lt24_data[5]          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                                        ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                                         ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                                         ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0                                        ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS                              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                                         ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; RREF                                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                                           ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; aud_xck_clk                                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; bclk_export                                      ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 490        ; 8A             ; daclrck_export                                   ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ;            ; --             ; VCCBAT                                           ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                                          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                                         ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                                         ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; dacdat_export                                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                                           ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; audio_and_video_config_0_external_interface_SCLK ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ;            ; 8A             ; VCCIO8A                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                                          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                                    ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                                           ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                                        ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; audio_and_video_config_0_external_interface_SDAT ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K13      ;            ; 8A             ; VCCPD8A                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                                           ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                                           ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                                           ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                                          ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                                          ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                                          ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                                          ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                                          ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                                    ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                                        ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                                          ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                                    ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                                        ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                                          ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                                          ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                                          ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                                    ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                                        ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                                          ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                                    ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                                    ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                                          ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                                          ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                                            ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi                              ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                                          ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                                          ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                                          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                                        ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                                        ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms                              ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; led_cntrl_export                                 ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; led_delay_export                                 ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; led_gli_export                                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                                          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A             ; VCCPD5A                                          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; freq_up_down_export[0]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 221        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A             ; VCCIO5A                                          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                                              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; freq_up_down_export[1]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y22      ;            ; --             ; VCCA_FPLL                                        ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                                              ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+--------------------------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimized GXB Elements                                                                                                                                 ;
+----------------------------------------------------------------------------+---------------------------------------------------------------------------+
; Preserved Component                                                        ; Removed Component                                                         ;
+----------------------------------------------------------------------------+---------------------------------------------------------------------------+
; PLL Output Counters                                                        ;                                                                           ;
;  system_pll:pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                                                                           ;
;   --                                                                       ; system_pll:pll|altera_pll:altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER ;
; Clock enable blocks                                                        ;                                                                           ;
;  system_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0             ;                                                                           ;
;   --                                                                       ; system_pll:pll|altera_pll:altera_pll_i|outclk_wire[4]~CLKENA0             ;
+----------------------------------------------------------------------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; I/O Assignment Warnings                                                                 ;
+--------------------------------------------------+--------------------------------------+
; Pin Name                                         ; Reason                               ;
+--------------------------------------------------+--------------------------------------+
; aud_xck_clk                                      ; Missing drive strength and slew rate ;
; sdram_clk_clk                                    ; Missing drive strength and slew rate ;
; led_delay_export                                 ; Missing drive strength and slew rate ;
; audio_and_video_config_0_external_interface_SCLK ; Missing drive strength and slew rate ;
; touch_panel_spi_external_MOSI                    ; Missing drive strength and slew rate ;
; touch_panel_spi_external_SCLK                    ; Missing drive strength and slew rate ;
; touch_panel_spi_external_SS_n                    ; Missing drive strength and slew rate ;
; lcd_controller_conduit_end_lt24_cs               ; Missing drive strength and slew rate ;
; lcd_controller_conduit_end_lt24_data[0]          ; Missing drive strength and slew rate ;
; lcd_controller_conduit_end_lt24_data[1]          ; Missing drive strength and slew rate ;
; lcd_controller_conduit_end_lt24_data[2]          ; Missing drive strength and slew rate ;
; lcd_controller_conduit_end_lt24_data[3]          ; Missing drive strength and slew rate ;
; lcd_controller_conduit_end_lt24_data[4]          ; Missing drive strength and slew rate ;
; lcd_controller_conduit_end_lt24_data[5]          ; Missing drive strength and slew rate ;
; lcd_controller_conduit_end_lt24_data[6]          ; Missing drive strength and slew rate ;
; lcd_controller_conduit_end_lt24_data[7]          ; Missing drive strength and slew rate ;
; lcd_controller_conduit_end_lt24_data[8]          ; Missing drive strength and slew rate ;
; lcd_controller_conduit_end_lt24_data[9]          ; Missing drive strength and slew rate ;
; lcd_controller_conduit_end_lt24_data[10]         ; Missing drive strength and slew rate ;
; lcd_controller_conduit_end_lt24_data[11]         ; Missing drive strength and slew rate ;
; lcd_controller_conduit_end_lt24_data[12]         ; Missing drive strength and slew rate ;
; lcd_controller_conduit_end_lt24_data[13]         ; Missing drive strength and slew rate ;
; lcd_controller_conduit_end_lt24_data[14]         ; Missing drive strength and slew rate ;
; lcd_controller_conduit_end_lt24_data[15]         ; Missing drive strength and slew rate ;
; lcd_controller_conduit_end_lt24_wr               ; Missing drive strength and slew rate ;
; lcd_controller_conduit_end_lt24_rs               ; Missing drive strength and slew rate ;
; lcd_reset_n_external_connection_export           ; Missing drive strength and slew rate ;
; dacdat_export                                    ; Missing drive strength and slew rate ;
; dram_ctrl_wire_addr[0]                           ; Missing drive strength and slew rate ;
; dram_ctrl_wire_addr[1]                           ; Missing drive strength and slew rate ;
; dram_ctrl_wire_addr[2]                           ; Missing drive strength and slew rate ;
; dram_ctrl_wire_addr[3]                           ; Missing drive strength and slew rate ;
; dram_ctrl_wire_addr[4]                           ; Missing drive strength and slew rate ;
; dram_ctrl_wire_addr[5]                           ; Missing drive strength and slew rate ;
; dram_ctrl_wire_addr[6]                           ; Missing drive strength and slew rate ;
; dram_ctrl_wire_addr[7]                           ; Missing drive strength and slew rate ;
; dram_ctrl_wire_addr[8]                           ; Missing drive strength and slew rate ;
; dram_ctrl_wire_addr[9]                           ; Missing drive strength and slew rate ;
; dram_ctrl_wire_addr[10]                          ; Missing drive strength and slew rate ;
; dram_ctrl_wire_addr[11]                          ; Missing drive strength and slew rate ;
; dram_ctrl_wire_addr[12]                          ; Missing drive strength and slew rate ;
; dram_ctrl_wire_ba[0]                             ; Missing drive strength and slew rate ;
; dram_ctrl_wire_ba[1]                             ; Missing drive strength and slew rate ;
; dram_ctrl_wire_cas_n                             ; Missing drive strength and slew rate ;
; dram_ctrl_wire_cs_n                              ; Missing drive strength and slew rate ;
; dram_ctrl_wire_dqm[0]                            ; Missing drive strength and slew rate ;
; dram_ctrl_wire_dqm[1]                            ; Missing drive strength and slew rate ;
; dram_ctrl_wire_ras_n                             ; Missing drive strength and slew rate ;
; dram_ctrl_wire_we_n                              ; Missing drive strength and slew rate ;
; led_cntrl_export                                 ; Missing drive strength and slew rate ;
; led_gli_export                                   ; Missing drive strength and slew rate ;
; dram_ctrl_wire_cke                               ; Missing drive strength and slew rate ;
; lcd_controller_conduit_end_lt24_rd               ; Missing drive strength and slew rate ;
; audio_and_video_config_0_external_interface_SDAT ; Missing drive strength and slew rate ;
; dram_ctrl_wire_dq[0]                             ; Missing drive strength and slew rate ;
; dram_ctrl_wire_dq[1]                             ; Missing drive strength and slew rate ;
; dram_ctrl_wire_dq[2]                             ; Missing drive strength and slew rate ;
; dram_ctrl_wire_dq[3]                             ; Missing drive strength and slew rate ;
; dram_ctrl_wire_dq[4]                             ; Missing drive strength and slew rate ;
; dram_ctrl_wire_dq[5]                             ; Missing drive strength and slew rate ;
; dram_ctrl_wire_dq[6]                             ; Missing drive strength and slew rate ;
; dram_ctrl_wire_dq[7]                             ; Missing drive strength and slew rate ;
; dram_ctrl_wire_dq[8]                             ; Missing drive strength and slew rate ;
; dram_ctrl_wire_dq[9]                             ; Missing drive strength and slew rate ;
; dram_ctrl_wire_dq[10]                            ; Missing drive strength and slew rate ;
; dram_ctrl_wire_dq[11]                            ; Missing drive strength and slew rate ;
; dram_ctrl_wire_dq[12]                            ; Missing drive strength and slew rate ;
; dram_ctrl_wire_dq[13]                            ; Missing drive strength and slew rate ;
; dram_ctrl_wire_dq[14]                            ; Missing drive strength and slew rate ;
; dram_ctrl_wire_dq[15]                            ; Missing drive strength and slew rate ;
; freq_up_down_export[1]                           ; Incomplete set of assignments        ;
; freq_up_down_export[0]                           ; Incomplete set of assignments        ;
; freq_up_down_export[1]                           ; Missing location assignment          ;
; freq_up_down_export[0]                           ; Missing location assignment          ;
+--------------------------------------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                     ;
+------------------------------------------------------------------------------------------+----------------------------+
;                                                                                          ;                            ;
+------------------------------------------------------------------------------------------+----------------------------+
; system_pll:pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                    ;                            ;
;     -- PLL Type                                                                          ; Integer PLL                ;
;     -- PLL Location                                                                      ; FRACTIONALPLL_X0_Y1_N0     ;
;     -- PLL Feedback clock type                                                           ; none                       ;
;     -- PLL Bandwidth                                                                     ; Auto                       ;
;         -- PLL Bandwidth Range                                                           ; 1200000 to 600000 Hz       ;
;     -- Reference Clock Frequency                                                         ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                        ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                 ; 600.0 MHz                  ;
;     -- PLL Operation Mode                                                                ; Direct                     ;
;     -- PLL Freq Min Lock                                                                 ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                 ; 133.333333 MHz             ;
;     -- PLL Enable                                                                        ; On                         ;
;     -- PLL Fractional Division                                                           ; N/A                        ;
;     -- M Counter                                                                         ; 24                         ;
;     -- N Counter                                                                         ; 2                          ;
;     -- PLL Refclk Select                                                                 ;                            ;
;             -- PLL Refclk Select Location                                                ; PLLREFCLKSELECT_X0_Y7_N0   ;
;             -- PLL Reference Clock Input 0 source                                        ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                        ; ref_clk1                   ;
;             -- ADJPLLIN source                                                           ; N/A                        ;
;             -- CORECLKIN source                                                          ; N/A                        ;
;             -- IQTXRXCLKIN source                                                        ; N/A                        ;
;             -- PLLIQCLKIN source                                                         ; N/A                        ;
;             -- RXIQCLKIN source                                                          ; N/A                        ;
;             -- CLKIN(0) source                                                           ; clk_clk~input              ;
;             -- CLKIN(1) source                                                           ; N/A                        ;
;             -- CLKIN(2) source                                                           ; N/A                        ;
;             -- CLKIN(3) source                                                           ; N/A                        ;
;     -- PLL Output Counter                                                                ;                            ;
;         -- system_pll:pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER     ;                            ;
;             -- Output Clock Frequency                                                    ; 50.0 MHz                   ;
;             -- Output Clock Location                                                     ; PLLOUTPUTCOUNTER_X0_Y6_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                    ; Off                        ;
;             -- Duty Cycle                                                                ; 50.0000                    ;
;             -- Phase Shift                                                               ; 0.000000 degrees           ;
;             -- C Counter                                                                 ; 12                         ;
;             -- C Counter PH Mux PRST                                                     ; 0                          ;
;             -- C Counter PRST                                                            ; 1                          ;
;         -- system_pll:pll|altera_pll:altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER     ;                            ;
;             -- Output Clock Frequency                                                    ; 50.0 MHz                   ;
;             -- Output Clock Location                                                     ; PLLOUTPUTCOUNTER_X0_Y5_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                    ; Off                        ;
;             -- Duty Cycle                                                                ; 50.0000                    ;
;             -- Phase Shift                                                               ; 300.000000 degrees         ;
;             -- C Counter                                                                 ; 12                         ;
;             -- C Counter PH Mux PRST                                                     ; 0                          ;
;             -- C Counter PRST                                                            ; 11                         ;
;         -- system_pll:pll|altera_pll:altera_pll_i|general[5].gpll~PLL_OUTPUT_COUNTER     ;                            ;
;             -- Output Clock Frequency                                                    ; 24.0 MHz                   ;
;             -- Output Clock Location                                                     ; PLLOUTPUTCOUNTER_X0_Y4_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                    ; On                         ;
;             -- Duty Cycle                                                                ; 50.0000                    ;
;             -- Phase Shift                                                               ; 0.000000 degrees           ;
;             -- C Counter                                                                 ; 25                         ;
;             -- C Counter PH Mux PRST                                                     ; 0                          ;
;             -- C Counter PRST                                                            ; 1                          ;
;         -- system_pll:pll|altera_pll:altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER     ;                            ;
;             -- Output Clock Frequency                                                    ; 12.0 MHz                   ;
;             -- Output Clock Location                                                     ; PLLOUTPUTCOUNTER_X0_Y8_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                    ; Off                        ;
;             -- Duty Cycle                                                                ; 50.0000                    ;
;             -- Phase Shift                                                               ; 0.000000 degrees           ;
;             -- C Counter                                                                 ; 50                         ;
;             -- C Counter PH Mux PRST                                                     ; 0                          ;
;             -- C Counter PRST                                                            ; 1                          ;
;         -- system_pll:pll|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER     ;                            ;
;             -- Output Clock Frequency                                                    ; 15.0 MHz                   ;
;             -- Output Clock Location                                                     ; PLLOUTPUTCOUNTER_X0_Y7_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                    ; Off                        ;
;             -- Duty Cycle                                                                ; 50.0000                    ;
;             -- Phase Shift                                                               ; 0.000000 degrees           ;
;             -- C Counter                                                                 ; 40                         ;
;             -- C Counter PH Mux PRST                                                     ; 0                          ;
;             -- C Counter PRST                                                            ; 1                          ;
;                                                                                          ;                            ;
; system_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                          ; Integer PLL                ;
;     -- PLL Location                                                                      ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                           ; none                       ;
;     -- PLL Bandwidth                                                                     ; Auto                       ;
;         -- PLL Bandwidth Range                                                           ; 800000 to 400000 Hz        ;
;     -- Reference Clock Frequency                                                         ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                        ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                 ; 540.0 MHz                  ;
;     -- PLL Operation Mode                                                                ; Direct                     ;
;     -- PLL Freq Min Lock                                                                 ; 27.777778 MHz              ;
;     -- PLL Freq Max Lock                                                                 ; 74.074074 MHz              ;
;     -- PLL Enable                                                                        ; On                         ;
;     -- PLL Fractional Division                                                           ; N/A                        ;
;     -- M Counter                                                                         ; 54                         ;
;     -- N Counter                                                                         ; 5                          ;
;     -- PLL Refclk Select                                                                 ;                            ;
;             -- PLL Refclk Select Location                                                ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                        ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                        ; ref_clk1                   ;
;             -- ADJPLLIN source                                                           ; N/A                        ;
;             -- CORECLKIN source                                                          ; N/A                        ;
;             -- IQTXRXCLKIN source                                                        ; N/A                        ;
;             -- PLLIQCLKIN source                                                         ; N/A                        ;
;             -- RXIQCLKIN source                                                          ; N/A                        ;
;             -- CLKIN(0) source                                                           ; clk_clk~input              ;
;             -- CLKIN(1) source                                                           ; N/A                        ;
;             -- CLKIN(2) source                                                           ; N/A                        ;
;             -- CLKIN(3) source                                                           ; N/A                        ;
;     -- PLL Output Counter                                                                ;                            ;
;         -- system_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                    ; 54.0 MHz                   ;
;             -- Output Clock Location                                                     ; PLLOUTPUTCOUNTER_X0_Y19_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                    ; Off                        ;
;             -- Duty Cycle                                                                ; 50.0000                    ;
;             -- Phase Shift                                                               ; 0.000000 degrees           ;
;             -- C Counter                                                                 ; 10                         ;
;             -- C Counter PH Mux PRST                                                     ; 0                          ;
;             -- C Counter PRST                                                            ; 1                          ;
;                                                                                          ;                            ;
+------------------------------------------------------------------------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Entity Name                               ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
; |system                                                                                                                                 ; 3531.0 (0.8)         ; 4536.0 (1.0)                     ; 1027.0 (0.2)                                      ; 22.0 (0.0)                       ; 0.0 (0.0)            ; 5633 (2)            ; 6084 (0)                  ; 69 (69)       ; 376896            ; 54    ; 24         ; 80   ; 0            ; |system                                                                                                                                                                                                                                                                                                                                            ; system                                    ; system       ;
;    |Volume_generation_top:volume_generation_top_0|                                                                                      ; 1008.6 (0.0)         ; 1219.4 (0.0)                     ; 212.3 (0.0)                                       ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 1851 (0)            ; 1109 (0)                  ; 0 (0)         ; 0                 ; 0     ; 21         ; 0    ; 0            ; |system|Volume_generation_top:volume_generation_top_0                                                                                                                                                                                                                                                                                              ; Volume_generation_top                     ; system       ;
;       |cordic_Control:cordic_Control_1|                                                                                                 ; 52.7 (52.7)          ; 54.7 (54.7)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 105 (105)           ; 100 (100)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |system|Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1                                                                                                                                                                                                                                                              ; cordic_Control                            ; system       ;
;       |cordic_pipelined:cordic_pipelined_1|                                                                                             ; 351.8 (351.8)        ; 353.8 (353.8)                    ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 704 (704)           ; 117 (117)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |system|Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1                                                                                                                                                                                                                                                          ; cordic_pipelined                          ; system       ;
;       |filter:cic_1|                                                                                                                    ; 103.0 (0.0)          ; 129.0 (0.0)                      ; 26.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 204 (0)             ; 292 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|Volume_generation_top:volume_generation_top_0|filter:cic_1                                                                                                                                                                                                                                                                                 ; filter                                    ; system       ;
;          |cic_calc:cic_1|                                                                                                               ; 44.5 (44.5)          ; 54.0 (54.0)                      ; 9.5 (9.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (89)             ; 126 (126)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1                                                                                                                                                                                                                                                                  ; cic_calc                                  ; system       ;
;          |cic_calc:cic_2|                                                                                                               ; 28.5 (28.5)          ; 35.5 (35.5)                      ; 7.0 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (55)             ; 84 (84)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2                                                                                                                                                                                                                                                                  ; cic_calc                                  ; system       ;
;          |cic_calc:cic_3|                                                                                                               ; 30.0 (30.0)          ; 39.5 (39.5)                      ; 9.5 (9.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (60)             ; 82 (82)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3                                                                                                                                                                                                                                                                  ; cic_calc                                  ; system       ;
;       |freq_meas:freq_meas_1|                                                                                                           ; 493.1 (301.6)        ; 673.9 (331.6)                    ; 182.3 (30.0)                                      ; 1.5 (0.1)                        ; 0.0 (0.0)            ; 822 (489)           ; 584 (67)                  ; 0 (0)         ; 0                 ; 0     ; 19         ; 0    ; 0            ; |system|Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1                                                                                                                                                                                                                                                                        ; freq_meas                                 ; system       ;
;          |CalGlis:CalGlis_1|                                                                                                            ; 115.4 (115.4)        ; 121.3 (121.3)                    ; 6.8 (6.8)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 199 (199)           ; 115 (115)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|CalGlis:CalGlis_1                                                                                                                                                                                                                                                      ; CalGlis                                   ; system       ;
;          |count_freq_meas:count_meas|                                                                                                   ; 13.0 (13.0)          ; 20.2 (20.2)                      ; 7.3 (7.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 25 (25)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|count_freq_meas:count_meas                                                                                                                                                                                                                                             ; count_freq_meas                           ; system       ;
;          |fir_filter:fir|                                                                                                               ; 0.3 (0.3)            ; 135.3 (135.3)                    ; 135.0 (135.0)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 313 (313)                 ; 0 (0)         ; 0                 ; 0     ; 15         ; 0    ; 0            ; |system|Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir                                                                                                                                                                                                                                                         ; fir_filter                                ; system       ;
;          |goldschmidt:goldschmid_1|                                                                                                     ; 62.7 (62.7)          ; 65.5 (65.5)                      ; 3.2 (3.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 109 (109)           ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |system|Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1                                                                                                                                                                                                                                               ; goldschmidt                               ; system       ;
;       |mixer:mixer_1|                                                                                                                   ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|Volume_generation_top:volume_generation_top_0|mixer:mixer_1                                                                                                                                                                                                                                                                                ; mixer                                     ; system       ;
;    |altera_irq_clock_crosser:irq_synchronizer|                                                                                          ; 0.3 (0.0)            ; 0.8 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                  ; altera_irq_clock_crosser                  ; system       ;
;       |altera_std_synchronizer_bundle:sync|                                                                                             ; 0.3 (0.0)            ; 0.8 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                              ; altera_std_synchronizer_bundle            ; work         ;
;          |altera_std_synchronizer:sync[0].u|                                                                                            ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                            ; altera_std_synchronizer                   ; work         ;
;    |altera_irq_clock_crosser:irq_synchronizer_001|                                                                                      ; 0.3 (0.0)            ; 1.3 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                              ; altera_irq_clock_crosser                  ; system       ;
;       |altera_std_synchronizer_bundle:sync|                                                                                             ; 0.3 (0.0)            ; 1.3 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                          ; altera_std_synchronizer_bundle            ; work         ;
;          |altera_std_synchronizer:sync[0].u|                                                                                            ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                        ; altera_std_synchronizer                   ; work         ;
;    |pitch_dummy:pitch_dummy_0|                                                                                                          ; 29.7 (29.7)          ; 58.7 (58.7)                      ; 29.0 (29.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (56)             ; 97 (97)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|pitch_dummy:pitch_dummy_0                                                                                                                                                                                                                                                                                                                  ; pitch_dummy                               ; system       ;
;    |sine1kHz:ton_generation_dummy_0|                                                                                                    ; 32.5 (32.5)          ; 32.5 (32.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sine1kHz:ton_generation_dummy_0                                                                                                                                                                                                                                                                                                            ; sine1kHz                                  ; system       ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91.2 (0.5)           ; 98.5 (0.5)                       ; 8.5 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 127 (1)             ; 119 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                   ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90.7 (0.0)           ; 98.0 (0.0)                       ; 8.5 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 126 (0)             ; 119 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input               ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90.7 (0.0)           ; 98.0 (0.0)                       ; 8.5 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 126 (0)             ; 119 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                               ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90.7 (1.7)           ; 98.0 (3.3)                       ; 8.5 (1.7)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 126 (1)             ; 119 (7)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                   ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89.0 (0.0)           ; 94.7 (0.0)                       ; 6.8 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 125 (0)             ; 112 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric         ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89.0 (67.7)          ; 94.7 (72.1)                      ; 6.8 (5.6)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 125 (87)            ; 112 (79)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                              ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 10.8 (10.8)          ; 12.0 (12.0)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.5 (10.5)          ; 10.6 (10.6)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                            ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 242.3 (-4.2)         ; 456.5 (28.6)                     ; 214.5 (32.8)                                      ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 313 (2)             ; 855 (76)                  ; 0 (0)         ; 311296            ; 38    ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                             ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 246.5 (0.0)          ; 427.9 (0.0)                      ; 181.8 (0.0)                                       ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 311 (0)             ; 779 (0)                   ; 0 (0)         ; 311296            ; 38    ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                        ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 246.5 (49.9)         ; 427.9 (119.0)                    ; 181.8 (69.4)                                      ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 311 (69)            ; 779 (240)                 ; 0 (0)         ; 311296            ; 38    ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                       ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 16.8 (15.5)          ; 40.7 (39.3)                      ; 23.8 (23.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 82 (82)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                  ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                                ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                                ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 311296            ; 38    ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                                ; work         ;
;                |altsyncram_8i84:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 311296            ; 38    ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8i84:auto_generated                                                                                                                                                 ; altsyncram_8i84                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                              ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 9.3 (9.3)            ; 9.3 (9.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                              ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 7.2 (7.2)            ; 12.2 (12.2)                      ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 44.4 (44.4)          ; 57.1 (57.1)                      ; 12.7 (12.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (89)             ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                        ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 29.7 (0.3)           ; 94.4 (0.3)                       ; 64.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (1)              ; 209 (1)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                           ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                              ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 22.7 (0.0)           ; 84.6 (0.0)                       ; 61.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (0)              ; 193 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger         ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; -0.3 (-0.3)          ; 45.8 (45.8)                      ; 46.2 (46.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 117 (117)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                              ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 23.0 (0.0)           ; 38.8 (0.0)                       ; 15.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (0)              ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 0.4 (0.4)            ; 1.0 (1.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 0.5 (0.5)            ; 0.9 (0.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 0.4 (0.4)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                                 ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 6.7 (5.0)            ; 7.5 (5.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr                  ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 1.0 (1.0)            ; 2.5 (2.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                              ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 73.2 (8.2)           ; 75.3 (9.8)                       ; 2.2 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (14)             ; 122 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                    ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                               ; work         ;
;                   |cntr_79i:auto_generated|                                                                                             ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_79i:auto_generated                                                             ; cntr_79i                                  ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                               ; work         ;
;                   |cntr_a2j:auto_generated|                                                                                             ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated                                                                                      ; cntr_a2j                                  ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6.0 (0.0)            ; 7.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                               ; work         ;
;                   |cntr_49i:auto_generated|                                                                                             ; 6.0 (6.0)            ; 7.0 (7.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated                                                                            ; cntr_49i                                  ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                               ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                                  ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 13.5 (13.5)          ; 13.5 (13.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                              ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 19.5 (19.5)          ; 19.5 (19.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                              ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 14.0 (14.0)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                              ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 12.7 (12.7)          ; 16.7 (16.7)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                                ; work         ;
;    |system_LCD_Reset_N:lcd_reset_n|                                                                                                     ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_LCD_Reset_N:lcd_reset_n                                                                                                                                                                                                                                                                                                             ; system_LCD_Reset_N                        ; system       ;
;    |system_audio_and_video_config_0:audio_and_video_config_0|                                                                           ; 83.2 (26.5)          ; 95.9 (35.7)                      ; 12.8 (9.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 140 (46)            ; 143 (53)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_audio_and_video_config_0:audio_and_video_config_0                                                                                                                                                                                                                                                                                   ; system_audio_and_video_config_0           ; system       ;
;       |altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|                                                                 ; 56.7 (49.1)          ; 60.2 (52.6)                      ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (79)             ; 90 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller                                                                                                                                                                                                                   ; altera_up_av_config_serial_bus_controller ; system       ;
;          |altera_up_slow_clock_generator:Serial_Config_Clock_Generator|                                                                 ; 7.6 (7.6)            ; 7.6 (7.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator                                                                                                                                                      ; altera_up_slow_clock_generator            ; system       ;
;    |system_cpu:cpu|                                                                                                                     ; 1119.5 (0.0)         ; 1298.5 (0.0)                     ; 197.4 (0.0)                                       ; 18.4 (0.0)                       ; 0.0 (0.0)            ; 1596 (0)            ; 1795 (0)                  ; 0 (0)         ; 64448             ; 13    ; 3          ; 0    ; 0            ; |system|system_cpu:cpu                                                                                                                                                                                                                                                                                                                             ; system_cpu                                ; system       ;
;       |system_cpu_cpu:cpu|                                                                                                              ; 1119.5 (980.2)       ; 1298.5 (1129.3)                  ; 197.4 (167.5)                                     ; 18.4 (18.4)                      ; 0.0 (0.0)            ; 1596 (1408)         ; 1795 (1509)               ; 0 (0)         ; 64448             ; 13    ; 3          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                          ; system_cpu_cpu                            ; system       ;
;          |system_cpu_cpu_bht_module:system_cpu_cpu_bht|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_bht_module:system_cpu_cpu_bht                                                                                                                                                                                                                                                             ; system_cpu_cpu_bht_module                 ; system       ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_bht_module:system_cpu_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; altsyncram                                ; work         ;
;                |altsyncram_pdj1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_bht_module:system_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                                    ; altsyncram_pdj1                           ; work         ;
;          |system_cpu_cpu_dc_data_module:system_cpu_cpu_dc_data|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_data_module:system_cpu_cpu_dc_data                                                                                                                                                                                                                                                     ; system_cpu_cpu_dc_data_module             ; system       ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_data_module:system_cpu_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                ; work         ;
;                |altsyncram_4kl1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_data_module:system_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                            ; altsyncram_4kl1                           ; work         ;
;          |system_cpu_cpu_dc_tag_module:system_cpu_cpu_dc_tag|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1216              ; 1     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_tag_module:system_cpu_cpu_dc_tag                                                                                                                                                                                                                                                       ; system_cpu_cpu_dc_tag_module              ; system       ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1216              ; 1     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_tag_module:system_cpu_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                             ; altsyncram                                ; work         ;
;                |altsyncram_lpi1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1216              ; 1     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_tag_module:system_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lpi1:auto_generated                                                                                                                                                                                              ; altsyncram_lpi1                           ; work         ;
;          |system_cpu_cpu_dc_victim_module:system_cpu_cpu_dc_victim|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_victim_module:system_cpu_cpu_dc_victim                                                                                                                                                                                                                                                 ; system_cpu_cpu_dc_victim_module           ; system       ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_victim_module:system_cpu_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                ; work         ;
;                |altsyncram_baj1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_victim_module:system_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                        ; altsyncram_baj1                           ; work         ;
;          |system_cpu_cpu_ic_data_module:system_cpu_cpu_ic_data|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_data_module:system_cpu_cpu_ic_data                                                                                                                                                                                                                                                     ; system_cpu_cpu_ic_data_module             ; system       ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_data_module:system_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                ; work         ;
;                |altsyncram_spj1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_data_module:system_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                            ; altsyncram_spj1                           ; work         ;
;          |system_cpu_cpu_ic_tag_module:system_cpu_cpu_ic_tag|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_tag_module:system_cpu_cpu_ic_tag                                                                                                                                                                                                                                                       ; system_cpu_cpu_ic_tag_module              ; system       ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_tag_module:system_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                             ; altsyncram                                ; work         ;
;                |altsyncram_rgj1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_tag_module:system_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated                                                                                                                                                                                              ; altsyncram_rgj1                           ; work         ;
;          |system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell                                                                                                                                                                                                                                                    ; system_cpu_cpu_mult_cell                  ; system       ;
;             |altera_mult_add:the_altmult_add_p1|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                 ; altera_mult_add                           ; work         ;
;                |altera_mult_add_37p2:auto_generated|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                             ; altera_mult_add_37p2                      ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                    ; altera_mult_add_rtl                       ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                           ; ama_multiplier_function                   ; work         ;
;             |altera_mult_add:the_altmult_add_p2|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                 ; altera_mult_add                           ; work         ;
;                |altera_mult_add_37p2:auto_generated|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                             ; altera_mult_add_37p2                      ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                    ; altera_mult_add_rtl                       ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                           ; ama_multiplier_function                   ; work         ;
;             |altera_mult_add:the_altmult_add_p3|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                 ; altera_mult_add                           ; work         ;
;                |altera_mult_add_37p2:auto_generated|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                             ; altera_mult_add_37p2                      ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                    ; altera_mult_add_rtl                       ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                           ; ama_multiplier_function                   ; work         ;
;          |system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|                                                                        ; 139.3 (30.1)         ; 169.2 (33.5)                     ; 29.8 (3.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 188 (10)            ; 286 (85)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci                                                                                                                                                                                                                                                    ; system_cpu_cpu_nios2_oci                  ; system       ;
;             |system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|                                                 ; 38.7 (0.0)           ; 53.3 (0.0)                       ; 14.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper                                                                                                                                                                          ; system_cpu_cpu_debug_slave_wrapper        ; system       ;
;                |sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy|                                                                  ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy                                                                                                                    ; sld_virtual_jtag_basic                    ; work         ;
;                |system_cpu_cpu_debug_slave_sysclk:the_system_cpu_cpu_debug_slave_sysclk|                                                ; 6.5 (6.2)            ; 18.3 (17.0)                      ; 11.8 (10.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_sysclk:the_system_cpu_cpu_debug_slave_sysclk                                                                                                  ; system_cpu_cpu_debug_slave_sysclk         ; system       ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_sysclk:the_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                             ; altera_std_synchronizer                   ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_sysclk:the_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                             ; altera_std_synchronizer                   ; work         ;
;                |system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|                                                      ; 30.5 (30.3)          ; 33.3 (31.8)                      ; 2.8 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 47 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck                                                                                                        ; system_cpu_cpu_debug_slave_tck            ; system       ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; -0.3 (-0.3)          ; 1.0 (1.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                   ; altera_std_synchronizer                   ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                   ; altera_std_synchronizer                   ; work         ;
;             |system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|                                                       ; 5.1 (5.1)            ; 6.5 (6.5)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg                                                                                                                                                                                ; system_cpu_cpu_nios2_avalon_reg           ; system       ;
;             |system_cpu_cpu_nios2_oci_break:the_system_cpu_cpu_nios2_oci_break|                                                         ; 0.8 (0.8)            ; 11.8 (11.8)                      ; 11.0 (11.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_break:the_system_cpu_cpu_nios2_oci_break                                                                                                                                                                                  ; system_cpu_cpu_nios2_oci_break            ; system       ;
;             |system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug|                                                         ; 5.4 (4.7)            ; 6.0 (5.4)                        ; 0.6 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 10 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug                                                                                                                                                                                  ; system_cpu_cpu_nios2_oci_debug            ; system       ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                              ; altera_std_synchronizer                   ; work         ;
;             |system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|                                                               ; 58.0 (58.0)          ; 58.0 (58.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (96)             ; 57 (57)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem                                                                                                                                                                                        ; system_cpu_cpu_nios2_ocimem               ; system       ;
;                |system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram                                                                                                                       ; system_cpu_cpu_ociram_sp_ram_module       ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                             ; altsyncram                                ; work         ;
;                      |altsyncram_qid1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                                                              ; altsyncram_qid1                           ; work         ;
;          |system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a                                                                                                                                                                                                                                     ; system_cpu_cpu_register_bank_a_module     ; system       ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                ; work         ;
;                |altsyncram_voi1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                            ; altsyncram_voi1                           ; work         ;
;          |system_cpu_cpu_register_bank_b_module:system_cpu_cpu_register_bank_b|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_b_module:system_cpu_cpu_register_bank_b                                                                                                                                                                                                                                     ; system_cpu_cpu_register_bank_b_module     ; system       ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_b_module:system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                ; work         ;
;                |altsyncram_voi1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_b_module:system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                            ; altsyncram_voi1                           ; work         ;
;    |system_dram_ctrl:dram_ctrl|                                                                                                         ; 142.4 (107.3)        ; 158.2 (110.2)                    ; 15.8 (3.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 235 (182)           ; 221 (127)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_dram_ctrl:dram_ctrl                                                                                                                                                                                                                                                                                                                 ; system_dram_ctrl                          ; system       ;
;       |system_dram_ctrl_input_efifo_module:the_system_dram_ctrl_input_efifo_module|                                                     ; 35.2 (35.2)          ; 48.0 (48.0)                      ; 12.8 (12.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 94 (94)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_dram_ctrl:dram_ctrl|system_dram_ctrl_input_efifo_module:the_system_dram_ctrl_input_efifo_module                                                                                                                                                                                                                                     ; system_dram_ctrl_input_efifo_module       ; system       ;
;    |system_jtag_uart:jtag_uart|                                                                                                         ; 59.6 (15.7)          ; 72.3 (17.5)                      ; 12.8 (1.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 114 (33)            ; 117 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                 ; system_jtag_uart                          ; system       ;
;       |alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|                                                                            ; 19.3 (19.3)          ; 29.7 (29.7)                      ; 10.3 (10.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                            ; alt_jtag_atlantic                         ; work         ;
;       |system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|                                                                         ; 12.3 (0.0)           ; 12.8 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 27 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r                                                                                                                                                                                                                                                         ; system_jtag_uart_scfifo_r                 ; system       ;
;          |scfifo:rfifo|                                                                                                                 ; 12.3 (0.0)           ; 12.8 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 27 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                            ; scfifo                                    ; work         ;
;             |scfifo_3291:auto_generated|                                                                                                ; 12.3 (0.0)           ; 12.8 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 27 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                 ; scfifo_3291                               ; work         ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 12.3 (0.0)           ; 12.8 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 27 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                            ; a_dpfifo_5771                             ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 6.3 (3.2)            ; 6.8 (3.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 15 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                    ; a_fefifo_7cf                              ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                               ; cntr_vg7                                  ; work         ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                    ; altsyncram_7pu1                           ; work         ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                      ; cntr_jgb                                  ; work         ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                            ; cntr_jgb                                  ; work         ;
;       |system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|                                                                         ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w                                                                                                                                                                                                                                                         ; system_jtag_uart_scfifo_w                 ; system       ;
;          |scfifo:wfifo|                                                                                                                 ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                            ; scfifo                                    ; work         ;
;             |scfifo_3291:auto_generated|                                                                                                ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                 ; scfifo_3291                               ; work         ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                            ; a_dpfifo_5771                             ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 6.3 (3.2)            ; 6.3 (3.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 12 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                    ; a_fefifo_7cf                              ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                               ; cntr_vg7                                  ; work         ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                    ; altsyncram_7pu1                           ; work         ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                      ; cntr_jgb                                  ; work         ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                            ; cntr_jgb                                  ; work         ;
;    |system_mm_interconnect_0:mm_interconnect_0|                                                                                         ; 569.2 (0.0)          ; 800.1 (0.0)                      ; 231.5 (0.0)                                       ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 905 (0)             ; 1192 (0)                  ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                 ; system_mm_interconnect_0                  ; system       ;
;       |altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|                                          ; 8.2 (8.2)            ; 13.7 (13.7)                      ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo                                                                                                                                                                                                          ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|                                            ; 4.0 (4.0)            ; 4.4 (4.4)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo                                                                                                                                                                                                            ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                        ; 5.3 (5.3)            ; 5.7 (5.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|                                                                             ; 7.1 (7.1)            ; 8.3 (8.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                     ; system       ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                        ; altsyncram                                ; work         ;
;             |altsyncram_40n1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                         ; altsyncram_40n1                           ; work         ;
;       |altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|                                                                               ; 35.0 (35.0)          ; 37.0 (37.0)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                                ; 4.5 (4.5)            ; 4.6 (4.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|                                                            ; 2.9 (2.9)            ; 2.9 (2.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|                                                              ; 4.7 (4.7)            ; 4.8 (4.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|                                                                           ; 3.0 (3.0)            ; 3.6 (3.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|                                                                             ; 4.3 (4.3)            ; 4.8 (4.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|                                                                           ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                   ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|                                                                      ; 3.3 (3.3)            ; 3.6 (3.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|                                                                        ; 5.1 (5.1)            ; 5.7 (5.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|                                                                 ; 3.0 (3.0)            ; 3.3 (3.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|                                                                   ; 4.3 (4.3)            ; 4.9 (4.9)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|                                                         ; 10.8 (10.8)          ; 16.4 (16.4)                      ; 5.6 (5.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|                                                           ; 4.3 (4.3)            ; 4.9 (4.9)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|                                                                          ; 2.2 (2.2)            ; 2.3 (2.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rdata_fifo|                                                              ; 18.3 (18.3)          ; 30.5 (30.5)                      ; 12.2 (12.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rdata_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|                                                                ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_st_handshake_clock_crosser:crosser|                                                                                ; 5.8 (0.0)            ; 23.0 (0.0)                       ; 17.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                ; altera_avalon_st_handshake_clock_crosser  ; system       ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 5.8 (5.2)            ; 23.0 (21.5)                      ; 17.2 (16.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 48 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                       ; altera_avalon_st_clock_crosser            ; system       ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                  ; altera_std_synchronizer_nocut             ; system       ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                  ; altera_std_synchronizer_nocut             ; system       ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                            ; 5.7 (0.0)            ; 24.0 (0.0)                       ; 18.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 50 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser  ; system       ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 5.7 (4.6)            ; 24.0 (23.0)                      ; 18.3 (18.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 50 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser            ; system       ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                            ; 4.9 (0.0)            ; 8.9 (0.0)                        ; 3.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser  ; system       ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 4.9 (4.2)            ; 8.9 (7.6)                        ; 3.9 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 20 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser            ; system       ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                            ; 3.7 (0.0)            ; 8.4 (0.0)                        ; 4.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser  ; system       ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 3.7 (3.2)            ; 8.4 (6.9)                        ; 4.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 21 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser            ; system       ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                            ; 3.1 (0.0)            ; 8.4 (0.0)                        ; 5.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser  ; system       ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 3.1 (2.1)            ; 8.4 (6.8)                        ; 5.4 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 18 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser            ; system       ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                            ; 6.1 (0.0)            ; 26.3 (0.0)                       ; 20.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 53 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser  ; system       ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 6.1 (5.0)            ; 26.3 (25.2)                      ; 20.1 (20.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 53 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser            ; system       ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                                            ; 4.4 (0.0)            ; 41.2 (0.0)                       ; 36.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 82 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser  ; system       ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 4.4 (3.6)            ; 41.2 (39.6)                      ; 36.8 (36.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 82 (78)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser            ; system       ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                                            ; 9.8 (0.0)            ; 13.2 (0.0)                       ; 3.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser  ; system       ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 9.8 (9.3)            ; 13.2 (12.1)                      ; 3.3 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 31 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser            ; system       ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0.0 (0.0)            ; 0.6 (0.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_008|                                                                            ; 7.3 (0.0)            ; 19.8 (0.0)                       ; 12.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 53 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser  ; system       ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 7.3 (7.3)            ; 19.8 (18.7)                      ; 12.5 (11.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 53 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser            ; system       ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0.0 (0.0)            ; 0.6 (0.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; -0.1 (-0.1)          ; 0.5 (0.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_009|                                                                            ; 2.8 (0.0)            ; 4.4 (0.0)                        ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser  ; system       ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 2.8 (1.8)            ; 4.4 (2.9)                        ; 1.6 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 10 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser            ; system       ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_010|                                                                            ; 3.6 (0.0)            ; 5.2 (0.0)                        ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser  ; system       ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 3.6 (2.6)            ; 5.2 (3.7)                        ; 1.6 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 11 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser            ; system       ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_011|                                                                            ; 2.8 (0.0)            ; 4.2 (0.0)                        ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser  ; system       ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 2.8 (2.1)            ; 4.2 (3.1)                        ; 1.4 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 10 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser            ; system       ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0.1 (0.1)            ; 0.7 (0.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_012|                                                                            ; 13.9 (0.0)           ; 18.6 (0.0)                       ; 4.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser  ; system       ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 13.9 (12.8)          ; 18.6 (17.2)                      ; 4.7 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 40 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser            ; system       ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_013|                                                                            ; 18.9 (0.0)           ; 32.3 (0.0)                       ; 13.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser  ; system       ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 18.9 (18.2)          ; 32.3 (30.6)                      ; 13.3 (12.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 73 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser            ; system       ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;       |altera_merlin_master_agent:cpu_data_master_agent|                                                                                ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                                ; altera_merlin_master_agent                ; system       ;
;       |altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent                                                                                                                                                                                                                 ; altera_merlin_slave_agent                 ; system       ;
;       |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                             ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                 ; system       ;
;       |altera_merlin_slave_agent:dram_ctrl_s1_agent|                                                                                    ; 8.4 (4.8)            ; 9.5 (6.0)                        ; 1.1 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (10)             ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_ctrl_s1_agent                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                 ; system       ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                      ; altera_merlin_burst_uncompressor          ; system       ;
;       |altera_merlin_slave_agent:lcd_controller_avalon_slave_0_agent|                                                                   ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_controller_avalon_slave_0_agent                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                 ; system       ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_controller_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                     ; altera_merlin_burst_uncompressor          ; system       ;
;       |altera_merlin_slave_agent:lcd_reset_n_s1_agent|                                                                                  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_reset_n_s1_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                 ; system       ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                    ; altera_merlin_burst_uncompressor          ; system       ;
;       |altera_merlin_slave_agent:pitch_dummy_0_sp_agent|                                                                                ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_dummy_0_sp_agent                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                 ; system       ;
;       |altera_merlin_slave_agent:sysid_control_slave_agent|                                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                 ; system       ;
;       |altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_agent|                                                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_agent                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                 ; system       ;
;       |altera_merlin_slave_agent:touch_panel_spi_spi_control_port_agent|                                                                ; 0.7 (0.0)            ; 1.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_agent                                                                                                                                                                                                                                ; altera_merlin_slave_agent                 ; system       ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                  ; altera_merlin_burst_uncompressor          ; system       ;
;       |altera_merlin_slave_agent:volume_dummy_0_sp_agent|                                                                               ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:volume_dummy_0_sp_agent                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                 ; system       ;
;       |altera_merlin_slave_agent:volume_generation_top_0_svg_agent|                                                                     ; 1.7 (1.0)            ; 1.7 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:volume_generation_top_0_svg_agent                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                 ; system       ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:volume_generation_top_0_svg_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                       ; altera_merlin_burst_uncompressor          ; system       ;
;       |altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator|                                       ; 0.6 (0.6)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator                                                                                                                                                                                                       ; altera_merlin_slave_translator            ; system       ;
;       |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                   ; 4.9 (4.9)            ; 11.3 (11.3)                      ; 6.4 (6.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator            ; system       ;
;       |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                           ; 6.9 (6.9)            ; 8.2 (8.2)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                           ; altera_merlin_slave_translator            ; system       ;
;       |altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator|                                                         ; 2.0 (2.0)            ; 3.4 (3.4)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator                                                                                                                                                                                                                         ; altera_merlin_slave_translator            ; system       ;
;       |altera_merlin_slave_translator:lcd_reset_n_s1_translator|                                                                        ; 2.8 (2.8)            ; 3.1 (3.1)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator            ; system       ;
;       |altera_merlin_slave_translator:pitch_dummy_0_sp_translator|                                                                      ; 16.8 (16.8)          ; 18.2 (18.2)                      ; 1.6 (1.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 9 (9)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_dummy_0_sp_translator                                                                                                                                                                                                                                      ; altera_merlin_slave_translator            ; system       ;
;       |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                   ; 2.4 (2.4)            ; 4.1 (4.1)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator            ; system       ;
;       |altera_merlin_slave_translator:timer_s1_translator|                                                                              ; 5.4 (5.4)            ; 8.5 (8.5)                        ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                              ; altera_merlin_slave_translator            ; system       ;
;       |altera_merlin_slave_translator:touch_panel_busy_s1_translator|                                                                   ; 3.3 (3.3)            ; 3.9 (3.9)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator            ; system       ;
;       |altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|                                                              ; 3.2 (3.2)            ; 3.3 (3.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator                                                                                                                                                                                                                              ; altera_merlin_slave_translator            ; system       ;
;       |altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator|                                                      ; 3.6 (3.6)            ; 8.2 (8.2)                        ; 4.6 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator            ; system       ;
;       |altera_merlin_slave_translator:volume_dummy_0_sp_translator|                                                                     ; 17.0 (17.0)          ; 17.3 (17.3)                      ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 7 (7)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:volume_dummy_0_sp_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator            ; system       ;
;       |altera_merlin_slave_translator:volume_generation_top_0_svg_translator|                                                           ; 16.8 (16.8)          ; 16.8 (16.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:volume_generation_top_0_svg_translator                                                                                                                                                                                                                           ; altera_merlin_slave_translator            ; system       ;
;       |altera_merlin_traffic_limiter:cpu_data_master_limiter|                                                                           ; 13.7 (13.7)          ; 15.5 (15.5)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                                                           ; altera_merlin_traffic_limiter             ; system       ;
;       |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                                    ; 8.0 (8.0)            ; 9.8 (9.8)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                                    ; altera_merlin_traffic_limiter             ; system       ;
;       |altera_merlin_width_adapter:dram_ctrl_s1_cmd_width_adapter|                                                                      ; 23.5 (23.5)          ; 23.9 (23.9)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_cmd_width_adapter                                                                                                                                                                                                                                      ; altera_merlin_width_adapter               ; system       ;
;       |altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|                                                                      ; 10.0 (10.0)          ; 10.3 (10.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter                                                                                                                                                                                                                                      ; altera_merlin_width_adapter               ; system       ;
;       |system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                    ; 17.8 (17.8)          ; 19.6 (19.6)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                    ; system_mm_interconnect_0_cmd_demux        ; system       ;
;       |system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                            ; 5.6 (5.6)            ; 6.3 (6.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                            ; system_mm_interconnect_0_cmd_demux_001    ; system       ;
;       |system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                                ; 8.2 (5.8)            ; 8.3 (6.3)                        ; 0.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (13)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                ; system_mm_interconnect_0_cmd_mux_001      ; system       ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                   ; altera_merlin_arbitrator                  ; system       ;
;       |system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                                                ; 15.6 (13.6)          ; 17.6 (15.4)                      ; 2.1 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (48)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                                ; system_mm_interconnect_0_cmd_mux_001      ; system       ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                   ; altera_merlin_arbitrator                  ; system       ;
;       |system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|                                                                                ; 17.1 (15.2)          ; 18.1 (15.8)                      ; 1.1 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (50)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                                                                                                ; system_mm_interconnect_0_cmd_mux_001      ; system       ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 1.9 (1.9)            ; 2.3 (2.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                   ; altera_merlin_arbitrator                  ; system       ;
;       |system_mm_interconnect_0_router:router|                                                                                          ; 22.4 (22.4)          ; 25.0 (25.0)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (50)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                          ; system_mm_interconnect_0_router           ; system       ;
;       |system_mm_interconnect_0_router_001:router_001|                                                                                  ; 6.0 (6.0)            ; 8.0 (8.0)                        ; 2.2 (2.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                  ; system_mm_interconnect_0_router_001       ; system       ;
;       |system_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                            ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                            ; system_mm_interconnect_0_rsp_demux_001    ; system       ;
;       |system_mm_interconnect_0_rsp_demux_001:rsp_demux_004|                                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                            ; system_mm_interconnect_0_rsp_demux_001    ; system       ;
;       |system_mm_interconnect_0_rsp_demux_001:rsp_demux_005|                                                                            ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                                                                                                            ; system_mm_interconnect_0_rsp_demux_001    ; system       ;
;       |system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                        ; 61.8 (61.8)          ; 75.5 (75.5)                      ; 13.7 (13.7)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 155 (155)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                        ; system_mm_interconnect_0_rsp_mux          ; system       ;
;       |system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                ; 20.0 (20.0)          ; 23.5 (23.5)                      ; 3.6 (3.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 50 (50)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                ; system_mm_interconnect_0_rsp_mux_001      ; system       ;
;    |system_pll:pll|                                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_pll:pll                                                                                                                                                                                                                                                                                                                             ; system_pll                                ; system       ;
;       |altera_pll:altera_pll_i|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_pll:pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                     ; altera_pll                                ; work         ;
;    |system_pll_0:pll_0|                                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_pll_0:pll_0                                                                                                                                                                                                                                                                                                                         ; system_pll_0                              ; system       ;
;       |altera_pll:altera_pll_i|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                 ; altera_pll                                ; work         ;
;    |system_rst_controller:rst_controller|                                                                                               ; 0.7 (0.0)            ; 1.3 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_rst_controller:rst_controller                                                                                                                                                                                                                                                                                                       ; system_rst_controller                     ; system       ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0.7 (0.0)            ; 1.3 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                ; altera_reset_controller                   ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                     ; altera_reset_synchronizer                 ; system       ;
;    |system_rst_controller:rst_controller_002|                                                                                           ; 0.3 (0.0)            ; 1.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_rst_controller:rst_controller_002                                                                                                                                                                                                                                                                                                   ; system_rst_controller                     ; system       ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0.3 (0.0)            ; 1.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                            ; altera_reset_controller                   ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                 ; altera_reset_synchronizer                 ; system       ;
;    |system_rst_controller:rst_controller_003|                                                                                           ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_rst_controller:rst_controller_003                                                                                                                                                                                                                                                                                                   ; system_rst_controller                     ; system       ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_rst_controller:rst_controller_003|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                            ; altera_reset_controller                   ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                 ; altera_reset_synchronizer                 ; system       ;
;    |system_rst_controller:rst_controller_004|                                                                                           ; 0.2 (0.0)            ; 1.5 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_rst_controller:rst_controller_004                                                                                                                                                                                                                                                                                                   ; system_rst_controller                     ; system       ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0.2 (0.0)            ; 1.5 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                            ; altera_reset_controller                   ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                 ; altera_reset_synchronizer                 ; system       ;
;    |system_rst_controller_001:rst_controller_001|                                                                                       ; 3.3 (0.0)            ; 8.0 (0.0)                        ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_rst_controller_001:rst_controller_001                                                                                                                                                                                                                                                                                               ; system_rst_controller_001                 ; system       ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 3.3 (2.5)            ; 8.0 (5.0)                        ; 4.8 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                    ; altera_reset_controller                   ; system       ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                     ; altera_reset_synchronizer                 ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                         ; altera_reset_synchronizer                 ; system       ;
;    |system_timer:timer|                                                                                                                 ; 64.2 (64.2)          ; 86.4 (86.4)                      ; 22.3 (22.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 108 (108)           ; 132 (132)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_timer:timer                                                                                                                                                                                                                                                                                                                         ; system_timer                              ; system       ;
;    |system_touch_panel_busy:touch_panel_busy|                                                                                           ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_touch_panel_busy:touch_panel_busy                                                                                                                                                                                                                                                                                                   ; system_touch_panel_busy                   ; system       ;
;    |system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|                                                                                 ; 2.6 (2.6)            ; 3.7 (3.7)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_touch_panel_pen_irq_n:touch_panel_pen_irq_n                                                                                                                                                                                                                                                                                         ; system_touch_panel_pen_irq_n              ; system       ;
;    |system_touch_panel_spi:touch_panel_spi|                                                                                             ; 53.1 (53.1)          ; 78.5 (78.5)                      ; 25.4 (25.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (81)             ; 128 (128)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|system_touch_panel_spi:touch_panel_spi                                                                                                                                                                                                                                                                                                     ; system_touch_panel_spi                    ; system       ;
;    |volume_dummy:volume_dummy_0|                                                                                                        ; 24.9 (24.9)          ; 57.6 (57.6)                      ; 32.7 (32.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (47)             ; 98 (98)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system|volume_dummy:volume_dummy_0                                                                                                                                                                                                                                                                                                                ; volume_dummy                              ; system       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                               ;
+--------------------------------------------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name                                             ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+--------------------------------------------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; aud_xck_clk                                      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sdram_clk_clk                                    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led_delay_export                                 ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; audio_and_video_config_0_external_interface_SCLK ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; touch_panel_spi_external_MOSI                    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; touch_panel_spi_external_SCLK                    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; touch_panel_spi_external_SS_n                    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; lcd_controller_conduit_end_lt24_cs               ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; lcd_controller_conduit_end_lt24_data[0]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; lcd_controller_conduit_end_lt24_data[1]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; lcd_controller_conduit_end_lt24_data[2]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; lcd_controller_conduit_end_lt24_data[3]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; lcd_controller_conduit_end_lt24_data[4]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; lcd_controller_conduit_end_lt24_data[5]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; lcd_controller_conduit_end_lt24_data[6]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; lcd_controller_conduit_end_lt24_data[7]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; lcd_controller_conduit_end_lt24_data[8]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; lcd_controller_conduit_end_lt24_data[9]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; lcd_controller_conduit_end_lt24_data[10]         ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; lcd_controller_conduit_end_lt24_data[11]         ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; lcd_controller_conduit_end_lt24_data[12]         ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; lcd_controller_conduit_end_lt24_data[13]         ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; lcd_controller_conduit_end_lt24_data[14]         ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; lcd_controller_conduit_end_lt24_data[15]         ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; lcd_controller_conduit_end_lt24_wr               ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; lcd_controller_conduit_end_lt24_rs               ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; lcd_reset_n_external_connection_export           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dacdat_export                                    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dram_ctrl_wire_addr[0]                           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_ctrl_wire_addr[1]                           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_ctrl_wire_addr[2]                           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_ctrl_wire_addr[3]                           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_ctrl_wire_addr[4]                           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_ctrl_wire_addr[5]                           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_ctrl_wire_addr[6]                           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_ctrl_wire_addr[7]                           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_ctrl_wire_addr[8]                           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_ctrl_wire_addr[9]                           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_ctrl_wire_addr[10]                          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_ctrl_wire_addr[11]                          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_ctrl_wire_addr[12]                          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_ctrl_wire_ba[0]                             ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_ctrl_wire_ba[1]                             ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_ctrl_wire_cas_n                             ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_ctrl_wire_cs_n                              ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_ctrl_wire_dqm[0]                            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_ctrl_wire_dqm[1]                            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_ctrl_wire_ras_n                             ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_ctrl_wire_we_n                              ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; led_cntrl_export                                 ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led_gli_export                                   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dram_ctrl_wire_cke                               ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; lcd_controller_conduit_end_lt24_rd               ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; audio_and_video_config_0_external_interface_SDAT ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dram_ctrl_wire_dq[0]                             ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; dram_ctrl_wire_dq[1]                             ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; dram_ctrl_wire_dq[2]                             ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; dram_ctrl_wire_dq[3]                             ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; dram_ctrl_wire_dq[4]                             ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; dram_ctrl_wire_dq[5]                             ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; dram_ctrl_wire_dq[6]                             ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; dram_ctrl_wire_dq[7]                             ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; dram_ctrl_wire_dq[8]                             ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; dram_ctrl_wire_dq[9]                             ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; dram_ctrl_wire_dq[10]                            ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; dram_ctrl_wire_dq[11]                            ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; dram_ctrl_wire_dq[12]                            ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; dram_ctrl_wire_dq[13]                            ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; dram_ctrl_wire_dq[14]                            ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; dram_ctrl_wire_dq[15]                            ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; bclk_export                                      ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; daclrck_export                                   ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; clk_clk                                          ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; reset_reset_n                                    ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; touch_panel_spi_external_MISO                    ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; touch_panel_pen_irq_n_external_connection_export ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; touch_panel_busy_external_connection_export      ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; square_freq_export                               ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; freq_up_down_export[1]                           ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; freq_up_down_export[0]                           ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+--------------------------------------------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                               ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; audio_and_video_config_0_external_interface_SDAT                                                                                                                                  ;                   ;         ;
;      - system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|new_data~0                                        ; 0                 ; 0       ;
; dram_ctrl_wire_dq[0]                                                                                                                                                              ;                   ;         ;
;      - system_dram_ctrl:dram_ctrl|za_data[0]                                                                                                                                      ; 0                 ; 0       ;
; dram_ctrl_wire_dq[1]                                                                                                                                                              ;                   ;         ;
;      - system_dram_ctrl:dram_ctrl|za_data[1]                                                                                                                                      ; 0                 ; 0       ;
; dram_ctrl_wire_dq[2]                                                                                                                                                              ;                   ;         ;
;      - system_dram_ctrl:dram_ctrl|za_data[2]                                                                                                                                      ; 0                 ; 0       ;
; dram_ctrl_wire_dq[3]                                                                                                                                                              ;                   ;         ;
;      - system_dram_ctrl:dram_ctrl|za_data[3]                                                                                                                                      ; 0                 ; 0       ;
; dram_ctrl_wire_dq[4]                                                                                                                                                              ;                   ;         ;
;      - system_dram_ctrl:dram_ctrl|za_data[4]                                                                                                                                      ; 0                 ; 0       ;
; dram_ctrl_wire_dq[5]                                                                                                                                                              ;                   ;         ;
;      - system_dram_ctrl:dram_ctrl|za_data[5]                                                                                                                                      ; 0                 ; 0       ;
; dram_ctrl_wire_dq[6]                                                                                                                                                              ;                   ;         ;
;      - system_dram_ctrl:dram_ctrl|za_data[6]                                                                                                                                      ; 0                 ; 0       ;
; dram_ctrl_wire_dq[7]                                                                                                                                                              ;                   ;         ;
;      - system_dram_ctrl:dram_ctrl|za_data[7]                                                                                                                                      ; 0                 ; 0       ;
; dram_ctrl_wire_dq[8]                                                                                                                                                              ;                   ;         ;
;      - system_dram_ctrl:dram_ctrl|za_data[8]                                                                                                                                      ; 0                 ; 0       ;
; dram_ctrl_wire_dq[9]                                                                                                                                                              ;                   ;         ;
;      - system_dram_ctrl:dram_ctrl|za_data[9]                                                                                                                                      ; 0                 ; 0       ;
; dram_ctrl_wire_dq[10]                                                                                                                                                             ;                   ;         ;
;      - system_dram_ctrl:dram_ctrl|za_data[10]                                                                                                                                     ; 0                 ; 0       ;
; dram_ctrl_wire_dq[11]                                                                                                                                                             ;                   ;         ;
;      - system_dram_ctrl:dram_ctrl|za_data[11]                                                                                                                                     ; 0                 ; 0       ;
; dram_ctrl_wire_dq[12]                                                                                                                                                             ;                   ;         ;
;      - system_dram_ctrl:dram_ctrl|za_data[12]                                                                                                                                     ; 0                 ; 0       ;
; dram_ctrl_wire_dq[13]                                                                                                                                                             ;                   ;         ;
;      - system_dram_ctrl:dram_ctrl|za_data[13]                                                                                                                                     ; 0                 ; 0       ;
; dram_ctrl_wire_dq[14]                                                                                                                                                             ;                   ;         ;
;      - system_dram_ctrl:dram_ctrl|za_data[14]                                                                                                                                     ; 0                 ; 0       ;
; dram_ctrl_wire_dq[15]                                                                                                                                                             ;                   ;         ;
;      - system_dram_ctrl:dram_ctrl|za_data[15]                                                                                                                                     ; 0                 ; 0       ;
; bclk_export                                                                                                                                                                       ;                   ;         ;
;      - sine1kHz:ton_generation_dummy_0|BCLK_reg[0]                                                                                                                                ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]                                                                                                                      ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]~feeder                                                                                                                  ; 0                 ; 0       ;
; daclrck_export                                                                                                                                                                    ;                   ;         ;
;      - sine1kHz:ton_generation_dummy_0|DACLRCK_reg[0]                                                                                                                             ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]~feeder                                                                                                               ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]~feeder                                                                                                                  ; 1                 ; 0       ;
; clk_clk                                                                                                                                                                           ;                   ;         ;
; reset_reset_n                                                                                                                                                                     ;                   ;         ;
;      - system_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out         ; 1                 ; 0       ;
;      - system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out         ; 1                 ; 0       ;
;      - system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out             ; 1                 ; 0       ;
;      - system_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]          ; 1                 ; 0       ;
;      - system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]          ; 1                 ; 0       ;
;      - system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]              ; 1                 ; 0       ;
;      - system_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]          ; 1                 ; 0       ;
;      - system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]          ; 1                 ; 0       ;
;      - system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]              ; 1                 ; 0       ;
;      - system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out         ; 1                 ; 0       ;
;      - system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]          ; 1                 ; 0       ;
;      - system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1                 ; 0       ;
;      - system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]          ; 1                 ; 0       ;
;      - system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1                 ; 0       ;
;      - system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1                 ; 0       ;
;      - system_pll:pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                                                                      ; 1                 ; 0       ;
;      - system_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                                                                  ; 1                 ; 0       ;
; touch_panel_spi_external_MISO                                                                                                                                                     ;                   ;         ;
;      - system_touch_panel_spi:touch_panel_spi|MISO_reg~feeder                                                                                                                     ; 1                 ; 0       ;
; touch_panel_pen_irq_n_external_connection_export                                                                                                                                  ;                   ;         ;
;      - system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|d1_data_in                                                                                                              ; 0                 ; 0       ;
;      - system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|read_mux_out~0                                                                                                          ; 0                 ; 0       ;
; touch_panel_busy_external_connection_export                                                                                                                                       ;                   ;         ;
;      - system_touch_panel_busy:touch_panel_busy|read_mux_out                                                                                                                      ; 0                 ; 0       ;
; square_freq_export                                                                                                                                                                ;                   ;         ;
;      - Volume_generation_top:volume_generation_top_0|mixer:mixer_1|Add0~61                                                                                                        ; 1                 ; 0       ;
;      - Volume_generation_top:volume_generation_top_0|mixer:mixer_1|Add0~57                                                                                                        ; 1                 ; 0       ;
;      - Volume_generation_top:volume_generation_top_0|mixer:mixer_1|Add0~53                                                                                                        ; 1                 ; 0       ;
;      - Volume_generation_top:volume_generation_top_0|mixer:mixer_1|Add0~49                                                                                                        ; 1                 ; 0       ;
;      - Volume_generation_top:volume_generation_top_0|mixer:mixer_1|Add0~45                                                                                                        ; 1                 ; 0       ;
;      - Volume_generation_top:volume_generation_top_0|mixer:mixer_1|Add0~41                                                                                                        ; 1                 ; 0       ;
;      - Volume_generation_top:volume_generation_top_0|mixer:mixer_1|Add0~37                                                                                                        ; 1                 ; 0       ;
;      - Volume_generation_top:volume_generation_top_0|mixer:mixer_1|Add0~33                                                                                                        ; 1                 ; 0       ;
;      - Volume_generation_top:volume_generation_top_0|mixer:mixer_1|Add0~29                                                                                                        ; 1                 ; 0       ;
;      - Volume_generation_top:volume_generation_top_0|mixer:mixer_1|Add0~25                                                                                                        ; 1                 ; 0       ;
;      - Volume_generation_top:volume_generation_top_0|mixer:mixer_1|Add0~1                                                                                                         ; 1                 ; 0       ;
;      - Volume_generation_top:volume_generation_top_0|mixer:mixer_1|Add0~5                                                                                                         ; 1                 ; 0       ;
;      - Volume_generation_top:volume_generation_top_0|mixer:mixer_1|Add0~9                                                                                                         ; 1                 ; 0       ;
;      - Volume_generation_top:volume_generation_top_0|mixer:mixer_1|Add0~13                                                                                                        ; 1                 ; 0       ;
;      - Volume_generation_top:volume_generation_top_0|mixer:mixer_1|Add0~17                                                                                                        ; 1                 ; 0       ;
;      - Volume_generation_top:volume_generation_top_0|mixer:mixer_1|Add0~21                                                                                                        ; 1                 ; 0       ;
; freq_up_down_export[1]                                                                                                                                                            ;                   ;         ;
;      - Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|freq_up_down_1[1]                                                                            ; 1                 ; 0       ;
; freq_up_down_export[0]                                                                                                                                                            ;                   ;         ;
;      - Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|freq_up_down_1[0]                                                                            ; 1                 ; 0       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location                   ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_cmb[7]~0                                                                                                                                                                                                                                                         ; MLABCELL_X39_Y4_N39        ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|p_cmb_phicalc~0                                                                                                                                                                                                                                                              ; LABCELL_X55_Y27_N3         ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|Equal0~0                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y22_N0         ; 65      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|en_comb                                                                                                                                                                                                                                                                          ; FF_X43_Y22_N44             ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|en_comb                                                                                                                                                                                                                                                                          ; FF_X43_Y22_N26             ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|p_comb_reg~0                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y22_N36        ; 52      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|en_comb                                                                                                                                                                                                                                                                          ; FF_X39_Y22_N26             ; 328     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|p_comb_reg~0                                                                                                                                                                                                                                                                     ; MLABCELL_X39_Y22_N18       ; 48      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|CalGlis:CalGlis_1|Selector2~0                                                                                                                                                                                                                                                          ; MLABCELL_X52_Y25_N15       ; 15      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|CalGlis:CalGlis_1|freq_cal_reg[24]~10                                                                                                                                                                                                                                                  ; MLABCELL_X52_Y25_N33       ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|CalGlis:CalGlis_1|freq_cal_reg[24]~11                                                                                                                                                                                                                                                  ; LABCELL_X51_Y25_N54        ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|CalGlis:CalGlis_1|freq_cal_reg[6]~0                                                                                                                                                                                                                                                    ; LABCELL_X51_Y25_N30        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|CalGlis:CalGlis_1|freq_cal_reg[7]~1                                                                                                                                                                                                                                                    ; MLABCELL_X52_Y25_N3        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|CalGlis:CalGlis_1|freq_old[25]~0                                                                                                                                                                                                                                                       ; MLABCELL_X52_Y25_N45       ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|cntrl_reg[31]~0                                                                                                                                                                                                                                                                        ; LABCELL_X61_Y4_N48         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|count_freq_meas:count_meas|LessThan6~1                                                                                                                                                                                                                                                 ; LABCELL_X57_Y19_N45        ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|count_freq_meas:count_meas|en_out~0                                                                                                                                                                                                                                                    ; LABCELL_X61_Y16_N30        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|count_freq_meas:count_meas|p_meas_reg~0                                                                                                                                                                                                                                                ; LABCELL_X56_Y18_N15        ; 19      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|count_freq_meas:count_meas|per_reg[11]~0                                                                                                                                                                                                                                               ; LABCELL_X56_Y18_N18        ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|en_out                                                                                                                                                                                                                                                                  ; FF_X56_Y18_N53             ; 25      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|den_reg[10]~0                                                                                                                                                                                                                                                 ; LABCELL_X55_Y20_N42        ; 28      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|quo_reg[41]~2                                                                                                                                                                                                                                                 ; LABCELL_X55_Y20_N48        ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|init                                                                                                                                                                                                                                                                                   ; FF_X53_Y24_N53             ; 98      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|vol_gain_reg[3]~1                                                                                                                                                                                                                                                                      ; LABCELL_X56_Y3_N0          ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3              ; 627     ; Clock                                              ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3              ; 31      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pitch_dummy:pitch_dummy_0|Equal0~5                                                                                                                                                                                                                                                                                                                         ; LABCELL_X57_Y12_N6         ; 27      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pitch_dummy:pitch_dummy_0|cntrl_reg[31]~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X55_Y6_N12         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pitch_dummy:pitch_dummy_0|count_reg[25]~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X55_Y6_N42         ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pitch_dummy:pitch_dummy_0|delay_data_reg[31]~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X57_Y7_N0          ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; reset_reset_n                                                                                                                                                                                                                                                                                                                                              ; PIN_AE12                   ; 17      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sine1kHz:ton_generation_dummy_0|audio_reg~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X27_Y20_N30        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sine1kHz:ton_generation_dummy_0|count_reg[0]~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y20_N57        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sine1kHz:ton_generation_dummy_0|p_reg~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y20_N39        ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X25_Y13_N32             ; 88      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3                      ; LABCELL_X23_Y13_N54        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                        ; MLABCELL_X25_Y11_N42       ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; FF_X24_Y11_N44             ; 24      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0           ; LABCELL_X24_Y11_N6         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6                           ; LABCELL_X29_Y11_N21        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~10                          ; MLABCELL_X25_Y13_N57       ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                             ; FF_X28_Y12_N38             ; 47      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                             ; FF_X28_Y12_N26             ; 37      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5                             ; LABCELL_X29_Y13_N24        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~6                             ; LABCELL_X29_Y13_N30        ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1              ; LABCELL_X23_Y13_N6         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                ; MLABCELL_X25_Y13_N21       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                      ; LABCELL_X24_Y11_N21        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5                    ; MLABCELL_X25_Y13_N12       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~8                    ; MLABCELL_X25_Y13_N15       ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2      ; LABCELL_X23_Y10_N15        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~0 ; LABCELL_X23_Y13_N24        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X25_Y13_N26             ; 17      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X24_Y13_N41             ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]        ; FF_X29_Y13_N5              ; 84      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; FF_X25_Y11_N14             ; 80      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; LABCELL_X24_Y13_N36        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X24_Y13_N50             ; 87      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; LABCELL_X23_Y13_N9         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~1                                                                                                                      ; LABCELL_X27_Y16_N18        ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~3                                                                                                                      ; LABCELL_X27_Y16_N21        ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~0                                                                                                                      ; LABCELL_X27_Y16_N12        ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~2                                                                                                                      ; LABCELL_X27_Y16_N48        ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                       ; FF_X27_Y15_N47             ; 27      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed~1                                                                                                                                                                                                                  ; FF_X31_Y18_N16             ; 42      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                                                                          ; LABCELL_X27_Y16_N39        ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                   ; LABCELL_X30_Y18_N27        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                    ; LABCELL_X27_Y15_N24        ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                    ; LABCELL_X29_Y16_N30        ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                      ; FF_X31_Y16_N14             ; 304     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr~0                                                                                                                                                                                                                                          ; LABCELL_X29_Y16_N57        ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]~1                                                                                                                                                                                              ; LABCELL_X29_Y16_N6         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]~9                                                                                                                                                                                              ; MLABCELL_X28_Y16_N54       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]~0                                                                                                                                                       ; LABCELL_X30_Y18_N24        ; 28      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[13]~1                                                                                                                                                                                       ; LABCELL_X31_Y15_N54        ; 14      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                  ; LABCELL_X30_Y18_N30        ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                                 ; LABCELL_X30_Y18_N51        ; 41      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                      ; LABCELL_X30_Y16_N39        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                            ; LABCELL_X23_Y18_N48        ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_79i:auto_generated|cout_actual                                                                 ; LABCELL_X24_Y18_N42        ; 6       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated|cout_actual                                                                                ; LABCELL_X30_Y16_N24        ; 5       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated|cout_actual~4                                                                              ; MLABCELL_X25_Y18_N18       ; 5       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|cout_actual                                                                                   ; LABCELL_X27_Y16_N42        ; 1       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                             ; LABCELL_X24_Y18_N45        ; 6       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                                ; LABCELL_X24_Y18_N54        ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                  ; LABCELL_X23_Y18_N42        ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset                                                                                                                                         ; LABCELL_X23_Y18_N57        ; 1       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena                                                                                                                                      ; MLABCELL_X25_Y18_N45       ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~0                                                                                                                                    ; LABCELL_X24_Y18_N57        ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load                                                                                                                                         ; LABCELL_X24_Y18_N27        ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~5                                                                                                                                                                                                             ; LABCELL_X27_Y14_N24        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~1                                                                                                                                                                                                        ; LABCELL_X27_Y14_N6         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                          ; LABCELL_X30_Y18_N18        ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]~0                                                                                                                                                                                                                           ; LABCELL_X29_Y16_N36        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_calc_reset                                                                                                                                                                                                                         ; LABCELL_X29_Y16_N21        ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~0                                                                                                                                                                                                                     ; LABCELL_X27_Y16_N30        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                              ; LABCELL_X27_Y15_N42        ; 144     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_audio_and_video_config_0:audio_and_video_config_0|address_reg[0]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X24_Y8_N54         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE                                                                                                                                                                                              ; FF_X21_Y8_N17              ; 61      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_data~2                                                                                                                                                                                                                     ; MLABCELL_X21_Y8_N3         ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[17]~14                                                                                                                                                                                                              ; LABCELL_X24_Y9_N48         ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[14]~0                                                                                                                                                                                                               ; LABCELL_X23_Y8_N48         ; 65      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_audio_and_video_config_0:audio_and_video_config_0|control_reg[17]~1                                                                                                                                                                                                                                                                                 ; MLABCELL_X25_Y8_N6         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_audio_and_video_config_0:audio_and_video_config_0|control_reg[2]~4                                                                                                                                                                                                                                                                                  ; LABCELL_X24_Y7_N27         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_audio_and_video_config_0:audio_and_video_config_0|data_reg[0]~0                                                                                                                                                                                                                                                                                     ; LABCELL_X24_Y8_N36         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[0]~2                                                                                                                                                                                                                                                                          ; MLABCELL_X25_Y8_N0         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_audio_and_video_config_0:audio_and_video_config_0|internal_reset                                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y8_N6          ; 109     ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_audio_and_video_config_0:audio_and_video_config_0|readdata[7]~2                                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y7_N18         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~22                                                                                                                                                                                                                                                                              ; MLABCELL_X25_Y9_N48        ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_audio_and_video_config_0:audio_and_video_config_0|start_external_transfer~1                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y9_N21        ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_dc_fill_dp_offset_en                                                                                                                                                                                                                                                                                                   ; LABCELL_X48_Y3_N48         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_dc_rd_addr_cnt[3]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X50_Y5_N0          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_dc_rd_data_cnt[3]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X48_Y3_N54         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_dc_wr_data_cnt[3]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X51_Y4_N57         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                               ; FF_X45_Y4_N8               ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                                      ; FF_X48_Y4_N49              ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                                                    ; LABCELL_X46_Y8_N51         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                                                              ; FF_X52_Y12_N56             ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                                              ; FF_X52_Y3_N44              ; 925     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X46_Y3_N21         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                                           ; LABCELL_X43_Y10_N27        ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|Add10~1                                                                                                                                                                                                                                                                                                                  ; LABCELL_X48_Y16_N45        ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                                                      ; MLABCELL_X39_Y10_N15       ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                                   ; FF_X36_Y12_N38             ; 41      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                                       ; MLABCELL_X39_Y10_N0        ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                                  ; FF_X45_Y10_N17             ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|D_src1_hazard_E                                                                                                                                                                                                                                                                                                          ; LABCELL_X45_Y14_N57        ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                                              ; FF_X45_Y10_N41             ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_src2[9]~2                                                                                                                                                                                                                                                                                                              ; LABCELL_X42_Y13_N0         ; 12      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_st_data[23]~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X50_Y11_N51        ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|Equal313~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X40_Y11_N39        ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X42_Y10_N48        ; 210     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                                   ; LABCELL_X43_Y10_N51        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_br_cond_taken_history[7]~0                                                                                                                                                                                                                                                                                             ; MLABCELL_X39_Y14_N3        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_ctrl_dc_index_nowb_inv                                                                                                                                                                                                                                                                                                 ; FF_X46_Y9_N53              ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_exc_break~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X46_Y8_N12         ; 26      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_ienable_reg_irq0_nxt~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X53_Y10_N33        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                                                ; FF_X50_Y3_N32              ; 105     ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                                                ; FF_X50_Y3_N14              ; 109     ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|d_address_offset_field[2]~2                                                                                                                                                                                                                                                                                              ; LABCELL_X50_Y3_N18         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|d_writedata[30]~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X51_Y4_N6          ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|dc_data_wr_port_en~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X45_Y4_N30         ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|dc_tag_wr_port_en~0                                                                                                                                                                                                                                                                                                      ; LABCELL_X45_Y4_N3          ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y4_N54         ; 5       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                       ; FF_X42_Y3_N31              ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_ap_offset[0]~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X43_Y7_N36         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                                    ; MLABCELL_X39_Y11_N18       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_valid_bits_en~0                                                                                                                                                                                                                                                                                                  ; MLABCELL_X39_Y11_N21       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                                                ; LABCELL_X37_Y10_N57        ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                              ; MLABCELL_X39_Y11_N51       ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                                         ; FF_X40_Y5_N35              ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_sysclk:the_system_cpu_cpu_debug_slave_sysclk|jxuir                                                                                                            ; FF_X29_Y9_N56              ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_sysclk:the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0                                                                                           ; LABCELL_X29_Y9_N21         ; 25      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_sysclk:the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1                                                                                           ; MLABCELL_X34_Y8_N39        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_sysclk:the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b                                                                                             ; LABCELL_X31_Y9_N48         ; 38      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_sysclk:the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe                                                                                                ; FF_X28_Y9_N2               ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[1]~7                                                                                                                ; LABCELL_X29_Y9_N6          ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[1]~8                                                                                                                ; LABCELL_X29_Y9_N15         ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[21]~12                                                                                                              ; LABCELL_X31_Y9_N18         ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[37]~18                                                                                                              ; LABCELL_X30_Y9_N6          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr~13                                                                                                                  ; MLABCELL_X28_Y9_N42        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                                                ; LABCELL_X37_Y8_N21         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0                                                                                                                                                                           ; LABCELL_X37_Y8_N48         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_break:the_system_cpu_cpu_nios2_oci_break|break_readreg[28]~0                                                                                                                                                                              ; LABCELL_X29_Y9_N12         ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_break:the_system_cpu_cpu_nios2_oci_break|break_readreg[28]~1                                                                                                                                                                              ; LABCELL_X30_Y10_N39        ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug|resetrequest                                                                                                                                                                                     ; FF_X30_Y2_N17              ; 307     ; Async. clear, Async. load, Clock enable            ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~2                                                                                                                                                                                           ; MLABCELL_X34_Y8_N21        ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|MonDReg[31]~0                                                                                                                                                                                          ; LABCELL_X31_Y8_N3          ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd~0                                                                                                                                                                                          ; MLABCELL_X34_Y8_N54        ; 17      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                                                                       ; LABCELL_X36_Y7_N30         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                                                                                         ; LABCELL_X37_Y8_N18         ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; system_dram_ctrl:dram_ctrl|WideOr16~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X29_Y2_N9          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_dram_ctrl:dram_ctrl|WideOr17~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X29_Y2_N39         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_dram_ctrl:dram_ctrl|active_rnw~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X29_Y1_N45         ; 46      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_dram_ctrl:dram_ctrl|f_select                                                                                                                                                                                                                                                                                                                        ; LABCELL_X27_Y1_N15         ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_dram_ctrl:dram_ctrl|m_addr[0]~1                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X28_Y1_N51        ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_dram_ctrl:dram_ctrl|m_state.000010000                                                                                                                                                                                                                                                                                                               ; FF_X29_Y1_N59              ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_dram_ctrl:dram_ctrl|m_state.000010000~DUPLICATE                                                                                                                                                                                                                                                                                                     ; FF_X29_Y1_N58              ; 18      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_dram_ctrl:dram_ctrl|m_state.001000000~DUPLICATE                                                                                                                                                                                                                                                                                                     ; FF_X28_Y1_N49              ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_dram_ctrl:dram_ctrl|oe                                                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X24_Y0_N56      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X26_Y0_N96      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X30_Y0_N39      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X18_Y0_N96      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X32_Y0_N56      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X32_Y0_N39      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X26_Y0_N79      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X24_Y0_N39      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X28_Y0_N39      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X28_Y0_N56      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X30_Y0_N56      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X18_Y0_N79      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X34_Y0_N62      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X34_Y0_N45      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X34_Y0_N79      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_dram_ctrl:dram_ctrl|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X34_Y0_N96      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_dram_ctrl:dram_ctrl|system_dram_ctrl_input_efifo_module:the_system_dram_ctrl_input_efifo_module|entry_0[6]~0                                                                                                                                                                                                                                        ; LABCELL_X36_Y3_N48         ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_dram_ctrl:dram_ctrl|system_dram_ctrl_input_efifo_module:the_system_dram_ctrl_input_efifo_module|entry_1[0]~0                                                                                                                                                                                                                                        ; LABCELL_X36_Y3_N42         ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y8_N42         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                                                                              ; LABCELL_X31_Y6_N45         ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[0]~0                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y10_N45        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[7]~1                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y6_N30         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_jtag_uart:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                                                                                                       ; LABCELL_X45_Y5_N51         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                         ; FF_X35_Y8_N53              ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X45_Y5_N45         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_jtag_uart:jtag_uart|rd_wfifo                                                                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y8_N24         ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                          ; FF_X45_Y5_N35              ; 17      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                ; LABCELL_X45_Y5_N24         ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                ; LABCELL_X35_Y8_N48         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_jtag_uart:jtag_uart|woverflow~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X45_Y5_N54         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X39_Y8_N54        ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                ; MLABCELL_X47_Y7_N48        ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|always4~0                                                                                                                                                                                                                ; MLABCELL_X28_Y7_N24        ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                  ; MLABCELL_X47_Y7_N0         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                              ; LABCELL_X43_Y5_N0          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|internal_out_ready                                                                                                                                                                                                                                          ; LABCELL_X30_Y4_N21         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                                       ; LABCELL_X31_Y1_N45         ; 6       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                     ; LABCELL_X30_Y4_N51         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                     ; LABCELL_X36_Y6_N0          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                     ; LABCELL_X36_Y6_N3          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                     ; LABCELL_X31_Y5_N24         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                     ; LABCELL_X36_Y6_N33         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                     ; LABCELL_X33_Y5_N27         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                     ; LABCELL_X33_Y5_N57         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                   ; FF_X36_Y6_N44              ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem_used[1]~4                                                                                                                                                                                                                                                 ; LABCELL_X36_Y6_N36         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                   ; FF_X36_Y6_N56              ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                   ; FF_X36_Y6_N47              ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                   ; FF_X36_Y6_N59              ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                   ; FF_X36_Y6_N26              ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                   ; FF_X36_Y6_N29              ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                      ; LABCELL_X61_Y9_N54         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                                ; LABCELL_X60_Y6_N54         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                               ; LABCELL_X48_Y6_N18         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                              ; LABCELL_X56_Y4_N48         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                         ; LABCELL_X53_Y5_N54         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|always0~0                                                                                                                                                                                                                               ; LABCELL_X64_Y7_N18         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|always4~0                                                                                                                                                                                                                               ; LABCELL_X63_Y7_N0          ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                             ; LABCELL_X63_Y8_N39         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                    ; MLABCELL_X59_Y8_N0         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                    ; LABCELL_X55_Y6_N15         ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                  ; LABCELL_X57_Y7_N48         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                      ; LABCELL_X51_Y4_N12         ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                    ; LABCELL_X50_Y6_N45         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                    ; LABCELL_X51_Y5_N0          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                    ; LABCELL_X53_Y4_N36         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                    ; MLABCELL_X52_Y6_N42        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                                                                               ; FF_X56_Y10_N35             ; 34      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                                                                                                                               ; FF_X61_Y4_N50              ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                    ; LABCELL_X55_Y4_N12         ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                    ; MLABCELL_X47_Y7_N27        ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                      ; MLABCELL_X59_Y6_N39        ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                      ; LABCELL_X48_Y6_N39         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                      ; LABCELL_X53_Y5_N6          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                      ; LABCELL_X56_Y4_N36         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                      ; LABCELL_X64_Y7_N6          ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                      ; LABCELL_X57_Y7_N42         ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~1                                                                                                                                                                                                      ; LABCELL_X24_Y8_N42         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                        ; LABCELL_X29_Y6_N0          ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_ctrl_s1_agent|comb~0                                                                                                                                                                                                                                                             ; LABCELL_X30_Y4_N9          ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_ctrl_s1_agent|rp_valid                                                                                                                                                                                                                                                           ; LABCELL_X30_Y4_N24         ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_dummy_0_sp_translator|av_readdata_pre[15]~0                                                                                                                                                                                                                                ; LABCELL_X64_Y8_N45         ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[3]~0                                                                                                                                                                                                                               ; LABCELL_X57_Y6_N21         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|save_dest_id~1                                                                                                                                                                                                                                            ; LABCELL_X48_Y5_N21         ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|internal_valid~0                                                                                                                                                                                                                                   ; LABCELL_X43_Y7_N6          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[3]~0                                                                                                                                                                                                                        ; LABCELL_X42_Y3_N48         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_cmd_width_adapter|byteen_reg[1]~0                                                                                                                                                                                                                                      ; MLABCELL_X39_Y3_N45        ; 42      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                              ; FF_X36_Y3_N5               ; 71      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|always10~1                                                                                                                                                                                                                                           ; LABCELL_X51_Y7_N54         ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                             ; LABCELL_X45_Y7_N15         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                 ; LABCELL_X45_Y7_N27         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                             ; LABCELL_X43_Y2_N6          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                 ; LABCELL_X43_Y2_N45         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                             ; LABCELL_X36_Y3_N9          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                                 ; LABCELL_X36_Y3_N21         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                      ; PLLOUTPUTCOUNTER_X0_Y6_N1  ; 3681    ; Clock                                              ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; system_pll:pll|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                                                                                      ; PLLOUTPUTCOUNTER_X0_Y7_N1  ; 422     ; Clock                                              ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; system_pll:pll|altera_pll:altera_pll_i|outclk_wire[3]                                                                                                                                                                                                                                                                                                      ; PLLOUTPUTCOUNTER_X0_Y8_N1  ; 220     ; Clock                                              ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                  ; PLLOUTPUTCOUNTER_X0_Y19_N1 ; 1319    ; Clock                                              ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; FF_X29_Y7_N17              ; 100     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; FF_X22_Y16_N14             ; 37      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; FF_X60_Y10_N17             ; 1305    ; Async. clear, Clock enable                         ; no     ; --                   ; --               ; --                        ;
; system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                             ; FF_X51_Y6_N59              ; 419     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                         ; FF_X50_Y7_N5               ; 2432    ; Async. clear, Clock enable                         ; no     ; --                   ; --               ; --                        ;
; system_timer:timer|always0~0                                                                                                                                                                                                                                                                                                                               ; LABCELL_X66_Y9_N30         ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_timer:timer|always0~1                                                                                                                                                                                                                                                                                                                               ; LABCELL_X66_Y9_N54         ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_timer:timer|control_wr_strobe                                                                                                                                                                                                                                                                                                                       ; LABCELL_X66_Y9_N27         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_timer:timer|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                      ; LABCELL_X66_Y7_N42         ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_timer:timer|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X65_Y8_N15        ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_timer:timer|snap_strobe~0                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X65_Y7_N15        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_touch_panel_spi:touch_panel_spi|MISO_reg~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X56_Y2_N57         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_touch_panel_spi:touch_panel_spi|always11~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X56_Y2_N3          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_touch_panel_spi:touch_panel_spi|always6~0                                                                                                                                                                                                                                                                                                           ; LABCELL_X56_Y2_N45         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_touch_panel_spi:touch_panel_spi|control_wr_strobe                                                                                                                                                                                                                                                                                                   ; LABCELL_X53_Y2_N0          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_touch_panel_spi:touch_panel_spi|endofpacketvalue_wr_strobe                                                                                                                                                                                                                                                                                          ; LABCELL_X64_Y6_N3          ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_touch_panel_spi:touch_panel_spi|p1_slowcount~0                                                                                                                                                                                                                                                                                                      ; LABCELL_X57_Y2_N6          ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_touch_panel_spi:touch_panel_spi|rx_holding_reg[7]~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X55_Y2_N45         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_touch_panel_spi:touch_panel_spi|shift_reg[6]~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X56_Y2_N9          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_touch_panel_spi:touch_panel_spi|shift_reg~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X56_Y2_N48         ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_touch_panel_spi:touch_panel_spi|slaveselect_wr_strobe                                                                                                                                                                                                                                                                                               ; LABCELL_X64_Y6_N15         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_touch_panel_spi:touch_panel_spi|write_tx_holding                                                                                                                                                                                                                                                                                                    ; LABCELL_X56_Y2_N51         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; volume_dummy:volume_dummy_0|Equal0~5                                                                                                                                                                                                                                                                                                                       ; LABCELL_X61_Y12_N6         ; 29      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; volume_dummy:volume_dummy_0|cntrl_reg[31]~0                                                                                                                                                                                                                                                                                                                ; MLABCELL_X59_Y2_N18        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; volume_dummy:volume_dummy_0|count_reg[25]~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X60_Y2_N21         ; 28      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; volume_dummy:volume_dummy_0|vol_gain_reg[31]~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X60_Y2_N36         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                            ;
+-----------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                      ; Location                   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                              ; JTAG_X0_Y2_N3              ; 627     ; Global Clock         ; GCLK3            ; --                        ;
; system_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]     ; PLLOUTPUTCOUNTER_X0_Y6_N1  ; 3681    ; Global Clock         ; GCLK6            ; --                        ;
; system_pll:pll|altera_pll:altera_pll_i|outclk_wire[1]     ; PLLOUTPUTCOUNTER_X0_Y7_N1  ; 422     ; Global Clock         ; GCLK4            ; --                        ;
; system_pll:pll|altera_pll:altera_pll_i|outclk_wire[2]     ; PLLOUTPUTCOUNTER_X0_Y5_N1  ; 1       ; Global Clock         ; GCLK5            ; --                        ;
; system_pll:pll|altera_pll:altera_pll_i|outclk_wire[3]     ; PLLOUTPUTCOUNTER_X0_Y8_N1  ; 220     ; Global Clock         ; GCLK7            ; --                        ;
; system_pll:pll|altera_pll:altera_pll_i|outclk_wire[5]     ; PLLOUTPUTCOUNTER_X0_Y4_N1  ; 1       ; Global Clock         ; GCLK1            ; --                        ;
; system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0] ; PLLOUTPUTCOUNTER_X0_Y19_N1 ; 1319    ; Global Clock         ; GCLK2            ; --                        ;
+-----------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                               ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                 ; 2433    ;
; system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1307    ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_mem_stall                                                                                                                      ; 925     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8i84:auto_generated|ALTSYNCRAM                                                                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8192         ; 38           ; 8192         ; 38           ; yes                    ; no                      ; yes                    ; no                      ; 311296 ; 8192                        ; 38                          ; 8192                        ; 38                          ; 311296              ; 38          ; 0     ; None ; M10K_X14_Y23_N0, M10K_X41_Y17_N0, M10K_X26_Y25_N0, M10K_X14_Y21_N0, M10K_X14_Y24_N0, M10K_X41_Y21_N0, M10K_X38_Y15_N0, M10K_X26_Y23_N0, M10K_X41_Y19_N0, M10K_X14_Y22_N0, M10K_X38_Y23_N0, M10K_X38_Y21_N0, M10K_X41_Y16_N0, M10K_X41_Y15_N0, M10K_X38_Y17_N0, M10K_X26_Y14_N0, M10K_X38_Y14_N0, M10K_X38_Y16_N0, M10K_X26_Y15_N0, M10K_X38_Y22_N0, M10K_X41_Y18_N0, M10K_X26_Y21_N0, M10K_X26_Y20_N0, M10K_X26_Y17_N0, M10K_X26_Y19_N0, M10K_X26_Y24_N0, M10K_X26_Y16_N0, M10K_X41_Y22_N0, M10K_X41_Y24_N0, M10K_X14_Y20_N0, M10K_X38_Y24_N0, M10K_X14_Y18_N0, M10K_X38_Y20_N0, M10K_X41_Y20_N0, M10K_X38_Y18_N0, M10K_X26_Y22_N0, M10K_X38_Y19_N0, M10K_X26_Y18_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_bht_module:system_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1           ; 0     ; None ; M10K_X38_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_data_module:system_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384  ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2           ; 0     ; None ; M10K_X49_Y9_N0, M10K_X49_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_tag_module:system_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lpi1:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 19           ; 64           ; 19           ; yes                    ; no                      ; yes                    ; no                      ; 1216   ; 64                          ; 19                          ; 64                          ; 19                          ; 1216                ; 1           ; 0     ; None ; M10K_X41_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_victim_module:system_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256    ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0     ; None ; M10K_X49_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_data_module:system_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; None ; M10K_X41_Y8_N0, M10K_X41_Y11_N0, M10K_X41_Y10_N0, M10K_X41_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_tag_module:system_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 24           ; 128          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 3072   ; 128                         ; 24                          ; 128                         ; 24                          ; 3072                ; 1           ; 0     ; None ; M10K_X38_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0     ; None ; M10K_X38_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X49_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_b_module:system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X49_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None ; M10K_X38_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None ; M10K_X26_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0     ; None ; M10K_X38_Y1_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Fitter DSP Block Usage Summary                  ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Independent 9x9                   ; 1           ;
; Two Independent 18x18             ; 4           ;
; Independent 18x18 plus 36         ; 14          ;
; Sum of two 18x18                  ; 1           ;
; Independent 27x27                 ; 4           ;
; Total number of DSP blocks        ; 24          ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 7           ;
; Fixed Point Mixed Sign Multiplier ; 18          ;
+-----------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                       ; Mode                      ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18     ; DSP_X54_Y12_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18     ; DSP_X32_Y16_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18     ; DSP_X54_Y10_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|Mult0~8                                                                                                                                                                                ; Independent 9x9           ; DSP_X54_Y8_N0  ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult0~8                                                                                                                                                       ; Independent 27x27         ; DSP_X54_Y20_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~80                                                                                                                                                      ; Independent 27x27         ; DSP_X54_Y18_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|goldschmidt:goldschmid_1|Mult1~415                                                                                                                                                     ; Independent 27x27         ; DSP_X54_Y16_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult15~mac                                                                                                                                                              ; Independent 18x18 plus 36 ; DSP_X20_Y4_N0  ; Mixed               ; no                     ; yes                    ; --                     ; no                     ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult14~mac                                                                                                                                                              ; Independent 18x18 plus 36 ; DSP_X20_Y6_N0  ; Mixed               ; no                     ; yes                    ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult13~mac                                                                                                                                                              ; Independent 18x18 plus 36 ; DSP_X20_Y8_N0  ; Mixed               ; no                     ; yes                    ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult12~mac                                                                                                                                                              ; Independent 18x18 plus 36 ; DSP_X20_Y10_N0 ; Mixed               ; no                     ; yes                    ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult11~mac                                                                                                                                                              ; Independent 18x18 plus 36 ; DSP_X32_Y10_N0 ; Mixed               ; no                     ; yes                    ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult10~mac                                                                                                                                                              ; Independent 18x18 plus 36 ; DSP_X32_Y12_N0 ; Mixed               ; no                     ; yes                    ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult9~mac                                                                                                                                                               ; Independent 18x18 plus 36 ; DSP_X32_Y14_N0 ; Mixed               ; no                     ; yes                    ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult8~mac                                                                                                                                                               ; Independent 18x18 plus 36 ; DSP_X20_Y14_N0 ; Mixed               ; no                     ; yes                    ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult7~mac                                                                                                                                                               ; Independent 18x18 plus 36 ; DSP_X20_Y12_N0 ; Mixed               ; no                     ; yes                    ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult6~mac                                                                                                                                                               ; Independent 18x18 plus 36 ; DSP_X20_Y16_N0 ; Mixed               ; no                     ; yes                    ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult5~mac                                                                                                                                                               ; Independent 18x18 plus 36 ; DSP_X20_Y18_N0 ; Mixed               ; no                     ; yes                    ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult4~mac                                                                                                                                                               ; Independent 18x18 plus 36 ; DSP_X20_Y20_N0 ; Mixed               ; no                     ; yes                    ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult3~mac                                                                                                                                                               ; Independent 18x18 plus 36 ; DSP_X20_Y22_N0 ; Mixed               ; no                     ; yes                    ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Mult2~mac                                                                                                                                                               ; Independent 18x18 plus 36 ; DSP_X32_Y22_N0 ; Mixed               ; no                     ; yes                    ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas:freq_meas_1|fir_filter:fir|Add0~8                                                                                                                                                                  ; Sum of two 18x18          ; DSP_X32_Y20_N0 ; Mixed               ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|Mult0~8                                                                                                                                                                  ; Two Independent 18x18     ; DSP_X54_Y14_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|Mult0~mac                                                                                                                                                                    ; Independent 27x27         ; DSP_X54_Y26_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 15,986 / 289,320 ( 6 % )  ;
; C12 interconnects                           ; 119 / 13,420 ( < 1 % )    ;
; C2 interconnects                            ; 5,960 / 119,108 ( 5 % )   ;
; C4 interconnects                            ; 3,094 / 56,300 ( 5 % )    ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 1,387 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 7 / 16 ( 44 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 2,643 / 84,580 ( 3 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 402 / 12,676 ( 3 % )      ;
; R14/C12 interconnect drivers                ; 472 / 20,720 ( 2 % )      ;
; R3 interconnects                            ; 7,290 / 130,992 ( 6 % )   ;
; R6 interconnects                            ; 10,560 / 266,960 ( 4 % )  ;
; Spine clocks                                ; 23 / 360 ( 6 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 7     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules                                        ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass                                       ; 78           ; 37           ; 78           ; 0            ; 0            ; 84        ; 78           ; 0            ; 84        ; 84        ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked                                  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable                               ; 6            ; 47           ; 6            ; 84           ; 84           ; 0         ; 6            ; 84           ; 0         ; 0         ; 84           ; 84           ; 84           ; 84           ; 84           ; 84           ; 84           ; 84           ; 84           ; 84           ; 84           ; 84           ; 84           ; 84           ; 84           ; 84           ; 84           ; 84           ;
; Total Fail                                       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; aud_xck_clk                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_clk_clk                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; led_delay_export                                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; audio_and_video_config_0_external_interface_SCLK ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; touch_panel_spi_external_MOSI                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; touch_panel_spi_external_SCLK                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; touch_panel_spi_external_SS_n                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; lcd_controller_conduit_end_lt24_cs               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; lcd_controller_conduit_end_lt24_data[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; lcd_controller_conduit_end_lt24_data[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; lcd_controller_conduit_end_lt24_data[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; lcd_controller_conduit_end_lt24_data[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; lcd_controller_conduit_end_lt24_data[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; lcd_controller_conduit_end_lt24_data[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; lcd_controller_conduit_end_lt24_data[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; lcd_controller_conduit_end_lt24_data[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; lcd_controller_conduit_end_lt24_data[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; lcd_controller_conduit_end_lt24_data[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; lcd_controller_conduit_end_lt24_data[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; lcd_controller_conduit_end_lt24_data[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; lcd_controller_conduit_end_lt24_data[12]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; lcd_controller_conduit_end_lt24_data[13]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; lcd_controller_conduit_end_lt24_data[14]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; lcd_controller_conduit_end_lt24_data[15]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; lcd_controller_conduit_end_lt24_wr               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; lcd_controller_conduit_end_lt24_rs               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; lcd_reset_n_external_connection_export           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dacdat_export                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_addr[0]                           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_addr[1]                           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_addr[2]                           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_addr[3]                           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_addr[4]                           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_addr[5]                           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_addr[6]                           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_addr[7]                           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_addr[8]                           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_addr[9]                           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_addr[10]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_addr[11]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_addr[12]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_ba[0]                             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_ba[1]                             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_cas_n                             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_cs_n                              ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_dqm[0]                            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_dqm[1]                            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_ras_n                             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_we_n                              ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; led_cntrl_export                                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; led_gli_export                                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_cke                               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; lcd_controller_conduit_end_lt24_rd               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; audio_and_video_config_0_external_interface_SDAT ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_dq[0]                             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_dq[1]                             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_dq[2]                             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_dq[3]                             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_dq[4]                             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_dq[5]                             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_dq[6]                             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_dq[7]                             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_dq[8]                             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_dq[9]                             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_dq[10]                            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_dq[11]                            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_dq[12]                            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_dq[13]                            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_dq[14]                            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ctrl_wire_dq[15]                            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; bclk_export                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; daclrck_export                                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk_clk                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; reset_reset_n                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; touch_panel_spi_external_MISO                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; touch_panel_pen_irq_n_external_connection_export ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; touch_panel_busy_external_connection_export      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; square_freq_export                               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; freq_up_down_export[1]                           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; freq_up_down_export[0]                           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms                              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck                              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi                              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo                              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                   ;
+--------------------------------------------------------------+--------------------------------------------------------------+-------------------+
; Source Clock(s)                                              ; Destination Clock(s)                                         ; Delay Added in ns ;
+--------------------------------------------------------------+--------------------------------------------------------------+-------------------+
; altera_reserved_tck                                          ; altera_reserved_tck                                          ; 1041.3            ;
; pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 663.6             ;
; altera_reserved_tck,I/O                                      ; altera_reserved_tck                                          ; 320.7             ;
; pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 135.2             ;
+--------------------------------------------------------------+--------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                      ; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                 ; 5.848             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                               ; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                 ; 5.848             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                               ; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                 ; 5.848             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; 5.843             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; 5.843             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; 5.843             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                              ; 4.765             ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                    ; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                              ; 4.765             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                           ; 4.739             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                           ; 4.735             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                           ; 4.719             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                           ; 4.706             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                           ; 4.706             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                           ; 4.706             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                           ; 4.706             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                           ; 4.706             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                           ; 4.706             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                           ; 4.706             ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|DRsize.000                                                                                                           ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[0]                                                                                                                ; 4.451             ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[1]                                                                                                                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[0]                                                                                                                ; 4.451             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 4.397             ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|DRsize.010                                                                                                           ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[15]                                                                                                               ; 4.397             ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[16]                                                                                                               ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[15]                                                                                                               ; 4.397             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[15]                                                                                                               ; 4.397             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[15]                                                                                                               ; 4.397             ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[36]                                                                                                               ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[35]                                                                                                               ; 4.358             ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|DRsize.100                                                                                                           ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[35]                                                                                                               ; 4.358             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; 4.345             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; 4.345             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; 4.175             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; 4.175             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.424             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[0]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8i84:auto_generated|ram_block1a37~portb_address_reg0                                                                                                                              ; 1.293             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[4]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8i84:auto_generated|ram_block1a37~portb_address_reg0                                                                                                                              ; 1.272             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[1]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8i84:auto_generated|ram_block1a37~portb_address_reg0                                                                                                                              ; 1.268             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[8]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8i84:auto_generated|ram_block1a37~portb_address_reg0                                                                                                                              ; 1.268             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[12]                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8i84:auto_generated|ram_block1a37~portb_address_reg0                                                                                                                              ; 1.265             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[9]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8i84:auto_generated|ram_block1a37~portb_address_reg0                                                                                                                              ; 1.263             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[6]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8i84:auto_generated|ram_block1a37~portb_address_reg0                                                                                                                              ; 1.261             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[3]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8i84:auto_generated|ram_block1a37~portb_address_reg0                                                                                                                              ; 1.252             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; 1.249             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[5]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8i84:auto_generated|ram_block1a37~portb_address_reg0                                                                                                                              ; 1.242             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[2]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8i84:auto_generated|ram_block1a37~portb_address_reg0                                                                                                                              ; 1.241             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[10]                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8i84:auto_generated|ram_block1a37~portb_address_reg0                                                                                                                              ; 1.235             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[7]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8i84:auto_generated|ram_block1a37~portb_address_reg0                                                                                                                              ; 1.231             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[11]                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8i84:auto_generated|ram_block1a37~portb_address_reg0                                                                                                                              ; 1.215             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.091             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.086             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; 1.079             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; 1.075             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 1.058             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ; 1.058             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 1.058             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.058             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 1.057             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.056             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 1.055             ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                              ; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                              ; 1.050             ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[9]                                                                                                                ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[8]                                                                                                                ; 1.049             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 1.046             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; 1.045             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; 1.044             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 1.042             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; 1.042             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]                                                                       ; 1.040             ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                              ; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                              ; 1.037             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; 1.031             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 1.027             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.027             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.027             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                              ; 1.026             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; 1.026             ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                 ; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                 ; 1.026             ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                         ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[35]                                                                                                               ; 1.026             ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                         ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[0]                                                                                                                ; 1.025             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ; 1.016             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ; 1.014             ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[37]                                                                                                               ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[36]                                                                                                               ; 1.013             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 1.012             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 1.012             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.011             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; 1.010             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ; 1.007             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                             ; 1.006             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                         ; 1.004             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]                                                                       ; 1.004             ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                 ; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                 ; 1.004             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; 0.999             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; 0.996             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; 0.995             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]                                                                      ; 0.994             ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                              ; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                              ; 0.994             ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                              ; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                              ; 0.994             ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[22]                                                                                                               ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[21]                                                                                                               ; 0.992             ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[20]                                                                                                               ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[19]                                                                                                               ; 0.992             ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[28]                                                                                                               ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[27]                                                                                                               ; 0.992             ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[24]                                                                                                               ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[23]                                                                                                               ; 0.992             ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[26]                                                                                                               ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[25]                                                                                                               ; 0.992             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 0.991             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 0.988             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "DigitalThereminP6"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "system_pll:pll|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning (21300): LOCKED port on the PLL is not properly connected on instance "system_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 2 pins of 80 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 7 clocks (7 global)
    Info (11162): system_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 3894 fanout uses global clock CLKCTRL_G6
    Info (11162): system_pll:pll|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G5
    Info (11162): system_pll:pll|altera_pll:altera_pll_i|outclk_wire[5]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G1
    Info (11162): system_pll:pll|altera_pll:altera_pll_i|outclk_wire[3]~CLKENA0 with 205 fanout uses global clock CLKCTRL_G7
    Info (11162): system_pll:pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 388 fanout uses global clock CLKCTRL_G4
    Info (11162): system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1332 fanout uses global clock CLKCTRL_G2
    Info (11162): altera_internal_jtag~TCKUTAPCLKENA0 with 615 fanout uses global clock CLKCTRL_G3
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Warning (335093): TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DigitalThereminP6.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 12 -duty_cycle 50.00 -name {pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 12 -duty_cycle 50.00 -name {pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {pll|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 12 -phase -59.99 -duty_cycle 50.00 -name {pll|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk} {pll|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {pll|altera_pll_i|general[5].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 25 -duty_cycle 50.00 -name {pll|altera_pll_i|general[5].gpll~PLL_OUTPUT_COUNTER|divclk} {pll|altera_pll_i|general[5].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {pll|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 50 -duty_cycle 50.00 -name {pll|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk} {pll|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 40 -duty_cycle 50.00 -name {pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 5 -multiply_by 54 -duty_cycle 50.00 -name {pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 10 -duty_cycle 50.00 -name {pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Warning (332174): Ignored filter at DigitalThereminP6.sdc(55): dram_dq[*] could not be matched with a port File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 55
Warning (332174): Ignored filter at DigitalThereminP6.sdc(55): dram_clk could not be matched with a clock File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 55
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(55): Argument <targets> is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 55
    Info (332050): set_output_delay -clock dram_clk -max 1.452   {dram_dq[*]} File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 55
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(55): Argument -clock is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 55
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(56): Argument <targets> is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 56
    Info (332050): set_output_delay -clock dram_clk -min -0.857  {dram_dq[*]} File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 56
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(56): Argument -clock is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 56
Warning (332174): Ignored filter at DigitalThereminP6.sdc(57): dram_addr[*] could not be matched with a port File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 57
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(57): Argument <targets> is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 57
    Info (332050): set_output_delay -clock dram_clk -max 1.531   {dram_addr[*]} File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 57
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(57): Argument -clock is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 57
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(58): Argument <targets> is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 58
    Info (332050): set_output_delay -clock dram_clk -min -0.805  {dram_addr[*]} File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 58
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(58): Argument -clock is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 58
Warning (332174): Ignored filter at DigitalThereminP6.sdc(59): dram_dqm[*] could not be matched with a port File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 59
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(59): Argument <targets> is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 59
    Info (332050): set_output_delay -clock dram_clk -max 1.533   {dram_dqm[*]} File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 59
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(59): Argument -clock is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 59
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(60): Argument <targets> is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 60
    Info (332050): set_output_delay -clock dram_clk -min -0.805  {dram_dqm[*]} File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 60
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(60): Argument -clock is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 60
Warning (332174): Ignored filter at DigitalThereminP6.sdc(61): dram_ba[*] could not be matched with a port File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 61
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(61): Argument <targets> is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 61
    Info (332050): set_output_delay -clock dram_clk -max 1.510   {dram_ba[*]} File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 61
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(61): Argument -clock is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 61
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(62): Argument <targets> is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 62
    Info (332050): set_output_delay -clock dram_clk -min -0.800  {dram_ba[*]} File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 62
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(62): Argument -clock is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 62
Warning (332174): Ignored filter at DigitalThereminP6.sdc(63): dram_ras_n could not be matched with a port File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 63
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(63): Argument <targets> is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 63
    Info (332050): set_output_delay -clock dram_clk -max 1.520   {dram_ras_n} File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 63
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(63): Argument -clock is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 63
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(64): Argument <targets> is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 64
    Info (332050): set_output_delay -clock dram_clk -min -0.780  {dram_ras_n} File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 64
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(64): Argument -clock is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 64
Warning (332174): Ignored filter at DigitalThereminP6.sdc(65): dram_cas_n could not be matched with a port File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 65
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(65): Argument <targets> is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 65
    Info (332050): set_output_delay -clock dram_clk -max 1.5000  {dram_cas_n} File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 65
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(65): Argument -clock is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 65
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(66): Argument <targets> is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 66
    Info (332050): set_output_delay -clock dram_clk -min -0.800  {dram_cas_n} File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 66
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(66): Argument -clock is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 66
Warning (332174): Ignored filter at DigitalThereminP6.sdc(67): dram_we_n could not be matched with a port File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 67
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(67): Argument <targets> is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 67
    Info (332050): set_output_delay -clock dram_clk -max 1.545   {dram_we_n} File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 67
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(67): Argument -clock is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 67
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(68): Argument <targets> is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 68
    Info (332050): set_output_delay -clock dram_clk -min -0.755  {dram_we_n} File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 68
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(68): Argument -clock is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 68
Warning (332174): Ignored filter at DigitalThereminP6.sdc(69): dram_cke could not be matched with a port File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 69
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(69): Argument <targets> is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 69
    Info (332050): set_output_delay -clock dram_clk -max 1.496   {dram_cke} File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 69
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(69): Argument -clock is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 69
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(70): Argument <targets> is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 70
    Info (332050): set_output_delay -clock dram_clk -min -0.804  {dram_cke} File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 70
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(70): Argument -clock is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 70
Warning (332174): Ignored filter at DigitalThereminP6.sdc(71): dram_cs_n could not be matched with a port File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 71
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(71): Argument <targets> is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 71
    Info (332050): set_output_delay -clock dram_clk -max 1.508   {dram_cs_n} File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 71
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(71): Argument -clock is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 71
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(72): Argument <targets> is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 72
    Info (332050): set_output_delay -clock dram_clk -min -0.792  {dram_cs_n} File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 72
Warning (332049): Ignored set_output_delay at DigitalThereminP6.sdc(72): Argument -clock is not an object ID File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/DigitalThereminP6.sdc Line: 72
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/system_cpu_cpu.sdc'
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll|altera_pll_i|general[5].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 10 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):    1.851 pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   18.518 pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    1.666 pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   20.000 pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   66.666 pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   20.000 pll|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   83.333 pll|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   41.666 pll|altera_pll_i|general[5].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   20.000      ref_clk
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 26 registers into blocks of type Block RAM
    Extra Info (176218): Packed 477 registers into blocks of type DSP block
    Extra Info (176218): Packed 16 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 304 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "led_vol_export" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:25
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:35
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:15
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:24
Info (11888): Total time spent on timing analysis during the Fitter is 30.84 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:26
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/output_files/DigitalThereminP6.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 57 warnings
    Info: Peak virtual memory: 7182 megabytes
    Info: Processing ended: Wed Jul 29 16:08:15 2020
    Info: Elapsed time: 00:03:16
    Info: Total CPU time (on all processors): 00:07:51


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/output_files/DigitalThereminP6.fit.smsg.


