INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/BS_ES/DSD/Online_Materials/git_folder_dsd/DSD/FPGA_Project/Xilinx_Vivado_Workflow/FSM_Clk/project_1/project_1.srcs/sources_1/new/patten110_Detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BS_ES/DSD/Online_Materials/git_folder_dsd/DSD/FPGA_Project/Xilinx_Vivado_Workflow/FSM_Clk/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
