m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim
Ealu
Z0 w1586096502
Z1 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z2 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z5 dC:/Users/mozzr/Documents/GitHub/EIT4-414/ModelSimCPU_v2
Z6 8C:/Users/mozzr/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
Z7 FC:/Users/mozzr/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
l0
L5
VzcBmmPUHZNY5bK1iSl?Q?0
!s100 FXA0]:N@AZ@Xj8OECBFfa1
Z8 OV;C;10.5b;63
32
Z9 !s110 1586156319
!i10b 1
Z10 !s108 1586156319.000000
Z11 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mozzr/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd|
Z12 !s107 C:/Users/mozzr/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd|
!i113 1
Z13 o-work work -2002 -explicit
Z14 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
R4
Z15 DEx4 work 3 alu 0 22 zcBmmPUHZNY5bK1iSl?Q?0
l21
L18
V8jo=?`1R2M9N5G@mZZ1ST3
!s100 FL<P;KB<nNhdaDmd0:VS32
R8
32
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Eclockdividermodule
R0
R2
Z16 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R1
R3
R4
R5
Z17 8C:/Users/mozzr/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
Z18 FC:/Users/mozzr/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
l0
L7
V?318Md7F0>Tj=YVej8PzL2
!s100 a^A8MlnSJ[YA?Nf>GGDFb1
R8
32
Z19 !s110 1586156318
!i10b 1
Z20 !s108 1586156318.000000
Z21 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mozzr/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd|
Z22 !s107 C:/Users/mozzr/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd|
!i113 1
R13
R14
Asim
R2
R16
R1
R3
R4
Z23 DEx4 work 18 clockdividermodule 0 22 ?318Md7F0>Tj=YVej8PzL2
l23
L16
VTghK7Hf;DKg?`VOcEADig2
!s100 <;zV`FBb@08<7Eg@Ci^>e3
R8
32
R19
!i10b 1
R20
R21
R22
!i113 1
R13
R14
Ecu
Z24 w1586162580
R1
R2
R3
R4
R5
Z25 8C:/Users/mozzr/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
Z26 FC:/Users/mozzr/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
l0
L5
V[WX5njlM2EH?E:@Ph5BC`0
!s100 jYfSjgbljXRl<EJF^lJ==1
R8
32
Z27 !s110 1586163682
!i10b 1
Z28 !s108 1586163682.000000
Z29 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mozzr/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd|
Z30 !s107 C:/Users/mozzr/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd|
!i113 1
R13
R14
Artl
R1
R2
R3
R4
Z31 DEx4 work 2 cu 0 22 [WX5njlM2EH?E:@Ph5BC`0
l27
L22
Z32 VH4BG;92bMMNVYo7i3GCMj3
Z33 !s100 Rc8F^zRO;BP?J_j>Ao_4Q1
R8
32
R27
!i10b 1
R28
R29
R30
!i113 1
R13
R14
Ememory
R0
R1
R2
R3
R4
R5
Z34 8C:/Users/mozzr/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
Z35 FC:/Users/mozzr/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
l0
L5
VD4cjaEDfc4UUWj]n3m`0S1
!s100 ZW7l0b]9Q?;RDMKj<XzP`1
R8
32
R19
!i10b 1
R20
Z36 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mozzr/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd|
Z37 !s107 C:/Users/mozzr/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd|
!i113 1
R13
R14
Artl
R1
R2
R3
R4
Z38 DEx4 work 6 memory 0 22 D4cjaEDfc4UUWj]n3m`0S1
l29
L23
V`L_ePF=S`<CNCY^VDfzME3
!s100 H[bIDnfER;5oU_7NM073h0
R8
32
R19
!i10b 1
R20
R36
R37
!i113 1
R13
R14
Eminicputb
Z39 w1586158075
R16
R3
R4
R5
Z40 8C:/Users/mozzr/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
Z41 FC:/Users/mozzr/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
l0
L5
Vcf?H^]5Z9o<FHUWETlEdT0
!s100 ibUECH0ALfHJ_a4IkKbnV0
R8
32
Z42 !s110 1586158086
!i10b 1
Z43 !s108 1586158086.000000
Z44 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mozzr/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd|
Z45 !s107 C:/Users/mozzr/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd|
!i113 1
R13
R14
Asim
R38
Z46 DEx4 work 11 programcode 0 22 K^P9iOOfL<M4_n`C]l;n22
R31
R23
Z47 DEx4 work 6 numpad 0 22 H`RD5HA=<0[n:JGR[>NI>3
R1
R2
R15
R16
R3
R4
DEx4 work 9 minicputb 0 22 cf?H^]5Z9o<FHUWETlEdT0
l33
L8
VOSMJFD3W6NJ?3c^`n=3=D3
!s100 9?>_8Yz?bc[]_N>MB1PYl0
R8
32
R42
!i10b 1
R43
R44
R45
!i113 1
R13
R14
Enumpad
R0
R1
R2
R3
R4
R5
Z48 8C:/Users/mozzr/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
Z49 FC:/Users/mozzr/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
l0
L5
VH`RD5HA=<0[n:JGR[>NI>3
!s100 ET@VdYn<QXe;OHE>Q[B`30
R8
32
R9
!i10b 1
R20
Z50 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mozzr/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd|
Z51 !s107 C:/Users/mozzr/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd|
!i113 1
R13
R14
Artl
R1
R2
R3
R4
R47
l12
L10
VPUK7M7ScB1B=nDPh<le[91
!s100 _H6TR5N2=mRa7cH1mhool1
R8
32
R9
!i10b 1
R20
R50
R51
!i113 1
R13
R14
Eprogramcode
R0
R1
R2
R3
R4
R5
Z52 8C:/Users/mozzr/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
Z53 FC:/Users/mozzr/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
l0
L5
VK^P9iOOfL<M4_n`C]l;n22
!s100 =mJjzEIS]RN@iI63TM4NZ2
R8
32
R9
!i10b 1
R10
Z54 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mozzr/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd|
Z55 !s107 C:/Users/mozzr/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd|
!i113 1
R13
R14
Artl
R1
R2
R3
R4
R46
l16
L11
V^PGlaVNV^XVkm^0^eD9O60
!s100 hEhOhc4z2:7zm=_>4R:bT0
R8
32
R9
!i10b 1
R10
R54
R55
!i113 1
R13
R14
