<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PN7462AU FW API Guide: phCfg_EE_phRFLP_I_Tx_val Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../nxp_logo_s.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PN7462AU FW API Guide
   &#160;<span id="projectnumber">v04.14.00</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('../../',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html','../../');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">phCfg_EE_phRFLP_I_Tx_val Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Structure: I_Tx_val.  
 <a href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for phCfg_EE_phRFLP_I_Tx_val:</div>
<div class="dyncontent">
<div class="center"><img src="../../dd/dbd/structph_cfg___e_e__ph_r_f_l_p___i___tx__val__coll__graph.png" border="0" usemap="#ph_cfg___e_e__ph_r_f_l_p___i___tx__val_coll__map" alt="Collaboration graph"/></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a0b4a1ff659bf606cd6982b530c7a216c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a0b4a1ff659bf606cd6982b530c7a216c">u32_I_TX_00_ANA_PBF_CONTROL_REG</a></td></tr>
<tr class="memdesc:a0b4a1ff659bf606cd6982b530c7a216c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_PBF_CONTROL_REG.  <a href="#a0b4a1ff659bf606cd6982b530c7a216c">More...</a><br /></td></tr>
<tr class="separator:a0b4a1ff659bf606cd6982b530c7a216c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bc2d3d36f3d07975fcc7010d7268a5f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a4bc2d3d36f3d07975fcc7010d7268a5f">u32_I_TX_A_00_TRANSCEIVE_CONTROL_REG</a></td></tr>
<tr class="memdesc:a4bc2d3d36f3d07975fcc7010d7268a5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TRANSCEIVE_CONTROL_REG.  <a href="#a4bc2d3d36f3d07975fcc7010d7268a5f">More...</a><br /></td></tr>
<tr class="separator:a4bc2d3d36f3d07975fcc7010d7268a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab017c930c4df0c14337020fb5773ebc6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#ab017c930c4df0c14337020fb5773ebc6">u32_I_TX_A_106_00_ANA_TX_AMPLITUDE_REG</a></td></tr>
<tr class="memdesc:ab017c930c4df0c14337020fb5773ebc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_AMPLITUDE_REG.  <a href="#ab017c930c4df0c14337020fb5773ebc6">More...</a><br /></td></tr>
<tr class="separator:ab017c930c4df0c14337020fb5773ebc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a443448767acec60631ef6b168152d1ee"><td class="memItemLeft" align="right" valign="top"><a id="a443448767acec60631ef6b168152d1ee"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a443448767acec60631ef6b168152d1ee">u32_I_TX_A_106_01_ANA_TX_CLK_CONTROL_REG</a></td></tr>
<tr class="memdesc:a443448767acec60631ef6b168152d1ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_CLK_CONTROL_REG. <br /></td></tr>
<tr class="separator:a443448767acec60631ef6b168152d1ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaab757e7f9a15ba86406a2052abd150"><td class="memItemLeft" align="right" valign="top"><a id="aeaab757e7f9a15ba86406a2052abd150"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#aeaab757e7f9a15ba86406a2052abd150">u32_I_TX_A_106_02_TX_UNDERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:aeaab757e7f9a15ba86406a2052abd150"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_UNDERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:aeaab757e7f9a15ba86406a2052abd150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1526210666b68f9e2e9f8f0c325a9bd"><td class="memItemLeft" align="right" valign="top"><a id="ad1526210666b68f9e2e9f8f0c325a9bd"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#ad1526210666b68f9e2e9f8f0c325a9bd">u32_I_TX_A_106_03_TX_OVERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:ad1526210666b68f9e2e9f8f0c325a9bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_OVERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:ad1526210666b68f9e2e9f8f0c325a9bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acda1166c35dd1188ae12c0df2304ee7b"><td class="memItemLeft" align="right" valign="top"><a id="acda1166c35dd1188ae12c0df2304ee7b"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#acda1166c35dd1188ae12c0df2304ee7b">u32_I_TX_A_106_04_ANA_TX_SHAPE_CONTROL_REG</a></td></tr>
<tr class="memdesc:acda1166c35dd1188ae12c0df2304ee7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_SHAPE_CONTROL_REG. <br /></td></tr>
<tr class="separator:acda1166c35dd1188ae12c0df2304ee7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4053fe9e93c33e4abd483b5db80427f0"><td class="memItemLeft" align="right" valign="top"><a id="a4053fe9e93c33e4abd483b5db80427f0"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a4053fe9e93c33e4abd483b5db80427f0">u32_I_TX_A_106_05_TX_DATA_MOD_REG</a></td></tr>
<tr class="memdesc:a4053fe9e93c33e4abd483b5db80427f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_DATA_MOD_REG. <br /></td></tr>
<tr class="separator:a4053fe9e93c33e4abd483b5db80427f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacbc04f895b9db8a9f5a63faa558a68f"><td class="memItemLeft" align="right" valign="top"><a id="aacbc04f895b9db8a9f5a63faa558a68f"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#aacbc04f895b9db8a9f5a63faa558a68f">u32_I_TX_A_106_06_TX_SYMBOL23_MOD_REG</a></td></tr>
<tr class="memdesc:aacbc04f895b9db8a9f5a63faa558a68f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL23_MOD_REG. <br /></td></tr>
<tr class="separator:aacbc04f895b9db8a9f5a63faa558a68f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67a2951514960e49e313cd4e64ddd613"><td class="memItemLeft" align="right" valign="top"><a id="a67a2951514960e49e313cd4e64ddd613"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a67a2951514960e49e313cd4e64ddd613">u32_I_TX_A_106_07_TX_SYMBOL_CONFIG_REG</a></td></tr>
<tr class="memdesc:a67a2951514960e49e313cd4e64ddd613"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL_CONFIG_REG. <br /></td></tr>
<tr class="separator:a67a2951514960e49e313cd4e64ddd613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a57df004bcd2df31457bd2d24fba85f"><td class="memItemLeft" align="right" valign="top"><a id="a4a57df004bcd2df31457bd2d24fba85f"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a4a57df004bcd2df31457bd2d24fba85f">u32_I_TX_A_106_08_TX_SYMBOL01_MOD_REG</a></td></tr>
<tr class="memdesc:a4a57df004bcd2df31457bd2d24fba85f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL01_MOD_REG. <br /></td></tr>
<tr class="separator:a4a57df004bcd2df31457bd2d24fba85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18e884c568e8c29d220c7d1a9783dc81"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a18e884c568e8c29d220c7d1a9783dc81">u32_I_TX_A_212_00_ANA_TX_AMPLITUDE_REG</a></td></tr>
<tr class="memdesc:a18e884c568e8c29d220c7d1a9783dc81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_AMPLITUDE_REG.  <a href="#a18e884c568e8c29d220c7d1a9783dc81">More...</a><br /></td></tr>
<tr class="separator:a18e884c568e8c29d220c7d1a9783dc81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab17076465ae8a933f1faa6c009b2ef35"><td class="memItemLeft" align="right" valign="top"><a id="ab17076465ae8a933f1faa6c009b2ef35"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#ab17076465ae8a933f1faa6c009b2ef35">u32_I_TX_A_212_01_ANA_TX_CLK_CONTROL_REG</a></td></tr>
<tr class="memdesc:ab17076465ae8a933f1faa6c009b2ef35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_CLK_CONTROL_REG. <br /></td></tr>
<tr class="separator:ab17076465ae8a933f1faa6c009b2ef35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a87a7f2f85f4498861333f7707b24c1"><td class="memItemLeft" align="right" valign="top"><a id="a1a87a7f2f85f4498861333f7707b24c1"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a1a87a7f2f85f4498861333f7707b24c1">u32_I_TX_A_212_02_TX_UNDERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:a1a87a7f2f85f4498861333f7707b24c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_UNDERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:a1a87a7f2f85f4498861333f7707b24c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e8946af1b3b55a4719eceda4c729248"><td class="memItemLeft" align="right" valign="top"><a id="a4e8946af1b3b55a4719eceda4c729248"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a4e8946af1b3b55a4719eceda4c729248">u32_I_TX_A_212_03_TX_OVERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:a4e8946af1b3b55a4719eceda4c729248"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_OVERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:a4e8946af1b3b55a4719eceda4c729248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad17e1256d97793ec7b2faed85f4f8a8c"><td class="memItemLeft" align="right" valign="top"><a id="ad17e1256d97793ec7b2faed85f4f8a8c"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#ad17e1256d97793ec7b2faed85f4f8a8c">u32_I_TX_A_212_04_ANA_TX_SHAPE_CONTROL_REG</a></td></tr>
<tr class="memdesc:ad17e1256d97793ec7b2faed85f4f8a8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_SHAPE_CONTROL_REG. <br /></td></tr>
<tr class="separator:ad17e1256d97793ec7b2faed85f4f8a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1fba662bdc472d6aa24d5888d17399c"><td class="memItemLeft" align="right" valign="top"><a id="ae1fba662bdc472d6aa24d5888d17399c"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#ae1fba662bdc472d6aa24d5888d17399c">u32_I_TX_A_212_05_TX_DATA_MOD_REG</a></td></tr>
<tr class="memdesc:ae1fba662bdc472d6aa24d5888d17399c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_DATA_MOD_REG. <br /></td></tr>
<tr class="separator:ae1fba662bdc472d6aa24d5888d17399c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85f16c3b3b7f597a9c643840410285e2"><td class="memItemLeft" align="right" valign="top"><a id="a85f16c3b3b7f597a9c643840410285e2"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a85f16c3b3b7f597a9c643840410285e2">u32_I_TX_A_212_06_TX_SYMBOL23_MOD_REG</a></td></tr>
<tr class="memdesc:a85f16c3b3b7f597a9c643840410285e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL23_MOD_REG. <br /></td></tr>
<tr class="separator:a85f16c3b3b7f597a9c643840410285e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34318da8d30d3c5612c7820c04c93920"><td class="memItemLeft" align="right" valign="top"><a id="a34318da8d30d3c5612c7820c04c93920"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a34318da8d30d3c5612c7820c04c93920">u32_I_TX_A_212_07_TX_SYMBOL_CONFIG_REG</a></td></tr>
<tr class="memdesc:a34318da8d30d3c5612c7820c04c93920"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL_CONFIG_REG. <br /></td></tr>
<tr class="separator:a34318da8d30d3c5612c7820c04c93920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad18f87d34f133068034c59dcaa2fa89e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#ad18f87d34f133068034c59dcaa2fa89e">u32_I_TX_A_424_00_ANA_TX_AMPLITUDE_REG</a></td></tr>
<tr class="memdesc:ad18f87d34f133068034c59dcaa2fa89e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_AMPLITUDE_REG.  <a href="#ad18f87d34f133068034c59dcaa2fa89e">More...</a><br /></td></tr>
<tr class="separator:ad18f87d34f133068034c59dcaa2fa89e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab64e1fe091737a0f828ae6b72fe63abb"><td class="memItemLeft" align="right" valign="top"><a id="ab64e1fe091737a0f828ae6b72fe63abb"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#ab64e1fe091737a0f828ae6b72fe63abb">u32_I_TX_A_424_01_ANA_TX_CLK_CONTROL_REG</a></td></tr>
<tr class="memdesc:ab64e1fe091737a0f828ae6b72fe63abb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_CLK_CONTROL_REG. <br /></td></tr>
<tr class="separator:ab64e1fe091737a0f828ae6b72fe63abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f4715907dbb0286c54fa1ec672ca755"><td class="memItemLeft" align="right" valign="top"><a id="a1f4715907dbb0286c54fa1ec672ca755"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a1f4715907dbb0286c54fa1ec672ca755">u32_I_TX_A_424_02_TX_UNDERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:a1f4715907dbb0286c54fa1ec672ca755"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_UNDERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:a1f4715907dbb0286c54fa1ec672ca755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae13ab19c91aa6a709bd87df35a20c25f"><td class="memItemLeft" align="right" valign="top"><a id="ae13ab19c91aa6a709bd87df35a20c25f"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#ae13ab19c91aa6a709bd87df35a20c25f">u32_I_TX_A_424_03_TX_OVERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:ae13ab19c91aa6a709bd87df35a20c25f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_OVERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:ae13ab19c91aa6a709bd87df35a20c25f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a663cf3d4263e341e08f09294f190559a"><td class="memItemLeft" align="right" valign="top"><a id="a663cf3d4263e341e08f09294f190559a"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a663cf3d4263e341e08f09294f190559a">u32_I_TX_A_424_04_ANA_TX_SHAPE_CONTROL_REG</a></td></tr>
<tr class="memdesc:a663cf3d4263e341e08f09294f190559a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_SHAPE_CONTROL_REG. <br /></td></tr>
<tr class="separator:a663cf3d4263e341e08f09294f190559a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa976a7b3bd3a002653c284f2a703e68c"><td class="memItemLeft" align="right" valign="top"><a id="aa976a7b3bd3a002653c284f2a703e68c"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#aa976a7b3bd3a002653c284f2a703e68c">u32_I_TX_A_424_05_TX_DATA_MOD_REG</a></td></tr>
<tr class="memdesc:aa976a7b3bd3a002653c284f2a703e68c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_DATA_MOD_REG. <br /></td></tr>
<tr class="separator:aa976a7b3bd3a002653c284f2a703e68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c9bd45b7b8bfe1f066e602241b91fbe"><td class="memItemLeft" align="right" valign="top"><a id="a8c9bd45b7b8bfe1f066e602241b91fbe"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a8c9bd45b7b8bfe1f066e602241b91fbe">u32_I_TX_A_424_06_TX_SYMBOL23_MOD_REG</a></td></tr>
<tr class="memdesc:a8c9bd45b7b8bfe1f066e602241b91fbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL23_MOD_REG. <br /></td></tr>
<tr class="separator:a8c9bd45b7b8bfe1f066e602241b91fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae96f06a5bcaf4844c099dbe8d928618d"><td class="memItemLeft" align="right" valign="top"><a id="ae96f06a5bcaf4844c099dbe8d928618d"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#ae96f06a5bcaf4844c099dbe8d928618d">u32_I_TX_A_424_07_TX_SYMBOL_CONFIG_REG</a></td></tr>
<tr class="memdesc:ae96f06a5bcaf4844c099dbe8d928618d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL_CONFIG_REG. <br /></td></tr>
<tr class="separator:ae96f06a5bcaf4844c099dbe8d928618d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15ee1d0c7f1c9fa1fca0364c0d22eccb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a15ee1d0c7f1c9fa1fca0364c0d22eccb">u32_I_TX_A_848_00_ANA_TX_AMPLITUDE_REG</a></td></tr>
<tr class="memdesc:a15ee1d0c7f1c9fa1fca0364c0d22eccb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_AMPLITUDE_REG.  <a href="#a15ee1d0c7f1c9fa1fca0364c0d22eccb">More...</a><br /></td></tr>
<tr class="separator:a15ee1d0c7f1c9fa1fca0364c0d22eccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba0cb9524346e675606ee552c0fbd9b5"><td class="memItemLeft" align="right" valign="top"><a id="aba0cb9524346e675606ee552c0fbd9b5"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#aba0cb9524346e675606ee552c0fbd9b5">u32_I_TX_A_848_01_ANA_TX_CLK_CONTROL_REG</a></td></tr>
<tr class="memdesc:aba0cb9524346e675606ee552c0fbd9b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_CLK_CONTROL_REG. <br /></td></tr>
<tr class="separator:aba0cb9524346e675606ee552c0fbd9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecc47f2d9dfbcf9b3f6531e413969d99"><td class="memItemLeft" align="right" valign="top"><a id="aecc47f2d9dfbcf9b3f6531e413969d99"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#aecc47f2d9dfbcf9b3f6531e413969d99">u32_I_TX_A_848_02_TX_UNDERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:aecc47f2d9dfbcf9b3f6531e413969d99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_UNDERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:aecc47f2d9dfbcf9b3f6531e413969d99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4291aa218c2347b1f7662fb3d0edc4bd"><td class="memItemLeft" align="right" valign="top"><a id="a4291aa218c2347b1f7662fb3d0edc4bd"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a4291aa218c2347b1f7662fb3d0edc4bd">u32_I_TX_A_848_03_TX_OVERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:a4291aa218c2347b1f7662fb3d0edc4bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_OVERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:a4291aa218c2347b1f7662fb3d0edc4bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7a5f4002fe290dcc0bb046d0d05dced"><td class="memItemLeft" align="right" valign="top"><a id="af7a5f4002fe290dcc0bb046d0d05dced"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#af7a5f4002fe290dcc0bb046d0d05dced">u32_I_TX_A_848_04_ANA_TX_SHAPE_CONTROL_REG</a></td></tr>
<tr class="memdesc:af7a5f4002fe290dcc0bb046d0d05dced"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_SHAPE_CONTROL_REG. <br /></td></tr>
<tr class="separator:af7a5f4002fe290dcc0bb046d0d05dced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5819fb5cfc38842c0b32649d88623b5f"><td class="memItemLeft" align="right" valign="top"><a id="a5819fb5cfc38842c0b32649d88623b5f"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a5819fb5cfc38842c0b32649d88623b5f">u32_I_TX_A_848_05_TX_DATA_MOD_REG</a></td></tr>
<tr class="memdesc:a5819fb5cfc38842c0b32649d88623b5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_DATA_MOD_REG. <br /></td></tr>
<tr class="separator:a5819fb5cfc38842c0b32649d88623b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e4082f27accafbf223093dccf6f9b65"><td class="memItemLeft" align="right" valign="top"><a id="a2e4082f27accafbf223093dccf6f9b65"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a2e4082f27accafbf223093dccf6f9b65">u32_I_TX_A_848_06_TX_SYMBOL23_MOD_REG</a></td></tr>
<tr class="memdesc:a2e4082f27accafbf223093dccf6f9b65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL23_MOD_REG. <br /></td></tr>
<tr class="separator:a2e4082f27accafbf223093dccf6f9b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c78674f904294135221658a75999a74"><td class="memItemLeft" align="right" valign="top"><a id="a2c78674f904294135221658a75999a74"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a2c78674f904294135221658a75999a74">u32_I_TX_A_848_07_TX_SYMBOL_CONFIG_REG</a></td></tr>
<tr class="memdesc:a2c78674f904294135221658a75999a74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL_CONFIG_REG. <br /></td></tr>
<tr class="separator:a2c78674f904294135221658a75999a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77329f92e5ed357e385373016408f2a8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a77329f92e5ed357e385373016408f2a8">u32_I_TX_B_106_00_ANA_TX_AMPLITUDE_REG</a></td></tr>
<tr class="memdesc:a77329f92e5ed357e385373016408f2a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_AMPLITUDE_REG.  <a href="#a77329f92e5ed357e385373016408f2a8">More...</a><br /></td></tr>
<tr class="separator:a77329f92e5ed357e385373016408f2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc6a55dfa3dcd22f5e5c3b5850859869"><td class="memItemLeft" align="right" valign="top"><a id="abc6a55dfa3dcd22f5e5c3b5850859869"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#abc6a55dfa3dcd22f5e5c3b5850859869">u32_I_TX_B_106_01_ANA_TX_CLK_CONTROL_REG</a></td></tr>
<tr class="memdesc:abc6a55dfa3dcd22f5e5c3b5850859869"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_CLK_CONTROL_REG. <br /></td></tr>
<tr class="separator:abc6a55dfa3dcd22f5e5c3b5850859869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff77e49c3663c17524843f2cbbf809a3"><td class="memItemLeft" align="right" valign="top"><a id="aff77e49c3663c17524843f2cbbf809a3"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#aff77e49c3663c17524843f2cbbf809a3">u32_I_TX_B_106_02_TX_UNDERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:aff77e49c3663c17524843f2cbbf809a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_UNDERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:aff77e49c3663c17524843f2cbbf809a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0d96386cb8001f496110ac3f07c34e8"><td class="memItemLeft" align="right" valign="top"><a id="af0d96386cb8001f496110ac3f07c34e8"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#af0d96386cb8001f496110ac3f07c34e8">u32_I_TX_B_106_03_TX_OVERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:af0d96386cb8001f496110ac3f07c34e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_OVERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:af0d96386cb8001f496110ac3f07c34e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d703a6972f7623d2bbdb217478bd704"><td class="memItemLeft" align="right" valign="top"><a id="a9d703a6972f7623d2bbdb217478bd704"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a9d703a6972f7623d2bbdb217478bd704">u32_I_TX_B_106_04_ANA_TX_SHAPE_CONTROL_REG</a></td></tr>
<tr class="memdesc:a9d703a6972f7623d2bbdb217478bd704"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_SHAPE_CONTROL_REG. <br /></td></tr>
<tr class="separator:a9d703a6972f7623d2bbdb217478bd704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cd53a3131badc8f89ce6fabfd3a0136"><td class="memItemLeft" align="right" valign="top"><a id="a8cd53a3131badc8f89ce6fabfd3a0136"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a8cd53a3131badc8f89ce6fabfd3a0136">u32_I_TX_B_106_05_TX_SYMBOL_CONFIG_REG</a></td></tr>
<tr class="memdesc:a8cd53a3131badc8f89ce6fabfd3a0136"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL_CONFIG_REG. <br /></td></tr>
<tr class="separator:a8cd53a3131badc8f89ce6fabfd3a0136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6d59b7296e1fa7cac0edc76fad64b7d"><td class="memItemLeft" align="right" valign="top"><a id="ad6d59b7296e1fa7cac0edc76fad64b7d"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#ad6d59b7296e1fa7cac0edc76fad64b7d">u32_I_TX_B_106_06_TX_SYMBOL01_MOD_REG</a></td></tr>
<tr class="memdesc:ad6d59b7296e1fa7cac0edc76fad64b7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL01_MOD_REG. <br /></td></tr>
<tr class="separator:ad6d59b7296e1fa7cac0edc76fad64b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac2e2fe00f8ac14e132cce299d2b682a"><td class="memItemLeft" align="right" valign="top"><a id="aac2e2fe00f8ac14e132cce299d2b682a"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#aac2e2fe00f8ac14e132cce299d2b682a">u32_I_TX_B_106_07_TX_SYMBOL0_DEF_REG</a></td></tr>
<tr class="memdesc:aac2e2fe00f8ac14e132cce299d2b682a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL0_DEF_REG. <br /></td></tr>
<tr class="separator:aac2e2fe00f8ac14e132cce299d2b682a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb2b1b1a8b7aaddde081bde9b1a0c4ad"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#afb2b1b1a8b7aaddde081bde9b1a0c4ad">u32_I_TX_B_212_00_ANA_TX_AMPLITUDE_REG</a></td></tr>
<tr class="memdesc:afb2b1b1a8b7aaddde081bde9b1a0c4ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_AMPLITUDE_REG.  <a href="#afb2b1b1a8b7aaddde081bde9b1a0c4ad">More...</a><br /></td></tr>
<tr class="separator:afb2b1b1a8b7aaddde081bde9b1a0c4ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a748ea7dcab95c9cd20362c1b0082082f"><td class="memItemLeft" align="right" valign="top"><a id="a748ea7dcab95c9cd20362c1b0082082f"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a748ea7dcab95c9cd20362c1b0082082f">u32_I_TX_B_212_01_ANA_TX_CLK_CONTROL_REG</a></td></tr>
<tr class="memdesc:a748ea7dcab95c9cd20362c1b0082082f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_CLK_CONTROL_REG. <br /></td></tr>
<tr class="separator:a748ea7dcab95c9cd20362c1b0082082f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96101906fc0c353d5ed7c99dcc3a8969"><td class="memItemLeft" align="right" valign="top"><a id="a96101906fc0c353d5ed7c99dcc3a8969"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a96101906fc0c353d5ed7c99dcc3a8969">u32_I_TX_B_212_02_TX_UNDERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:a96101906fc0c353d5ed7c99dcc3a8969"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_UNDERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:a96101906fc0c353d5ed7c99dcc3a8969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a577cdec21fdae18bf45ef75cd8780e01"><td class="memItemLeft" align="right" valign="top"><a id="a577cdec21fdae18bf45ef75cd8780e01"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a577cdec21fdae18bf45ef75cd8780e01">u32_I_TX_B_212_03_TX_OVERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:a577cdec21fdae18bf45ef75cd8780e01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_OVERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:a577cdec21fdae18bf45ef75cd8780e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa06ceb9439d40a8cbd4505a69256435c"><td class="memItemLeft" align="right" valign="top"><a id="aa06ceb9439d40a8cbd4505a69256435c"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#aa06ceb9439d40a8cbd4505a69256435c">u32_I_TX_B_212_04_ANA_TX_SHAPE_CONTROL_REG</a></td></tr>
<tr class="memdesc:aa06ceb9439d40a8cbd4505a69256435c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_SHAPE_CONTROL_REG. <br /></td></tr>
<tr class="separator:aa06ceb9439d40a8cbd4505a69256435c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04f139b8f7cb4d41a888de49e66d1727"><td class="memItemLeft" align="right" valign="top"><a id="a04f139b8f7cb4d41a888de49e66d1727"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a04f139b8f7cb4d41a888de49e66d1727">u32_I_TX_B_212_05_TX_SYMBOL_CONFIG_REG</a></td></tr>
<tr class="memdesc:a04f139b8f7cb4d41a888de49e66d1727"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL_CONFIG_REG. <br /></td></tr>
<tr class="separator:a04f139b8f7cb4d41a888de49e66d1727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30d7811f13dd1151dccd7d0404a98b2f"><td class="memItemLeft" align="right" valign="top"><a id="a30d7811f13dd1151dccd7d0404a98b2f"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a30d7811f13dd1151dccd7d0404a98b2f">u32_I_TX_B_212_06_TX_SYMBOL01_MOD_REG</a></td></tr>
<tr class="memdesc:a30d7811f13dd1151dccd7d0404a98b2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL01_MOD_REG. <br /></td></tr>
<tr class="separator:a30d7811f13dd1151dccd7d0404a98b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a316050c8a259d8f6e01dc389699f7516"><td class="memItemLeft" align="right" valign="top"><a id="a316050c8a259d8f6e01dc389699f7516"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a316050c8a259d8f6e01dc389699f7516">u32_I_TX_B_212_07_TX_SYMBOL0_DEF_REG</a></td></tr>
<tr class="memdesc:a316050c8a259d8f6e01dc389699f7516"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL0_DEF_REG. <br /></td></tr>
<tr class="separator:a316050c8a259d8f6e01dc389699f7516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0232f5671541a6b60bd4554606261b75"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a0232f5671541a6b60bd4554606261b75">u32_I_TX_B_424_00_ANA_TX_AMPLITUDE_REG</a></td></tr>
<tr class="memdesc:a0232f5671541a6b60bd4554606261b75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_AMPLITUDE_REG.  <a href="#a0232f5671541a6b60bd4554606261b75">More...</a><br /></td></tr>
<tr class="separator:a0232f5671541a6b60bd4554606261b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d4550c5f0aff28ce6e52733fd11ce97"><td class="memItemLeft" align="right" valign="top"><a id="a9d4550c5f0aff28ce6e52733fd11ce97"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a9d4550c5f0aff28ce6e52733fd11ce97">u32_I_TX_B_424_01_ANA_TX_CLK_CONTROL_REG</a></td></tr>
<tr class="memdesc:a9d4550c5f0aff28ce6e52733fd11ce97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_CLK_CONTROL_REG. <br /></td></tr>
<tr class="separator:a9d4550c5f0aff28ce6e52733fd11ce97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7970f237e5a4d43a52c73c948c56f2cc"><td class="memItemLeft" align="right" valign="top"><a id="a7970f237e5a4d43a52c73c948c56f2cc"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a7970f237e5a4d43a52c73c948c56f2cc">u32_I_TX_B_424_02_TX_UNDERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:a7970f237e5a4d43a52c73c948c56f2cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_UNDERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:a7970f237e5a4d43a52c73c948c56f2cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a416de1b37baff5a5e017834df4e11742"><td class="memItemLeft" align="right" valign="top"><a id="a416de1b37baff5a5e017834df4e11742"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a416de1b37baff5a5e017834df4e11742">u32_I_TX_B_424_03_TX_OVERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:a416de1b37baff5a5e017834df4e11742"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_OVERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:a416de1b37baff5a5e017834df4e11742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff6a5deb21bfab8b9b3cadc124a0bf41"><td class="memItemLeft" align="right" valign="top"><a id="aff6a5deb21bfab8b9b3cadc124a0bf41"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#aff6a5deb21bfab8b9b3cadc124a0bf41">u32_I_TX_B_424_04_ANA_TX_SHAPE_CONTROL_REG</a></td></tr>
<tr class="memdesc:aff6a5deb21bfab8b9b3cadc124a0bf41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_SHAPE_CONTROL_REG. <br /></td></tr>
<tr class="separator:aff6a5deb21bfab8b9b3cadc124a0bf41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf3119f27ebccf945f5f7de333553ae3"><td class="memItemLeft" align="right" valign="top"><a id="adf3119f27ebccf945f5f7de333553ae3"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#adf3119f27ebccf945f5f7de333553ae3">u32_I_TX_B_424_05_TX_SYMBOL_CONFIG_REG</a></td></tr>
<tr class="memdesc:adf3119f27ebccf945f5f7de333553ae3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL_CONFIG_REG. <br /></td></tr>
<tr class="separator:adf3119f27ebccf945f5f7de333553ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94770129d1186b1a6f3916ae1c564eb8"><td class="memItemLeft" align="right" valign="top"><a id="a94770129d1186b1a6f3916ae1c564eb8"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a94770129d1186b1a6f3916ae1c564eb8">u32_I_TX_B_424_06_TX_SYMBOL01_MOD_REG</a></td></tr>
<tr class="memdesc:a94770129d1186b1a6f3916ae1c564eb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL01_MOD_REG. <br /></td></tr>
<tr class="separator:a94770129d1186b1a6f3916ae1c564eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4c4fe9c8303d162c8495023e7cab630"><td class="memItemLeft" align="right" valign="top"><a id="ae4c4fe9c8303d162c8495023e7cab630"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#ae4c4fe9c8303d162c8495023e7cab630">u32_I_TX_B_424_07_TX_SYMBOL0_DEF_REG</a></td></tr>
<tr class="memdesc:ae4c4fe9c8303d162c8495023e7cab630"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL0_DEF_REG. <br /></td></tr>
<tr class="separator:ae4c4fe9c8303d162c8495023e7cab630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb2e9bb4b6babb6baaa31531a9746e20"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#adb2e9bb4b6babb6baaa31531a9746e20">u32_I_TX_B_848_00_ANA_TX_AMPLITUDE_REG</a></td></tr>
<tr class="memdesc:adb2e9bb4b6babb6baaa31531a9746e20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_AMPLITUDE_REG.  <a href="#adb2e9bb4b6babb6baaa31531a9746e20">More...</a><br /></td></tr>
<tr class="separator:adb2e9bb4b6babb6baaa31531a9746e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5aeebfd2af9c02f151747b7a0b8b0a0"><td class="memItemLeft" align="right" valign="top"><a id="ac5aeebfd2af9c02f151747b7a0b8b0a0"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#ac5aeebfd2af9c02f151747b7a0b8b0a0">u32_I_TX_B_848_01_ANA_TX_CLK_CONTROL_REG</a></td></tr>
<tr class="memdesc:ac5aeebfd2af9c02f151747b7a0b8b0a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_CLK_CONTROL_REG. <br /></td></tr>
<tr class="separator:ac5aeebfd2af9c02f151747b7a0b8b0a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c5f1a23359bb3c154061f7f3c42ebc0"><td class="memItemLeft" align="right" valign="top"><a id="a6c5f1a23359bb3c154061f7f3c42ebc0"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a6c5f1a23359bb3c154061f7f3c42ebc0">u32_I_TX_B_848_02_TX_UNDERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:a6c5f1a23359bb3c154061f7f3c42ebc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_UNDERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:a6c5f1a23359bb3c154061f7f3c42ebc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d68740048c04f1aa7ec39cedce07ab7"><td class="memItemLeft" align="right" valign="top"><a id="a9d68740048c04f1aa7ec39cedce07ab7"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a9d68740048c04f1aa7ec39cedce07ab7">u32_I_TX_B_848_03_TX_OVERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:a9d68740048c04f1aa7ec39cedce07ab7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_OVERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:a9d68740048c04f1aa7ec39cedce07ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2259f48f0c0f4f6c843df898688ffba"><td class="memItemLeft" align="right" valign="top"><a id="aa2259f48f0c0f4f6c843df898688ffba"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#aa2259f48f0c0f4f6c843df898688ffba">u32_I_TX_B_848_04_ANA_TX_SHAPE_CONTROL_REG</a></td></tr>
<tr class="memdesc:aa2259f48f0c0f4f6c843df898688ffba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_SHAPE_CONTROL_REG. <br /></td></tr>
<tr class="separator:aa2259f48f0c0f4f6c843df898688ffba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a207596c9721eb55706b29246a12ee8a6"><td class="memItemLeft" align="right" valign="top"><a id="a207596c9721eb55706b29246a12ee8a6"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a207596c9721eb55706b29246a12ee8a6">u32_I_TX_B_848_05_TX_SYMBOL_CONFIG_REG</a></td></tr>
<tr class="memdesc:a207596c9721eb55706b29246a12ee8a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL_CONFIG_REG. <br /></td></tr>
<tr class="separator:a207596c9721eb55706b29246a12ee8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5808261371003cca92521f179288abf2"><td class="memItemLeft" align="right" valign="top"><a id="a5808261371003cca92521f179288abf2"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a5808261371003cca92521f179288abf2">u32_I_TX_B_848_06_TX_SYMBOL01_MOD_REG</a></td></tr>
<tr class="memdesc:a5808261371003cca92521f179288abf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL01_MOD_REG. <br /></td></tr>
<tr class="separator:a5808261371003cca92521f179288abf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05bc5df9c1e42d9344a95d7cfc0aa875"><td class="memItemLeft" align="right" valign="top"><a id="a05bc5df9c1e42d9344a95d7cfc0aa875"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a05bc5df9c1e42d9344a95d7cfc0aa875">u32_I_TX_B_848_07_TX_SYMBOL0_DEF_REG</a></td></tr>
<tr class="memdesc:a05bc5df9c1e42d9344a95d7cfc0aa875"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL0_DEF_REG. <br /></td></tr>
<tr class="separator:a05bc5df9c1e42d9344a95d7cfc0aa875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39f3a9cfbb7a88359186695591807e71"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a39f3a9cfbb7a88359186695591807e71">u32_I_TX_F_00_ANA_TX_CLK_CONTROL_REG</a></td></tr>
<tr class="memdesc:a39f3a9cfbb7a88359186695591807e71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_CLK_CONTROL_REG.  <a href="#a39f3a9cfbb7a88359186695591807e71">More...</a><br /></td></tr>
<tr class="separator:a39f3a9cfbb7a88359186695591807e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abac67d62715a2418381f21395f81f8fd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#abac67d62715a2418381f21395f81f8fd">u32_I_TX_F_212_00_ANA_TX_AMPLITUDE_REG</a></td></tr>
<tr class="memdesc:abac67d62715a2418381f21395f81f8fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_AMPLITUDE_REG.  <a href="#abac67d62715a2418381f21395f81f8fd">More...</a><br /></td></tr>
<tr class="separator:abac67d62715a2418381f21395f81f8fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a405546b5c510ae4443ae0873f190a897"><td class="memItemLeft" align="right" valign="top"><a id="a405546b5c510ae4443ae0873f190a897"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a405546b5c510ae4443ae0873f190a897">u32_I_TX_F_212_01_TX_UNDERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:a405546b5c510ae4443ae0873f190a897"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_UNDERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:a405546b5c510ae4443ae0873f190a897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae525c8e24acec3b1cdd163208b7b227b"><td class="memItemLeft" align="right" valign="top"><a id="ae525c8e24acec3b1cdd163208b7b227b"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#ae525c8e24acec3b1cdd163208b7b227b">u32_I_TX_F_212_02_TX_OVERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:ae525c8e24acec3b1cdd163208b7b227b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_OVERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:ae525c8e24acec3b1cdd163208b7b227b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a2eceedd13b7551c0437d720c710bbb"><td class="memItemLeft" align="right" valign="top"><a id="a6a2eceedd13b7551c0437d720c710bbb"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a6a2eceedd13b7551c0437d720c710bbb">u32_I_TX_F_212_03_ANA_TX_SHAPE_CONTROL_REG</a></td></tr>
<tr class="memdesc:a6a2eceedd13b7551c0437d720c710bbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_SHAPE_CONTROL_REG. <br /></td></tr>
<tr class="separator:a6a2eceedd13b7551c0437d720c710bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e4cd1ee48b150ee80960ace7570ee76"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a3e4cd1ee48b150ee80960ace7570ee76">u32_I_TX_F_424_00_ANA_TX_AMPLITUDE_REG</a></td></tr>
<tr class="memdesc:a3e4cd1ee48b150ee80960ace7570ee76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_AMPLITUDE_REG.  <a href="#a3e4cd1ee48b150ee80960ace7570ee76">More...</a><br /></td></tr>
<tr class="separator:a3e4cd1ee48b150ee80960ace7570ee76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac01f169c1e4de3efbbcc73314bfbe0de"><td class="memItemLeft" align="right" valign="top"><a id="ac01f169c1e4de3efbbcc73314bfbe0de"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#ac01f169c1e4de3efbbcc73314bfbe0de">u32_I_TX_F_424_01_TX_UNDERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:ac01f169c1e4de3efbbcc73314bfbe0de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_UNDERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:ac01f169c1e4de3efbbcc73314bfbe0de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a843fab9e0baac4ed6d3bb86428ea938f"><td class="memItemLeft" align="right" valign="top"><a id="a843fab9e0baac4ed6d3bb86428ea938f"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a843fab9e0baac4ed6d3bb86428ea938f">u32_I_TX_F_424_02_TX_OVERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:a843fab9e0baac4ed6d3bb86428ea938f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_OVERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:a843fab9e0baac4ed6d3bb86428ea938f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4033051f21a66c38902fa186561577f2"><td class="memItemLeft" align="right" valign="top"><a id="a4033051f21a66c38902fa186561577f2"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a4033051f21a66c38902fa186561577f2">u32_I_TX_F_424_03_ANA_TX_SHAPE_CONTROL_REG</a></td></tr>
<tr class="memdesc:a4033051f21a66c38902fa186561577f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_SHAPE_CONTROL_REG. <br /></td></tr>
<tr class="separator:a4033051f21a66c38902fa186561577f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a942612dacbdd991a0c63516ab820fd64"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a942612dacbdd991a0c63516ab820fd64">u32_I_TX_15693_100_00_ANA_TX_AMPLITUDE_REG</a></td></tr>
<tr class="memdesc:a942612dacbdd991a0c63516ab820fd64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_AMPLITUDE_REG.  <a href="#a942612dacbdd991a0c63516ab820fd64">More...</a><br /></td></tr>
<tr class="separator:a942612dacbdd991a0c63516ab820fd64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85e23efd930d4f865c13eceb483c8761"><td class="memItemLeft" align="right" valign="top"><a id="a85e23efd930d4f865c13eceb483c8761"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a85e23efd930d4f865c13eceb483c8761">u32_I_TX_15693_100_01_ANA_TX_CLK_CONTROL_REG</a></td></tr>
<tr class="memdesc:a85e23efd930d4f865c13eceb483c8761"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_CLK_CONTROL_REG. <br /></td></tr>
<tr class="separator:a85e23efd930d4f865c13eceb483c8761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23d2ff69a2af97e61c18b9f213b8b47e"><td class="memItemLeft" align="right" valign="top"><a id="a23d2ff69a2af97e61c18b9f213b8b47e"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a23d2ff69a2af97e61c18b9f213b8b47e">u32_I_TX_15693_100_02_TX_UNDERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:a23d2ff69a2af97e61c18b9f213b8b47e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_UNDERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:a23d2ff69a2af97e61c18b9f213b8b47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed5d8b1930c924380d4dedeb667223cf"><td class="memItemLeft" align="right" valign="top"><a id="aed5d8b1930c924380d4dedeb667223cf"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#aed5d8b1930c924380d4dedeb667223cf">u32_I_TX_15693_100_03_TX_OVERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:aed5d8b1930c924380d4dedeb667223cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_OVERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:aed5d8b1930c924380d4dedeb667223cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecf603cd7d7f826d2c24693e0fa9068f"><td class="memItemLeft" align="right" valign="top"><a id="aecf603cd7d7f826d2c24693e0fa9068f"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#aecf603cd7d7f826d2c24693e0fa9068f">u32_I_TX_15693_100_04_ANA_TX_SHAPE_CONTROL_REG</a></td></tr>
<tr class="memdesc:aecf603cd7d7f826d2c24693e0fa9068f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_SHAPE_CONTROL_REG. <br /></td></tr>
<tr class="separator:aecf603cd7d7f826d2c24693e0fa9068f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2824ab3a926d9a3db213dffe99778792"><td class="memItemLeft" align="right" valign="top"><a id="a2824ab3a926d9a3db213dffe99778792"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a2824ab3a926d9a3db213dffe99778792">u32_I_TX_15693_100_05_TX_DATA_MOD_REG</a></td></tr>
<tr class="memdesc:a2824ab3a926d9a3db213dffe99778792"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_DATA_MOD_REG. <br /></td></tr>
<tr class="separator:a2824ab3a926d9a3db213dffe99778792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e7dff0336d57f021a3ebe201ed2cc50"><td class="memItemLeft" align="right" valign="top"><a id="a4e7dff0336d57f021a3ebe201ed2cc50"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a4e7dff0336d57f021a3ebe201ed2cc50">u32_I_TX_15693_100_06_TX_SYMBOL23_MOD_REG</a></td></tr>
<tr class="memdesc:a4e7dff0336d57f021a3ebe201ed2cc50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL23_MOD_REG. <br /></td></tr>
<tr class="separator:a4e7dff0336d57f021a3ebe201ed2cc50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed24bc8cfdfdc6ea3c22d991aeac0334"><td class="memItemLeft" align="right" valign="top"><a id="aed24bc8cfdfdc6ea3c22d991aeac0334"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#aed24bc8cfdfdc6ea3c22d991aeac0334">u32_I_TX_15693_100_07_TX_SYMBOL_CONFIG_REG</a></td></tr>
<tr class="memdesc:aed24bc8cfdfdc6ea3c22d991aeac0334"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL_CONFIG_REG. <br /></td></tr>
<tr class="separator:aed24bc8cfdfdc6ea3c22d991aeac0334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82187cb27e7ef75ca6c4cd71fe01ae72"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a82187cb27e7ef75ca6c4cd71fe01ae72">u32_I_TX_15693_10_00_ANA_TX_AMPLITUDE_REG</a></td></tr>
<tr class="memdesc:a82187cb27e7ef75ca6c4cd71fe01ae72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_AMPLITUDE_REG.  <a href="#a82187cb27e7ef75ca6c4cd71fe01ae72">More...</a><br /></td></tr>
<tr class="separator:a82187cb27e7ef75ca6c4cd71fe01ae72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2390a2a58cb324e6da8147126e0ffbaf"><td class="memItemLeft" align="right" valign="top"><a id="a2390a2a58cb324e6da8147126e0ffbaf"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a2390a2a58cb324e6da8147126e0ffbaf">u32_I_TX_15693_10_01_ANA_TX_CLK_CONTROL_REG</a></td></tr>
<tr class="memdesc:a2390a2a58cb324e6da8147126e0ffbaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_CLK_CONTROL_REG. <br /></td></tr>
<tr class="separator:a2390a2a58cb324e6da8147126e0ffbaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af43f0dba71e83e91104712a366992c7d"><td class="memItemLeft" align="right" valign="top"><a id="af43f0dba71e83e91104712a366992c7d"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#af43f0dba71e83e91104712a366992c7d">u32_I_TX_15693_10_02_TX_UNDERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:af43f0dba71e83e91104712a366992c7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_UNDERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:af43f0dba71e83e91104712a366992c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fda4fd945654da14623d2eccc4ba3d1"><td class="memItemLeft" align="right" valign="top"><a id="a8fda4fd945654da14623d2eccc4ba3d1"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a8fda4fd945654da14623d2eccc4ba3d1">u32_I_TX_15693_10_03_TX_OVERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:a8fda4fd945654da14623d2eccc4ba3d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_OVERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:a8fda4fd945654da14623d2eccc4ba3d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ceecea3012040785c996fab61ec1799"><td class="memItemLeft" align="right" valign="top"><a id="a8ceecea3012040785c996fab61ec1799"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a8ceecea3012040785c996fab61ec1799">u32_I_TX_15693_10_04_ANA_TX_SHAPE_CONTROL_REG</a></td></tr>
<tr class="memdesc:a8ceecea3012040785c996fab61ec1799"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_SHAPE_CONTROL_REG. <br /></td></tr>
<tr class="separator:a8ceecea3012040785c996fab61ec1799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4fa375d40b7c5f2682c8ffc8cf72c44"><td class="memItemLeft" align="right" valign="top"><a id="aa4fa375d40b7c5f2682c8ffc8cf72c44"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#aa4fa375d40b7c5f2682c8ffc8cf72c44">u32_I_TX_15693_10_05_TX_DATA_MOD_REG</a></td></tr>
<tr class="memdesc:aa4fa375d40b7c5f2682c8ffc8cf72c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_DATA_MOD_REG. <br /></td></tr>
<tr class="separator:aa4fa375d40b7c5f2682c8ffc8cf72c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe507505803a739894b83617ad62fd99"><td class="memItemLeft" align="right" valign="top"><a id="afe507505803a739894b83617ad62fd99"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#afe507505803a739894b83617ad62fd99">u32_I_TX_15693_10_06_TX_SYMBOL23_MOD_REG</a></td></tr>
<tr class="memdesc:afe507505803a739894b83617ad62fd99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL23_MOD_REG. <br /></td></tr>
<tr class="separator:afe507505803a739894b83617ad62fd99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5339ab5408b077e5cd4dfa71f0f5fbc"><td class="memItemLeft" align="right" valign="top"><a id="af5339ab5408b077e5cd4dfa71f0f5fbc"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#af5339ab5408b077e5cd4dfa71f0f5fbc">u32_I_TX_15693_10_07_TX_SYMBOL_CONFIG_REG</a></td></tr>
<tr class="memdesc:af5339ab5408b077e5cd4dfa71f0f5fbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL_CONFIG_REG. <br /></td></tr>
<tr class="separator:af5339ab5408b077e5cd4dfa71f0f5fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc07f859c50ba0028c7434ca1eae804f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#acc07f859c50ba0028c7434ca1eae804f">u32_I_TX_EPCV2_TARI_9_44_00_ANA_TX_AMPLITUDE_REG</a></td></tr>
<tr class="memdesc:acc07f859c50ba0028c7434ca1eae804f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_AMPLITUDE_REG.  <a href="#acc07f859c50ba0028c7434ca1eae804f">More...</a><br /></td></tr>
<tr class="separator:acc07f859c50ba0028c7434ca1eae804f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90e43dfc9f4dda5fc77636def5d99c76"><td class="memItemLeft" align="right" valign="top"><a id="a90e43dfc9f4dda5fc77636def5d99c76"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a90e43dfc9f4dda5fc77636def5d99c76">u32_I_TX_EPCV2_TARI_9_44_01_ANA_TX_CLK_CONTROL_REG</a></td></tr>
<tr class="memdesc:a90e43dfc9f4dda5fc77636def5d99c76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_CLK_CONTROL_REG. <br /></td></tr>
<tr class="separator:a90e43dfc9f4dda5fc77636def5d99c76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9460083f699c3e304b89f0ec7d26cc08"><td class="memItemLeft" align="right" valign="top"><a id="a9460083f699c3e304b89f0ec7d26cc08"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a9460083f699c3e304b89f0ec7d26cc08">u32_I_TX_EPCV2_TARI_9_44_02_TX_UNDERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:a9460083f699c3e304b89f0ec7d26cc08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_UNDERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:a9460083f699c3e304b89f0ec7d26cc08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47e85761fc9cb18391bdcfbf5b69d03e"><td class="memItemLeft" align="right" valign="top"><a id="a47e85761fc9cb18391bdcfbf5b69d03e"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a47e85761fc9cb18391bdcfbf5b69d03e">u32_I_TX_EPCV2_TARI_9_44_03_TX_OVERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:a47e85761fc9cb18391bdcfbf5b69d03e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_OVERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:a47e85761fc9cb18391bdcfbf5b69d03e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a2b7d96d28499a2c18445c3e1431d2f"><td class="memItemLeft" align="right" valign="top"><a id="a0a2b7d96d28499a2c18445c3e1431d2f"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a0a2b7d96d28499a2c18445c3e1431d2f">u32_I_TX_EPCV2_TARI_9_44_04_ANA_TX_SHAPE_CONTROL_REG</a></td></tr>
<tr class="memdesc:a0a2b7d96d28499a2c18445c3e1431d2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_SHAPE_CONTROL_REG. <br /></td></tr>
<tr class="separator:a0a2b7d96d28499a2c18445c3e1431d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acca0ea250056578ecd2113c58a4c9e4e"><td class="memItemLeft" align="right" valign="top"><a id="acca0ea250056578ecd2113c58a4c9e4e"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#acca0ea250056578ecd2113c58a4c9e4e">u32_I_TX_EPCV2_TARI_9_44_05_TX_SYMBOL_CONFIG_REG</a></td></tr>
<tr class="memdesc:acca0ea250056578ecd2113c58a4c9e4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL_CONFIG_REG. <br /></td></tr>
<tr class="separator:acca0ea250056578ecd2113c58a4c9e4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac18fb0194d7132172a17acf902125e57"><td class="memItemLeft" align="right" valign="top"><a id="ac18fb0194d7132172a17acf902125e57"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#ac18fb0194d7132172a17acf902125e57">u32_I_TX_EPCV2_TARI_9_44_06_TX_SYMBOL0_DEF_REG</a></td></tr>
<tr class="memdesc:ac18fb0194d7132172a17acf902125e57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL0_DEF_REG. <br /></td></tr>
<tr class="separator:ac18fb0194d7132172a17acf902125e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a927678ab5e2d8202c5c519ccdfaaec7d"><td class="memItemLeft" align="right" valign="top"><a id="a927678ab5e2d8202c5c519ccdfaaec7d"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a927678ab5e2d8202c5c519ccdfaaec7d">u32_I_TX_EPCV2_TARI_9_44_07_TX_SYMBOL1_DEF_REG</a></td></tr>
<tr class="memdesc:a927678ab5e2d8202c5c519ccdfaaec7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL1_DEF_REG. <br /></td></tr>
<tr class="separator:a927678ab5e2d8202c5c519ccdfaaec7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae85e338ce07b6cefd00fdec42f82333e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#ae85e338ce07b6cefd00fdec42f82333e">u32_I_TX_EPCV2_TARI_18_88_00_ANA_TX_AMPLITUDE_REG</a></td></tr>
<tr class="memdesc:ae85e338ce07b6cefd00fdec42f82333e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_AMPLITUDE_REG.  <a href="#ae85e338ce07b6cefd00fdec42f82333e">More...</a><br /></td></tr>
<tr class="separator:ae85e338ce07b6cefd00fdec42f82333e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01d52aa05dd4517746b112791412d059"><td class="memItemLeft" align="right" valign="top"><a id="a01d52aa05dd4517746b112791412d059"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a01d52aa05dd4517746b112791412d059">u32_I_TX_EPCV2_TARI_18_88_01_ANA_TX_CLK_CONTROL_REG</a></td></tr>
<tr class="memdesc:a01d52aa05dd4517746b112791412d059"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_CLK_CONTROL_REG. <br /></td></tr>
<tr class="separator:a01d52aa05dd4517746b112791412d059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada8356c21a4f76b358c88fcc2093bd6c"><td class="memItemLeft" align="right" valign="top"><a id="ada8356c21a4f76b358c88fcc2093bd6c"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#ada8356c21a4f76b358c88fcc2093bd6c">u32_I_TX_EPCV2_TARI_18_88_02_TX_UNDERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:ada8356c21a4f76b358c88fcc2093bd6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_UNDERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:ada8356c21a4f76b358c88fcc2093bd6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bd94f5ff102f35dd4a0562ca04d3aa8"><td class="memItemLeft" align="right" valign="top"><a id="a8bd94f5ff102f35dd4a0562ca04d3aa8"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a8bd94f5ff102f35dd4a0562ca04d3aa8">u32_I_TX_EPCV2_TARI_18_88_03_TX_OVERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:a8bd94f5ff102f35dd4a0562ca04d3aa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_OVERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:a8bd94f5ff102f35dd4a0562ca04d3aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bf21129767aa9f646d3e8d9ca9c7648"><td class="memItemLeft" align="right" valign="top"><a id="a1bf21129767aa9f646d3e8d9ca9c7648"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a1bf21129767aa9f646d3e8d9ca9c7648">u32_I_TX_EPCV2_TARI_18_88_04_ANA_TX_SHAPE_CONTROL_REG</a></td></tr>
<tr class="memdesc:a1bf21129767aa9f646d3e8d9ca9c7648"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_SHAPE_CONTROL_REG. <br /></td></tr>
<tr class="separator:a1bf21129767aa9f646d3e8d9ca9c7648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a387bb0be8bc62e7f3c502c7ba724fd09"><td class="memItemLeft" align="right" valign="top"><a id="a387bb0be8bc62e7f3c502c7ba724fd09"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a387bb0be8bc62e7f3c502c7ba724fd09">u32_I_TX_EPCV2_TARI_18_88_05_TX_SYMBOL_CONFIG_REG</a></td></tr>
<tr class="memdesc:a387bb0be8bc62e7f3c502c7ba724fd09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL_CONFIG_REG. <br /></td></tr>
<tr class="separator:a387bb0be8bc62e7f3c502c7ba724fd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae539e17126062e855f32bf4cb5b20276"><td class="memItemLeft" align="right" valign="top"><a id="ae539e17126062e855f32bf4cb5b20276"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#ae539e17126062e855f32bf4cb5b20276">u32_I_TX_EPCV2_TARI_18_88_06_TX_SYMBOL0_DEF_REG</a></td></tr>
<tr class="memdesc:ae539e17126062e855f32bf4cb5b20276"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL0_DEF_REG. <br /></td></tr>
<tr class="separator:ae539e17126062e855f32bf4cb5b20276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0d316e61a0c87aef2a311d46ea574f6"><td class="memItemLeft" align="right" valign="top"><a id="aa0d316e61a0c87aef2a311d46ea574f6"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#aa0d316e61a0c87aef2a311d46ea574f6">u32_I_TX_EPCV2_TARI_18_88_07_TX_SYMBOL1_DEF_REG</a></td></tr>
<tr class="memdesc:aa0d316e61a0c87aef2a311d46ea574f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL1_DEF_REG. <br /></td></tr>
<tr class="separator:aa0d316e61a0c87aef2a311d46ea574f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d081aed9c4156a52c42315158300e82"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a8d081aed9c4156a52c42315158300e82">u32_I_TX_ACT_00_ANA_PBF_CONTROL_REG</a></td></tr>
<tr class="memdesc:a8d081aed9c4156a52c42315158300e82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_PBF_CONTROL_REG.  <a href="#a8d081aed9c4156a52c42315158300e82">More...</a><br /></td></tr>
<tr class="separator:a8d081aed9c4156a52c42315158300e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1049611ab7278f642cf78bf0d93b01b9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a1049611ab7278f642cf78bf0d93b01b9">u32_I_TX_ACT_106_00_TRANSCEIVE_CONTROL_REG</a></td></tr>
<tr class="memdesc:a1049611ab7278f642cf78bf0d93b01b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TRANSCEIVE_CONTROL_REG.  <a href="#a1049611ab7278f642cf78bf0d93b01b9">More...</a><br /></td></tr>
<tr class="separator:a1049611ab7278f642cf78bf0d93b01b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa073f44de7e82de0a5599252386fed49"><td class="memItemLeft" align="right" valign="top"><a id="aa073f44de7e82de0a5599252386fed49"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#aa073f44de7e82de0a5599252386fed49">u32_I_TX_ACT_106_01_ANA_TX_AMPLITUDE_REG</a></td></tr>
<tr class="memdesc:aa073f44de7e82de0a5599252386fed49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_AMPLITUDE_REG. <br /></td></tr>
<tr class="separator:aa073f44de7e82de0a5599252386fed49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad673a3f2f2f18c1d4f2128de701ed7a9"><td class="memItemLeft" align="right" valign="top"><a id="ad673a3f2f2f18c1d4f2128de701ed7a9"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#ad673a3f2f2f18c1d4f2128de701ed7a9">u32_I_TX_ACT_106_02_ANA_TX_CLK_CONTROL_REG</a></td></tr>
<tr class="memdesc:ad673a3f2f2f18c1d4f2128de701ed7a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_CLK_CONTROL_REG. <br /></td></tr>
<tr class="separator:ad673a3f2f2f18c1d4f2128de701ed7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11020f9f05712b18658494a5c49dd8d5"><td class="memItemLeft" align="right" valign="top"><a id="a11020f9f05712b18658494a5c49dd8d5"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a11020f9f05712b18658494a5c49dd8d5">u32_I_TX_ACT_106_03_TX_UNDERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:a11020f9f05712b18658494a5c49dd8d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_UNDERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:a11020f9f05712b18658494a5c49dd8d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0b6a74dac7b1017f5a615e1d28b932f"><td class="memItemLeft" align="right" valign="top"><a id="ab0b6a74dac7b1017f5a615e1d28b932f"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#ab0b6a74dac7b1017f5a615e1d28b932f">u32_I_TX_ACT_106_04_TX_OVERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:ab0b6a74dac7b1017f5a615e1d28b932f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_OVERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:ab0b6a74dac7b1017f5a615e1d28b932f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9af10941ee930fc64e02a9aa4e9b510"><td class="memItemLeft" align="right" valign="top"><a id="ad9af10941ee930fc64e02a9aa4e9b510"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#ad9af10941ee930fc64e02a9aa4e9b510">u32_I_TX_ACT_106_05_ANA_TX_SHAPE_CONTROL_REG</a></td></tr>
<tr class="memdesc:ad9af10941ee930fc64e02a9aa4e9b510"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_SHAPE_CONTROL_REG. <br /></td></tr>
<tr class="separator:ad9af10941ee930fc64e02a9aa4e9b510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89d4a9920a0b36a1e14d53752d0e1347"><td class="memItemLeft" align="right" valign="top"><a id="a89d4a9920a0b36a1e14d53752d0e1347"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a89d4a9920a0b36a1e14d53752d0e1347">u32_I_TX_ACT_106_06_TX_DATA_MOD_REG</a></td></tr>
<tr class="memdesc:a89d4a9920a0b36a1e14d53752d0e1347"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_DATA_MOD_REG. <br /></td></tr>
<tr class="separator:a89d4a9920a0b36a1e14d53752d0e1347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac9b5c3306337f5e666e904a89826405"><td class="memItemLeft" align="right" valign="top"><a id="aac9b5c3306337f5e666e904a89826405"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#aac9b5c3306337f5e666e904a89826405">u32_I_TX_ACT_106_07_TX_SYMBOL23_MOD_REG</a></td></tr>
<tr class="memdesc:aac9b5c3306337f5e666e904a89826405"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL23_MOD_REG. <br /></td></tr>
<tr class="separator:aac9b5c3306337f5e666e904a89826405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19ab7c155a53f370d1a483620b019d4f"><td class="memItemLeft" align="right" valign="top"><a id="a19ab7c155a53f370d1a483620b019d4f"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a19ab7c155a53f370d1a483620b019d4f">u32_I_TX_ACT_106_08_TX_SYMBOL_CONFIG_REG</a></td></tr>
<tr class="memdesc:a19ab7c155a53f370d1a483620b019d4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL_CONFIG_REG. <br /></td></tr>
<tr class="separator:a19ab7c155a53f370d1a483620b019d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c9e5fbcd455ad751fec86ab2cdefe03"><td class="memItemLeft" align="right" valign="top"><a id="a7c9e5fbcd455ad751fec86ab2cdefe03"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a7c9e5fbcd455ad751fec86ab2cdefe03">u32_I_TX_ACT_106_09_TX_SYMBOL01_MOD_REG</a></td></tr>
<tr class="memdesc:a7c9e5fbcd455ad751fec86ab2cdefe03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL01_MOD_REG. <br /></td></tr>
<tr class="separator:a7c9e5fbcd455ad751fec86ab2cdefe03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac05ddc8370e21fee681f6110e93a6bdd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#ac05ddc8370e21fee681f6110e93a6bdd">u32_I_TX_ACT_212_00_TRANSCEIVE_CONTROL_REG</a></td></tr>
<tr class="memdesc:ac05ddc8370e21fee681f6110e93a6bdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TRANSCEIVE_CONTROL_REG.  <a href="#ac05ddc8370e21fee681f6110e93a6bdd">More...</a><br /></td></tr>
<tr class="separator:ac05ddc8370e21fee681f6110e93a6bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a182016a8eac75ac5bd1edda813c56040"><td class="memItemLeft" align="right" valign="top"><a id="a182016a8eac75ac5bd1edda813c56040"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a182016a8eac75ac5bd1edda813c56040">u32_I_TX_ACT_212_01_ANA_TX_AMPLITUDE_REG</a></td></tr>
<tr class="memdesc:a182016a8eac75ac5bd1edda813c56040"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_AMPLITUDE_REG. <br /></td></tr>
<tr class="separator:a182016a8eac75ac5bd1edda813c56040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08e7ec224d998b860717568042d5a09f"><td class="memItemLeft" align="right" valign="top"><a id="a08e7ec224d998b860717568042d5a09f"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a08e7ec224d998b860717568042d5a09f">u32_I_TX_ACT_212_02_ANA_TX_CLK_CONTROL_REG</a></td></tr>
<tr class="memdesc:a08e7ec224d998b860717568042d5a09f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_CLK_CONTROL_REG. <br /></td></tr>
<tr class="separator:a08e7ec224d998b860717568042d5a09f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9837269832a2d4f60edafc1a97977317"><td class="memItemLeft" align="right" valign="top"><a id="a9837269832a2d4f60edafc1a97977317"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a9837269832a2d4f60edafc1a97977317">u32_I_TX_ACT_212_03_TX_UNDERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:a9837269832a2d4f60edafc1a97977317"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_UNDERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:a9837269832a2d4f60edafc1a97977317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ae731db52afdc7176ca57045f7bdb3e"><td class="memItemLeft" align="right" valign="top"><a id="a5ae731db52afdc7176ca57045f7bdb3e"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a5ae731db52afdc7176ca57045f7bdb3e">u32_I_TX_ACT_212_04_TX_OVERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:a5ae731db52afdc7176ca57045f7bdb3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_OVERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:a5ae731db52afdc7176ca57045f7bdb3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb4ebcdeb1de382b7a78e3ff3a500e54"><td class="memItemLeft" align="right" valign="top"><a id="abb4ebcdeb1de382b7a78e3ff3a500e54"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#abb4ebcdeb1de382b7a78e3ff3a500e54">u32_I_TX_ACT_212_05_ANA_TX_SHAPE_CONTROL_REG</a></td></tr>
<tr class="memdesc:abb4ebcdeb1de382b7a78e3ff3a500e54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_SHAPE_CONTROL_REG. <br /></td></tr>
<tr class="separator:abb4ebcdeb1de382b7a78e3ff3a500e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a262895d1d4e080d7fb7f51e0f519d6"><td class="memItemLeft" align="right" valign="top"><a id="a7a262895d1d4e080d7fb7f51e0f519d6"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a7a262895d1d4e080d7fb7f51e0f519d6">u32_I_TX_ACT_212_06_TX_DATA_MOD_REG</a></td></tr>
<tr class="memdesc:a7a262895d1d4e080d7fb7f51e0f519d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_DATA_MOD_REG. <br /></td></tr>
<tr class="separator:a7a262895d1d4e080d7fb7f51e0f519d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6f19b91049d6b6a0df89abd15429afa"><td class="memItemLeft" align="right" valign="top"><a id="ae6f19b91049d6b6a0df89abd15429afa"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#ae6f19b91049d6b6a0df89abd15429afa">u32_I_TX_ACT_212_07_TX_SYMBOL_CONFIG_REG</a></td></tr>
<tr class="memdesc:ae6f19b91049d6b6a0df89abd15429afa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL_CONFIG_REG. <br /></td></tr>
<tr class="separator:ae6f19b91049d6b6a0df89abd15429afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cfacfbfd654246e66d673e19a629970"><td class="memItemLeft" align="right" valign="top"><a id="a1cfacfbfd654246e66d673e19a629970"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a1cfacfbfd654246e66d673e19a629970">u32_I_TX_ACT_212_08_TX_SYMBOL01_MOD_REG</a></td></tr>
<tr class="memdesc:a1cfacfbfd654246e66d673e19a629970"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL01_MOD_REG. <br /></td></tr>
<tr class="separator:a1cfacfbfd654246e66d673e19a629970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0467d2f5476ce2541f744fdd6e9b02a5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a0467d2f5476ce2541f744fdd6e9b02a5">u32_I_TX_ACT_424_00_TRANSCEIVE_CONTROL_REG</a></td></tr>
<tr class="memdesc:a0467d2f5476ce2541f744fdd6e9b02a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TRANSCEIVE_CONTROL_REG.  <a href="#a0467d2f5476ce2541f744fdd6e9b02a5">More...</a><br /></td></tr>
<tr class="separator:a0467d2f5476ce2541f744fdd6e9b02a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea61e01b216e13bb086b304930a4c353"><td class="memItemLeft" align="right" valign="top"><a id="aea61e01b216e13bb086b304930a4c353"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#aea61e01b216e13bb086b304930a4c353">u32_I_TX_ACT_424_01_ANA_TX_AMPLITUDE_REG</a></td></tr>
<tr class="memdesc:aea61e01b216e13bb086b304930a4c353"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_AMPLITUDE_REG. <br /></td></tr>
<tr class="separator:aea61e01b216e13bb086b304930a4c353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81e3d5bc8c84cb847d2e5071db52fb4c"><td class="memItemLeft" align="right" valign="top"><a id="a81e3d5bc8c84cb847d2e5071db52fb4c"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a81e3d5bc8c84cb847d2e5071db52fb4c">u32_I_TX_ACT_424_02_ANA_TX_CLK_CONTROL_REG</a></td></tr>
<tr class="memdesc:a81e3d5bc8c84cb847d2e5071db52fb4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_CLK_CONTROL_REG. <br /></td></tr>
<tr class="separator:a81e3d5bc8c84cb847d2e5071db52fb4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7013c91c19cf894095c6e8b8efc191f"><td class="memItemLeft" align="right" valign="top"><a id="ab7013c91c19cf894095c6e8b8efc191f"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#ab7013c91c19cf894095c6e8b8efc191f">u32_I_TX_ACT_424_03_TX_UNDERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:ab7013c91c19cf894095c6e8b8efc191f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_UNDERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:ab7013c91c19cf894095c6e8b8efc191f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a854fcd535c551d469a6c86c77c3d9acc"><td class="memItemLeft" align="right" valign="top"><a id="a854fcd535c551d469a6c86c77c3d9acc"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a854fcd535c551d469a6c86c77c3d9acc">u32_I_TX_ACT_424_04_TX_OVERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:a854fcd535c551d469a6c86c77c3d9acc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_OVERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:a854fcd535c551d469a6c86c77c3d9acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a354605ef5969a299fbe02e6008ceaa8f"><td class="memItemLeft" align="right" valign="top"><a id="a354605ef5969a299fbe02e6008ceaa8f"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a354605ef5969a299fbe02e6008ceaa8f">u32_I_TX_ACT_424_05_ANA_TX_SHAPE_CONTROL_REG</a></td></tr>
<tr class="memdesc:a354605ef5969a299fbe02e6008ceaa8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_SHAPE_CONTROL_REG. <br /></td></tr>
<tr class="separator:a354605ef5969a299fbe02e6008ceaa8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04f22cf15d936674d180a23fc68b18de"><td class="memItemLeft" align="right" valign="top"><a id="a04f22cf15d936674d180a23fc68b18de"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a04f22cf15d936674d180a23fc68b18de">u32_I_TX_ACT_424_06_TX_DATA_MOD_REG</a></td></tr>
<tr class="memdesc:a04f22cf15d936674d180a23fc68b18de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_DATA_MOD_REG. <br /></td></tr>
<tr class="separator:a04f22cf15d936674d180a23fc68b18de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a837c39b371a8307b4353725f90e38c5a"><td class="memItemLeft" align="right" valign="top"><a id="a837c39b371a8307b4353725f90e38c5a"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a837c39b371a8307b4353725f90e38c5a">u32_I_TX_ACT_424_07_TX_SYMBOL_CONFIG_REG</a></td></tr>
<tr class="memdesc:a837c39b371a8307b4353725f90e38c5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL_CONFIG_REG. <br /></td></tr>
<tr class="separator:a837c39b371a8307b4353725f90e38c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9defe1a7caf4db0a2f6d61bd9a05c785"><td class="memItemLeft" align="right" valign="top"><a id="a9defe1a7caf4db0a2f6d61bd9a05c785"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a9defe1a7caf4db0a2f6d61bd9a05c785">u32_I_TX_ACT_424_08_TX_SYMBOL01_MOD_REG</a></td></tr>
<tr class="memdesc:a9defe1a7caf4db0a2f6d61bd9a05c785"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL01_MOD_REG. <br /></td></tr>
<tr class="separator:a9defe1a7caf4db0a2f6d61bd9a05c785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f17e86cf91bd4678197c71efdaba0af"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a8f17e86cf91bd4678197c71efdaba0af">u32_I_TX_BOOT_00_TRANSCEIVE_CONTROL_REG</a></td></tr>
<tr class="memdesc:a8f17e86cf91bd4678197c71efdaba0af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TRANSCEIVE_CONTROL_REG.  <a href="#a8f17e86cf91bd4678197c71efdaba0af">More...</a><br /></td></tr>
<tr class="separator:a8f17e86cf91bd4678197c71efdaba0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af50a1ccc905d67a0dd75a7778e0d652d"><td class="memItemLeft" align="right" valign="top"><a id="af50a1ccc905d67a0dd75a7778e0d652d"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#af50a1ccc905d67a0dd75a7778e0d652d">u32_I_TX_BOOT_01_ANA_PBF_CONTROL_REG</a></td></tr>
<tr class="memdesc:af50a1ccc905d67a0dd75a7778e0d652d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_PBF_CONTROL_REG. <br /></td></tr>
<tr class="separator:af50a1ccc905d67a0dd75a7778e0d652d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c08b47a73050d97ea83f07982ce51c9"><td class="memItemLeft" align="right" valign="top"><a id="a8c08b47a73050d97ea83f07982ce51c9"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a8c08b47a73050d97ea83f07982ce51c9">u32_I_TX_BOOT_02_ANA_TX_AMPLITUDE_REG</a></td></tr>
<tr class="memdesc:a8c08b47a73050d97ea83f07982ce51c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_AMPLITUDE_REG. <br /></td></tr>
<tr class="separator:a8c08b47a73050d97ea83f07982ce51c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a5a0411e6bc46bcf21a11d444dbdcf8"><td class="memItemLeft" align="right" valign="top"><a id="a7a5a0411e6bc46bcf21a11d444dbdcf8"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a7a5a0411e6bc46bcf21a11d444dbdcf8">u32_I_TX_BOOT_03_ANA_TX_CLK_CONTROL_REG</a></td></tr>
<tr class="memdesc:a7a5a0411e6bc46bcf21a11d444dbdcf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_CLK_CONTROL_REG. <br /></td></tr>
<tr class="separator:a7a5a0411e6bc46bcf21a11d444dbdcf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa699ca96c0d5cfbf0ac235494be95a66"><td class="memItemLeft" align="right" valign="top"><a id="aa699ca96c0d5cfbf0ac235494be95a66"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#aa699ca96c0d5cfbf0ac235494be95a66">u32_I_TX_BOOT_04_TX_UNDERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:aa699ca96c0d5cfbf0ac235494be95a66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_UNDERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:aa699ca96c0d5cfbf0ac235494be95a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45bc662b04c5a4ffaa157e3e14c0008d"><td class="memItemLeft" align="right" valign="top"><a id="a45bc662b04c5a4ffaa157e3e14c0008d"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a45bc662b04c5a4ffaa157e3e14c0008d">u32_I_TX_BOOT_05_TX_OVERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:a45bc662b04c5a4ffaa157e3e14c0008d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_OVERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:a45bc662b04c5a4ffaa157e3e14c0008d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae05ed307a6189ffc69596d7b1867fb14"><td class="memItemLeft" align="right" valign="top"><a id="ae05ed307a6189ffc69596d7b1867fb14"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#ae05ed307a6189ffc69596d7b1867fb14">u32_I_TX_BOOT_06_ANA_TX_SHAPE_CONTROL_REG</a></td></tr>
<tr class="memdesc:ae05ed307a6189ffc69596d7b1867fb14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_SHAPE_CONTROL_REG. <br /></td></tr>
<tr class="separator:ae05ed307a6189ffc69596d7b1867fb14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a860b6298ba7b7ffd49815261206c13d4"><td class="memItemLeft" align="right" valign="top"><a id="a860b6298ba7b7ffd49815261206c13d4"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a860b6298ba7b7ffd49815261206c13d4">u32_I_TX_BOOT_07_TX_DATA_MOD_REG</a></td></tr>
<tr class="memdesc:a860b6298ba7b7ffd49815261206c13d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_DATA_MOD_REG. <br /></td></tr>
<tr class="separator:a860b6298ba7b7ffd49815261206c13d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18fa25ce583ae6a56decca8798190d91"><td class="memItemLeft" align="right" valign="top"><a id="a18fa25ce583ae6a56decca8798190d91"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a18fa25ce583ae6a56decca8798190d91">u32_I_TX_BOOT_08_TX_SYMBOL23_MOD_REG</a></td></tr>
<tr class="memdesc:a18fa25ce583ae6a56decca8798190d91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL23_MOD_REG. <br /></td></tr>
<tr class="separator:a18fa25ce583ae6a56decca8798190d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a155235d2bd9494ea032200a4cb513af8"><td class="memItemLeft" align="right" valign="top"><a id="a155235d2bd9494ea032200a4cb513af8"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a155235d2bd9494ea032200a4cb513af8">u32_I_TX_BOOT_09_TX_SYMBOL_CONFIG_REG</a></td></tr>
<tr class="memdesc:a155235d2bd9494ea032200a4cb513af8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL_CONFIG_REG. <br /></td></tr>
<tr class="separator:a155235d2bd9494ea032200a4cb513af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb183e82cf63a75e156488cab572f2d2"><td class="memItemLeft" align="right" valign="top"><a id="aeb183e82cf63a75e156488cab572f2d2"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#aeb183e82cf63a75e156488cab572f2d2">u32_I_TX_BOOT_10_ANA_CLK_MAN_REG</a></td></tr>
<tr class="memdesc:aeb183e82cf63a75e156488cab572f2d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_CLK_MAN_REG. <br /></td></tr>
<tr class="separator:aeb183e82cf63a75e156488cab572f2d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afefbc8c58cd4f5438e13ebf365ed7782"><td class="memItemLeft" align="right" valign="top"><a id="afefbc8c58cd4f5438e13ebf365ed7782"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#afefbc8c58cd4f5438e13ebf365ed7782">u32_I_TX_BOOT_11_TX_SYMBOL01_MOD_REG</a></td></tr>
<tr class="memdesc:afefbc8c58cd4f5438e13ebf365ed7782"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL01_MOD_REG. <br /></td></tr>
<tr class="separator:afefbc8c58cd4f5438e13ebf365ed7782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a150266a6eb359b59e29e65117160eed9"><td class="memItemLeft" align="right" valign="top"><a id="a150266a6eb359b59e29e65117160eed9"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a150266a6eb359b59e29e65117160eed9">u32_I_TX_BOOT_12_TX_SYMBOL0_DEF_REG</a></td></tr>
<tr class="memdesc:a150266a6eb359b59e29e65117160eed9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL0_DEF_REG. <br /></td></tr>
<tr class="separator:a150266a6eb359b59e29e65117160eed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23c5e7314f6e8119982fe61e0588b2d4"><td class="memItemLeft" align="right" valign="top"><a id="a23c5e7314f6e8119982fe61e0588b2d4"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#a23c5e7314f6e8119982fe61e0588b2d4">u32_I_TX_BOOT_13_TX_SYMBOL1_DEF_REG</a></td></tr>
<tr class="memdesc:a23c5e7314f6e8119982fe61e0588b2d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL1_DEF_REG. <br /></td></tr>
<tr class="separator:a23c5e7314f6e8119982fe61e0588b2d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5d97b9a626d8b6e35a16ca609b0e42f"><td class="memItemLeft" align="right" valign="top"><a id="af5d97b9a626d8b6e35a16ca609b0e42f"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html#af5d97b9a626d8b6e35a16ca609b0e42f">u32_I_TX_BOOT_14_TEST_CONTROL_REG</a></td></tr>
<tr class="memdesc:af5d97b9a626d8b6e35a16ca609b0e42f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TEST_CONTROL_REG. <br /></td></tr>
<tr class="separator:af5d97b9a626d8b6e35a16ca609b0e42f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Structure: I_Tx_val. </p>
<p>Value to be applied to the corresponding CLIF register for CLIF Initiator Mode - Transmit. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a0b4a1ff659bf606cd6982b530c7a216c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b4a1ff659bf606cd6982b530c7a216c">&sect;&nbsp;</a></span>u32_I_TX_00_ANA_PBF_CONTROL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Tx_val::u32_I_TX_00_ANA_PBF_CONTROL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_PBF_CONTROL_REG. </p>
<p>Note: Configuration: I_TX starts from here. </p>

</div>
</div>
<a id="a4bc2d3d36f3d07975fcc7010d7268a5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bc2d3d36f3d07975fcc7010d7268a5f">&sect;&nbsp;</a></span>u32_I_TX_A_00_TRANSCEIVE_CONTROL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Tx_val::u32_I_TX_A_00_TRANSCEIVE_CONTROL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_TRANSCEIVE_CONTROL_REG. </p>
<p>Note: Configuration: I_TX_A starts from here. </p>

</div>
</div>
<a id="ab017c930c4df0c14337020fb5773ebc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab017c930c4df0c14337020fb5773ebc6">&sect;&nbsp;</a></span>u32_I_TX_A_106_00_ANA_TX_AMPLITUDE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Tx_val::u32_I_TX_A_106_00_ANA_TX_AMPLITUDE_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_TX_AMPLITUDE_REG. </p>
<p>Note: Configuration: I_TX_A_106 starts from here. </p>

</div>
</div>
<a id="a18e884c568e8c29d220c7d1a9783dc81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18e884c568e8c29d220c7d1a9783dc81">&sect;&nbsp;</a></span>u32_I_TX_A_212_00_ANA_TX_AMPLITUDE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Tx_val::u32_I_TX_A_212_00_ANA_TX_AMPLITUDE_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_TX_AMPLITUDE_REG. </p>
<p>Note: Configuration: I_TX_A_212 starts from here. </p>

</div>
</div>
<a id="ad18f87d34f133068034c59dcaa2fa89e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad18f87d34f133068034c59dcaa2fa89e">&sect;&nbsp;</a></span>u32_I_TX_A_424_00_ANA_TX_AMPLITUDE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Tx_val::u32_I_TX_A_424_00_ANA_TX_AMPLITUDE_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_TX_AMPLITUDE_REG. </p>
<p>Note: Configuration: I_TX_A_424 starts from here. </p>

</div>
</div>
<a id="a15ee1d0c7f1c9fa1fca0364c0d22eccb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15ee1d0c7f1c9fa1fca0364c0d22eccb">&sect;&nbsp;</a></span>u32_I_TX_A_848_00_ANA_TX_AMPLITUDE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Tx_val::u32_I_TX_A_848_00_ANA_TX_AMPLITUDE_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_TX_AMPLITUDE_REG. </p>
<p>Note: Configuration: I_TX_A_848 starts from here. </p>

</div>
</div>
<a id="a77329f92e5ed357e385373016408f2a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77329f92e5ed357e385373016408f2a8">&sect;&nbsp;</a></span>u32_I_TX_B_106_00_ANA_TX_AMPLITUDE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Tx_val::u32_I_TX_B_106_00_ANA_TX_AMPLITUDE_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_TX_AMPLITUDE_REG. </p>
<p>Note: Configuration: I_TX_B_106 starts from here. </p>

</div>
</div>
<a id="afb2b1b1a8b7aaddde081bde9b1a0c4ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb2b1b1a8b7aaddde081bde9b1a0c4ad">&sect;&nbsp;</a></span>u32_I_TX_B_212_00_ANA_TX_AMPLITUDE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Tx_val::u32_I_TX_B_212_00_ANA_TX_AMPLITUDE_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_TX_AMPLITUDE_REG. </p>
<p>Note: Configuration: I_TX_B_212 starts from here. </p>

</div>
</div>
<a id="a0232f5671541a6b60bd4554606261b75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0232f5671541a6b60bd4554606261b75">&sect;&nbsp;</a></span>u32_I_TX_B_424_00_ANA_TX_AMPLITUDE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Tx_val::u32_I_TX_B_424_00_ANA_TX_AMPLITUDE_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_TX_AMPLITUDE_REG. </p>
<p>Note: Configuration: I_TX_B_424 starts from here. </p>

</div>
</div>
<a id="adb2e9bb4b6babb6baaa31531a9746e20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb2e9bb4b6babb6baaa31531a9746e20">&sect;&nbsp;</a></span>u32_I_TX_B_848_00_ANA_TX_AMPLITUDE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Tx_val::u32_I_TX_B_848_00_ANA_TX_AMPLITUDE_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_TX_AMPLITUDE_REG. </p>
<p>Note: Configuration: I_TX_B_848 starts from here. </p>

</div>
</div>
<a id="a39f3a9cfbb7a88359186695591807e71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39f3a9cfbb7a88359186695591807e71">&sect;&nbsp;</a></span>u32_I_TX_F_00_ANA_TX_CLK_CONTROL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Tx_val::u32_I_TX_F_00_ANA_TX_CLK_CONTROL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_TX_CLK_CONTROL_REG. </p>
<p>Note: Configuration: I_TX_F starts from here. </p>

</div>
</div>
<a id="abac67d62715a2418381f21395f81f8fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abac67d62715a2418381f21395f81f8fd">&sect;&nbsp;</a></span>u32_I_TX_F_212_00_ANA_TX_AMPLITUDE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Tx_val::u32_I_TX_F_212_00_ANA_TX_AMPLITUDE_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_TX_AMPLITUDE_REG. </p>
<p>Note: Configuration: I_TX_F_212 starts from here. </p>

</div>
</div>
<a id="a3e4cd1ee48b150ee80960ace7570ee76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e4cd1ee48b150ee80960ace7570ee76">&sect;&nbsp;</a></span>u32_I_TX_F_424_00_ANA_TX_AMPLITUDE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Tx_val::u32_I_TX_F_424_00_ANA_TX_AMPLITUDE_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_TX_AMPLITUDE_REG. </p>
<p>Note: Configuration: I_TX_F_424 starts from here. </p>

</div>
</div>
<a id="a942612dacbdd991a0c63516ab820fd64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a942612dacbdd991a0c63516ab820fd64">&sect;&nbsp;</a></span>u32_I_TX_15693_100_00_ANA_TX_AMPLITUDE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Tx_val::u32_I_TX_15693_100_00_ANA_TX_AMPLITUDE_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_TX_AMPLITUDE_REG. </p>
<p>Note: Configuration: I_TX_15693_100 starts from here. </p>

</div>
</div>
<a id="a82187cb27e7ef75ca6c4cd71fe01ae72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82187cb27e7ef75ca6c4cd71fe01ae72">&sect;&nbsp;</a></span>u32_I_TX_15693_10_00_ANA_TX_AMPLITUDE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Tx_val::u32_I_TX_15693_10_00_ANA_TX_AMPLITUDE_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_TX_AMPLITUDE_REG. </p>
<p>Note: Configuration: I_TX_15693_10 starts from here. </p>

</div>
</div>
<a id="acc07f859c50ba0028c7434ca1eae804f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc07f859c50ba0028c7434ca1eae804f">&sect;&nbsp;</a></span>u32_I_TX_EPCV2_TARI_9_44_00_ANA_TX_AMPLITUDE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Tx_val::u32_I_TX_EPCV2_TARI_9_44_00_ANA_TX_AMPLITUDE_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_TX_AMPLITUDE_REG. </p>
<p>Note: Configuration: I_TX_EPCV2_TARI_9_44 starts from here. </p>

</div>
</div>
<a id="ae85e338ce07b6cefd00fdec42f82333e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae85e338ce07b6cefd00fdec42f82333e">&sect;&nbsp;</a></span>u32_I_TX_EPCV2_TARI_18_88_00_ANA_TX_AMPLITUDE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Tx_val::u32_I_TX_EPCV2_TARI_18_88_00_ANA_TX_AMPLITUDE_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_TX_AMPLITUDE_REG. </p>
<p>Note: Configuration: I_TX_EPCV2_TARI_18_88 starts from here. </p>

</div>
</div>
<a id="a8d081aed9c4156a52c42315158300e82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d081aed9c4156a52c42315158300e82">&sect;&nbsp;</a></span>u32_I_TX_ACT_00_ANA_PBF_CONTROL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Tx_val::u32_I_TX_ACT_00_ANA_PBF_CONTROL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_PBF_CONTROL_REG. </p>
<p>Note: Configuration: I_TX_ACT starts from here. </p>

</div>
</div>
<a id="a1049611ab7278f642cf78bf0d93b01b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1049611ab7278f642cf78bf0d93b01b9">&sect;&nbsp;</a></span>u32_I_TX_ACT_106_00_TRANSCEIVE_CONTROL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Tx_val::u32_I_TX_ACT_106_00_TRANSCEIVE_CONTROL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_TRANSCEIVE_CONTROL_REG. </p>
<p>Note: Configuration: I_TX_ACT_106 starts from here. </p>

</div>
</div>
<a id="ac05ddc8370e21fee681f6110e93a6bdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac05ddc8370e21fee681f6110e93a6bdd">&sect;&nbsp;</a></span>u32_I_TX_ACT_212_00_TRANSCEIVE_CONTROL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Tx_val::u32_I_TX_ACT_212_00_TRANSCEIVE_CONTROL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_TRANSCEIVE_CONTROL_REG. </p>
<p>Note: Configuration: I_TX_ACT_212 starts from here. </p>

</div>
</div>
<a id="a0467d2f5476ce2541f744fdd6e9b02a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0467d2f5476ce2541f744fdd6e9b02a5">&sect;&nbsp;</a></span>u32_I_TX_ACT_424_00_TRANSCEIVE_CONTROL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Tx_val::u32_I_TX_ACT_424_00_TRANSCEIVE_CONTROL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_TRANSCEIVE_CONTROL_REG. </p>
<p>Note: Configuration: I_TX_ACT_424 starts from here. </p>

</div>
</div>
<a id="a8f17e86cf91bd4678197c71efdaba0af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f17e86cf91bd4678197c71efdaba0af">&sect;&nbsp;</a></span>u32_I_TX_BOOT_00_TRANSCEIVE_CONTROL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Tx_val::u32_I_TX_BOOT_00_TRANSCEIVE_CONTROL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_TRANSCEIVE_CONTROL_REG. </p>
<p>Note: Configuration: I_TX_BOOT starts from here. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>phCommon/inc/<a class="el" href="../../df/df4/ph_cfg___e_e_8h.html">phCfg_EE.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d1/d04/structph_cfg___e_e__ph_r_f_l_p___i___tx__val.html">phCfg_EE_phRFLP_I_Tx_val</a></li>
    <li class="footer">Generated on Fri Nov 23 2018 14:38:30 for PN7462AU FW API Guide by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.12 </li>
  </ul>
</div>
</body>
</html>
