{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606554454061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606554454061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 28 03:07:33 2020 " "Processing started: Sat Nov 28 03:07:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606554454061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606554454061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TL -c TL " "Command: quartus_map --read_settings_files=on --write_settings_files=off TL -c TL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606554454062 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1606554454837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/labsistemasdigitales/aa_cuboleds_proyectofinal/tempo/tempo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/labsistemasdigitales/aa_cuboleds_proyectofinal/tempo/tempo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEMPO-ARC " "Found design unit 1: TEMPO-ARC" {  } { { "../TEMPO/TEMPO.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/TEMPO/TEMPO.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606554455325 ""} { "Info" "ISGN_ENTITY_NAME" "1 TEMPO " "Found entity 1: TEMPO" {  } { { "../TEMPO/TEMPO.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/TEMPO/TEMPO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606554455325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606554455325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/labsistemasdigitales/aa_cuboleds_proyectofinal/clk_10hz/clk_10hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/labsistemasdigitales/aa_cuboleds_proyectofinal/clk_10hz/clk_10hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_10Hz-ARC " "Found design unit 1: CLK_10Hz-ARC" {  } { { "../CLK_10Hz/CLK_10Hz.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/CLK_10Hz/CLK_10Hz.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606554455328 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_10Hz " "Found entity 1: CLK_10Hz" {  } { { "../CLK_10Hz/CLK_10Hz.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/CLK_10Hz/CLK_10Hz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606554455328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606554455328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/labsistemasdigitales/aa_cuboleds_proyectofinal/animaciones/pruebas/prueba.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/labsistemasdigitales/aa_cuboleds_proyectofinal/animaciones/pruebas/prueba.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prueba-rtl " "Found design unit 1: prueba-rtl" {  } { { "../Animaciones/pruebas/prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606554455349 ""} { "Info" "ISGN_ENTITY_NAME" "1 prueba " "Found entity 1: prueba" {  } { { "../Animaciones/pruebas/prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606554455349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606554455349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/labsistemasdigitales/aa_cuboleds_proyectofinal/clk_x/clk_x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/labsistemasdigitales/aa_cuboleds_proyectofinal/clk_x/clk_x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_X-ARC " "Found design unit 1: CLK_X-ARC" {  } { { "../CLK_X/CLK_X.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/CLK_X/CLK_X.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606554455353 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_X " "Found entity 1: CLK_X" {  } { { "../CLK_X/CLK_X.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/CLK_X/CLK_X.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606554455353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606554455353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TL-ARC " "Found design unit 1: TL-ARC" {  } { { "TL.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/test_led/TL.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606554455359 ""} { "Info" "ISGN_ENTITY_NAME" "1 TL " "Found entity 1: TL" {  } { { "TL.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/test_led/TL.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606554455359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606554455359 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TL " "Elaborating entity \"TL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606554455399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TEMPO TEMPO:Counter_tempo " "Elaborating entity \"TEMPO\" for hierarchy \"TEMPO:Counter_tempo\"" {  } { { "TL.vhd" "Counter_tempo" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/test_led/TL.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606554456739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prueba prueba:animations " "Elaborating entity \"prueba\" for hierarchy \"prueba:animations\"" {  } { { "TL.vhd" "animations" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/test_led/TL.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606554456741 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VCC_SELECT_OUT prueba.vhd(1166) " "VHDL Process Statement warning at prueba.vhd(1166): signal \"VCC_SELECT_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Animaciones/pruebas/prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 1166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606554456745 "|TL|prueba:animations"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "columna prueba.vhd(1167) " "VHDL Process Statement warning at prueba.vhd(1167): signal \"columna\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Animaciones/pruebas/prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 1167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606554456745 "|TL|prueba:animations"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VCC_SELECT_OUT prueba.vhd(1168) " "VHDL Process Statement warning at prueba.vhd(1168): signal \"VCC_SELECT_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Animaciones/pruebas/prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 1168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606554456745 "|TL|prueba:animations"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "columna prueba.vhd(1169) " "VHDL Process Statement warning at prueba.vhd(1169): signal \"columna\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Animaciones/pruebas/prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 1169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606554456745 "|TL|prueba:animations"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fila prueba.vhd(1178) " "VHDL Process Statement warning at prueba.vhd(1178): signal \"fila\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Animaciones/pruebas/prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 1178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606554456745 "|TL|prueba:animations"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "columna prueba.vhd(1181) " "VHDL Process Statement warning at prueba.vhd(1181): signal \"columna\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Animaciones/pruebas/prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 1181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606554456745 "|TL|prueba:animations"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "START prueba.vhd(1183) " "VHDL Process Statement warning at prueba.vhd(1183): signal \"START\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Animaciones/pruebas/prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 1183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606554456746 "|TL|prueba:animations"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_10Hz CLK_10Hz:GlobalClock " "Elaborating entity \"CLK_10Hz\" for hierarchy \"CLK_10Hz:GlobalClock\"" {  } { { "TL.vhd" "GlobalClock" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/test_led/TL.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606554456747 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst CLK_10Hz.vhd(22) " "VHDL Process Statement warning at CLK_10Hz.vhd(22): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CLK_10Hz/CLK_10Hz.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/CLK_10Hz/CLK_10Hz.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606554456748 "|TL|CLK_10Hz:GlobalClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start CLK_10Hz.vhd(25) " "VHDL Process Statement warning at CLK_10Hz.vhd(25): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CLK_10Hz/CLK_10Hz.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/CLK_10Hz/CLK_10Hz.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606554456748 "|TL|CLK_10Hz:GlobalClock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_X CLK_X:Clock_X " "Elaborating entity \"CLK_X\" for hierarchy \"CLK_X:Clock_X\"" {  } { { "TL.vhd" "Clock_X" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/test_led/TL.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606554456750 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst CLK_X.vhd(22) " "VHDL Process Statement warning at CLK_X.vhd(22): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CLK_X/CLK_X.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/CLK_X/CLK_X.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606554456751 "|TL|CLK_X:Clock_X"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start CLK_X.vhd(25) " "VHDL Process Statement warning at CLK_X.vhd(25): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CLK_X/CLK_X.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/CLK_X/CLK_X.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606554456751 "|TL|CLK_X:Clock_X"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1606554502183 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606554502183 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3530 " "Implemented 3530 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1606554502436 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1606554502436 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3455 " "Implemented 3455 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1606554502436 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1606554502436 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606554502498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 28 03:08:22 2020 " "Processing ended: Sat Nov 28 03:08:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606554502498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606554502498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606554502498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606554502498 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606554503730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606554503730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 28 03:08:23 2020 " "Processing started: Sat Nov 28 03:08:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606554503730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1606554503730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TL -c TL " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TL -c TL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1606554503731 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1606554503819 ""}
{ "Info" "0" "" "Project  = TL" {  } {  } 0 0 "Project  = TL" 0 0 "Fitter" 0 0 1606554503820 ""}
{ "Info" "0" "" "Revision = TL" {  } {  } 0 0 "Revision = TL" 0 0 "Fitter" 0 0 1606554503820 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1606554504070 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TL EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"TL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606554504095 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606554504122 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606554504122 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1606554504210 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1606554504220 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606554504766 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606554504766 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1606554504766 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/test_led/" { { 0 { 0 ""} 0 4654 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606554504774 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/test_led/" { { 0 { 0 ""} 0 4655 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606554504774 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/test_led/" { { 0 { 0 ""} 0 4656 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606554504774 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1606554504774 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TL.sdc " "Synopsys Design Constraints File file not found: 'TL.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1606554505262 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1606554505263 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1606554505283 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606554505508 ""}  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/pfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/pfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "TL.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/test_led/TL.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/test_led/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606554505508 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_X:Clock_X\|clk_temp  " "Automatically promoted node CLK_X:Clock_X\|clk_temp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606554505509 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_X:Clock_X\|clk_temp~0 " "Destination node CLK_X:Clock_X\|clk_temp~0" {  } { { "../CLK_X/CLK_X.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/CLK_X/CLK_X.vhd" 22 -1 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_X:Clock_X|clk_temp~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/test_led/" { { 0 { 0 ""} 0 4193 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606554505509 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606554505509 ""}  } { { "../CLK_X/CLK_X.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/CLK_X/CLK_X.vhd" 22 -1 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_X:Clock_X|clk_temp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/test_led/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606554505509 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_10Hz:GlobalClock\|clk_temp  " "Automatically promoted node CLK_10Hz:GlobalClock\|clk_temp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606554505509 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_10Hz:GlobalClock\|clk_temp~0 " "Destination node CLK_10Hz:GlobalClock\|clk_temp~0" {  } { { "../CLK_10Hz/CLK_10Hz.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/CLK_10Hz/CLK_10Hz.vhd" 22 -1 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_10Hz:GlobalClock|clk_temp~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/test_led/" { { 0 { 0 ""} 0 4310 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606554505509 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606554505509 ""}  } { { "../CLK_10Hz/CLK_10Hz.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/CLK_10Hz/CLK_10Hz.vhd" 22 -1 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_10Hz:GlobalClock|clk_temp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/test_led/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606554505509 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606554505798 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606554505800 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606554505800 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606554505801 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606554505803 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606554505804 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606554505804 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606554505805 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606554505805 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1606554505807 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606554505807 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_CLK_100 " "Node \"LED_CLK_100\" is assigned to location or region, but does not exist in design" {  } { { "c:/pfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/pfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_CLK_100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1606554505870 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1606554505870 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606554505870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606554508190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606554509419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606554509445 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606554513943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606554513944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606554514305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "42 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/test_led/" { { 1 { 0 "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1606554517335 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606554517335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606554519392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1606554519395 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1606554519395 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.11 " "Total time spent on timing analysis during the Fitter is 1.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1606554519473 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606554519481 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "72 " "Found 72 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[0\] 0 " "Pin \"VCC_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[1\] 0 " "Pin \"VCC_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[2\] 0 " "Pin \"VCC_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[3\] 0 " "Pin \"VCC_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[4\] 0 " "Pin \"VCC_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[5\] 0 " "Pin \"VCC_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[6\] 0 " "Pin \"VCC_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[7\] 0 " "Pin \"VCC_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[8\] 0 " "Pin \"VCC_OUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[9\] 0 " "Pin \"VCC_OUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[10\] 0 " "Pin \"VCC_OUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[11\] 0 " "Pin \"VCC_OUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[12\] 0 " "Pin \"VCC_OUT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[13\] 0 " "Pin \"VCC_OUT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[14\] 0 " "Pin \"VCC_OUT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[15\] 0 " "Pin \"VCC_OUT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[16\] 0 " "Pin \"VCC_OUT\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[17\] 0 " "Pin \"VCC_OUT\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[18\] 0 " "Pin \"VCC_OUT\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[19\] 0 " "Pin \"VCC_OUT\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[20\] 0 " "Pin \"VCC_OUT\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[21\] 0 " "Pin \"VCC_OUT\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[22\] 0 " "Pin \"VCC_OUT\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[23\] 0 " "Pin \"VCC_OUT\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[24\] 0 " "Pin \"VCC_OUT\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[25\] 0 " "Pin \"VCC_OUT\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[26\] 0 " "Pin \"VCC_OUT\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[27\] 0 " "Pin \"VCC_OUT\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[28\] 0 " "Pin \"VCC_OUT\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[29\] 0 " "Pin \"VCC_OUT\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[30\] 0 " "Pin \"VCC_OUT\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[31\] 0 " "Pin \"VCC_OUT\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[32\] 0 " "Pin \"VCC_OUT\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[33\] 0 " "Pin \"VCC_OUT\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[34\] 0 " "Pin \"VCC_OUT\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[35\] 0 " "Pin \"VCC_OUT\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[36\] 0 " "Pin \"VCC_OUT\[36\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[37\] 0 " "Pin \"VCC_OUT\[37\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[38\] 0 " "Pin \"VCC_OUT\[38\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[39\] 0 " "Pin \"VCC_OUT\[39\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[40\] 0 " "Pin \"VCC_OUT\[40\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[41\] 0 " "Pin \"VCC_OUT\[41\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[42\] 0 " "Pin \"VCC_OUT\[42\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[43\] 0 " "Pin \"VCC_OUT\[43\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[44\] 0 " "Pin \"VCC_OUT\[44\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[45\] 0 " "Pin \"VCC_OUT\[45\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[46\] 0 " "Pin \"VCC_OUT\[46\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[47\] 0 " "Pin \"VCC_OUT\[47\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[48\] 0 " "Pin \"VCC_OUT\[48\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[49\] 0 " "Pin \"VCC_OUT\[49\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[50\] 0 " "Pin \"VCC_OUT\[50\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[51\] 0 " "Pin \"VCC_OUT\[51\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[52\] 0 " "Pin \"VCC_OUT\[52\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[53\] 0 " "Pin \"VCC_OUT\[53\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[54\] 0 " "Pin \"VCC_OUT\[54\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[55\] 0 " "Pin \"VCC_OUT\[55\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[56\] 0 " "Pin \"VCC_OUT\[56\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[57\] 0 " "Pin \"VCC_OUT\[57\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[58\] 0 " "Pin \"VCC_OUT\[58\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[59\] 0 " "Pin \"VCC_OUT\[59\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[60\] 0 " "Pin \"VCC_OUT\[60\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[61\] 0 " "Pin \"VCC_OUT\[61\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[62\] 0 " "Pin \"VCC_OUT\[62\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[63\] 0 " "Pin \"VCC_OUT\[63\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GND_OUT\[0\] 0 " "Pin \"GND_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GND_OUT\[1\] 0 " "Pin \"GND_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GND_OUT\[2\] 0 " "Pin \"GND_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GND_OUT\[3\] 0 " "Pin \"GND_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GND_OUT\[4\] 0 " "Pin \"GND_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GND_OUT\[5\] 0 " "Pin \"GND_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GND_OUT\[6\] 0 " "Pin \"GND_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GND_OUT\[7\] 0 " "Pin \"GND_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606554519569 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1606554519569 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606554520446 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606554520576 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606554521566 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606554522067 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1606554522330 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1606554522332 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/test_led/output_files/TL.fit.smsg " "Generated suppressed messages file C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/test_led/output_files/TL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1606554522628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606554523627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 28 03:08:43 2020 " "Processing ended: Sat Nov 28 03:08:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606554523627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606554523627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606554523627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606554523627 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1606554524717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606554524718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 28 03:08:44 2020 " "Processing started: Sat Nov 28 03:08:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606554524718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1606554524718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TL -c TL " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TL -c TL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1606554524718 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1606554526401 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1606554526477 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4564 " "Peak virtual memory: 4564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606554527152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 28 03:08:47 2020 " "Processing ended: Sat Nov 28 03:08:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606554527152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606554527152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606554527152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1606554527152 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1606554527791 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1606554528471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606554528472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 28 03:08:47 2020 " "Processing started: Sat Nov 28 03:08:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606554528472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606554528472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TL -c TL " "Command: quartus_sta TL -c TL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606554528473 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1606554528603 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1606554529009 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1606554529050 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1606554529050 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TL.sdc " "Synopsys Design Constraints File file not found: 'TL.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1606554529374 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1606554529375 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_X:Clock_X\|clk_temp CLK_X:Clock_X\|clk_temp " "create_clock -period 1.000 -name CLK_X:Clock_X\|clk_temp CLK_X:Clock_X\|clk_temp" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529382 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529382 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_10Hz:GlobalClock\|clk_temp CLK_10Hz:GlobalClock\|clk_temp " "create_clock -period 1.000 -name CLK_10Hz:GlobalClock\|clk_temp CLK_10Hz:GlobalClock\|clk_temp" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529382 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529382 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1606554529397 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1606554529406 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1606554529419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.198 " "Worst-case setup slack is -3.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.198       -79.997 CLK  " "   -3.198       -79.997 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.184      -152.055 CLK_X:Clock_X\|clk_temp  " "   -3.184      -152.055 CLK_X:Clock_X\|clk_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.944       -23.328 CLK_10Hz:GlobalClock\|clk_temp  " "   -1.944       -23.328 CLK_10Hz:GlobalClock\|clk_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606554529426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.541 " "Worst-case hold slack is -2.541" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.541        -5.082 CLK  " "   -2.541        -5.082 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CLK_X:Clock_X\|clk_temp  " "    0.391         0.000 CLK_X:Clock_X\|clk_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.809         0.000 CLK_10Hz:GlobalClock\|clk_temp  " "    0.809         0.000 CLK_10Hz:GlobalClock\|clk_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606554529434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.571 " "Worst-case recovery slack is -3.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.571      -197.827 CLK_X:Clock_X\|clk_temp  " "   -3.571      -197.827 CLK_X:Clock_X\|clk_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606554529443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.309 " "Worst-case removal slack is 2.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.309         0.000 CLK_X:Clock_X\|clk_temp  " "    2.309         0.000 CLK_X:Clock_X\|clk_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606554529452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -33.380 CLK  " "   -1.380       -33.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -64.000 CLK_X:Clock_X\|clk_temp  " "   -0.500       -64.000 CLK_X:Clock_X\|clk_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -12.000 CLK_10Hz:GlobalClock\|clk_temp  " "   -0.500       -12.000 CLK_10Hz:GlobalClock\|clk_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606554529461 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1606554529672 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1606554529673 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1606554529762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.959 " "Worst-case setup slack is -0.959" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.959       -39.738 CLK_X:Clock_X\|clk_temp  " "   -0.959       -39.738 CLK_X:Clock_X\|clk_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.888       -18.961 CLK  " "   -0.888       -18.961 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.358        -4.296 CLK_10Hz:GlobalClock\|clk_temp  " "   -0.358        -4.296 CLK_10Hz:GlobalClock\|clk_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606554529777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.585 " "Worst-case hold slack is -1.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.585        -3.170 CLK  " "   -1.585        -3.170 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLK_X:Clock_X\|clk_temp  " "    0.215         0.000 CLK_X:Clock_X\|clk_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361         0.000 CLK_10Hz:GlobalClock\|clk_temp  " "    0.361         0.000 CLK_10Hz:GlobalClock\|clk_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606554529789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.141 " "Worst-case recovery slack is -1.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.141       -59.400 CLK_X:Clock_X\|clk_temp  " "   -1.141       -59.400 CLK_X:Clock_X\|clk_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606554529807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.124 " "Worst-case removal slack is 1.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.124         0.000 CLK_X:Clock_X\|clk_temp  " "    1.124         0.000 CLK_X:Clock_X\|clk_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606554529829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -33.380 CLK  " "   -1.380       -33.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -64.000 CLK_X:Clock_X\|clk_temp  " "   -0.500       -64.000 CLK_X:Clock_X\|clk_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -12.000 CLK_10Hz:GlobalClock\|clk_temp  " "   -0.500       -12.000 CLK_10Hz:GlobalClock\|clk_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606554529840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606554529840 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1606554530105 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1606554530182 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1606554530184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4588 " "Peak virtual memory: 4588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606554530386 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 28 03:08:50 2020 " "Processing ended: Sat Nov 28 03:08:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606554530386 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606554530386 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606554530386 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606554530386 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606554531449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606554531449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 28 03:08:51 2020 " "Processing started: Sat Nov 28 03:08:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606554531449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606554531449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TL -c TL " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TL -c TL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606554531449 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TL.vo C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/test_led/simulation/modelsim/ simulation " "Generated file TL.vo in folder \"C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/test_led/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1606554532451 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4546 " "Peak virtual memory: 4546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606554532546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 28 03:08:52 2020 " "Processing ended: Sat Nov 28 03:08:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606554532546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606554532546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606554532546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606554532546 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus II Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606554533196 ""}
