
STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000412c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000530  080042fc  080042fc  000052fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800482c  0800482c  00006064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800482c  0800482c  0000582c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004834  08004834  00006064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004834  08004834  00005834  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004838  08004838  00005838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  0800483c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000420  20000064  080048a0  00006064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000484  080048a0  00006484  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000de23  00000000  00000000  00006094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002205  00000000  00000000  00013eb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d98  00000000  00000000  000160c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a8b  00000000  00000000  00016e58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000d530  00000000  00000000  000178e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000045c3  00000000  00000000  00024e13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  000293d6  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00003dfc  00000000  00000000  0002941c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000088  00000000  00000000  0002d218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000064 	.word	0x20000064
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080042e4 	.word	0x080042e4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000068 	.word	0x20000068
 800020c:	080042e4 	.word	0x080042e4

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <main>:

void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_I2C1_Init(void);

int main(void) {
 80005dc:	b580      	push	{r7, lr}
 80005de:	b08c      	sub	sp, #48	@ 0x30
 80005e0:	af02      	add	r7, sp, #8
    HAL_Init();
 80005e2:	f000 fe47 	bl	8001274 <HAL_Init>
    SystemClock_Config();
 80005e6:	f000 f899 	bl	800071c <SystemClock_Config>
    MX_GPIO_Init();
 80005ea:	f000 f921 	bl	8000830 <MX_GPIO_Init>
    MX_I2C1_Init();
 80005ee:	f000 f8f5 	bl	80007dc <MX_I2C1_Init>

    // Initialize OLED
    SH1106_Init(&oled, &hi2c1);
 80005f2:	4941      	ldr	r1, [pc, #260]	@ (80006f8 <main+0x11c>)
 80005f4:	4841      	ldr	r0, [pc, #260]	@ (80006fc <main+0x120>)
 80005f6:	f000 fab1 	bl	8000b5c <SH1106_Init>
    SH1106_Clear(&oled);
 80005fa:	4840      	ldr	r0, [pc, #256]	@ (80006fc <main+0x120>)
 80005fc:	f000 fbc0 	bl	8000d80 <SH1106_Clear>
    SH1106_DrawString(&oled, "SGP40 Monitor", 0, 0, 1);
 8000600:	2301      	movs	r3, #1
 8000602:	9300      	str	r3, [sp, #0]
 8000604:	2300      	movs	r3, #0
 8000606:	2200      	movs	r2, #0
 8000608:	493d      	ldr	r1, [pc, #244]	@ (8000700 <main+0x124>)
 800060a:	483c      	ldr	r0, [pc, #240]	@ (80006fc <main+0x120>)
 800060c:	f000 fc6e 	bl	8000eec <SH1106_DrawString>
    SH1106_UpdateScreen(&oled);
 8000610:	483a      	ldr	r0, [pc, #232]	@ (80006fc <main+0x120>)
 8000612:	f000 fb8a 	bl	8000d2a <SH1106_UpdateScreen>
    HAL_Delay(2000);
 8000616:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800061a:	f000 fe59 	bl	80012d0 <HAL_Delay>

    // Initialize SGP40
    if(SGP40_Init(&sgp40, &hi2c1) != HAL_OK) {
 800061e:	4936      	ldr	r1, [pc, #216]	@ (80006f8 <main+0x11c>)
 8000620:	4838      	ldr	r0, [pc, #224]	@ (8000704 <main+0x128>)
 8000622:	f000 f990 	bl	8000946 <SGP40_Init>
 8000626:	4603      	mov	r3, r0
 8000628:	2b00      	cmp	r3, #0
 800062a:	d00f      	beq.n	800064c <main+0x70>
        SH1106_Clear(&oled);
 800062c:	4833      	ldr	r0, [pc, #204]	@ (80006fc <main+0x120>)
 800062e:	f000 fba7 	bl	8000d80 <SH1106_Clear>
        SH1106_DrawString(&oled, "SGP40 Error", 0, 0, 1);
 8000632:	2301      	movs	r3, #1
 8000634:	9300      	str	r3, [sp, #0]
 8000636:	2300      	movs	r3, #0
 8000638:	2200      	movs	r2, #0
 800063a:	4933      	ldr	r1, [pc, #204]	@ (8000708 <main+0x12c>)
 800063c:	482f      	ldr	r0, [pc, #188]	@ (80006fc <main+0x120>)
 800063e:	f000 fc55 	bl	8000eec <SH1106_DrawString>
        SH1106_UpdateScreen(&oled);
 8000642:	482e      	ldr	r0, [pc, #184]	@ (80006fc <main+0x120>)
 8000644:	f000 fb71 	bl	8000d2a <SH1106_UpdateScreen>
        while(1);
 8000648:	bf00      	nop
 800064a:	e7fd      	b.n	8000648 <main+0x6c>
    }

    SH1106_Clear(&oled);
 800064c:	482b      	ldr	r0, [pc, #172]	@ (80006fc <main+0x120>)
 800064e:	f000 fb97 	bl	8000d80 <SH1106_Clear>
    SH1106_DrawString(&oled, "SGP40 Ready", 0, 0, 1);
 8000652:	2301      	movs	r3, #1
 8000654:	9300      	str	r3, [sp, #0]
 8000656:	2300      	movs	r3, #0
 8000658:	2200      	movs	r2, #0
 800065a:	492c      	ldr	r1, [pc, #176]	@ (800070c <main+0x130>)
 800065c:	4827      	ldr	r0, [pc, #156]	@ (80006fc <main+0x120>)
 800065e:	f000 fc45 	bl	8000eec <SH1106_DrawString>
    SH1106_UpdateScreen(&oled);
 8000662:	4826      	ldr	r0, [pc, #152]	@ (80006fc <main+0x120>)
 8000664:	f000 fb61 	bl	8000d2a <SH1106_UpdateScreen>
    HAL_Delay(1000);
 8000668:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800066c:	f000 fe30 	bl	80012d0 <HAL_Delay>
    char buffer[32];
    uint16_t raw_signal;

    while(1) {
        // Measure raw signal
        if(SGP40_MeasureRaw(&sgp40, &raw_signal) == HAL_OK) {
 8000670:	1dbb      	adds	r3, r7, #6
 8000672:	4619      	mov	r1, r3
 8000674:	4823      	ldr	r0, [pc, #140]	@ (8000704 <main+0x128>)
 8000676:	f000 f987 	bl	8000988 <SGP40_MeasureRaw>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	d136      	bne.n	80006ee <main+0x112>
            sgp40.raw_signal = raw_signal;
 8000680:	88fa      	ldrh	r2, [r7, #6]
 8000682:	4b20      	ldr	r3, [pc, #128]	@ (8000704 <main+0x128>)
 8000684:	815a      	strh	r2, [r3, #10]

            // Simple VOC calculation (for accurate VOC, use Sensirion's algorithm)
            sgp40.voc_index = raw_signal;
 8000686:	88fb      	ldrh	r3, [r7, #6]
 8000688:	461a      	mov	r2, r3
 800068a:	4b1e      	ldr	r3, [pc, #120]	@ (8000704 <main+0x128>)
 800068c:	60da      	str	r2, [r3, #12]

            // Update OLED
            SH1106_Clear(&oled);
 800068e:	481b      	ldr	r0, [pc, #108]	@ (80006fc <main+0x120>)
 8000690:	f000 fb76 	bl	8000d80 <SH1106_Clear>

            // Draw title
            SH1106_DrawString(&oled, "Air Quality", 0, 0, 1);
 8000694:	2301      	movs	r3, #1
 8000696:	9300      	str	r3, [sp, #0]
 8000698:	2300      	movs	r3, #0
 800069a:	2200      	movs	r2, #0
 800069c:	491c      	ldr	r1, [pc, #112]	@ (8000710 <main+0x134>)
 800069e:	4817      	ldr	r0, [pc, #92]	@ (80006fc <main+0x120>)
 80006a0:	f000 fc24 	bl	8000eec <SH1106_DrawString>

            // Draw raw signal
            sprintf(buffer, "Raw: %d", raw_signal);
 80006a4:	88fb      	ldrh	r3, [r7, #6]
 80006a6:	461a      	mov	r2, r3
 80006a8:	f107 0308 	add.w	r3, r7, #8
 80006ac:	4919      	ldr	r1, [pc, #100]	@ (8000714 <main+0x138>)
 80006ae:	4618      	mov	r0, r3
 80006b0:	f003 fa26 	bl	8003b00 <siprintf>
            SH1106_DrawString(&oled, buffer, 0, 10, 1);
 80006b4:	f107 0108 	add.w	r1, r7, #8
 80006b8:	2301      	movs	r3, #1
 80006ba:	9300      	str	r3, [sp, #0]
 80006bc:	230a      	movs	r3, #10
 80006be:	2200      	movs	r2, #0
 80006c0:	480e      	ldr	r0, [pc, #56]	@ (80006fc <main+0x120>)
 80006c2:	f000 fc13 	bl	8000eec <SH1106_DrawString>

            // Draw VOC index
            sprintf(buffer, "VOC: %lu", sgp40.voc_index);
 80006c6:	4b0f      	ldr	r3, [pc, #60]	@ (8000704 <main+0x128>)
 80006c8:	68da      	ldr	r2, [r3, #12]
 80006ca:	f107 0308 	add.w	r3, r7, #8
 80006ce:	4912      	ldr	r1, [pc, #72]	@ (8000718 <main+0x13c>)
 80006d0:	4618      	mov	r0, r3
 80006d2:	f003 fa15 	bl	8003b00 <siprintf>
            SH1106_DrawString(&oled, buffer, 0, 20, 1);
 80006d6:	f107 0108 	add.w	r1, r7, #8
 80006da:	2301      	movs	r3, #1
 80006dc:	9300      	str	r3, [sp, #0]
 80006de:	2314      	movs	r3, #20
 80006e0:	2200      	movs	r2, #0
 80006e2:	4806      	ldr	r0, [pc, #24]	@ (80006fc <main+0x120>)
 80006e4:	f000 fc02 	bl	8000eec <SH1106_DrawString>

            SH1106_UpdateScreen(&oled);
 80006e8:	4804      	ldr	r0, [pc, #16]	@ (80006fc <main+0x120>)
 80006ea:	f000 fb1e 	bl	8000d2a <SH1106_UpdateScreen>
        }

        HAL_Delay(2000); // Measure every 2 seconds
 80006ee:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80006f2:	f000 fded 	bl	80012d0 <HAL_Delay>
        if(SGP40_MeasureRaw(&sgp40, &raw_signal) == HAL_OK) {
 80006f6:	e7bb      	b.n	8000670 <main+0x94>
 80006f8:	20000080 	.word	0x20000080
 80006fc:	200000d4 	.word	0x200000d4
 8000700:	080042fc 	.word	0x080042fc
 8000704:	200002dc 	.word	0x200002dc
 8000708:	0800430c 	.word	0x0800430c
 800070c:	08004318 	.word	0x08004318
 8000710:	08004324 	.word	0x08004324
 8000714:	08004330 	.word	0x08004330
 8000718:	08004338 	.word	0x08004338

0800071c <SystemClock_Config>:
    }
}

void SystemClock_Config(void) {
 800071c:	b580      	push	{r7, lr}
 800071e:	b094      	sub	sp, #80	@ 0x50
 8000720:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000722:	f107 031c 	add.w	r3, r7, #28
 8000726:	2234      	movs	r2, #52	@ 0x34
 8000728:	2100      	movs	r1, #0
 800072a:	4618      	mov	r0, r3
 800072c:	f003 fa0a 	bl	8003b44 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000730:	f107 0308 	add.w	r3, r7, #8
 8000734:	2200      	movs	r2, #0
 8000736:	601a      	str	r2, [r3, #0]
 8000738:	605a      	str	r2, [r3, #4]
 800073a:	609a      	str	r2, [r3, #8]
 800073c:	60da      	str	r2, [r3, #12]
 800073e:	611a      	str	r2, [r3, #16]

    __HAL_RCC_PWR_CLK_ENABLE();
 8000740:	2300      	movs	r3, #0
 8000742:	607b      	str	r3, [r7, #4]
 8000744:	4b23      	ldr	r3, [pc, #140]	@ (80007d4 <SystemClock_Config+0xb8>)
 8000746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000748:	4a22      	ldr	r2, [pc, #136]	@ (80007d4 <SystemClock_Config+0xb8>)
 800074a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800074e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000750:	4b20      	ldr	r3, [pc, #128]	@ (80007d4 <SystemClock_Config+0xb8>)
 8000752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000754:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000758:	607b      	str	r3, [r7, #4]
 800075a:	687b      	ldr	r3, [r7, #4]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800075c:	2300      	movs	r3, #0
 800075e:	603b      	str	r3, [r7, #0]
 8000760:	4b1d      	ldr	r3, [pc, #116]	@ (80007d8 <SystemClock_Config+0xbc>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	4a1c      	ldr	r2, [pc, #112]	@ (80007d8 <SystemClock_Config+0xbc>)
 8000766:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800076a:	6013      	str	r3, [r2, #0]
 800076c:	4b1a      	ldr	r3, [pc, #104]	@ (80007d8 <SystemClock_Config+0xbc>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000774:	603b      	str	r3, [r7, #0]
 8000776:	683b      	ldr	r3, [r7, #0]

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000778:	2302      	movs	r3, #2
 800077a:	61fb      	str	r3, [r7, #28]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800077c:	2301      	movs	r3, #1
 800077e:	62bb      	str	r3, [r7, #40]	@ 0x28
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000780:	2310      	movs	r3, #16
 8000782:	62fb      	str	r3, [r7, #44]	@ 0x2c
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000784:	2302      	movs	r3, #2
 8000786:	637b      	str	r3, [r7, #52]	@ 0x34
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000788:	2300      	movs	r3, #0
 800078a:	63bb      	str	r3, [r7, #56]	@ 0x38
    RCC_OscInitStruct.PLL.PLLM = 8;
 800078c:	2308      	movs	r3, #8
 800078e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    RCC_OscInitStruct.PLL.PLLN = 180;
 8000790:	23b4      	movs	r3, #180	@ 0xb4
 8000792:	643b      	str	r3, [r7, #64]	@ 0x40
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000794:	2302      	movs	r3, #2
 8000796:	647b      	str	r3, [r7, #68]	@ 0x44
    RCC_OscInitStruct.PLL.PLLQ = 4;
 8000798:	2304      	movs	r3, #4
 800079a:	64bb      	str	r3, [r7, #72]	@ 0x48
    HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800079c:	f107 031c 	add.w	r3, r7, #28
 80007a0:	4618      	mov	r0, r3
 80007a2:	f002 fbab 	bl	8002efc <HAL_RCC_OscConfig>

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007a6:	230f      	movs	r3, #15
 80007a8:	60bb      	str	r3, [r7, #8]
                                |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007aa:	2302      	movs	r3, #2
 80007ac:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007ae:	2300      	movs	r3, #0
 80007b0:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007b2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80007b6:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007bc:	61bb      	str	r3, [r7, #24]
    HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5);
 80007be:	f107 0308 	add.w	r3, r7, #8
 80007c2:	2105      	movs	r1, #5
 80007c4:	4618      	mov	r0, r3
 80007c6:	f002 f831 	bl	800282c <HAL_RCC_ClockConfig>
}
 80007ca:	bf00      	nop
 80007cc:	3750      	adds	r7, #80	@ 0x50
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	40023800 	.word	0x40023800
 80007d8:	40007000 	.word	0x40007000

080007dc <MX_I2C1_Init>:

static void MX_I2C1_Init(void) {
 80007dc:	b580      	push	{r7, lr}
 80007de:	af00      	add	r7, sp, #0
    hi2c1.Instance = I2C1;
 80007e0:	4b10      	ldr	r3, [pc, #64]	@ (8000824 <MX_I2C1_Init+0x48>)
 80007e2:	4a11      	ldr	r2, [pc, #68]	@ (8000828 <MX_I2C1_Init+0x4c>)
 80007e4:	601a      	str	r2, [r3, #0]
    hi2c1.Init.ClockSpeed = 100000;
 80007e6:	4b0f      	ldr	r3, [pc, #60]	@ (8000824 <MX_I2C1_Init+0x48>)
 80007e8:	4a10      	ldr	r2, [pc, #64]	@ (800082c <MX_I2C1_Init+0x50>)
 80007ea:	605a      	str	r2, [r3, #4]
    hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80007ec:	4b0d      	ldr	r3, [pc, #52]	@ (8000824 <MX_I2C1_Init+0x48>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	609a      	str	r2, [r3, #8]
    hi2c1.Init.OwnAddress1 = 0;
 80007f2:	4b0c      	ldr	r3, [pc, #48]	@ (8000824 <MX_I2C1_Init+0x48>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	60da      	str	r2, [r3, #12]
    hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007f8:	4b0a      	ldr	r3, [pc, #40]	@ (8000824 <MX_I2C1_Init+0x48>)
 80007fa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80007fe:	611a      	str	r2, [r3, #16]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000800:	4b08      	ldr	r3, [pc, #32]	@ (8000824 <MX_I2C1_Init+0x48>)
 8000802:	2200      	movs	r2, #0
 8000804:	615a      	str	r2, [r3, #20]
    hi2c1.Init.OwnAddress2 = 0;
 8000806:	4b07      	ldr	r3, [pc, #28]	@ (8000824 <MX_I2C1_Init+0x48>)
 8000808:	2200      	movs	r2, #0
 800080a:	619a      	str	r2, [r3, #24]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800080c:	4b05      	ldr	r3, [pc, #20]	@ (8000824 <MX_I2C1_Init+0x48>)
 800080e:	2200      	movs	r2, #0
 8000810:	61da      	str	r2, [r3, #28]
    hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000812:	4b04      	ldr	r3, [pc, #16]	@ (8000824 <MX_I2C1_Init+0x48>)
 8000814:	2200      	movs	r2, #0
 8000816:	621a      	str	r2, [r3, #32]
    HAL_I2C_Init(&hi2c1);
 8000818:	4802      	ldr	r0, [pc, #8]	@ (8000824 <MX_I2C1_Init+0x48>)
 800081a:	f001 f80d 	bl	8001838 <HAL_I2C_Init>
}
 800081e:	bf00      	nop
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	20000080 	.word	0x20000080
 8000828:	40005400 	.word	0x40005400
 800082c:	000186a0 	.word	0x000186a0

08000830 <MX_GPIO_Init>:

static void MX_GPIO_Init(void) {
 8000830:	b580      	push	{r7, lr}
 8000832:	b088      	sub	sp, #32
 8000834:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000836:	2300      	movs	r3, #0
 8000838:	60bb      	str	r3, [r7, #8]
 800083a:	4b23      	ldr	r3, [pc, #140]	@ (80008c8 <MX_GPIO_Init+0x98>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083e:	4a22      	ldr	r2, [pc, #136]	@ (80008c8 <MX_GPIO_Init+0x98>)
 8000840:	f043 0302 	orr.w	r3, r3, #2
 8000844:	6313      	str	r3, [r2, #48]	@ 0x30
 8000846:	4b20      	ldr	r3, [pc, #128]	@ (80008c8 <MX_GPIO_Init+0x98>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084a:	f003 0302 	and.w	r3, r3, #2
 800084e:	60bb      	str	r3, [r7, #8]
 8000850:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000852:	2300      	movs	r3, #0
 8000854:	607b      	str	r3, [r7, #4]
 8000856:	4b1c      	ldr	r3, [pc, #112]	@ (80008c8 <MX_GPIO_Init+0x98>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085a:	4a1b      	ldr	r2, [pc, #108]	@ (80008c8 <MX_GPIO_Init+0x98>)
 800085c:	f043 0304 	orr.w	r3, r3, #4
 8000860:	6313      	str	r3, [r2, #48]	@ 0x30
 8000862:	4b19      	ldr	r3, [pc, #100]	@ (80008c8 <MX_GPIO_Init+0x98>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000866:	f003 0304 	and.w	r3, r3, #4
 800086a:	607b      	str	r3, [r7, #4]
 800086c:	687b      	ldr	r3, [r7, #4]

    // OLED Reset pin
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800086e:	f107 030c 	add.w	r3, r7, #12
 8000872:	2200      	movs	r2, #0
 8000874:	601a      	str	r2, [r3, #0]
 8000876:	605a      	str	r2, [r3, #4]
 8000878:	609a      	str	r2, [r3, #8]
 800087a:	60da      	str	r2, [r3, #12]
 800087c:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800087e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000882:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000884:	2301      	movs	r3, #1
 8000886:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000888:	2300      	movs	r3, #0
 800088a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800088c:	2300      	movs	r3, #0
 800088e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000890:	f107 030c 	add.w	r3, r7, #12
 8000894:	4619      	mov	r1, r3
 8000896:	480d      	ldr	r0, [pc, #52]	@ (80008cc <MX_GPIO_Init+0x9c>)
 8000898:	f000 fe20 	bl	80014dc <HAL_GPIO_Init>

    // I2C1 pins
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800089c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80008a0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008a2:	2312      	movs	r3, #18
 80008a4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008a6:	2301      	movs	r3, #1
 80008a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008aa:	2303      	movs	r3, #3
 80008ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80008ae:	2304      	movs	r3, #4
 80008b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008b2:	f107 030c 	add.w	r3, r7, #12
 80008b6:	4619      	mov	r1, r3
 80008b8:	4805      	ldr	r0, [pc, #20]	@ (80008d0 <MX_GPIO_Init+0xa0>)
 80008ba:	f000 fe0f 	bl	80014dc <HAL_GPIO_Init>
}
 80008be:	bf00      	nop
 80008c0:	3720      	adds	r7, #32
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	40023800 	.word	0x40023800
 80008cc:	40020800 	.word	0x40020800
 80008d0:	40020400 	.word	0x40020400

080008d4 <SGP40_CRC8>:
 *      Author: sreer
 */

#include "sgp40.h"

static uint8_t SGP40_CRC8(uint8_t *data, uint8_t len) {
 80008d4:	b480      	push	{r7}
 80008d6:	b085      	sub	sp, #20
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
 80008dc:	460b      	mov	r3, r1
 80008de:	70fb      	strb	r3, [r7, #3]
    uint8_t crc = 0xFF;
 80008e0:	23ff      	movs	r3, #255	@ 0xff
 80008e2:	73fb      	strb	r3, [r7, #15]
    for(uint8_t i = 0; i < len; i++) {
 80008e4:	2300      	movs	r3, #0
 80008e6:	73bb      	strb	r3, [r7, #14]
 80008e8:	e022      	b.n	8000930 <SGP40_CRC8+0x5c>
        crc ^= data[i];
 80008ea:	7bbb      	ldrb	r3, [r7, #14]
 80008ec:	687a      	ldr	r2, [r7, #4]
 80008ee:	4413      	add	r3, r2
 80008f0:	781a      	ldrb	r2, [r3, #0]
 80008f2:	7bfb      	ldrb	r3, [r7, #15]
 80008f4:	4053      	eors	r3, r2
 80008f6:	73fb      	strb	r3, [r7, #15]
        for(uint8_t b = 0; b < 8; b++) {
 80008f8:	2300      	movs	r3, #0
 80008fa:	737b      	strb	r3, [r7, #13]
 80008fc:	e012      	b.n	8000924 <SGP40_CRC8+0x50>
            if(crc & 0x80) {
 80008fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000902:	2b00      	cmp	r3, #0
 8000904:	da08      	bge.n	8000918 <SGP40_CRC8+0x44>
                crc = (crc << 1) ^ 0x31;
 8000906:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800090a:	005b      	lsls	r3, r3, #1
 800090c:	b25b      	sxtb	r3, r3
 800090e:	f083 0331 	eor.w	r3, r3, #49	@ 0x31
 8000912:	b25b      	sxtb	r3, r3
 8000914:	73fb      	strb	r3, [r7, #15]
 8000916:	e002      	b.n	800091e <SGP40_CRC8+0x4a>
            } else {
                crc <<= 1;
 8000918:	7bfb      	ldrb	r3, [r7, #15]
 800091a:	005b      	lsls	r3, r3, #1
 800091c:	73fb      	strb	r3, [r7, #15]
        for(uint8_t b = 0; b < 8; b++) {
 800091e:	7b7b      	ldrb	r3, [r7, #13]
 8000920:	3301      	adds	r3, #1
 8000922:	737b      	strb	r3, [r7, #13]
 8000924:	7b7b      	ldrb	r3, [r7, #13]
 8000926:	2b07      	cmp	r3, #7
 8000928:	d9e9      	bls.n	80008fe <SGP40_CRC8+0x2a>
    for(uint8_t i = 0; i < len; i++) {
 800092a:	7bbb      	ldrb	r3, [r7, #14]
 800092c:	3301      	adds	r3, #1
 800092e:	73bb      	strb	r3, [r7, #14]
 8000930:	7bba      	ldrb	r2, [r7, #14]
 8000932:	78fb      	ldrb	r3, [r7, #3]
 8000934:	429a      	cmp	r2, r3
 8000936:	d3d8      	bcc.n	80008ea <SGP40_CRC8+0x16>
            }
        }
    }
    return crc;
 8000938:	7bfb      	ldrb	r3, [r7, #15]
}
 800093a:	4618      	mov	r0, r3
 800093c:	3714      	adds	r7, #20
 800093e:	46bd      	mov	sp, r7
 8000940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000944:	4770      	bx	lr

08000946 <SGP40_Init>:

HAL_StatusTypeDef SGP40_Init(SGP40_HandleTypeDef *hsgp, I2C_HandleTypeDef *hi2c) {
 8000946:	b580      	push	{r7, lr}
 8000948:	b086      	sub	sp, #24
 800094a:	af02      	add	r7, sp, #8
 800094c:	6078      	str	r0, [r7, #4]
 800094e:	6039      	str	r1, [r7, #0]
    hsgp->hi2c = hi2c;
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	683a      	ldr	r2, [r7, #0]
 8000954:	601a      	str	r2, [r3, #0]

    // Soft reset
    uint8_t reset_cmd[2] = {SGP40_CMD_SOFT_RESET >> 8, SGP40_CMD_SOFT_RESET & 0xFF};
 8000956:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800095a:	81bb      	strh	r3, [r7, #12]
    HAL_I2C_Master_Transmit(hsgp->hi2c, SGP40_I2C_ADDR << 1, reset_cmd, 2, HAL_MAX_DELAY);
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	6818      	ldr	r0, [r3, #0]
 8000960:	f107 020c 	add.w	r2, r7, #12
 8000964:	f04f 33ff 	mov.w	r3, #4294967295
 8000968:	9300      	str	r3, [sp, #0]
 800096a:	2302      	movs	r3, #2
 800096c:	21b2      	movs	r1, #178	@ 0xb2
 800096e:	f001 f8a7 	bl	8001ac0 <HAL_I2C_Master_Transmit>
    HAL_Delay(100);
 8000972:	2064      	movs	r0, #100	@ 0x64
 8000974:	f000 fcac 	bl	80012d0 <HAL_Delay>

    // Get serial number (optional)
    return SGP40_GetSerial(hsgp);
 8000978:	6878      	ldr	r0, [r7, #4]
 800097a:	f000 f84e 	bl	8000a1a <SGP40_GetSerial>
 800097e:	4603      	mov	r3, r0
}
 8000980:	4618      	mov	r0, r3
 8000982:	3710      	adds	r7, #16
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}

08000988 <SGP40_MeasureRaw>:

HAL_StatusTypeDef SGP40_MeasureRaw(SGP40_HandleTypeDef *hsgp, uint16_t *raw_signal) {
 8000988:	b580      	push	{r7, lr}
 800098a:	b088      	sub	sp, #32
 800098c:	af02      	add	r7, sp, #8
 800098e:	6078      	str	r0, [r7, #4]
 8000990:	6039      	str	r1, [r7, #0]
    uint8_t cmd[2] = {SGP40_CMD_MEASURE_RAW >> 8, SGP40_CMD_MEASURE_RAW & 0xFF};
 8000992:	f640 7326 	movw	r3, #3878	@ 0xf26
 8000996:	82bb      	strh	r3, [r7, #20]
    uint8_t rx_data[6];

    // Send command
    if(HAL_I2C_Master_Transmit(hsgp->hi2c, SGP40_I2C_ADDR << 1, cmd, 2, HAL_MAX_DELAY) != HAL_OK) {
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	6818      	ldr	r0, [r3, #0]
 800099c:	f107 0214 	add.w	r2, r7, #20
 80009a0:	f04f 33ff 	mov.w	r3, #4294967295
 80009a4:	9300      	str	r3, [sp, #0]
 80009a6:	2302      	movs	r3, #2
 80009a8:	21b2      	movs	r1, #178	@ 0xb2
 80009aa:	f001 f889 	bl	8001ac0 <HAL_I2C_Master_Transmit>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <SGP40_MeasureRaw+0x30>
        return HAL_ERROR;
 80009b4:	2301      	movs	r3, #1
 80009b6:	e02c      	b.n	8000a12 <SGP40_MeasureRaw+0x8a>
    }

    // Wait for measurement (30ms typical)
    HAL_Delay(50);
 80009b8:	2032      	movs	r0, #50	@ 0x32
 80009ba:	f000 fc89 	bl	80012d0 <HAL_Delay>

    // Read data
    if(HAL_I2C_Master_Receive(hsgp->hi2c, SGP40_I2C_ADDR << 1, rx_data, 6, HAL_MAX_DELAY) != HAL_OK) {
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	6818      	ldr	r0, [r3, #0]
 80009c2:	f107 020c 	add.w	r2, r7, #12
 80009c6:	f04f 33ff 	mov.w	r3, #4294967295
 80009ca:	9300      	str	r3, [sp, #0]
 80009cc:	2306      	movs	r3, #6
 80009ce:	21b2      	movs	r1, #178	@ 0xb2
 80009d0:	f001 f974 	bl	8001cbc <HAL_I2C_Master_Receive>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <SGP40_MeasureRaw+0x56>
        return HAL_ERROR;
 80009da:	2301      	movs	r3, #1
 80009dc:	e019      	b.n	8000a12 <SGP40_MeasureRaw+0x8a>
    }

    // Verify CRC for first two bytes
    uint8_t crc = SGP40_CRC8(&rx_data[0], 2);
 80009de:	f107 030c 	add.w	r3, r7, #12
 80009e2:	2102      	movs	r1, #2
 80009e4:	4618      	mov	r0, r3
 80009e6:	f7ff ff75 	bl	80008d4 <SGP40_CRC8>
 80009ea:	4603      	mov	r3, r0
 80009ec:	75fb      	strb	r3, [r7, #23]
    if(crc != rx_data[2]) {
 80009ee:	7bbb      	ldrb	r3, [r7, #14]
 80009f0:	7dfa      	ldrb	r2, [r7, #23]
 80009f2:	429a      	cmp	r2, r3
 80009f4:	d001      	beq.n	80009fa <SGP40_MeasureRaw+0x72>
        return HAL_ERROR;
 80009f6:	2301      	movs	r3, #1
 80009f8:	e00b      	b.n	8000a12 <SGP40_MeasureRaw+0x8a>
    }

    // Combine bytes
    *raw_signal = (rx_data[0] << 8) | rx_data[1];
 80009fa:	7b3b      	ldrb	r3, [r7, #12]
 80009fc:	b21b      	sxth	r3, r3
 80009fe:	021b      	lsls	r3, r3, #8
 8000a00:	b21a      	sxth	r2, r3
 8000a02:	7b7b      	ldrb	r3, [r7, #13]
 8000a04:	b21b      	sxth	r3, r3
 8000a06:	4313      	orrs	r3, r2
 8000a08:	b21b      	sxth	r3, r3
 8000a0a:	b29a      	uxth	r2, r3
 8000a0c:	683b      	ldr	r3, [r7, #0]
 8000a0e:	801a      	strh	r2, [r3, #0]

    return HAL_OK;
 8000a10:	2300      	movs	r3, #0
}
 8000a12:	4618      	mov	r0, r3
 8000a14:	3718      	adds	r7, #24
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}

08000a1a <SGP40_GetSerial>:

HAL_StatusTypeDef SGP40_GetSerial(SGP40_HandleTypeDef *hsgp) {
 8000a1a:	b580      	push	{r7, lr}
 8000a1c:	b08a      	sub	sp, #40	@ 0x28
 8000a1e:	af02      	add	r7, sp, #8
 8000a20:	6078      	str	r0, [r7, #4]
    uint8_t cmd[2] = {SGP40_CMD_GET_SERIAL >> 8, SGP40_CMD_GET_SERIAL & 0xFF};
 8000a22:	f248 2336 	movw	r3, #33334	@ 0x8236
 8000a26:	833b      	strh	r3, [r7, #24]
    uint8_t rx_data[9];

    HAL_I2C_Master_Transmit(hsgp->hi2c, SGP40_I2C_ADDR << 1, cmd, 2, HAL_MAX_DELAY);
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	6818      	ldr	r0, [r3, #0]
 8000a2c:	f107 0218 	add.w	r2, r7, #24
 8000a30:	f04f 33ff 	mov.w	r3, #4294967295
 8000a34:	9300      	str	r3, [sp, #0]
 8000a36:	2302      	movs	r3, #2
 8000a38:	21b2      	movs	r1, #178	@ 0xb2
 8000a3a:	f001 f841 	bl	8001ac0 <HAL_I2C_Master_Transmit>
    HAL_Delay(10);
 8000a3e:	200a      	movs	r0, #10
 8000a40:	f000 fc46 	bl	80012d0 <HAL_Delay>
    HAL_I2C_Master_Receive(hsgp->hi2c, SGP40_I2C_ADDR << 1, rx_data, 9, HAL_MAX_DELAY);
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	6818      	ldr	r0, [r3, #0]
 8000a48:	f107 020c 	add.w	r2, r7, #12
 8000a4c:	f04f 33ff 	mov.w	r3, #4294967295
 8000a50:	9300      	str	r3, [sp, #0]
 8000a52:	2309      	movs	r3, #9
 8000a54:	21b2      	movs	r1, #178	@ 0xb2
 8000a56:	f001 f931 	bl	8001cbc <HAL_I2C_Master_Receive>

    // Verify CRC for each 2-byte word
    for(uint8_t i = 0; i < 3; i++) {
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	77fb      	strb	r3, [r7, #31]
 8000a5e:	e01d      	b.n	8000a9c <SGP40_GetSerial+0x82>
        uint8_t crc = SGP40_CRC8(&rx_data[i * 3], 2);
 8000a60:	7ffa      	ldrb	r2, [r7, #31]
 8000a62:	4613      	mov	r3, r2
 8000a64:	005b      	lsls	r3, r3, #1
 8000a66:	4413      	add	r3, r2
 8000a68:	f107 020c 	add.w	r2, r7, #12
 8000a6c:	4413      	add	r3, r2
 8000a6e:	2102      	movs	r1, #2
 8000a70:	4618      	mov	r0, r3
 8000a72:	f7ff ff2f 	bl	80008d4 <SGP40_CRC8>
 8000a76:	4603      	mov	r3, r0
 8000a78:	777b      	strb	r3, [r7, #29]
        if(crc != rx_data[i * 3 + 2]) {
 8000a7a:	7ffa      	ldrb	r2, [r7, #31]
 8000a7c:	4613      	mov	r3, r2
 8000a7e:	005b      	lsls	r3, r3, #1
 8000a80:	4413      	add	r3, r2
 8000a82:	3302      	adds	r3, #2
 8000a84:	3320      	adds	r3, #32
 8000a86:	443b      	add	r3, r7
 8000a88:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8000a8c:	7f7a      	ldrb	r2, [r7, #29]
 8000a8e:	429a      	cmp	r2, r3
 8000a90:	d001      	beq.n	8000a96 <SGP40_GetSerial+0x7c>
            return HAL_ERROR;
 8000a92:	2301      	movs	r3, #1
 8000a94:	e019      	b.n	8000aca <SGP40_GetSerial+0xb0>
    for(uint8_t i = 0; i < 3; i++) {
 8000a96:	7ffb      	ldrb	r3, [r7, #31]
 8000a98:	3301      	adds	r3, #1
 8000a9a:	77fb      	strb	r3, [r7, #31]
 8000a9c:	7ffb      	ldrb	r3, [r7, #31]
 8000a9e:	2b02      	cmp	r3, #2
 8000aa0:	d9de      	bls.n	8000a60 <SGP40_GetSerial+0x46>
        }
    }

    // Store serial
    for(uint8_t i = 0; i < 6; i++) {
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	77bb      	strb	r3, [r7, #30]
 8000aa6:	e00c      	b.n	8000ac2 <SGP40_GetSerial+0xa8>
        hsgp->serial[i] = rx_data[i];
 8000aa8:	7fba      	ldrb	r2, [r7, #30]
 8000aaa:	7fbb      	ldrb	r3, [r7, #30]
 8000aac:	3220      	adds	r2, #32
 8000aae:	443a      	add	r2, r7
 8000ab0:	f812 1c14 	ldrb.w	r1, [r2, #-20]
 8000ab4:	687a      	ldr	r2, [r7, #4]
 8000ab6:	4413      	add	r3, r2
 8000ab8:	460a      	mov	r2, r1
 8000aba:	711a      	strb	r2, [r3, #4]
    for(uint8_t i = 0; i < 6; i++) {
 8000abc:	7fbb      	ldrb	r3, [r7, #30]
 8000abe:	3301      	adds	r3, #1
 8000ac0:	77bb      	strb	r3, [r7, #30]
 8000ac2:	7fbb      	ldrb	r3, [r7, #30]
 8000ac4:	2b05      	cmp	r3, #5
 8000ac6:	d9ef      	bls.n	8000aa8 <SGP40_GetSerial+0x8e>
    }

    return HAL_OK;
 8000ac8:	2300      	movs	r3, #0
}
 8000aca:	4618      	mov	r0, r3
 8000acc:	3720      	adds	r7, #32
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}

08000ad2 <SH1106_WriteCommand>:

#include "ssd1306.h"
#include "fonts.h"
#include <string.h>

static void SH1106_WriteCommand(SH1106_HandleTypeDef *hdev, uint8_t cmd) {
 8000ad2:	b580      	push	{r7, lr}
 8000ad4:	b086      	sub	sp, #24
 8000ad6:	af02      	add	r7, sp, #8
 8000ad8:	6078      	str	r0, [r7, #4]
 8000ada:	460b      	mov	r3, r1
 8000adc:	70fb      	strb	r3, [r7, #3]
    uint8_t data[2] = {0x00, cmd};
 8000ade:	2300      	movs	r3, #0
 8000ae0:	733b      	strb	r3, [r7, #12]
 8000ae2:	78fb      	ldrb	r3, [r7, #3]
 8000ae4:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(hdev->hi2c, SH1106_I2C_ADDR << 1, data, 2, HAL_MAX_DELAY);
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	6818      	ldr	r0, [r3, #0]
 8000aea:	f107 020c 	add.w	r2, r7, #12
 8000aee:	f04f 33ff 	mov.w	r3, #4294967295
 8000af2:	9300      	str	r3, [sp, #0]
 8000af4:	2302      	movs	r3, #2
 8000af6:	2178      	movs	r1, #120	@ 0x78
 8000af8:	f000 ffe2 	bl	8001ac0 <HAL_I2C_Master_Transmit>
}
 8000afc:	bf00      	nop
 8000afe:	3710      	adds	r7, #16
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}

08000b04 <SH1106_WriteData>:

static void SH1106_WriteData(SH1106_HandleTypeDef *hdev, uint8_t* data, uint16_t size) {
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b088      	sub	sp, #32
 8000b08:	af02      	add	r7, sp, #8
 8000b0a:	60f8      	str	r0, [r7, #12]
 8000b0c:	60b9      	str	r1, [r7, #8]
 8000b0e:	4613      	mov	r3, r2
 8000b10:	80fb      	strh	r3, [r7, #6]
    uint8_t *buffer = malloc(size + 1);
 8000b12:	88fb      	ldrh	r3, [r7, #6]
 8000b14:	3301      	adds	r3, #1
 8000b16:	4618      	mov	r0, r3
 8000b18:	f002 ff34 	bl	8003984 <malloc>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	617b      	str	r3, [r7, #20]
    buffer[0] = 0x40;
 8000b20:	697b      	ldr	r3, [r7, #20]
 8000b22:	2240      	movs	r2, #64	@ 0x40
 8000b24:	701a      	strb	r2, [r3, #0]
    memcpy(&buffer[1], data, size);
 8000b26:	697b      	ldr	r3, [r7, #20]
 8000b28:	3301      	adds	r3, #1
 8000b2a:	88fa      	ldrh	r2, [r7, #6]
 8000b2c:	68b9      	ldr	r1, [r7, #8]
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f003 f84c 	bl	8003bcc <memcpy>
    HAL_I2C_Master_Transmit(hdev->hi2c, SH1106_I2C_ADDR << 1, buffer, size + 1, HAL_MAX_DELAY);
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	6818      	ldr	r0, [r3, #0]
 8000b38:	88fb      	ldrh	r3, [r7, #6]
 8000b3a:	3301      	adds	r3, #1
 8000b3c:	b29b      	uxth	r3, r3
 8000b3e:	f04f 32ff 	mov.w	r2, #4294967295
 8000b42:	9200      	str	r2, [sp, #0]
 8000b44:	697a      	ldr	r2, [r7, #20]
 8000b46:	2178      	movs	r1, #120	@ 0x78
 8000b48:	f000 ffba 	bl	8001ac0 <HAL_I2C_Master_Transmit>
    free(buffer);
 8000b4c:	6978      	ldr	r0, [r7, #20]
 8000b4e:	f002 ff21 	bl	8003994 <free>
}
 8000b52:	bf00      	nop
 8000b54:	3718      	adds	r7, #24
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
	...

08000b5c <SH1106_Init>:

void SH1106_Init(SH1106_HandleTypeDef *hdev, I2C_HandleTypeDef *hi2c) {
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b082      	sub	sp, #8
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
 8000b64:	6039      	str	r1, [r7, #0]
    hdev->hi2c = hi2c;
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	683a      	ldr	r2, [r7, #0]
 8000b6a:	601a      	str	r2, [r3, #0]
    memset(hdev->buffer, 0, sizeof(hdev->buffer));
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	3304      	adds	r3, #4
 8000b70:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b74:	2100      	movs	r1, #0
 8000b76:	4618      	mov	r0, r3
 8000b78:	f002 ffe4 	bl	8003b44 <memset>

    // Reset sequence
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b82:	483b      	ldr	r0, [pc, #236]	@ (8000c70 <SH1106_Init+0x114>)
 8000b84:	f000 fe3e 	bl	8001804 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000b88:	200a      	movs	r0, #10
 8000b8a:	f000 fba1 	bl	80012d0 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8000b8e:	2201      	movs	r2, #1
 8000b90:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b94:	4836      	ldr	r0, [pc, #216]	@ (8000c70 <SH1106_Init+0x114>)
 8000b96:	f000 fe35 	bl	8001804 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000b9a:	200a      	movs	r0, #10
 8000b9c:	f000 fb98 	bl	80012d0 <HAL_Delay>

    // Initialization commands
    SH1106_WriteCommand(hdev, SH1106_DISPLAYOFF);
 8000ba0:	21ae      	movs	r1, #174	@ 0xae
 8000ba2:	6878      	ldr	r0, [r7, #4]
 8000ba4:	f7ff ff95 	bl	8000ad2 <SH1106_WriteCommand>
    SH1106_WriteCommand(hdev, SH1106_SETDISPLAYCLOCKDIV);
 8000ba8:	21d5      	movs	r1, #213	@ 0xd5
 8000baa:	6878      	ldr	r0, [r7, #4]
 8000bac:	f7ff ff91 	bl	8000ad2 <SH1106_WriteCommand>
    SH1106_WriteCommand(hdev, 0x80);
 8000bb0:	2180      	movs	r1, #128	@ 0x80
 8000bb2:	6878      	ldr	r0, [r7, #4]
 8000bb4:	f7ff ff8d 	bl	8000ad2 <SH1106_WriteCommand>
    SH1106_WriteCommand(hdev, SH1106_SETMULTIPLEX);
 8000bb8:	21a8      	movs	r1, #168	@ 0xa8
 8000bba:	6878      	ldr	r0, [r7, #4]
 8000bbc:	f7ff ff89 	bl	8000ad2 <SH1106_WriteCommand>
    SH1106_WriteCommand(hdev, 0x1F); // 32-1
 8000bc0:	211f      	movs	r1, #31
 8000bc2:	6878      	ldr	r0, [r7, #4]
 8000bc4:	f7ff ff85 	bl	8000ad2 <SH1106_WriteCommand>
    SH1106_WriteCommand(hdev, SH1106_SETDISPLAYOFFSET);
 8000bc8:	21d3      	movs	r1, #211	@ 0xd3
 8000bca:	6878      	ldr	r0, [r7, #4]
 8000bcc:	f7ff ff81 	bl	8000ad2 <SH1106_WriteCommand>
    SH1106_WriteCommand(hdev, 0x00);
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	6878      	ldr	r0, [r7, #4]
 8000bd4:	f7ff ff7d 	bl	8000ad2 <SH1106_WriteCommand>
    SH1106_WriteCommand(hdev, SH1106_SETSTARTLINE | 0x00);
 8000bd8:	2140      	movs	r1, #64	@ 0x40
 8000bda:	6878      	ldr	r0, [r7, #4]
 8000bdc:	f7ff ff79 	bl	8000ad2 <SH1106_WriteCommand>
    SH1106_WriteCommand(hdev, SH1106_CHARGEPUMP);
 8000be0:	218d      	movs	r1, #141	@ 0x8d
 8000be2:	6878      	ldr	r0, [r7, #4]
 8000be4:	f7ff ff75 	bl	8000ad2 <SH1106_WriteCommand>
    SH1106_WriteCommand(hdev, 0x14);
 8000be8:	2114      	movs	r1, #20
 8000bea:	6878      	ldr	r0, [r7, #4]
 8000bec:	f7ff ff71 	bl	8000ad2 <SH1106_WriteCommand>
    SH1106_WriteCommand(hdev, SH1106_MEMORYMODE);
 8000bf0:	2120      	movs	r1, #32
 8000bf2:	6878      	ldr	r0, [r7, #4]
 8000bf4:	f7ff ff6d 	bl	8000ad2 <SH1106_WriteCommand>
    SH1106_WriteCommand(hdev, 0x00);
 8000bf8:	2100      	movs	r1, #0
 8000bfa:	6878      	ldr	r0, [r7, #4]
 8000bfc:	f7ff ff69 	bl	8000ad2 <SH1106_WriteCommand>
    SH1106_WriteCommand(hdev, SH1106_SEGREMAP | 0x01);
 8000c00:	21a1      	movs	r1, #161	@ 0xa1
 8000c02:	6878      	ldr	r0, [r7, #4]
 8000c04:	f7ff ff65 	bl	8000ad2 <SH1106_WriteCommand>
    SH1106_WriteCommand(hdev, SH1106_COMSCANDEC);
 8000c08:	21c8      	movs	r1, #200	@ 0xc8
 8000c0a:	6878      	ldr	r0, [r7, #4]
 8000c0c:	f7ff ff61 	bl	8000ad2 <SH1106_WriteCommand>
    SH1106_WriteCommand(hdev, SH1106_SETCOMPINS);
 8000c10:	21da      	movs	r1, #218	@ 0xda
 8000c12:	6878      	ldr	r0, [r7, #4]
 8000c14:	f7ff ff5d 	bl	8000ad2 <SH1106_WriteCommand>
    SH1106_WriteCommand(hdev, 0x02);
 8000c18:	2102      	movs	r1, #2
 8000c1a:	6878      	ldr	r0, [r7, #4]
 8000c1c:	f7ff ff59 	bl	8000ad2 <SH1106_WriteCommand>
    SH1106_WriteCommand(hdev, SH1106_SETCONTRAST);
 8000c20:	2181      	movs	r1, #129	@ 0x81
 8000c22:	6878      	ldr	r0, [r7, #4]
 8000c24:	f7ff ff55 	bl	8000ad2 <SH1106_WriteCommand>
    SH1106_WriteCommand(hdev, 0x7F);
 8000c28:	217f      	movs	r1, #127	@ 0x7f
 8000c2a:	6878      	ldr	r0, [r7, #4]
 8000c2c:	f7ff ff51 	bl	8000ad2 <SH1106_WriteCommand>
    SH1106_WriteCommand(hdev, SH1106_SETPRECHARGE);
 8000c30:	21d9      	movs	r1, #217	@ 0xd9
 8000c32:	6878      	ldr	r0, [r7, #4]
 8000c34:	f7ff ff4d 	bl	8000ad2 <SH1106_WriteCommand>
    SH1106_WriteCommand(hdev, 0xF1);
 8000c38:	21f1      	movs	r1, #241	@ 0xf1
 8000c3a:	6878      	ldr	r0, [r7, #4]
 8000c3c:	f7ff ff49 	bl	8000ad2 <SH1106_WriteCommand>
    SH1106_WriteCommand(hdev, SH1106_SETVCOMDETECT);
 8000c40:	21db      	movs	r1, #219	@ 0xdb
 8000c42:	6878      	ldr	r0, [r7, #4]
 8000c44:	f7ff ff45 	bl	8000ad2 <SH1106_WriteCommand>
    SH1106_WriteCommand(hdev, 0x40);
 8000c48:	2140      	movs	r1, #64	@ 0x40
 8000c4a:	6878      	ldr	r0, [r7, #4]
 8000c4c:	f7ff ff41 	bl	8000ad2 <SH1106_WriteCommand>
    SH1106_WriteCommand(hdev, SH1106_DISPLAYALLON_RESUME);
 8000c50:	21a4      	movs	r1, #164	@ 0xa4
 8000c52:	6878      	ldr	r0, [r7, #4]
 8000c54:	f7ff ff3d 	bl	8000ad2 <SH1106_WriteCommand>
    SH1106_WriteCommand(hdev, SH1106_NORMALDISPLAY);
 8000c58:	21a6      	movs	r1, #166	@ 0xa6
 8000c5a:	6878      	ldr	r0, [r7, #4]
 8000c5c:	f7ff ff39 	bl	8000ad2 <SH1106_WriteCommand>
    SH1106_WriteCommand(hdev, SH1106_DISPLAYON);
 8000c60:	21af      	movs	r1, #175	@ 0xaf
 8000c62:	6878      	ldr	r0, [r7, #4]
 8000c64:	f7ff ff35 	bl	8000ad2 <SH1106_WriteCommand>
}
 8000c68:	bf00      	nop
 8000c6a:	3708      	adds	r7, #8
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	40020800 	.word	0x40020800

08000c74 <SH1106_DrawPixel>:

void SH1106_DrawPixel(SH1106_HandleTypeDef *hdev, uint8_t x, uint8_t y, uint8_t color) {
 8000c74:	b480      	push	{r7}
 8000c76:	b083      	sub	sp, #12
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
 8000c7c:	4608      	mov	r0, r1
 8000c7e:	4611      	mov	r1, r2
 8000c80:	461a      	mov	r2, r3
 8000c82:	4603      	mov	r3, r0
 8000c84:	70fb      	strb	r3, [r7, #3]
 8000c86:	460b      	mov	r3, r1
 8000c88:	70bb      	strb	r3, [r7, #2]
 8000c8a:	4613      	mov	r3, r2
 8000c8c:	707b      	strb	r3, [r7, #1]
    if(x >= SH1106_WIDTH || y >= SH1106_HEIGHT) return;
 8000c8e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	db43      	blt.n	8000d1e <SH1106_DrawPixel+0xaa>
 8000c96:	78bb      	ldrb	r3, [r7, #2]
 8000c98:	2b1f      	cmp	r3, #31
 8000c9a:	d840      	bhi.n	8000d1e <SH1106_DrawPixel+0xaa>

    if(color) {
 8000c9c:	787b      	ldrb	r3, [r7, #1]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d01d      	beq.n	8000cde <SH1106_DrawPixel+0x6a>
        hdev->buffer[x + (y / 8) * SH1106_WIDTH] |= (1 << (y % 8));
 8000ca2:	78fa      	ldrb	r2, [r7, #3]
 8000ca4:	78bb      	ldrb	r3, [r7, #2]
 8000ca6:	08db      	lsrs	r3, r3, #3
 8000ca8:	b2d8      	uxtb	r0, r3
 8000caa:	4603      	mov	r3, r0
 8000cac:	01db      	lsls	r3, r3, #7
 8000cae:	4413      	add	r3, r2
 8000cb0:	687a      	ldr	r2, [r7, #4]
 8000cb2:	4413      	add	r3, r2
 8000cb4:	791b      	ldrb	r3, [r3, #4]
 8000cb6:	b25a      	sxtb	r2, r3
 8000cb8:	78bb      	ldrb	r3, [r7, #2]
 8000cba:	f003 0307 	and.w	r3, r3, #7
 8000cbe:	2101      	movs	r1, #1
 8000cc0:	fa01 f303 	lsl.w	r3, r1, r3
 8000cc4:	b25b      	sxtb	r3, r3
 8000cc6:	4313      	orrs	r3, r2
 8000cc8:	b259      	sxtb	r1, r3
 8000cca:	78fa      	ldrb	r2, [r7, #3]
 8000ccc:	4603      	mov	r3, r0
 8000cce:	01db      	lsls	r3, r3, #7
 8000cd0:	4413      	add	r3, r2
 8000cd2:	b2c9      	uxtb	r1, r1
 8000cd4:	687a      	ldr	r2, [r7, #4]
 8000cd6:	4413      	add	r3, r2
 8000cd8:	460a      	mov	r2, r1
 8000cda:	711a      	strb	r2, [r3, #4]
 8000cdc:	e020      	b.n	8000d20 <SH1106_DrawPixel+0xac>
    } else {
        hdev->buffer[x + (y / 8) * SH1106_WIDTH] &= ~(1 << (y % 8));
 8000cde:	78fa      	ldrb	r2, [r7, #3]
 8000ce0:	78bb      	ldrb	r3, [r7, #2]
 8000ce2:	08db      	lsrs	r3, r3, #3
 8000ce4:	b2d8      	uxtb	r0, r3
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	01db      	lsls	r3, r3, #7
 8000cea:	4413      	add	r3, r2
 8000cec:	687a      	ldr	r2, [r7, #4]
 8000cee:	4413      	add	r3, r2
 8000cf0:	791b      	ldrb	r3, [r3, #4]
 8000cf2:	b25a      	sxtb	r2, r3
 8000cf4:	78bb      	ldrb	r3, [r7, #2]
 8000cf6:	f003 0307 	and.w	r3, r3, #7
 8000cfa:	2101      	movs	r1, #1
 8000cfc:	fa01 f303 	lsl.w	r3, r1, r3
 8000d00:	b25b      	sxtb	r3, r3
 8000d02:	43db      	mvns	r3, r3
 8000d04:	b25b      	sxtb	r3, r3
 8000d06:	4013      	ands	r3, r2
 8000d08:	b259      	sxtb	r1, r3
 8000d0a:	78fa      	ldrb	r2, [r7, #3]
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	01db      	lsls	r3, r3, #7
 8000d10:	4413      	add	r3, r2
 8000d12:	b2c9      	uxtb	r1, r1
 8000d14:	687a      	ldr	r2, [r7, #4]
 8000d16:	4413      	add	r3, r2
 8000d18:	460a      	mov	r2, r1
 8000d1a:	711a      	strb	r2, [r3, #4]
 8000d1c:	e000      	b.n	8000d20 <SH1106_DrawPixel+0xac>
    if(x >= SH1106_WIDTH || y >= SH1106_HEIGHT) return;
 8000d1e:	bf00      	nop
    }
}
 8000d20:	370c      	adds	r7, #12
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr

08000d2a <SH1106_UpdateScreen>:

void SH1106_UpdateScreen(SH1106_HandleTypeDef *hdev) {
 8000d2a:	b580      	push	{r7, lr}
 8000d2c:	b084      	sub	sp, #16
 8000d2e:	af00      	add	r7, sp, #0
 8000d30:	6078      	str	r0, [r7, #4]
    for(uint8_t i = 0; i < 4; i++) {
 8000d32:	2300      	movs	r3, #0
 8000d34:	73fb      	strb	r3, [r7, #15]
 8000d36:	e01b      	b.n	8000d70 <SH1106_UpdateScreen+0x46>
        SH1106_WriteCommand(hdev, 0xB0 + i);
 8000d38:	7bfb      	ldrb	r3, [r7, #15]
 8000d3a:	3b50      	subs	r3, #80	@ 0x50
 8000d3c:	b2db      	uxtb	r3, r3
 8000d3e:	4619      	mov	r1, r3
 8000d40:	6878      	ldr	r0, [r7, #4]
 8000d42:	f7ff fec6 	bl	8000ad2 <SH1106_WriteCommand>
        SH1106_WriteCommand(hdev, 0x00);
 8000d46:	2100      	movs	r1, #0
 8000d48:	6878      	ldr	r0, [r7, #4]
 8000d4a:	f7ff fec2 	bl	8000ad2 <SH1106_WriteCommand>
        SH1106_WriteCommand(hdev, 0x10);
 8000d4e:	2110      	movs	r1, #16
 8000d50:	6878      	ldr	r0, [r7, #4]
 8000d52:	f7ff febe 	bl	8000ad2 <SH1106_WriteCommand>
        SH1106_WriteData(hdev, &hdev->buffer[SH1106_WIDTH * i], SH1106_WIDTH);
 8000d56:	7bfb      	ldrb	r3, [r7, #15]
 8000d58:	01db      	lsls	r3, r3, #7
 8000d5a:	687a      	ldr	r2, [r7, #4]
 8000d5c:	4413      	add	r3, r2
 8000d5e:	3304      	adds	r3, #4
 8000d60:	2280      	movs	r2, #128	@ 0x80
 8000d62:	4619      	mov	r1, r3
 8000d64:	6878      	ldr	r0, [r7, #4]
 8000d66:	f7ff fecd 	bl	8000b04 <SH1106_WriteData>
    for(uint8_t i = 0; i < 4; i++) {
 8000d6a:	7bfb      	ldrb	r3, [r7, #15]
 8000d6c:	3301      	adds	r3, #1
 8000d6e:	73fb      	strb	r3, [r7, #15]
 8000d70:	7bfb      	ldrb	r3, [r7, #15]
 8000d72:	2b03      	cmp	r3, #3
 8000d74:	d9e0      	bls.n	8000d38 <SH1106_UpdateScreen+0xe>
    }
}
 8000d76:	bf00      	nop
 8000d78:	bf00      	nop
 8000d7a:	3710      	adds	r7, #16
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}

08000d80 <SH1106_Clear>:

void SH1106_Clear(SH1106_HandleTypeDef *hdev) {
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b082      	sub	sp, #8
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
    memset(hdev->buffer, 0, sizeof(hdev->buffer));
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	3304      	adds	r3, #4
 8000d8c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d90:	2100      	movs	r1, #0
 8000d92:	4618      	mov	r0, r3
 8000d94:	f002 fed6 	bl	8003b44 <memset>
}
 8000d98:	bf00      	nop
 8000d9a:	3708      	adds	r7, #8
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}

08000da0 <SH1106_DrawChar>:

void SH1106_DrawChar(SH1106_HandleTypeDef *hdev, char ch, uint8_t x, uint8_t y, uint8_t size) {
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b084      	sub	sp, #16
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
 8000da8:	4608      	mov	r0, r1
 8000daa:	4611      	mov	r1, r2
 8000dac:	461a      	mov	r2, r3
 8000dae:	4603      	mov	r3, r0
 8000db0:	70fb      	strb	r3, [r7, #3]
 8000db2:	460b      	mov	r3, r1
 8000db4:	70bb      	strb	r3, [r7, #2]
 8000db6:	4613      	mov	r3, r2
 8000db8:	707b      	strb	r3, [r7, #1]
    uint8_t i, j;
    for(i = 0; i < 5; i++) {
 8000dba:	2300      	movs	r3, #0
 8000dbc:	73fb      	strb	r3, [r7, #15]
 8000dbe:	e089      	b.n	8000ed4 <SH1106_DrawChar+0x134>
        uint8_t c = Font_7x10.data[(ch - 32) * 5 + i];
 8000dc0:	4b49      	ldr	r3, [pc, #292]	@ (8000ee8 <SH1106_DrawChar+0x148>)
 8000dc2:	6859      	ldr	r1, [r3, #4]
 8000dc4:	78fb      	ldrb	r3, [r7, #3]
 8000dc6:	f1a3 0220 	sub.w	r2, r3, #32
 8000dca:	4613      	mov	r3, r2
 8000dcc:	009b      	lsls	r3, r3, #2
 8000dce:	441a      	add	r2, r3
 8000dd0:	7bfb      	ldrb	r3, [r7, #15]
 8000dd2:	4413      	add	r3, r2
 8000dd4:	005b      	lsls	r3, r3, #1
 8000dd6:	440b      	add	r3, r1
 8000dd8:	881b      	ldrh	r3, [r3, #0]
 8000dda:	737b      	strb	r3, [r7, #13]
        for(j = 0; j < 8; j++) {
 8000ddc:	2300      	movs	r3, #0
 8000dde:	73bb      	strb	r3, [r7, #14]
 8000de0:	e072      	b.n	8000ec8 <SH1106_DrawChar+0x128>
            if((c >> j) & 0x01) {
 8000de2:	7b7a      	ldrb	r2, [r7, #13]
 8000de4:	7bbb      	ldrb	r3, [r7, #14]
 8000de6:	fa42 f303 	asr.w	r3, r2, r3
 8000dea:	f003 0301 	and.w	r3, r3, #1
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d067      	beq.n	8000ec2 <SH1106_DrawChar+0x122>
                if(size == 1) {
 8000df2:	7e3b      	ldrb	r3, [r7, #24]
 8000df4:	2b01      	cmp	r3, #1
 8000df6:	d10c      	bne.n	8000e12 <SH1106_DrawChar+0x72>
                    SH1106_DrawPixel(hdev, x + i, y + j, 1);
 8000df8:	78ba      	ldrb	r2, [r7, #2]
 8000dfa:	7bfb      	ldrb	r3, [r7, #15]
 8000dfc:	4413      	add	r3, r2
 8000dfe:	b2d9      	uxtb	r1, r3
 8000e00:	787a      	ldrb	r2, [r7, #1]
 8000e02:	7bbb      	ldrb	r3, [r7, #14]
 8000e04:	4413      	add	r3, r2
 8000e06:	b2da      	uxtb	r2, r3
 8000e08:	2301      	movs	r3, #1
 8000e0a:	6878      	ldr	r0, [r7, #4]
 8000e0c:	f7ff ff32 	bl	8000c74 <SH1106_DrawPixel>
 8000e10:	e057      	b.n	8000ec2 <SH1106_DrawChar+0x122>
                } else {
                    // Draw scaled pixel
                    SH1106_DrawPixel(hdev, x + i * size, y + j * size, 1);
 8000e12:	7bfa      	ldrb	r2, [r7, #15]
 8000e14:	7e3b      	ldrb	r3, [r7, #24]
 8000e16:	fb12 f303 	smulbb	r3, r2, r3
 8000e1a:	b2da      	uxtb	r2, r3
 8000e1c:	78bb      	ldrb	r3, [r7, #2]
 8000e1e:	4413      	add	r3, r2
 8000e20:	b2d9      	uxtb	r1, r3
 8000e22:	7bba      	ldrb	r2, [r7, #14]
 8000e24:	7e3b      	ldrb	r3, [r7, #24]
 8000e26:	fb12 f303 	smulbb	r3, r2, r3
 8000e2a:	b2da      	uxtb	r2, r3
 8000e2c:	787b      	ldrb	r3, [r7, #1]
 8000e2e:	4413      	add	r3, r2
 8000e30:	b2da      	uxtb	r2, r3
 8000e32:	2301      	movs	r3, #1
 8000e34:	6878      	ldr	r0, [r7, #4]
 8000e36:	f7ff ff1d 	bl	8000c74 <SH1106_DrawPixel>
                    SH1106_DrawPixel(hdev, x + i * size + 1, y + j * size, 1);
 8000e3a:	7bfa      	ldrb	r2, [r7, #15]
 8000e3c:	7e3b      	ldrb	r3, [r7, #24]
 8000e3e:	fb12 f303 	smulbb	r3, r2, r3
 8000e42:	b2da      	uxtb	r2, r3
 8000e44:	78bb      	ldrb	r3, [r7, #2]
 8000e46:	4413      	add	r3, r2
 8000e48:	b2db      	uxtb	r3, r3
 8000e4a:	3301      	adds	r3, #1
 8000e4c:	b2d9      	uxtb	r1, r3
 8000e4e:	7bba      	ldrb	r2, [r7, #14]
 8000e50:	7e3b      	ldrb	r3, [r7, #24]
 8000e52:	fb12 f303 	smulbb	r3, r2, r3
 8000e56:	b2da      	uxtb	r2, r3
 8000e58:	787b      	ldrb	r3, [r7, #1]
 8000e5a:	4413      	add	r3, r2
 8000e5c:	b2da      	uxtb	r2, r3
 8000e5e:	2301      	movs	r3, #1
 8000e60:	6878      	ldr	r0, [r7, #4]
 8000e62:	f7ff ff07 	bl	8000c74 <SH1106_DrawPixel>
                    SH1106_DrawPixel(hdev, x + i * size, y + j * size + 1, 1);
 8000e66:	7bfa      	ldrb	r2, [r7, #15]
 8000e68:	7e3b      	ldrb	r3, [r7, #24]
 8000e6a:	fb12 f303 	smulbb	r3, r2, r3
 8000e6e:	b2da      	uxtb	r2, r3
 8000e70:	78bb      	ldrb	r3, [r7, #2]
 8000e72:	4413      	add	r3, r2
 8000e74:	b2d9      	uxtb	r1, r3
 8000e76:	7bba      	ldrb	r2, [r7, #14]
 8000e78:	7e3b      	ldrb	r3, [r7, #24]
 8000e7a:	fb12 f303 	smulbb	r3, r2, r3
 8000e7e:	b2da      	uxtb	r2, r3
 8000e80:	787b      	ldrb	r3, [r7, #1]
 8000e82:	4413      	add	r3, r2
 8000e84:	b2db      	uxtb	r3, r3
 8000e86:	3301      	adds	r3, #1
 8000e88:	b2da      	uxtb	r2, r3
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	6878      	ldr	r0, [r7, #4]
 8000e8e:	f7ff fef1 	bl	8000c74 <SH1106_DrawPixel>
                    SH1106_DrawPixel(hdev, x + i * size + 1, y + j * size + 1, 1);
 8000e92:	7bfa      	ldrb	r2, [r7, #15]
 8000e94:	7e3b      	ldrb	r3, [r7, #24]
 8000e96:	fb12 f303 	smulbb	r3, r2, r3
 8000e9a:	b2da      	uxtb	r2, r3
 8000e9c:	78bb      	ldrb	r3, [r7, #2]
 8000e9e:	4413      	add	r3, r2
 8000ea0:	b2db      	uxtb	r3, r3
 8000ea2:	3301      	adds	r3, #1
 8000ea4:	b2d9      	uxtb	r1, r3
 8000ea6:	7bba      	ldrb	r2, [r7, #14]
 8000ea8:	7e3b      	ldrb	r3, [r7, #24]
 8000eaa:	fb12 f303 	smulbb	r3, r2, r3
 8000eae:	b2da      	uxtb	r2, r3
 8000eb0:	787b      	ldrb	r3, [r7, #1]
 8000eb2:	4413      	add	r3, r2
 8000eb4:	b2db      	uxtb	r3, r3
 8000eb6:	3301      	adds	r3, #1
 8000eb8:	b2da      	uxtb	r2, r3
 8000eba:	2301      	movs	r3, #1
 8000ebc:	6878      	ldr	r0, [r7, #4]
 8000ebe:	f7ff fed9 	bl	8000c74 <SH1106_DrawPixel>
        for(j = 0; j < 8; j++) {
 8000ec2:	7bbb      	ldrb	r3, [r7, #14]
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	73bb      	strb	r3, [r7, #14]
 8000ec8:	7bbb      	ldrb	r3, [r7, #14]
 8000eca:	2b07      	cmp	r3, #7
 8000ecc:	d989      	bls.n	8000de2 <SH1106_DrawChar+0x42>
    for(i = 0; i < 5; i++) {
 8000ece:	7bfb      	ldrb	r3, [r7, #15]
 8000ed0:	3301      	adds	r3, #1
 8000ed2:	73fb      	strb	r3, [r7, #15]
 8000ed4:	7bfb      	ldrb	r3, [r7, #15]
 8000ed6:	2b04      	cmp	r3, #4
 8000ed8:	f67f af72 	bls.w	8000dc0 <SH1106_DrawChar+0x20>
                }
            }
        }
    }
}
 8000edc:	bf00      	nop
 8000ede:	bf00      	nop
 8000ee0:	3710      	adds	r7, #16
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	20000000 	.word	0x20000000

08000eec <SH1106_DrawString>:

void SH1106_DrawString(SH1106_HandleTypeDef *hdev, char *str, uint8_t x, uint8_t y, uint8_t size) {
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b086      	sub	sp, #24
 8000ef0:	af02      	add	r7, sp, #8
 8000ef2:	60f8      	str	r0, [r7, #12]
 8000ef4:	60b9      	str	r1, [r7, #8]
 8000ef6:	4611      	mov	r1, r2
 8000ef8:	461a      	mov	r2, r3
 8000efa:	460b      	mov	r3, r1
 8000efc:	71fb      	strb	r3, [r7, #7]
 8000efe:	4613      	mov	r3, r2
 8000f00:	71bb      	strb	r3, [r7, #6]
    while(*str) {
 8000f02:	e015      	b.n	8000f30 <SH1106_DrawString+0x44>
        SH1106_DrawChar(hdev, *str, x, y, size);
 8000f04:	68bb      	ldr	r3, [r7, #8]
 8000f06:	7819      	ldrb	r1, [r3, #0]
 8000f08:	79b8      	ldrb	r0, [r7, #6]
 8000f0a:	79fa      	ldrb	r2, [r7, #7]
 8000f0c:	7e3b      	ldrb	r3, [r7, #24]
 8000f0e:	9300      	str	r3, [sp, #0]
 8000f10:	4603      	mov	r3, r0
 8000f12:	68f8      	ldr	r0, [r7, #12]
 8000f14:	f7ff ff44 	bl	8000da0 <SH1106_DrawChar>
        x += 6 * size;
 8000f18:	7e3b      	ldrb	r3, [r7, #24]
 8000f1a:	461a      	mov	r2, r3
 8000f1c:	0052      	lsls	r2, r2, #1
 8000f1e:	4413      	add	r3, r2
 8000f20:	005b      	lsls	r3, r3, #1
 8000f22:	b2da      	uxtb	r2, r3
 8000f24:	79fb      	ldrb	r3, [r7, #7]
 8000f26:	4413      	add	r3, r2
 8000f28:	71fb      	strb	r3, [r7, #7]
        str++;
 8000f2a:	68bb      	ldr	r3, [r7, #8]
 8000f2c:	3301      	adds	r3, #1
 8000f2e:	60bb      	str	r3, [r7, #8]
    while(*str) {
 8000f30:	68bb      	ldr	r3, [r7, #8]
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d1e5      	bne.n	8000f04 <SH1106_DrawString+0x18>
    }
}
 8000f38:	bf00      	nop
 8000f3a:	bf00      	nop
 8000f3c:	3710      	adds	r7, #16
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
	...

08000f44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b083      	sub	sp, #12
 8000f48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	607b      	str	r3, [r7, #4]
 8000f4e:	4b10      	ldr	r3, [pc, #64]	@ (8000f90 <HAL_MspInit+0x4c>)
 8000f50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f52:	4a0f      	ldr	r2, [pc, #60]	@ (8000f90 <HAL_MspInit+0x4c>)
 8000f54:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f58:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f5a:	4b0d      	ldr	r3, [pc, #52]	@ (8000f90 <HAL_MspInit+0x4c>)
 8000f5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f62:	607b      	str	r3, [r7, #4]
 8000f64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f66:	2300      	movs	r3, #0
 8000f68:	603b      	str	r3, [r7, #0]
 8000f6a:	4b09      	ldr	r3, [pc, #36]	@ (8000f90 <HAL_MspInit+0x4c>)
 8000f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f6e:	4a08      	ldr	r2, [pc, #32]	@ (8000f90 <HAL_MspInit+0x4c>)
 8000f70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f74:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f76:	4b06      	ldr	r3, [pc, #24]	@ (8000f90 <HAL_MspInit+0x4c>)
 8000f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f7e:	603b      	str	r3, [r7, #0]
 8000f80:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f82:	bf00      	nop
 8000f84:	370c      	adds	r7, #12
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	40023800 	.word	0x40023800

08000f94 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b08a      	sub	sp, #40	@ 0x28
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f9c:	f107 0314 	add.w	r3, r7, #20
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	601a      	str	r2, [r3, #0]
 8000fa4:	605a      	str	r2, [r3, #4]
 8000fa6:	609a      	str	r2, [r3, #8]
 8000fa8:	60da      	str	r2, [r3, #12]
 8000faa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4a19      	ldr	r2, [pc, #100]	@ (8001018 <HAL_I2C_MspInit+0x84>)
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	d12c      	bne.n	8001010 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	613b      	str	r3, [r7, #16]
 8000fba:	4b18      	ldr	r3, [pc, #96]	@ (800101c <HAL_I2C_MspInit+0x88>)
 8000fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fbe:	4a17      	ldr	r2, [pc, #92]	@ (800101c <HAL_I2C_MspInit+0x88>)
 8000fc0:	f043 0302 	orr.w	r3, r3, #2
 8000fc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fc6:	4b15      	ldr	r3, [pc, #84]	@ (800101c <HAL_I2C_MspInit+0x88>)
 8000fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fca:	f003 0302 	and.w	r3, r3, #2
 8000fce:	613b      	str	r3, [r7, #16]
 8000fd0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000fd2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000fd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000fd8:	2312      	movs	r3, #18
 8000fda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fe0:	2303      	movs	r3, #3
 8000fe2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000fe4:	2304      	movs	r3, #4
 8000fe6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fe8:	f107 0314 	add.w	r3, r7, #20
 8000fec:	4619      	mov	r1, r3
 8000fee:	480c      	ldr	r0, [pc, #48]	@ (8001020 <HAL_I2C_MspInit+0x8c>)
 8000ff0:	f000 fa74 	bl	80014dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	60fb      	str	r3, [r7, #12]
 8000ff8:	4b08      	ldr	r3, [pc, #32]	@ (800101c <HAL_I2C_MspInit+0x88>)
 8000ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ffc:	4a07      	ldr	r2, [pc, #28]	@ (800101c <HAL_I2C_MspInit+0x88>)
 8000ffe:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001002:	6413      	str	r3, [r2, #64]	@ 0x40
 8001004:	4b05      	ldr	r3, [pc, #20]	@ (800101c <HAL_I2C_MspInit+0x88>)
 8001006:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001008:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800100c:	60fb      	str	r3, [r7, #12]
 800100e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001010:	bf00      	nop
 8001012:	3728      	adds	r7, #40	@ 0x28
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	40005400 	.word	0x40005400
 800101c:	40023800 	.word	0x40023800
 8001020:	40020400 	.word	0x40020400

08001024 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b08e      	sub	sp, #56	@ 0x38
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800102c:	2300      	movs	r3, #0
 800102e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001030:	2300      	movs	r3, #0
 8001032:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001034:	2300      	movs	r3, #0
 8001036:	60fb      	str	r3, [r7, #12]
 8001038:	4b33      	ldr	r3, [pc, #204]	@ (8001108 <HAL_InitTick+0xe4>)
 800103a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800103c:	4a32      	ldr	r2, [pc, #200]	@ (8001108 <HAL_InitTick+0xe4>)
 800103e:	f043 0310 	orr.w	r3, r3, #16
 8001042:	6413      	str	r3, [r2, #64]	@ 0x40
 8001044:	4b30      	ldr	r3, [pc, #192]	@ (8001108 <HAL_InitTick+0xe4>)
 8001046:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001048:	f003 0310 	and.w	r3, r3, #16
 800104c:	60fb      	str	r3, [r7, #12]
 800104e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001050:	f107 0210 	add.w	r2, r7, #16
 8001054:	f107 0314 	add.w	r3, r7, #20
 8001058:	4611      	mov	r1, r2
 800105a:	4618      	mov	r0, r3
 800105c:	f001 fcec 	bl	8002a38 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001060:	6a3b      	ldr	r3, [r7, #32]
 8001062:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001064:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001066:	2b00      	cmp	r3, #0
 8001068:	d103      	bne.n	8001072 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800106a:	f001 fcd1 	bl	8002a10 <HAL_RCC_GetPCLK1Freq>
 800106e:	6378      	str	r0, [r7, #52]	@ 0x34
 8001070:	e004      	b.n	800107c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001072:	f001 fccd 	bl	8002a10 <HAL_RCC_GetPCLK1Freq>
 8001076:	4603      	mov	r3, r0
 8001078:	005b      	lsls	r3, r3, #1
 800107a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800107c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800107e:	4a23      	ldr	r2, [pc, #140]	@ (800110c <HAL_InitTick+0xe8>)
 8001080:	fba2 2303 	umull	r2, r3, r2, r3
 8001084:	0c9b      	lsrs	r3, r3, #18
 8001086:	3b01      	subs	r3, #1
 8001088:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800108a:	4b21      	ldr	r3, [pc, #132]	@ (8001110 <HAL_InitTick+0xec>)
 800108c:	4a21      	ldr	r2, [pc, #132]	@ (8001114 <HAL_InitTick+0xf0>)
 800108e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001090:	4b1f      	ldr	r3, [pc, #124]	@ (8001110 <HAL_InitTick+0xec>)
 8001092:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001096:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001098:	4a1d      	ldr	r2, [pc, #116]	@ (8001110 <HAL_InitTick+0xec>)
 800109a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800109c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800109e:	4b1c      	ldr	r3, [pc, #112]	@ (8001110 <HAL_InitTick+0xec>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010a4:	4b1a      	ldr	r3, [pc, #104]	@ (8001110 <HAL_InitTick+0xec>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010aa:	4b19      	ldr	r3, [pc, #100]	@ (8001110 <HAL_InitTick+0xec>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80010b0:	4817      	ldr	r0, [pc, #92]	@ (8001110 <HAL_InitTick+0xec>)
 80010b2:	f002 f9c1 	bl	8003438 <HAL_TIM_Base_Init>
 80010b6:	4603      	mov	r3, r0
 80010b8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80010bc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d11b      	bne.n	80010fc <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80010c4:	4812      	ldr	r0, [pc, #72]	@ (8001110 <HAL_InitTick+0xec>)
 80010c6:	f002 fa11 	bl	80034ec <HAL_TIM_Base_Start_IT>
 80010ca:	4603      	mov	r3, r0
 80010cc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80010d0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d111      	bne.n	80010fc <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80010d8:	2036      	movs	r0, #54	@ 0x36
 80010da:	f000 f9f1 	bl	80014c0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	2b0f      	cmp	r3, #15
 80010e2:	d808      	bhi.n	80010f6 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80010e4:	2200      	movs	r2, #0
 80010e6:	6879      	ldr	r1, [r7, #4]
 80010e8:	2036      	movs	r0, #54	@ 0x36
 80010ea:	f000 f9cd 	bl	8001488 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80010ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001118 <HAL_InitTick+0xf4>)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	6013      	str	r3, [r2, #0]
 80010f4:	e002      	b.n	80010fc <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80010f6:	2301      	movs	r3, #1
 80010f8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80010fc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001100:	4618      	mov	r0, r3
 8001102:	3738      	adds	r7, #56	@ 0x38
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	40023800 	.word	0x40023800
 800110c:	431bde83 	.word	0x431bde83
 8001110:	200002ec 	.word	0x200002ec
 8001114:	40001000 	.word	0x40001000
 8001118:	2000000c 	.word	0x2000000c

0800111c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001120:	bf00      	nop
 8001122:	e7fd      	b.n	8001120 <NMI_Handler+0x4>

08001124 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001128:	bf00      	nop
 800112a:	e7fd      	b.n	8001128 <HardFault_Handler+0x4>

0800112c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001130:	bf00      	nop
 8001132:	e7fd      	b.n	8001130 <MemManage_Handler+0x4>

08001134 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001138:	bf00      	nop
 800113a:	e7fd      	b.n	8001138 <BusFault_Handler+0x4>

0800113c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001140:	bf00      	nop
 8001142:	e7fd      	b.n	8001140 <UsageFault_Handler+0x4>

08001144 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001148:	bf00      	nop
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr

08001152 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001152:	b480      	push	{r7}
 8001154:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001156:	bf00      	nop
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr

08001160 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001164:	bf00      	nop
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr

0800116e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800116e:	b480      	push	{r7}
 8001170:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001172:	bf00      	nop
 8001174:	46bd      	mov	sp, r7
 8001176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117a:	4770      	bx	lr

0800117c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001180:	4802      	ldr	r0, [pc, #8]	@ (800118c <TIM6_DAC_IRQHandler+0x10>)
 8001182:	f002 fa23 	bl	80035cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001186:	bf00      	nop
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	200002ec 	.word	0x200002ec

08001190 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b086      	sub	sp, #24
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001198:	4a14      	ldr	r2, [pc, #80]	@ (80011ec <_sbrk+0x5c>)
 800119a:	4b15      	ldr	r3, [pc, #84]	@ (80011f0 <_sbrk+0x60>)
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011a4:	4b13      	ldr	r3, [pc, #76]	@ (80011f4 <_sbrk+0x64>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d102      	bne.n	80011b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011ac:	4b11      	ldr	r3, [pc, #68]	@ (80011f4 <_sbrk+0x64>)
 80011ae:	4a12      	ldr	r2, [pc, #72]	@ (80011f8 <_sbrk+0x68>)
 80011b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011b2:	4b10      	ldr	r3, [pc, #64]	@ (80011f4 <_sbrk+0x64>)
 80011b4:	681a      	ldr	r2, [r3, #0]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	4413      	add	r3, r2
 80011ba:	693a      	ldr	r2, [r7, #16]
 80011bc:	429a      	cmp	r2, r3
 80011be:	d207      	bcs.n	80011d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011c0:	f002 fcd8 	bl	8003b74 <__errno>
 80011c4:	4603      	mov	r3, r0
 80011c6:	220c      	movs	r2, #12
 80011c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011ca:	f04f 33ff 	mov.w	r3, #4294967295
 80011ce:	e009      	b.n	80011e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011d0:	4b08      	ldr	r3, [pc, #32]	@ (80011f4 <_sbrk+0x64>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011d6:	4b07      	ldr	r3, [pc, #28]	@ (80011f4 <_sbrk+0x64>)
 80011d8:	681a      	ldr	r2, [r3, #0]
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	4413      	add	r3, r2
 80011de:	4a05      	ldr	r2, [pc, #20]	@ (80011f4 <_sbrk+0x64>)
 80011e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011e2:	68fb      	ldr	r3, [r7, #12]
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	3718      	adds	r7, #24
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	20020000 	.word	0x20020000
 80011f0:	00000400 	.word	0x00000400
 80011f4:	20000334 	.word	0x20000334
 80011f8:	20000488 	.word	0x20000488

080011fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001200:	4b06      	ldr	r3, [pc, #24]	@ (800121c <SystemInit+0x20>)
 8001202:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001206:	4a05      	ldr	r2, [pc, #20]	@ (800121c <SystemInit+0x20>)
 8001208:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800120c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001210:	bf00      	nop
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop
 800121c:	e000ed00 	.word	0xe000ed00

08001220 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001220:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001258 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001224:	f7ff ffea 	bl	80011fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001228:	480c      	ldr	r0, [pc, #48]	@ (800125c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800122a:	490d      	ldr	r1, [pc, #52]	@ (8001260 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800122c:	4a0d      	ldr	r2, [pc, #52]	@ (8001264 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800122e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001230:	e002      	b.n	8001238 <LoopCopyDataInit>

08001232 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001232:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001234:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001236:	3304      	adds	r3, #4

08001238 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001238:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800123a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800123c:	d3f9      	bcc.n	8001232 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800123e:	4a0a      	ldr	r2, [pc, #40]	@ (8001268 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001240:	4c0a      	ldr	r4, [pc, #40]	@ (800126c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001242:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001244:	e001      	b.n	800124a <LoopFillZerobss>

08001246 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001246:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001248:	3204      	adds	r2, #4

0800124a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800124a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800124c:	d3fb      	bcc.n	8001246 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800124e:	f002 fc97 	bl	8003b80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001252:	f7ff f9c3 	bl	80005dc <main>
  bx  lr    
 8001256:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001258:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800125c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001260:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001264:	0800483c 	.word	0x0800483c
  ldr r2, =_sbss
 8001268:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 800126c:	20000484 	.word	0x20000484

08001270 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001270:	e7fe      	b.n	8001270 <ADC_IRQHandler>
	...

08001274 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001278:	4b0e      	ldr	r3, [pc, #56]	@ (80012b4 <HAL_Init+0x40>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a0d      	ldr	r2, [pc, #52]	@ (80012b4 <HAL_Init+0x40>)
 800127e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001282:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001284:	4b0b      	ldr	r3, [pc, #44]	@ (80012b4 <HAL_Init+0x40>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a0a      	ldr	r2, [pc, #40]	@ (80012b4 <HAL_Init+0x40>)
 800128a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800128e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001290:	4b08      	ldr	r3, [pc, #32]	@ (80012b4 <HAL_Init+0x40>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4a07      	ldr	r2, [pc, #28]	@ (80012b4 <HAL_Init+0x40>)
 8001296:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800129a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800129c:	2003      	movs	r0, #3
 800129e:	f000 f8e8 	bl	8001472 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012a2:	200f      	movs	r0, #15
 80012a4:	f7ff febe 	bl	8001024 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012a8:	f7ff fe4c 	bl	8000f44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012ac:	2300      	movs	r3, #0
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	40023c00 	.word	0x40023c00

080012b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0
  return uwTick;
 80012bc:	4b03      	ldr	r3, [pc, #12]	@ (80012cc <HAL_GetTick+0x14>)
 80012be:	681b      	ldr	r3, [r3, #0]
}
 80012c0:	4618      	mov	r0, r3
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr
 80012ca:	bf00      	nop
 80012cc:	20000338 	.word	0x20000338

080012d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b084      	sub	sp, #16
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012d8:	f7ff ffee 	bl	80012b8 <HAL_GetTick>
 80012dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012e8:	d005      	beq.n	80012f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001314 <HAL_Delay+0x44>)
 80012ec:	781b      	ldrb	r3, [r3, #0]
 80012ee:	461a      	mov	r2, r3
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	4413      	add	r3, r2
 80012f4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80012f6:	bf00      	nop
 80012f8:	f7ff ffde 	bl	80012b8 <HAL_GetTick>
 80012fc:	4602      	mov	r2, r0
 80012fe:	68bb      	ldr	r3, [r7, #8]
 8001300:	1ad3      	subs	r3, r2, r3
 8001302:	68fa      	ldr	r2, [r7, #12]
 8001304:	429a      	cmp	r2, r3
 8001306:	d8f7      	bhi.n	80012f8 <HAL_Delay+0x28>
  {
  }
}
 8001308:	bf00      	nop
 800130a:	bf00      	nop
 800130c:	3710      	adds	r7, #16
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	20000010 	.word	0x20000010

08001318 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001318:	b480      	push	{r7}
 800131a:	b085      	sub	sp, #20
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	f003 0307 	and.w	r3, r3, #7
 8001326:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001328:	4b0c      	ldr	r3, [pc, #48]	@ (800135c <__NVIC_SetPriorityGrouping+0x44>)
 800132a:	68db      	ldr	r3, [r3, #12]
 800132c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800132e:	68ba      	ldr	r2, [r7, #8]
 8001330:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001334:	4013      	ands	r3, r2
 8001336:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800133c:	68bb      	ldr	r3, [r7, #8]
 800133e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001340:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001344:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001348:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800134a:	4a04      	ldr	r2, [pc, #16]	@ (800135c <__NVIC_SetPriorityGrouping+0x44>)
 800134c:	68bb      	ldr	r3, [r7, #8]
 800134e:	60d3      	str	r3, [r2, #12]
}
 8001350:	bf00      	nop
 8001352:	3714      	adds	r7, #20
 8001354:	46bd      	mov	sp, r7
 8001356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135a:	4770      	bx	lr
 800135c:	e000ed00 	.word	0xe000ed00

08001360 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001364:	4b04      	ldr	r3, [pc, #16]	@ (8001378 <__NVIC_GetPriorityGrouping+0x18>)
 8001366:	68db      	ldr	r3, [r3, #12]
 8001368:	0a1b      	lsrs	r3, r3, #8
 800136a:	f003 0307 	and.w	r3, r3, #7
}
 800136e:	4618      	mov	r0, r3
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr
 8001378:	e000ed00 	.word	0xe000ed00

0800137c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800137c:	b480      	push	{r7}
 800137e:	b083      	sub	sp, #12
 8001380:	af00      	add	r7, sp, #0
 8001382:	4603      	mov	r3, r0
 8001384:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001386:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800138a:	2b00      	cmp	r3, #0
 800138c:	db0b      	blt.n	80013a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800138e:	79fb      	ldrb	r3, [r7, #7]
 8001390:	f003 021f 	and.w	r2, r3, #31
 8001394:	4907      	ldr	r1, [pc, #28]	@ (80013b4 <__NVIC_EnableIRQ+0x38>)
 8001396:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800139a:	095b      	lsrs	r3, r3, #5
 800139c:	2001      	movs	r0, #1
 800139e:	fa00 f202 	lsl.w	r2, r0, r2
 80013a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80013a6:	bf00      	nop
 80013a8:	370c      	adds	r7, #12
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr
 80013b2:	bf00      	nop
 80013b4:	e000e100 	.word	0xe000e100

080013b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0
 80013be:	4603      	mov	r3, r0
 80013c0:	6039      	str	r1, [r7, #0]
 80013c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	db0a      	blt.n	80013e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	b2da      	uxtb	r2, r3
 80013d0:	490c      	ldr	r1, [pc, #48]	@ (8001404 <__NVIC_SetPriority+0x4c>)
 80013d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d6:	0112      	lsls	r2, r2, #4
 80013d8:	b2d2      	uxtb	r2, r2
 80013da:	440b      	add	r3, r1
 80013dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013e0:	e00a      	b.n	80013f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	b2da      	uxtb	r2, r3
 80013e6:	4908      	ldr	r1, [pc, #32]	@ (8001408 <__NVIC_SetPriority+0x50>)
 80013e8:	79fb      	ldrb	r3, [r7, #7]
 80013ea:	f003 030f 	and.w	r3, r3, #15
 80013ee:	3b04      	subs	r3, #4
 80013f0:	0112      	lsls	r2, r2, #4
 80013f2:	b2d2      	uxtb	r2, r2
 80013f4:	440b      	add	r3, r1
 80013f6:	761a      	strb	r2, [r3, #24]
}
 80013f8:	bf00      	nop
 80013fa:	370c      	adds	r7, #12
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr
 8001404:	e000e100 	.word	0xe000e100
 8001408:	e000ed00 	.word	0xe000ed00

0800140c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800140c:	b480      	push	{r7}
 800140e:	b089      	sub	sp, #36	@ 0x24
 8001410:	af00      	add	r7, sp, #0
 8001412:	60f8      	str	r0, [r7, #12]
 8001414:	60b9      	str	r1, [r7, #8]
 8001416:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	f003 0307 	and.w	r3, r3, #7
 800141e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001420:	69fb      	ldr	r3, [r7, #28]
 8001422:	f1c3 0307 	rsb	r3, r3, #7
 8001426:	2b04      	cmp	r3, #4
 8001428:	bf28      	it	cs
 800142a:	2304      	movcs	r3, #4
 800142c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800142e:	69fb      	ldr	r3, [r7, #28]
 8001430:	3304      	adds	r3, #4
 8001432:	2b06      	cmp	r3, #6
 8001434:	d902      	bls.n	800143c <NVIC_EncodePriority+0x30>
 8001436:	69fb      	ldr	r3, [r7, #28]
 8001438:	3b03      	subs	r3, #3
 800143a:	e000      	b.n	800143e <NVIC_EncodePriority+0x32>
 800143c:	2300      	movs	r3, #0
 800143e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001440:	f04f 32ff 	mov.w	r2, #4294967295
 8001444:	69bb      	ldr	r3, [r7, #24]
 8001446:	fa02 f303 	lsl.w	r3, r2, r3
 800144a:	43da      	mvns	r2, r3
 800144c:	68bb      	ldr	r3, [r7, #8]
 800144e:	401a      	ands	r2, r3
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001454:	f04f 31ff 	mov.w	r1, #4294967295
 8001458:	697b      	ldr	r3, [r7, #20]
 800145a:	fa01 f303 	lsl.w	r3, r1, r3
 800145e:	43d9      	mvns	r1, r3
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001464:	4313      	orrs	r3, r2
         );
}
 8001466:	4618      	mov	r0, r3
 8001468:	3724      	adds	r7, #36	@ 0x24
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr

08001472 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001472:	b580      	push	{r7, lr}
 8001474:	b082      	sub	sp, #8
 8001476:	af00      	add	r7, sp, #0
 8001478:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800147a:	6878      	ldr	r0, [r7, #4]
 800147c:	f7ff ff4c 	bl	8001318 <__NVIC_SetPriorityGrouping>
}
 8001480:	bf00      	nop
 8001482:	3708      	adds	r7, #8
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}

08001488 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001488:	b580      	push	{r7, lr}
 800148a:	b086      	sub	sp, #24
 800148c:	af00      	add	r7, sp, #0
 800148e:	4603      	mov	r3, r0
 8001490:	60b9      	str	r1, [r7, #8]
 8001492:	607a      	str	r2, [r7, #4]
 8001494:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001496:	2300      	movs	r3, #0
 8001498:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800149a:	f7ff ff61 	bl	8001360 <__NVIC_GetPriorityGrouping>
 800149e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014a0:	687a      	ldr	r2, [r7, #4]
 80014a2:	68b9      	ldr	r1, [r7, #8]
 80014a4:	6978      	ldr	r0, [r7, #20]
 80014a6:	f7ff ffb1 	bl	800140c <NVIC_EncodePriority>
 80014aa:	4602      	mov	r2, r0
 80014ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014b0:	4611      	mov	r1, r2
 80014b2:	4618      	mov	r0, r3
 80014b4:	f7ff ff80 	bl	80013b8 <__NVIC_SetPriority>
}
 80014b8:	bf00      	nop
 80014ba:	3718      	adds	r7, #24
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}

080014c0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	4603      	mov	r3, r0
 80014c8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ce:	4618      	mov	r0, r3
 80014d0:	f7ff ff54 	bl	800137c <__NVIC_EnableIRQ>
}
 80014d4:	bf00      	nop
 80014d6:	3708      	adds	r7, #8
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}

080014dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014dc:	b480      	push	{r7}
 80014de:	b089      	sub	sp, #36	@ 0x24
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
 80014e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80014e6:	2300      	movs	r3, #0
 80014e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80014ea:	2300      	movs	r3, #0
 80014ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80014ee:	2300      	movs	r3, #0
 80014f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014f2:	2300      	movs	r3, #0
 80014f4:	61fb      	str	r3, [r7, #28]
 80014f6:	e165      	b.n	80017c4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80014f8:	2201      	movs	r2, #1
 80014fa:	69fb      	ldr	r3, [r7, #28]
 80014fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001500:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	697a      	ldr	r2, [r7, #20]
 8001508:	4013      	ands	r3, r2
 800150a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800150c:	693a      	ldr	r2, [r7, #16]
 800150e:	697b      	ldr	r3, [r7, #20]
 8001510:	429a      	cmp	r2, r3
 8001512:	f040 8154 	bne.w	80017be <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	f003 0303 	and.w	r3, r3, #3
 800151e:	2b01      	cmp	r3, #1
 8001520:	d005      	beq.n	800152e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	685b      	ldr	r3, [r3, #4]
 8001526:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800152a:	2b02      	cmp	r3, #2
 800152c:	d130      	bne.n	8001590 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	689b      	ldr	r3, [r3, #8]
 8001532:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001534:	69fb      	ldr	r3, [r7, #28]
 8001536:	005b      	lsls	r3, r3, #1
 8001538:	2203      	movs	r2, #3
 800153a:	fa02 f303 	lsl.w	r3, r2, r3
 800153e:	43db      	mvns	r3, r3
 8001540:	69ba      	ldr	r2, [r7, #24]
 8001542:	4013      	ands	r3, r2
 8001544:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	68da      	ldr	r2, [r3, #12]
 800154a:	69fb      	ldr	r3, [r7, #28]
 800154c:	005b      	lsls	r3, r3, #1
 800154e:	fa02 f303 	lsl.w	r3, r2, r3
 8001552:	69ba      	ldr	r2, [r7, #24]
 8001554:	4313      	orrs	r3, r2
 8001556:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	69ba      	ldr	r2, [r7, #24]
 800155c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001564:	2201      	movs	r2, #1
 8001566:	69fb      	ldr	r3, [r7, #28]
 8001568:	fa02 f303 	lsl.w	r3, r2, r3
 800156c:	43db      	mvns	r3, r3
 800156e:	69ba      	ldr	r2, [r7, #24]
 8001570:	4013      	ands	r3, r2
 8001572:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	091b      	lsrs	r3, r3, #4
 800157a:	f003 0201 	and.w	r2, r3, #1
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	fa02 f303 	lsl.w	r3, r2, r3
 8001584:	69ba      	ldr	r2, [r7, #24]
 8001586:	4313      	orrs	r3, r2
 8001588:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	69ba      	ldr	r2, [r7, #24]
 800158e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	f003 0303 	and.w	r3, r3, #3
 8001598:	2b03      	cmp	r3, #3
 800159a:	d017      	beq.n	80015cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	68db      	ldr	r3, [r3, #12]
 80015a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80015a2:	69fb      	ldr	r3, [r7, #28]
 80015a4:	005b      	lsls	r3, r3, #1
 80015a6:	2203      	movs	r2, #3
 80015a8:	fa02 f303 	lsl.w	r3, r2, r3
 80015ac:	43db      	mvns	r3, r3
 80015ae:	69ba      	ldr	r2, [r7, #24]
 80015b0:	4013      	ands	r3, r2
 80015b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	689a      	ldr	r2, [r3, #8]
 80015b8:	69fb      	ldr	r3, [r7, #28]
 80015ba:	005b      	lsls	r3, r3, #1
 80015bc:	fa02 f303 	lsl.w	r3, r2, r3
 80015c0:	69ba      	ldr	r2, [r7, #24]
 80015c2:	4313      	orrs	r3, r2
 80015c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	69ba      	ldr	r2, [r7, #24]
 80015ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	f003 0303 	and.w	r3, r3, #3
 80015d4:	2b02      	cmp	r3, #2
 80015d6:	d123      	bne.n	8001620 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80015d8:	69fb      	ldr	r3, [r7, #28]
 80015da:	08da      	lsrs	r2, r3, #3
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	3208      	adds	r2, #8
 80015e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80015e6:	69fb      	ldr	r3, [r7, #28]
 80015e8:	f003 0307 	and.w	r3, r3, #7
 80015ec:	009b      	lsls	r3, r3, #2
 80015ee:	220f      	movs	r2, #15
 80015f0:	fa02 f303 	lsl.w	r3, r2, r3
 80015f4:	43db      	mvns	r3, r3
 80015f6:	69ba      	ldr	r2, [r7, #24]
 80015f8:	4013      	ands	r3, r2
 80015fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	691a      	ldr	r2, [r3, #16]
 8001600:	69fb      	ldr	r3, [r7, #28]
 8001602:	f003 0307 	and.w	r3, r3, #7
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	fa02 f303 	lsl.w	r3, r2, r3
 800160c:	69ba      	ldr	r2, [r7, #24]
 800160e:	4313      	orrs	r3, r2
 8001610:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001612:	69fb      	ldr	r3, [r7, #28]
 8001614:	08da      	lsrs	r2, r3, #3
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	3208      	adds	r2, #8
 800161a:	69b9      	ldr	r1, [r7, #24]
 800161c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001626:	69fb      	ldr	r3, [r7, #28]
 8001628:	005b      	lsls	r3, r3, #1
 800162a:	2203      	movs	r2, #3
 800162c:	fa02 f303 	lsl.w	r3, r2, r3
 8001630:	43db      	mvns	r3, r3
 8001632:	69ba      	ldr	r2, [r7, #24]
 8001634:	4013      	ands	r3, r2
 8001636:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	f003 0203 	and.w	r2, r3, #3
 8001640:	69fb      	ldr	r3, [r7, #28]
 8001642:	005b      	lsls	r3, r3, #1
 8001644:	fa02 f303 	lsl.w	r3, r2, r3
 8001648:	69ba      	ldr	r2, [r7, #24]
 800164a:	4313      	orrs	r3, r2
 800164c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	69ba      	ldr	r2, [r7, #24]
 8001652:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800165c:	2b00      	cmp	r3, #0
 800165e:	f000 80ae 	beq.w	80017be <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001662:	2300      	movs	r3, #0
 8001664:	60fb      	str	r3, [r7, #12]
 8001666:	4b5d      	ldr	r3, [pc, #372]	@ (80017dc <HAL_GPIO_Init+0x300>)
 8001668:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800166a:	4a5c      	ldr	r2, [pc, #368]	@ (80017dc <HAL_GPIO_Init+0x300>)
 800166c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001670:	6453      	str	r3, [r2, #68]	@ 0x44
 8001672:	4b5a      	ldr	r3, [pc, #360]	@ (80017dc <HAL_GPIO_Init+0x300>)
 8001674:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001676:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800167a:	60fb      	str	r3, [r7, #12]
 800167c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800167e:	4a58      	ldr	r2, [pc, #352]	@ (80017e0 <HAL_GPIO_Init+0x304>)
 8001680:	69fb      	ldr	r3, [r7, #28]
 8001682:	089b      	lsrs	r3, r3, #2
 8001684:	3302      	adds	r3, #2
 8001686:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800168a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800168c:	69fb      	ldr	r3, [r7, #28]
 800168e:	f003 0303 	and.w	r3, r3, #3
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	220f      	movs	r2, #15
 8001696:	fa02 f303 	lsl.w	r3, r2, r3
 800169a:	43db      	mvns	r3, r3
 800169c:	69ba      	ldr	r2, [r7, #24]
 800169e:	4013      	ands	r3, r2
 80016a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	4a4f      	ldr	r2, [pc, #316]	@ (80017e4 <HAL_GPIO_Init+0x308>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d025      	beq.n	80016f6 <HAL_GPIO_Init+0x21a>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	4a4e      	ldr	r2, [pc, #312]	@ (80017e8 <HAL_GPIO_Init+0x30c>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d01f      	beq.n	80016f2 <HAL_GPIO_Init+0x216>
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	4a4d      	ldr	r2, [pc, #308]	@ (80017ec <HAL_GPIO_Init+0x310>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d019      	beq.n	80016ee <HAL_GPIO_Init+0x212>
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	4a4c      	ldr	r2, [pc, #304]	@ (80017f0 <HAL_GPIO_Init+0x314>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d013      	beq.n	80016ea <HAL_GPIO_Init+0x20e>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	4a4b      	ldr	r2, [pc, #300]	@ (80017f4 <HAL_GPIO_Init+0x318>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d00d      	beq.n	80016e6 <HAL_GPIO_Init+0x20a>
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	4a4a      	ldr	r2, [pc, #296]	@ (80017f8 <HAL_GPIO_Init+0x31c>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d007      	beq.n	80016e2 <HAL_GPIO_Init+0x206>
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	4a49      	ldr	r2, [pc, #292]	@ (80017fc <HAL_GPIO_Init+0x320>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d101      	bne.n	80016de <HAL_GPIO_Init+0x202>
 80016da:	2306      	movs	r3, #6
 80016dc:	e00c      	b.n	80016f8 <HAL_GPIO_Init+0x21c>
 80016de:	2307      	movs	r3, #7
 80016e0:	e00a      	b.n	80016f8 <HAL_GPIO_Init+0x21c>
 80016e2:	2305      	movs	r3, #5
 80016e4:	e008      	b.n	80016f8 <HAL_GPIO_Init+0x21c>
 80016e6:	2304      	movs	r3, #4
 80016e8:	e006      	b.n	80016f8 <HAL_GPIO_Init+0x21c>
 80016ea:	2303      	movs	r3, #3
 80016ec:	e004      	b.n	80016f8 <HAL_GPIO_Init+0x21c>
 80016ee:	2302      	movs	r3, #2
 80016f0:	e002      	b.n	80016f8 <HAL_GPIO_Init+0x21c>
 80016f2:	2301      	movs	r3, #1
 80016f4:	e000      	b.n	80016f8 <HAL_GPIO_Init+0x21c>
 80016f6:	2300      	movs	r3, #0
 80016f8:	69fa      	ldr	r2, [r7, #28]
 80016fa:	f002 0203 	and.w	r2, r2, #3
 80016fe:	0092      	lsls	r2, r2, #2
 8001700:	4093      	lsls	r3, r2
 8001702:	69ba      	ldr	r2, [r7, #24]
 8001704:	4313      	orrs	r3, r2
 8001706:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001708:	4935      	ldr	r1, [pc, #212]	@ (80017e0 <HAL_GPIO_Init+0x304>)
 800170a:	69fb      	ldr	r3, [r7, #28]
 800170c:	089b      	lsrs	r3, r3, #2
 800170e:	3302      	adds	r3, #2
 8001710:	69ba      	ldr	r2, [r7, #24]
 8001712:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001716:	4b3a      	ldr	r3, [pc, #232]	@ (8001800 <HAL_GPIO_Init+0x324>)
 8001718:	689b      	ldr	r3, [r3, #8]
 800171a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800171c:	693b      	ldr	r3, [r7, #16]
 800171e:	43db      	mvns	r3, r3
 8001720:	69ba      	ldr	r2, [r7, #24]
 8001722:	4013      	ands	r3, r2
 8001724:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800172e:	2b00      	cmp	r3, #0
 8001730:	d003      	beq.n	800173a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001732:	69ba      	ldr	r2, [r7, #24]
 8001734:	693b      	ldr	r3, [r7, #16]
 8001736:	4313      	orrs	r3, r2
 8001738:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800173a:	4a31      	ldr	r2, [pc, #196]	@ (8001800 <HAL_GPIO_Init+0x324>)
 800173c:	69bb      	ldr	r3, [r7, #24]
 800173e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001740:	4b2f      	ldr	r3, [pc, #188]	@ (8001800 <HAL_GPIO_Init+0x324>)
 8001742:	68db      	ldr	r3, [r3, #12]
 8001744:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001746:	693b      	ldr	r3, [r7, #16]
 8001748:	43db      	mvns	r3, r3
 800174a:	69ba      	ldr	r2, [r7, #24]
 800174c:	4013      	ands	r3, r2
 800174e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001758:	2b00      	cmp	r3, #0
 800175a:	d003      	beq.n	8001764 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800175c:	69ba      	ldr	r2, [r7, #24]
 800175e:	693b      	ldr	r3, [r7, #16]
 8001760:	4313      	orrs	r3, r2
 8001762:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001764:	4a26      	ldr	r2, [pc, #152]	@ (8001800 <HAL_GPIO_Init+0x324>)
 8001766:	69bb      	ldr	r3, [r7, #24]
 8001768:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800176a:	4b25      	ldr	r3, [pc, #148]	@ (8001800 <HAL_GPIO_Init+0x324>)
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001770:	693b      	ldr	r3, [r7, #16]
 8001772:	43db      	mvns	r3, r3
 8001774:	69ba      	ldr	r2, [r7, #24]
 8001776:	4013      	ands	r3, r2
 8001778:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001782:	2b00      	cmp	r3, #0
 8001784:	d003      	beq.n	800178e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001786:	69ba      	ldr	r2, [r7, #24]
 8001788:	693b      	ldr	r3, [r7, #16]
 800178a:	4313      	orrs	r3, r2
 800178c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800178e:	4a1c      	ldr	r2, [pc, #112]	@ (8001800 <HAL_GPIO_Init+0x324>)
 8001790:	69bb      	ldr	r3, [r7, #24]
 8001792:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001794:	4b1a      	ldr	r3, [pc, #104]	@ (8001800 <HAL_GPIO_Init+0x324>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800179a:	693b      	ldr	r3, [r7, #16]
 800179c:	43db      	mvns	r3, r3
 800179e:	69ba      	ldr	r2, [r7, #24]
 80017a0:	4013      	ands	r3, r2
 80017a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d003      	beq.n	80017b8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80017b0:	69ba      	ldr	r2, [r7, #24]
 80017b2:	693b      	ldr	r3, [r7, #16]
 80017b4:	4313      	orrs	r3, r2
 80017b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80017b8:	4a11      	ldr	r2, [pc, #68]	@ (8001800 <HAL_GPIO_Init+0x324>)
 80017ba:	69bb      	ldr	r3, [r7, #24]
 80017bc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017be:	69fb      	ldr	r3, [r7, #28]
 80017c0:	3301      	adds	r3, #1
 80017c2:	61fb      	str	r3, [r7, #28]
 80017c4:	69fb      	ldr	r3, [r7, #28]
 80017c6:	2b0f      	cmp	r3, #15
 80017c8:	f67f ae96 	bls.w	80014f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80017cc:	bf00      	nop
 80017ce:	bf00      	nop
 80017d0:	3724      	adds	r7, #36	@ 0x24
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr
 80017da:	bf00      	nop
 80017dc:	40023800 	.word	0x40023800
 80017e0:	40013800 	.word	0x40013800
 80017e4:	40020000 	.word	0x40020000
 80017e8:	40020400 	.word	0x40020400
 80017ec:	40020800 	.word	0x40020800
 80017f0:	40020c00 	.word	0x40020c00
 80017f4:	40021000 	.word	0x40021000
 80017f8:	40021400 	.word	0x40021400
 80017fc:	40021800 	.word	0x40021800
 8001800:	40013c00 	.word	0x40013c00

08001804 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
 800180c:	460b      	mov	r3, r1
 800180e:	807b      	strh	r3, [r7, #2]
 8001810:	4613      	mov	r3, r2
 8001812:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001814:	787b      	ldrb	r3, [r7, #1]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d003      	beq.n	8001822 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800181a:	887a      	ldrh	r2, [r7, #2]
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001820:	e003      	b.n	800182a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001822:	887b      	ldrh	r3, [r7, #2]
 8001824:	041a      	lsls	r2, r3, #16
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	619a      	str	r2, [r3, #24]
}
 800182a:	bf00      	nop
 800182c:	370c      	adds	r7, #12
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr
	...

08001838 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d101      	bne.n	800184a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001846:	2301      	movs	r3, #1
 8001848:	e12b      	b.n	8001aa2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001850:	b2db      	uxtb	r3, r3
 8001852:	2b00      	cmp	r3, #0
 8001854:	d106      	bne.n	8001864 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2200      	movs	r2, #0
 800185a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800185e:	6878      	ldr	r0, [r7, #4]
 8001860:	f7ff fb98 	bl	8000f94 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2224      	movs	r2, #36	@ 0x24
 8001868:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f022 0201 	bic.w	r2, r2, #1
 800187a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	681a      	ldr	r2, [r3, #0]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800188a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800189a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800189c:	f001 f8b8 	bl	8002a10 <HAL_RCC_GetPCLK1Freq>
 80018a0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	4a81      	ldr	r2, [pc, #516]	@ (8001aac <HAL_I2C_Init+0x274>)
 80018a8:	4293      	cmp	r3, r2
 80018aa:	d807      	bhi.n	80018bc <HAL_I2C_Init+0x84>
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	4a80      	ldr	r2, [pc, #512]	@ (8001ab0 <HAL_I2C_Init+0x278>)
 80018b0:	4293      	cmp	r3, r2
 80018b2:	bf94      	ite	ls
 80018b4:	2301      	movls	r3, #1
 80018b6:	2300      	movhi	r3, #0
 80018b8:	b2db      	uxtb	r3, r3
 80018ba:	e006      	b.n	80018ca <HAL_I2C_Init+0x92>
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	4a7d      	ldr	r2, [pc, #500]	@ (8001ab4 <HAL_I2C_Init+0x27c>)
 80018c0:	4293      	cmp	r3, r2
 80018c2:	bf94      	ite	ls
 80018c4:	2301      	movls	r3, #1
 80018c6:	2300      	movhi	r3, #0
 80018c8:	b2db      	uxtb	r3, r3
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80018ce:	2301      	movs	r3, #1
 80018d0:	e0e7      	b.n	8001aa2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	4a78      	ldr	r2, [pc, #480]	@ (8001ab8 <HAL_I2C_Init+0x280>)
 80018d6:	fba2 2303 	umull	r2, r3, r2, r3
 80018da:	0c9b      	lsrs	r3, r3, #18
 80018dc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	68ba      	ldr	r2, [r7, #8]
 80018ee:	430a      	orrs	r2, r1
 80018f0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	6a1b      	ldr	r3, [r3, #32]
 80018f8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	4a6a      	ldr	r2, [pc, #424]	@ (8001aac <HAL_I2C_Init+0x274>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d802      	bhi.n	800190c <HAL_I2C_Init+0xd4>
 8001906:	68bb      	ldr	r3, [r7, #8]
 8001908:	3301      	adds	r3, #1
 800190a:	e009      	b.n	8001920 <HAL_I2C_Init+0xe8>
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001912:	fb02 f303 	mul.w	r3, r2, r3
 8001916:	4a69      	ldr	r2, [pc, #420]	@ (8001abc <HAL_I2C_Init+0x284>)
 8001918:	fba2 2303 	umull	r2, r3, r2, r3
 800191c:	099b      	lsrs	r3, r3, #6
 800191e:	3301      	adds	r3, #1
 8001920:	687a      	ldr	r2, [r7, #4]
 8001922:	6812      	ldr	r2, [r2, #0]
 8001924:	430b      	orrs	r3, r1
 8001926:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	69db      	ldr	r3, [r3, #28]
 800192e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001932:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	495c      	ldr	r1, [pc, #368]	@ (8001aac <HAL_I2C_Init+0x274>)
 800193c:	428b      	cmp	r3, r1
 800193e:	d819      	bhi.n	8001974 <HAL_I2C_Init+0x13c>
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	1e59      	subs	r1, r3, #1
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	005b      	lsls	r3, r3, #1
 800194a:	fbb1 f3f3 	udiv	r3, r1, r3
 800194e:	1c59      	adds	r1, r3, #1
 8001950:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001954:	400b      	ands	r3, r1
 8001956:	2b00      	cmp	r3, #0
 8001958:	d00a      	beq.n	8001970 <HAL_I2C_Init+0x138>
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	1e59      	subs	r1, r3, #1
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	005b      	lsls	r3, r3, #1
 8001964:	fbb1 f3f3 	udiv	r3, r1, r3
 8001968:	3301      	adds	r3, #1
 800196a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800196e:	e051      	b.n	8001a14 <HAL_I2C_Init+0x1dc>
 8001970:	2304      	movs	r3, #4
 8001972:	e04f      	b.n	8001a14 <HAL_I2C_Init+0x1dc>
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	689b      	ldr	r3, [r3, #8]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d111      	bne.n	80019a0 <HAL_I2C_Init+0x168>
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	1e58      	subs	r0, r3, #1
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6859      	ldr	r1, [r3, #4]
 8001984:	460b      	mov	r3, r1
 8001986:	005b      	lsls	r3, r3, #1
 8001988:	440b      	add	r3, r1
 800198a:	fbb0 f3f3 	udiv	r3, r0, r3
 800198e:	3301      	adds	r3, #1
 8001990:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001994:	2b00      	cmp	r3, #0
 8001996:	bf0c      	ite	eq
 8001998:	2301      	moveq	r3, #1
 800199a:	2300      	movne	r3, #0
 800199c:	b2db      	uxtb	r3, r3
 800199e:	e012      	b.n	80019c6 <HAL_I2C_Init+0x18e>
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	1e58      	subs	r0, r3, #1
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6859      	ldr	r1, [r3, #4]
 80019a8:	460b      	mov	r3, r1
 80019aa:	009b      	lsls	r3, r3, #2
 80019ac:	440b      	add	r3, r1
 80019ae:	0099      	lsls	r1, r3, #2
 80019b0:	440b      	add	r3, r1
 80019b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80019b6:	3301      	adds	r3, #1
 80019b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80019bc:	2b00      	cmp	r3, #0
 80019be:	bf0c      	ite	eq
 80019c0:	2301      	moveq	r3, #1
 80019c2:	2300      	movne	r3, #0
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <HAL_I2C_Init+0x196>
 80019ca:	2301      	movs	r3, #1
 80019cc:	e022      	b.n	8001a14 <HAL_I2C_Init+0x1dc>
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	689b      	ldr	r3, [r3, #8]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d10e      	bne.n	80019f4 <HAL_I2C_Init+0x1bc>
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	1e58      	subs	r0, r3, #1
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6859      	ldr	r1, [r3, #4]
 80019de:	460b      	mov	r3, r1
 80019e0:	005b      	lsls	r3, r3, #1
 80019e2:	440b      	add	r3, r1
 80019e4:	fbb0 f3f3 	udiv	r3, r0, r3
 80019e8:	3301      	adds	r3, #1
 80019ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80019ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80019f2:	e00f      	b.n	8001a14 <HAL_I2C_Init+0x1dc>
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	1e58      	subs	r0, r3, #1
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6859      	ldr	r1, [r3, #4]
 80019fc:	460b      	mov	r3, r1
 80019fe:	009b      	lsls	r3, r3, #2
 8001a00:	440b      	add	r3, r1
 8001a02:	0099      	lsls	r1, r3, #2
 8001a04:	440b      	add	r3, r1
 8001a06:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a0a:	3301      	adds	r3, #1
 8001a0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a10:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001a14:	6879      	ldr	r1, [r7, #4]
 8001a16:	6809      	ldr	r1, [r1, #0]
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	69da      	ldr	r2, [r3, #28]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6a1b      	ldr	r3, [r3, #32]
 8001a2e:	431a      	orrs	r2, r3
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	430a      	orrs	r2, r1
 8001a36:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	689b      	ldr	r3, [r3, #8]
 8001a3e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001a42:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001a46:	687a      	ldr	r2, [r7, #4]
 8001a48:	6911      	ldr	r1, [r2, #16]
 8001a4a:	687a      	ldr	r2, [r7, #4]
 8001a4c:	68d2      	ldr	r2, [r2, #12]
 8001a4e:	4311      	orrs	r1, r2
 8001a50:	687a      	ldr	r2, [r7, #4]
 8001a52:	6812      	ldr	r2, [r2, #0]
 8001a54:	430b      	orrs	r3, r1
 8001a56:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	68db      	ldr	r3, [r3, #12]
 8001a5e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	695a      	ldr	r2, [r3, #20]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	699b      	ldr	r3, [r3, #24]
 8001a6a:	431a      	orrs	r2, r3
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	430a      	orrs	r2, r1
 8001a72:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f042 0201 	orr.w	r2, r2, #1
 8001a82:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2200      	movs	r2, #0
 8001a88:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2220      	movs	r2, #32
 8001a8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	2200      	movs	r2, #0
 8001a96:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001aa0:	2300      	movs	r3, #0
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3710      	adds	r7, #16
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	000186a0 	.word	0x000186a0
 8001ab0:	001e847f 	.word	0x001e847f
 8001ab4:	003d08ff 	.word	0x003d08ff
 8001ab8:	431bde83 	.word	0x431bde83
 8001abc:	10624dd3 	.word	0x10624dd3

08001ac0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b088      	sub	sp, #32
 8001ac4:	af02      	add	r7, sp, #8
 8001ac6:	60f8      	str	r0, [r7, #12]
 8001ac8:	607a      	str	r2, [r7, #4]
 8001aca:	461a      	mov	r2, r3
 8001acc:	460b      	mov	r3, r1
 8001ace:	817b      	strh	r3, [r7, #10]
 8001ad0:	4613      	mov	r3, r2
 8001ad2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001ad4:	f7ff fbf0 	bl	80012b8 <HAL_GetTick>
 8001ad8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ae0:	b2db      	uxtb	r3, r3
 8001ae2:	2b20      	cmp	r3, #32
 8001ae4:	f040 80e0 	bne.w	8001ca8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	9300      	str	r3, [sp, #0]
 8001aec:	2319      	movs	r3, #25
 8001aee:	2201      	movs	r2, #1
 8001af0:	4970      	ldr	r1, [pc, #448]	@ (8001cb4 <HAL_I2C_Master_Transmit+0x1f4>)
 8001af2:	68f8      	ldr	r0, [r7, #12]
 8001af4:	f000 fc64 	bl	80023c0 <I2C_WaitOnFlagUntilTimeout>
 8001af8:	4603      	mov	r3, r0
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d001      	beq.n	8001b02 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001afe:	2302      	movs	r3, #2
 8001b00:	e0d3      	b.n	8001caa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001b08:	2b01      	cmp	r3, #1
 8001b0a:	d101      	bne.n	8001b10 <HAL_I2C_Master_Transmit+0x50>
 8001b0c:	2302      	movs	r3, #2
 8001b0e:	e0cc      	b.n	8001caa <HAL_I2C_Master_Transmit+0x1ea>
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	2201      	movs	r2, #1
 8001b14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f003 0301 	and.w	r3, r3, #1
 8001b22:	2b01      	cmp	r3, #1
 8001b24:	d007      	beq.n	8001b36 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	681a      	ldr	r2, [r3, #0]
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f042 0201 	orr.w	r2, r2, #1
 8001b34:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	681a      	ldr	r2, [r3, #0]
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001b44:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	2221      	movs	r2, #33	@ 0x21
 8001b4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	2210      	movs	r2, #16
 8001b52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	2200      	movs	r2, #0
 8001b5a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	687a      	ldr	r2, [r7, #4]
 8001b60:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	893a      	ldrh	r2, [r7, #8]
 8001b66:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b6c:	b29a      	uxth	r2, r3
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	4a50      	ldr	r2, [pc, #320]	@ (8001cb8 <HAL_I2C_Master_Transmit+0x1f8>)
 8001b76:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001b78:	8979      	ldrh	r1, [r7, #10]
 8001b7a:	697b      	ldr	r3, [r7, #20]
 8001b7c:	6a3a      	ldr	r2, [r7, #32]
 8001b7e:	68f8      	ldr	r0, [r7, #12]
 8001b80:	f000 face 	bl	8002120 <I2C_MasterRequestWrite>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d001      	beq.n	8001b8e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	e08d      	b.n	8001caa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b8e:	2300      	movs	r3, #0
 8001b90:	613b      	str	r3, [r7, #16]
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	695b      	ldr	r3, [r3, #20]
 8001b98:	613b      	str	r3, [r7, #16]
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	699b      	ldr	r3, [r3, #24]
 8001ba0:	613b      	str	r3, [r7, #16]
 8001ba2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001ba4:	e066      	b.n	8001c74 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ba6:	697a      	ldr	r2, [r7, #20]
 8001ba8:	6a39      	ldr	r1, [r7, #32]
 8001baa:	68f8      	ldr	r0, [r7, #12]
 8001bac:	f000 fd22 	bl	80025f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d00d      	beq.n	8001bd2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bba:	2b04      	cmp	r3, #4
 8001bbc:	d107      	bne.n	8001bce <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001bcc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	e06b      	b.n	8001caa <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bd6:	781a      	ldrb	r2, [r3, #0]
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001be2:	1c5a      	adds	r2, r3, #1
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bec:	b29b      	uxth	r3, r3
 8001bee:	3b01      	subs	r3, #1
 8001bf0:	b29a      	uxth	r2, r3
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bfa:	3b01      	subs	r3, #1
 8001bfc:	b29a      	uxth	r2, r3
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	695b      	ldr	r3, [r3, #20]
 8001c08:	f003 0304 	and.w	r3, r3, #4
 8001c0c:	2b04      	cmp	r3, #4
 8001c0e:	d11b      	bne.n	8001c48 <HAL_I2C_Master_Transmit+0x188>
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d017      	beq.n	8001c48 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c1c:	781a      	ldrb	r2, [r3, #0]
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c28:	1c5a      	adds	r2, r3, #1
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c32:	b29b      	uxth	r3, r3
 8001c34:	3b01      	subs	r3, #1
 8001c36:	b29a      	uxth	r2, r3
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c40:	3b01      	subs	r3, #1
 8001c42:	b29a      	uxth	r2, r3
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c48:	697a      	ldr	r2, [r7, #20]
 8001c4a:	6a39      	ldr	r1, [r7, #32]
 8001c4c:	68f8      	ldr	r0, [r7, #12]
 8001c4e:	f000 fd19 	bl	8002684 <I2C_WaitOnBTFFlagUntilTimeout>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d00d      	beq.n	8001c74 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c5c:	2b04      	cmp	r3, #4
 8001c5e:	d107      	bne.n	8001c70 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001c6e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001c70:	2301      	movs	r3, #1
 8001c72:	e01a      	b.n	8001caa <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d194      	bne.n	8001ba6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001c8a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	2220      	movs	r2, #32
 8001c90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	2200      	movs	r2, #0
 8001c98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	e000      	b.n	8001caa <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001ca8:	2302      	movs	r3, #2
  }
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	3718      	adds	r7, #24
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	00100002 	.word	0x00100002
 8001cb8:	ffff0000 	.word	0xffff0000

08001cbc <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b08c      	sub	sp, #48	@ 0x30
 8001cc0:	af02      	add	r7, sp, #8
 8001cc2:	60f8      	str	r0, [r7, #12]
 8001cc4:	607a      	str	r2, [r7, #4]
 8001cc6:	461a      	mov	r2, r3
 8001cc8:	460b      	mov	r3, r1
 8001cca:	817b      	strh	r3, [r7, #10]
 8001ccc:	4613      	mov	r3, r2
 8001cce:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001cd0:	f7ff faf2 	bl	80012b8 <HAL_GetTick>
 8001cd4:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001cdc:	b2db      	uxtb	r3, r3
 8001cde:	2b20      	cmp	r3, #32
 8001ce0:	f040 8217 	bne.w	8002112 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ce6:	9300      	str	r3, [sp, #0]
 8001ce8:	2319      	movs	r3, #25
 8001cea:	2201      	movs	r2, #1
 8001cec:	497c      	ldr	r1, [pc, #496]	@ (8001ee0 <HAL_I2C_Master_Receive+0x224>)
 8001cee:	68f8      	ldr	r0, [r7, #12]
 8001cf0:	f000 fb66 	bl	80023c0 <I2C_WaitOnFlagUntilTimeout>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8001cfa:	2302      	movs	r3, #2
 8001cfc:	e20a      	b.n	8002114 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d101      	bne.n	8001d0c <HAL_I2C_Master_Receive+0x50>
 8001d08:	2302      	movs	r3, #2
 8001d0a:	e203      	b.n	8002114 <HAL_I2C_Master_Receive+0x458>
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	2201      	movs	r2, #1
 8001d10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f003 0301 	and.w	r3, r3, #1
 8001d1e:	2b01      	cmp	r3, #1
 8001d20:	d007      	beq.n	8001d32 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f042 0201 	orr.w	r2, r2, #1
 8001d30:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	681a      	ldr	r2, [r3, #0]
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001d40:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	2222      	movs	r2, #34	@ 0x22
 8001d46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	2210      	movs	r2, #16
 8001d4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	2200      	movs	r2, #0
 8001d56:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	687a      	ldr	r2, [r7, #4]
 8001d5c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	893a      	ldrh	r2, [r7, #8]
 8001d62:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d68:	b29a      	uxth	r2, r3
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	4a5c      	ldr	r2, [pc, #368]	@ (8001ee4 <HAL_I2C_Master_Receive+0x228>)
 8001d72:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001d74:	8979      	ldrh	r1, [r7, #10]
 8001d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d78:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001d7a:	68f8      	ldr	r0, [r7, #12]
 8001d7c:	f000 fa52 	bl	8002224 <I2C_MasterRequestRead>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d001      	beq.n	8001d8a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8001d86:	2301      	movs	r3, #1
 8001d88:	e1c4      	b.n	8002114 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d113      	bne.n	8001dba <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d92:	2300      	movs	r3, #0
 8001d94:	623b      	str	r3, [r7, #32]
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	695b      	ldr	r3, [r3, #20]
 8001d9c:	623b      	str	r3, [r7, #32]
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	699b      	ldr	r3, [r3, #24]
 8001da4:	623b      	str	r3, [r7, #32]
 8001da6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001db6:	601a      	str	r2, [r3, #0]
 8001db8:	e198      	b.n	80020ec <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dbe:	2b01      	cmp	r3, #1
 8001dc0:	d11b      	bne.n	8001dfa <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001dd0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	61fb      	str	r3, [r7, #28]
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	695b      	ldr	r3, [r3, #20]
 8001ddc:	61fb      	str	r3, [r7, #28]
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	699b      	ldr	r3, [r3, #24]
 8001de4:	61fb      	str	r3, [r7, #28]
 8001de6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001df6:	601a      	str	r2, [r3, #0]
 8001df8:	e178      	b.n	80020ec <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dfe:	2b02      	cmp	r3, #2
 8001e00:	d11b      	bne.n	8001e3a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	681a      	ldr	r2, [r3, #0]
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001e10:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	681a      	ldr	r2, [r3, #0]
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001e20:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e22:	2300      	movs	r3, #0
 8001e24:	61bb      	str	r3, [r7, #24]
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	695b      	ldr	r3, [r3, #20]
 8001e2c:	61bb      	str	r3, [r7, #24]
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	699b      	ldr	r3, [r3, #24]
 8001e34:	61bb      	str	r3, [r7, #24]
 8001e36:	69bb      	ldr	r3, [r7, #24]
 8001e38:	e158      	b.n	80020ec <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	681a      	ldr	r2, [r3, #0]
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001e48:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	617b      	str	r3, [r7, #20]
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	695b      	ldr	r3, [r3, #20]
 8001e54:	617b      	str	r3, [r7, #20]
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	699b      	ldr	r3, [r3, #24]
 8001e5c:	617b      	str	r3, [r7, #20]
 8001e5e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001e60:	e144      	b.n	80020ec <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e66:	2b03      	cmp	r3, #3
 8001e68:	f200 80f1 	bhi.w	800204e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e70:	2b01      	cmp	r3, #1
 8001e72:	d123      	bne.n	8001ebc <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e76:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001e78:	68f8      	ldr	r0, [r7, #12]
 8001e7a:	f000 fc4b 	bl	8002714 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d001      	beq.n	8001e88 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	e145      	b.n	8002114 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	691a      	ldr	r2, [r3, #16]
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e92:	b2d2      	uxtb	r2, r2
 8001e94:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e9a:	1c5a      	adds	r2, r3, #1
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ea4:	3b01      	subs	r3, #1
 8001ea6:	b29a      	uxth	r2, r3
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001eb0:	b29b      	uxth	r3, r3
 8001eb2:	3b01      	subs	r3, #1
 8001eb4:	b29a      	uxth	r2, r3
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001eba:	e117      	b.n	80020ec <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ec0:	2b02      	cmp	r3, #2
 8001ec2:	d14e      	bne.n	8001f62 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ec6:	9300      	str	r3, [sp, #0]
 8001ec8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001eca:	2200      	movs	r2, #0
 8001ecc:	4906      	ldr	r1, [pc, #24]	@ (8001ee8 <HAL_I2C_Master_Receive+0x22c>)
 8001ece:	68f8      	ldr	r0, [r7, #12]
 8001ed0:	f000 fa76 	bl	80023c0 <I2C_WaitOnFlagUntilTimeout>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d008      	beq.n	8001eec <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	e11a      	b.n	8002114 <HAL_I2C_Master_Receive+0x458>
 8001ede:	bf00      	nop
 8001ee0:	00100002 	.word	0x00100002
 8001ee4:	ffff0000 	.word	0xffff0000
 8001ee8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001efa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	691a      	ldr	r2, [r3, #16]
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f06:	b2d2      	uxtb	r2, r2
 8001f08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f0e:	1c5a      	adds	r2, r3, #1
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f18:	3b01      	subs	r3, #1
 8001f1a:	b29a      	uxth	r2, r3
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f24:	b29b      	uxth	r3, r3
 8001f26:	3b01      	subs	r3, #1
 8001f28:	b29a      	uxth	r2, r3
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	691a      	ldr	r2, [r3, #16]
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f38:	b2d2      	uxtb	r2, r2
 8001f3a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f40:	1c5a      	adds	r2, r3, #1
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f4a:	3b01      	subs	r3, #1
 8001f4c:	b29a      	uxth	r2, r3
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f56:	b29b      	uxth	r3, r3
 8001f58:	3b01      	subs	r3, #1
 8001f5a:	b29a      	uxth	r2, r3
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001f60:	e0c4      	b.n	80020ec <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f64:	9300      	str	r3, [sp, #0]
 8001f66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f68:	2200      	movs	r2, #0
 8001f6a:	496c      	ldr	r1, [pc, #432]	@ (800211c <HAL_I2C_Master_Receive+0x460>)
 8001f6c:	68f8      	ldr	r0, [r7, #12]
 8001f6e:	f000 fa27 	bl	80023c0 <I2C_WaitOnFlagUntilTimeout>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d001      	beq.n	8001f7c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	e0cb      	b.n	8002114 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	681a      	ldr	r2, [r3, #0]
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001f8a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	691a      	ldr	r2, [r3, #16]
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f96:	b2d2      	uxtb	r2, r2
 8001f98:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f9e:	1c5a      	adds	r2, r3, #1
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fa8:	3b01      	subs	r3, #1
 8001faa:	b29a      	uxth	r2, r3
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fb4:	b29b      	uxth	r3, r3
 8001fb6:	3b01      	subs	r3, #1
 8001fb8:	b29a      	uxth	r2, r3
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fc0:	9300      	str	r3, [sp, #0]
 8001fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	4955      	ldr	r1, [pc, #340]	@ (800211c <HAL_I2C_Master_Receive+0x460>)
 8001fc8:	68f8      	ldr	r0, [r7, #12]
 8001fca:	f000 f9f9 	bl	80023c0 <I2C_WaitOnFlagUntilTimeout>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d001      	beq.n	8001fd8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	e09d      	b.n	8002114 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	681a      	ldr	r2, [r3, #0]
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001fe6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	691a      	ldr	r2, [r3, #16]
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ff2:	b2d2      	uxtb	r2, r2
 8001ff4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ffa:	1c5a      	adds	r2, r3, #1
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002004:	3b01      	subs	r3, #1
 8002006:	b29a      	uxth	r2, r3
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002010:	b29b      	uxth	r3, r3
 8002012:	3b01      	subs	r3, #1
 8002014:	b29a      	uxth	r2, r3
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	691a      	ldr	r2, [r3, #16]
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002024:	b2d2      	uxtb	r2, r2
 8002026:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800202c:	1c5a      	adds	r2, r3, #1
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002036:	3b01      	subs	r3, #1
 8002038:	b29a      	uxth	r2, r3
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002042:	b29b      	uxth	r3, r3
 8002044:	3b01      	subs	r3, #1
 8002046:	b29a      	uxth	r2, r3
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800204c:	e04e      	b.n	80020ec <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800204e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002050:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002052:	68f8      	ldr	r0, [r7, #12]
 8002054:	f000 fb5e 	bl	8002714 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002058:	4603      	mov	r3, r0
 800205a:	2b00      	cmp	r3, #0
 800205c:	d001      	beq.n	8002062 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800205e:	2301      	movs	r3, #1
 8002060:	e058      	b.n	8002114 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	691a      	ldr	r2, [r3, #16]
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800206c:	b2d2      	uxtb	r2, r2
 800206e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002074:	1c5a      	adds	r2, r3, #1
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800207e:	3b01      	subs	r3, #1
 8002080:	b29a      	uxth	r2, r3
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800208a:	b29b      	uxth	r3, r3
 800208c:	3b01      	subs	r3, #1
 800208e:	b29a      	uxth	r2, r3
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	695b      	ldr	r3, [r3, #20]
 800209a:	f003 0304 	and.w	r3, r3, #4
 800209e:	2b04      	cmp	r3, #4
 80020a0:	d124      	bne.n	80020ec <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020a6:	2b03      	cmp	r3, #3
 80020a8:	d107      	bne.n	80020ba <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80020b8:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	691a      	ldr	r2, [r3, #16]
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020c4:	b2d2      	uxtb	r2, r2
 80020c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020cc:	1c5a      	adds	r2, r3, #1
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020d6:	3b01      	subs	r3, #1
 80020d8:	b29a      	uxth	r2, r3
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020e2:	b29b      	uxth	r3, r3
 80020e4:	3b01      	subs	r3, #1
 80020e6:	b29a      	uxth	r2, r3
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	f47f aeb6 	bne.w	8001e62 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	2220      	movs	r2, #32
 80020fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	2200      	movs	r2, #0
 8002102:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	2200      	movs	r2, #0
 800210a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800210e:	2300      	movs	r3, #0
 8002110:	e000      	b.n	8002114 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002112:	2302      	movs	r3, #2
  }
}
 8002114:	4618      	mov	r0, r3
 8002116:	3728      	adds	r7, #40	@ 0x28
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	00010004 	.word	0x00010004

08002120 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b088      	sub	sp, #32
 8002124:	af02      	add	r7, sp, #8
 8002126:	60f8      	str	r0, [r7, #12]
 8002128:	607a      	str	r2, [r7, #4]
 800212a:	603b      	str	r3, [r7, #0]
 800212c:	460b      	mov	r3, r1
 800212e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002134:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	2b08      	cmp	r3, #8
 800213a:	d006      	beq.n	800214a <I2C_MasterRequestWrite+0x2a>
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	2b01      	cmp	r3, #1
 8002140:	d003      	beq.n	800214a <I2C_MasterRequestWrite+0x2a>
 8002142:	697b      	ldr	r3, [r7, #20]
 8002144:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002148:	d108      	bne.n	800215c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002158:	601a      	str	r2, [r3, #0]
 800215a:	e00b      	b.n	8002174 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002160:	2b12      	cmp	r3, #18
 8002162:	d107      	bne.n	8002174 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002172:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	9300      	str	r3, [sp, #0]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2200      	movs	r2, #0
 800217c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002180:	68f8      	ldr	r0, [r7, #12]
 8002182:	f000 f91d 	bl	80023c0 <I2C_WaitOnFlagUntilTimeout>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d00d      	beq.n	80021a8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002196:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800219a:	d103      	bne.n	80021a4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80021a2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80021a4:	2303      	movs	r3, #3
 80021a6:	e035      	b.n	8002214 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	691b      	ldr	r3, [r3, #16]
 80021ac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80021b0:	d108      	bne.n	80021c4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80021b2:	897b      	ldrh	r3, [r7, #10]
 80021b4:	b2db      	uxtb	r3, r3
 80021b6:	461a      	mov	r2, r3
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80021c0:	611a      	str	r2, [r3, #16]
 80021c2:	e01b      	b.n	80021fc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80021c4:	897b      	ldrh	r3, [r7, #10]
 80021c6:	11db      	asrs	r3, r3, #7
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	f003 0306 	and.w	r3, r3, #6
 80021ce:	b2db      	uxtb	r3, r3
 80021d0:	f063 030f 	orn	r3, r3, #15
 80021d4:	b2da      	uxtb	r2, r3
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	687a      	ldr	r2, [r7, #4]
 80021e0:	490e      	ldr	r1, [pc, #56]	@ (800221c <I2C_MasterRequestWrite+0xfc>)
 80021e2:	68f8      	ldr	r0, [r7, #12]
 80021e4:	f000 f966 	bl	80024b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80021ee:	2301      	movs	r3, #1
 80021f0:	e010      	b.n	8002214 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80021f2:	897b      	ldrh	r3, [r7, #10]
 80021f4:	b2da      	uxtb	r2, r3
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	687a      	ldr	r2, [r7, #4]
 8002200:	4907      	ldr	r1, [pc, #28]	@ (8002220 <I2C_MasterRequestWrite+0x100>)
 8002202:	68f8      	ldr	r0, [r7, #12]
 8002204:	f000 f956 	bl	80024b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002208:	4603      	mov	r3, r0
 800220a:	2b00      	cmp	r3, #0
 800220c:	d001      	beq.n	8002212 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800220e:	2301      	movs	r3, #1
 8002210:	e000      	b.n	8002214 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002212:	2300      	movs	r3, #0
}
 8002214:	4618      	mov	r0, r3
 8002216:	3718      	adds	r7, #24
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}
 800221c:	00010008 	.word	0x00010008
 8002220:	00010002 	.word	0x00010002

08002224 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b088      	sub	sp, #32
 8002228:	af02      	add	r7, sp, #8
 800222a:	60f8      	str	r0, [r7, #12]
 800222c:	607a      	str	r2, [r7, #4]
 800222e:	603b      	str	r3, [r7, #0]
 8002230:	460b      	mov	r3, r1
 8002232:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002238:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002248:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	2b08      	cmp	r3, #8
 800224e:	d006      	beq.n	800225e <I2C_MasterRequestRead+0x3a>
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	2b01      	cmp	r3, #1
 8002254:	d003      	beq.n	800225e <I2C_MasterRequestRead+0x3a>
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800225c:	d108      	bne.n	8002270 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	681a      	ldr	r2, [r3, #0]
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800226c:	601a      	str	r2, [r3, #0]
 800226e:	e00b      	b.n	8002288 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002274:	2b11      	cmp	r3, #17
 8002276:	d107      	bne.n	8002288 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	681a      	ldr	r2, [r3, #0]
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002286:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	9300      	str	r3, [sp, #0]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2200      	movs	r2, #0
 8002290:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002294:	68f8      	ldr	r0, [r7, #12]
 8002296:	f000 f893 	bl	80023c0 <I2C_WaitOnFlagUntilTimeout>
 800229a:	4603      	mov	r3, r0
 800229c:	2b00      	cmp	r3, #0
 800229e:	d00d      	beq.n	80022bc <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80022ae:	d103      	bne.n	80022b8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80022b6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80022b8:	2303      	movs	r3, #3
 80022ba:	e079      	b.n	80023b0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	691b      	ldr	r3, [r3, #16]
 80022c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80022c4:	d108      	bne.n	80022d8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80022c6:	897b      	ldrh	r3, [r7, #10]
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	f043 0301 	orr.w	r3, r3, #1
 80022ce:	b2da      	uxtb	r2, r3
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	611a      	str	r2, [r3, #16]
 80022d6:	e05f      	b.n	8002398 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80022d8:	897b      	ldrh	r3, [r7, #10]
 80022da:	11db      	asrs	r3, r3, #7
 80022dc:	b2db      	uxtb	r3, r3
 80022de:	f003 0306 	and.w	r3, r3, #6
 80022e2:	b2db      	uxtb	r3, r3
 80022e4:	f063 030f 	orn	r3, r3, #15
 80022e8:	b2da      	uxtb	r2, r3
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	687a      	ldr	r2, [r7, #4]
 80022f4:	4930      	ldr	r1, [pc, #192]	@ (80023b8 <I2C_MasterRequestRead+0x194>)
 80022f6:	68f8      	ldr	r0, [r7, #12]
 80022f8:	f000 f8dc 	bl	80024b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d001      	beq.n	8002306 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
 8002304:	e054      	b.n	80023b0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002306:	897b      	ldrh	r3, [r7, #10]
 8002308:	b2da      	uxtb	r2, r3
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	687a      	ldr	r2, [r7, #4]
 8002314:	4929      	ldr	r1, [pc, #164]	@ (80023bc <I2C_MasterRequestRead+0x198>)
 8002316:	68f8      	ldr	r0, [r7, #12]
 8002318:	f000 f8cc 	bl	80024b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d001      	beq.n	8002326 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8002322:	2301      	movs	r3, #1
 8002324:	e044      	b.n	80023b0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002326:	2300      	movs	r3, #0
 8002328:	613b      	str	r3, [r7, #16]
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	695b      	ldr	r3, [r3, #20]
 8002330:	613b      	str	r3, [r7, #16]
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	699b      	ldr	r3, [r3, #24]
 8002338:	613b      	str	r3, [r7, #16]
 800233a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800234a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	9300      	str	r3, [sp, #0]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2200      	movs	r2, #0
 8002354:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002358:	68f8      	ldr	r0, [r7, #12]
 800235a:	f000 f831 	bl	80023c0 <I2C_WaitOnFlagUntilTimeout>
 800235e:	4603      	mov	r3, r0
 8002360:	2b00      	cmp	r3, #0
 8002362:	d00d      	beq.n	8002380 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800236e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002372:	d103      	bne.n	800237c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800237a:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 800237c:	2303      	movs	r3, #3
 800237e:	e017      	b.n	80023b0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002380:	897b      	ldrh	r3, [r7, #10]
 8002382:	11db      	asrs	r3, r3, #7
 8002384:	b2db      	uxtb	r3, r3
 8002386:	f003 0306 	and.w	r3, r3, #6
 800238a:	b2db      	uxtb	r3, r3
 800238c:	f063 030e 	orn	r3, r3, #14
 8002390:	b2da      	uxtb	r2, r3
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	687a      	ldr	r2, [r7, #4]
 800239c:	4907      	ldr	r1, [pc, #28]	@ (80023bc <I2C_MasterRequestRead+0x198>)
 800239e:	68f8      	ldr	r0, [r7, #12]
 80023a0:	f000 f888 	bl	80024b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	e000      	b.n	80023b0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80023ae:	2300      	movs	r3, #0
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	3718      	adds	r7, #24
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	00010008 	.word	0x00010008
 80023bc:	00010002 	.word	0x00010002

080023c0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b084      	sub	sp, #16
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	60f8      	str	r0, [r7, #12]
 80023c8:	60b9      	str	r1, [r7, #8]
 80023ca:	603b      	str	r3, [r7, #0]
 80023cc:	4613      	mov	r3, r2
 80023ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80023d0:	e048      	b.n	8002464 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023d8:	d044      	beq.n	8002464 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023da:	f7fe ff6d 	bl	80012b8 <HAL_GetTick>
 80023de:	4602      	mov	r2, r0
 80023e0:	69bb      	ldr	r3, [r7, #24]
 80023e2:	1ad3      	subs	r3, r2, r3
 80023e4:	683a      	ldr	r2, [r7, #0]
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d302      	bcc.n	80023f0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d139      	bne.n	8002464 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	0c1b      	lsrs	r3, r3, #16
 80023f4:	b2db      	uxtb	r3, r3
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	d10d      	bne.n	8002416 <I2C_WaitOnFlagUntilTimeout+0x56>
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	695b      	ldr	r3, [r3, #20]
 8002400:	43da      	mvns	r2, r3
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	4013      	ands	r3, r2
 8002406:	b29b      	uxth	r3, r3
 8002408:	2b00      	cmp	r3, #0
 800240a:	bf0c      	ite	eq
 800240c:	2301      	moveq	r3, #1
 800240e:	2300      	movne	r3, #0
 8002410:	b2db      	uxtb	r3, r3
 8002412:	461a      	mov	r2, r3
 8002414:	e00c      	b.n	8002430 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	699b      	ldr	r3, [r3, #24]
 800241c:	43da      	mvns	r2, r3
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	4013      	ands	r3, r2
 8002422:	b29b      	uxth	r3, r3
 8002424:	2b00      	cmp	r3, #0
 8002426:	bf0c      	ite	eq
 8002428:	2301      	moveq	r3, #1
 800242a:	2300      	movne	r3, #0
 800242c:	b2db      	uxtb	r3, r3
 800242e:	461a      	mov	r2, r3
 8002430:	79fb      	ldrb	r3, [r7, #7]
 8002432:	429a      	cmp	r2, r3
 8002434:	d116      	bne.n	8002464 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	2200      	movs	r2, #0
 800243a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	2220      	movs	r2, #32
 8002440:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	2200      	movs	r2, #0
 8002448:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002450:	f043 0220 	orr.w	r2, r3, #32
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	2200      	movs	r2, #0
 800245c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	e023      	b.n	80024ac <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	0c1b      	lsrs	r3, r3, #16
 8002468:	b2db      	uxtb	r3, r3
 800246a:	2b01      	cmp	r3, #1
 800246c:	d10d      	bne.n	800248a <I2C_WaitOnFlagUntilTimeout+0xca>
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	695b      	ldr	r3, [r3, #20]
 8002474:	43da      	mvns	r2, r3
 8002476:	68bb      	ldr	r3, [r7, #8]
 8002478:	4013      	ands	r3, r2
 800247a:	b29b      	uxth	r3, r3
 800247c:	2b00      	cmp	r3, #0
 800247e:	bf0c      	ite	eq
 8002480:	2301      	moveq	r3, #1
 8002482:	2300      	movne	r3, #0
 8002484:	b2db      	uxtb	r3, r3
 8002486:	461a      	mov	r2, r3
 8002488:	e00c      	b.n	80024a4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	699b      	ldr	r3, [r3, #24]
 8002490:	43da      	mvns	r2, r3
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	4013      	ands	r3, r2
 8002496:	b29b      	uxth	r3, r3
 8002498:	2b00      	cmp	r3, #0
 800249a:	bf0c      	ite	eq
 800249c:	2301      	moveq	r3, #1
 800249e:	2300      	movne	r3, #0
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	461a      	mov	r2, r3
 80024a4:	79fb      	ldrb	r3, [r7, #7]
 80024a6:	429a      	cmp	r2, r3
 80024a8:	d093      	beq.n	80023d2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80024aa:	2300      	movs	r3, #0
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	3710      	adds	r7, #16
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}

080024b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b084      	sub	sp, #16
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	60f8      	str	r0, [r7, #12]
 80024bc:	60b9      	str	r1, [r7, #8]
 80024be:	607a      	str	r2, [r7, #4]
 80024c0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80024c2:	e071      	b.n	80025a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	695b      	ldr	r3, [r3, #20]
 80024ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024d2:	d123      	bne.n	800251c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	681a      	ldr	r2, [r3, #0]
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80024e2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80024ec:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	2200      	movs	r2, #0
 80024f2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	2220      	movs	r2, #32
 80024f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	2200      	movs	r2, #0
 8002500:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002508:	f043 0204 	orr.w	r2, r3, #4
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	2200      	movs	r2, #0
 8002514:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002518:	2301      	movs	r3, #1
 800251a:	e067      	b.n	80025ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002522:	d041      	beq.n	80025a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002524:	f7fe fec8 	bl	80012b8 <HAL_GetTick>
 8002528:	4602      	mov	r2, r0
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	1ad3      	subs	r3, r2, r3
 800252e:	687a      	ldr	r2, [r7, #4]
 8002530:	429a      	cmp	r2, r3
 8002532:	d302      	bcc.n	800253a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d136      	bne.n	80025a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800253a:	68bb      	ldr	r3, [r7, #8]
 800253c:	0c1b      	lsrs	r3, r3, #16
 800253e:	b2db      	uxtb	r3, r3
 8002540:	2b01      	cmp	r3, #1
 8002542:	d10c      	bne.n	800255e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	695b      	ldr	r3, [r3, #20]
 800254a:	43da      	mvns	r2, r3
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	4013      	ands	r3, r2
 8002550:	b29b      	uxth	r3, r3
 8002552:	2b00      	cmp	r3, #0
 8002554:	bf14      	ite	ne
 8002556:	2301      	movne	r3, #1
 8002558:	2300      	moveq	r3, #0
 800255a:	b2db      	uxtb	r3, r3
 800255c:	e00b      	b.n	8002576 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	699b      	ldr	r3, [r3, #24]
 8002564:	43da      	mvns	r2, r3
 8002566:	68bb      	ldr	r3, [r7, #8]
 8002568:	4013      	ands	r3, r2
 800256a:	b29b      	uxth	r3, r3
 800256c:	2b00      	cmp	r3, #0
 800256e:	bf14      	ite	ne
 8002570:	2301      	movne	r3, #1
 8002572:	2300      	moveq	r3, #0
 8002574:	b2db      	uxtb	r3, r3
 8002576:	2b00      	cmp	r3, #0
 8002578:	d016      	beq.n	80025a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	2200      	movs	r2, #0
 800257e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	2220      	movs	r2, #32
 8002584:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	2200      	movs	r2, #0
 800258c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002594:	f043 0220 	orr.w	r2, r3, #32
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	2200      	movs	r2, #0
 80025a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80025a4:	2301      	movs	r3, #1
 80025a6:	e021      	b.n	80025ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	0c1b      	lsrs	r3, r3, #16
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	2b01      	cmp	r3, #1
 80025b0:	d10c      	bne.n	80025cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	695b      	ldr	r3, [r3, #20]
 80025b8:	43da      	mvns	r2, r3
 80025ba:	68bb      	ldr	r3, [r7, #8]
 80025bc:	4013      	ands	r3, r2
 80025be:	b29b      	uxth	r3, r3
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	bf14      	ite	ne
 80025c4:	2301      	movne	r3, #1
 80025c6:	2300      	moveq	r3, #0
 80025c8:	b2db      	uxtb	r3, r3
 80025ca:	e00b      	b.n	80025e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	699b      	ldr	r3, [r3, #24]
 80025d2:	43da      	mvns	r2, r3
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	4013      	ands	r3, r2
 80025d8:	b29b      	uxth	r3, r3
 80025da:	2b00      	cmp	r3, #0
 80025dc:	bf14      	ite	ne
 80025de:	2301      	movne	r3, #1
 80025e0:	2300      	moveq	r3, #0
 80025e2:	b2db      	uxtb	r3, r3
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	f47f af6d 	bne.w	80024c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80025ea:	2300      	movs	r3, #0
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	3710      	adds	r7, #16
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}

080025f4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b084      	sub	sp, #16
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	60f8      	str	r0, [r7, #12]
 80025fc:	60b9      	str	r1, [r7, #8]
 80025fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002600:	e034      	b.n	800266c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002602:	68f8      	ldr	r0, [r7, #12]
 8002604:	f000 f8e3 	bl	80027ce <I2C_IsAcknowledgeFailed>
 8002608:	4603      	mov	r3, r0
 800260a:	2b00      	cmp	r3, #0
 800260c:	d001      	beq.n	8002612 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	e034      	b.n	800267c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002612:	68bb      	ldr	r3, [r7, #8]
 8002614:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002618:	d028      	beq.n	800266c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800261a:	f7fe fe4d 	bl	80012b8 <HAL_GetTick>
 800261e:	4602      	mov	r2, r0
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	1ad3      	subs	r3, r2, r3
 8002624:	68ba      	ldr	r2, [r7, #8]
 8002626:	429a      	cmp	r2, r3
 8002628:	d302      	bcc.n	8002630 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d11d      	bne.n	800266c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	695b      	ldr	r3, [r3, #20]
 8002636:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800263a:	2b80      	cmp	r3, #128	@ 0x80
 800263c:	d016      	beq.n	800266c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	2200      	movs	r2, #0
 8002642:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2220      	movs	r2, #32
 8002648:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	2200      	movs	r2, #0
 8002650:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002658:	f043 0220 	orr.w	r2, r3, #32
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	2200      	movs	r2, #0
 8002664:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002668:	2301      	movs	r3, #1
 800266a:	e007      	b.n	800267c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	695b      	ldr	r3, [r3, #20]
 8002672:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002676:	2b80      	cmp	r3, #128	@ 0x80
 8002678:	d1c3      	bne.n	8002602 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800267a:	2300      	movs	r3, #0
}
 800267c:	4618      	mov	r0, r3
 800267e:	3710      	adds	r7, #16
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}

08002684 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b084      	sub	sp, #16
 8002688:	af00      	add	r7, sp, #0
 800268a:	60f8      	str	r0, [r7, #12]
 800268c:	60b9      	str	r1, [r7, #8]
 800268e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002690:	e034      	b.n	80026fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002692:	68f8      	ldr	r0, [r7, #12]
 8002694:	f000 f89b 	bl	80027ce <I2C_IsAcknowledgeFailed>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d001      	beq.n	80026a2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	e034      	b.n	800270c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026a8:	d028      	beq.n	80026fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026aa:	f7fe fe05 	bl	80012b8 <HAL_GetTick>
 80026ae:	4602      	mov	r2, r0
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	1ad3      	subs	r3, r2, r3
 80026b4:	68ba      	ldr	r2, [r7, #8]
 80026b6:	429a      	cmp	r2, r3
 80026b8:	d302      	bcc.n	80026c0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d11d      	bne.n	80026fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	695b      	ldr	r3, [r3, #20]
 80026c6:	f003 0304 	and.w	r3, r3, #4
 80026ca:	2b04      	cmp	r3, #4
 80026cc:	d016      	beq.n	80026fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	2200      	movs	r2, #0
 80026d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	2220      	movs	r2, #32
 80026d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	2200      	movs	r2, #0
 80026e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e8:	f043 0220 	orr.w	r2, r3, #32
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	2200      	movs	r2, #0
 80026f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80026f8:	2301      	movs	r3, #1
 80026fa:	e007      	b.n	800270c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	695b      	ldr	r3, [r3, #20]
 8002702:	f003 0304 	and.w	r3, r3, #4
 8002706:	2b04      	cmp	r3, #4
 8002708:	d1c3      	bne.n	8002692 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800270a:	2300      	movs	r3, #0
}
 800270c:	4618      	mov	r0, r3
 800270e:	3710      	adds	r7, #16
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}

08002714 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b084      	sub	sp, #16
 8002718:	af00      	add	r7, sp, #0
 800271a:	60f8      	str	r0, [r7, #12]
 800271c:	60b9      	str	r1, [r7, #8]
 800271e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002720:	e049      	b.n	80027b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	695b      	ldr	r3, [r3, #20]
 8002728:	f003 0310 	and.w	r3, r3, #16
 800272c:	2b10      	cmp	r3, #16
 800272e:	d119      	bne.n	8002764 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f06f 0210 	mvn.w	r2, #16
 8002738:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	2200      	movs	r2, #0
 800273e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	2220      	movs	r2, #32
 8002744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	2200      	movs	r2, #0
 800274c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	2200      	movs	r2, #0
 800275c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002760:	2301      	movs	r3, #1
 8002762:	e030      	b.n	80027c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002764:	f7fe fda8 	bl	80012b8 <HAL_GetTick>
 8002768:	4602      	mov	r2, r0
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	1ad3      	subs	r3, r2, r3
 800276e:	68ba      	ldr	r2, [r7, #8]
 8002770:	429a      	cmp	r2, r3
 8002772:	d302      	bcc.n	800277a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d11d      	bne.n	80027b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	695b      	ldr	r3, [r3, #20]
 8002780:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002784:	2b40      	cmp	r3, #64	@ 0x40
 8002786:	d016      	beq.n	80027b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	2200      	movs	r2, #0
 800278c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2220      	movs	r2, #32
 8002792:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	2200      	movs	r2, #0
 800279a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027a2:	f043 0220 	orr.w	r2, r3, #32
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	2200      	movs	r2, #0
 80027ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e007      	b.n	80027c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	695b      	ldr	r3, [r3, #20]
 80027bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027c0:	2b40      	cmp	r3, #64	@ 0x40
 80027c2:	d1ae      	bne.n	8002722 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80027c4:	2300      	movs	r3, #0
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	3710      	adds	r7, #16
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}

080027ce <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80027ce:	b480      	push	{r7}
 80027d0:	b083      	sub	sp, #12
 80027d2:	af00      	add	r7, sp, #0
 80027d4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	695b      	ldr	r3, [r3, #20]
 80027dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027e4:	d11b      	bne.n	800281e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80027ee:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2200      	movs	r2, #0
 80027f4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2220      	movs	r2, #32
 80027fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2200      	movs	r2, #0
 8002802:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800280a:	f043 0204 	orr.w	r2, r3, #4
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2200      	movs	r2, #0
 8002816:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e000      	b.n	8002820 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800281e:	2300      	movs	r3, #0
}
 8002820:	4618      	mov	r0, r3
 8002822:	370c      	adds	r7, #12
 8002824:	46bd      	mov	sp, r7
 8002826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282a:	4770      	bx	lr

0800282c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b084      	sub	sp, #16
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
 8002834:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d101      	bne.n	8002840 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800283c:	2301      	movs	r3, #1
 800283e:	e0cc      	b.n	80029da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002840:	4b68      	ldr	r3, [pc, #416]	@ (80029e4 <HAL_RCC_ClockConfig+0x1b8>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f003 030f 	and.w	r3, r3, #15
 8002848:	683a      	ldr	r2, [r7, #0]
 800284a:	429a      	cmp	r2, r3
 800284c:	d90c      	bls.n	8002868 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800284e:	4b65      	ldr	r3, [pc, #404]	@ (80029e4 <HAL_RCC_ClockConfig+0x1b8>)
 8002850:	683a      	ldr	r2, [r7, #0]
 8002852:	b2d2      	uxtb	r2, r2
 8002854:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002856:	4b63      	ldr	r3, [pc, #396]	@ (80029e4 <HAL_RCC_ClockConfig+0x1b8>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f003 030f 	and.w	r3, r3, #15
 800285e:	683a      	ldr	r2, [r7, #0]
 8002860:	429a      	cmp	r2, r3
 8002862:	d001      	beq.n	8002868 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	e0b8      	b.n	80029da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f003 0302 	and.w	r3, r3, #2
 8002870:	2b00      	cmp	r3, #0
 8002872:	d020      	beq.n	80028b6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f003 0304 	and.w	r3, r3, #4
 800287c:	2b00      	cmp	r3, #0
 800287e:	d005      	beq.n	800288c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002880:	4b59      	ldr	r3, [pc, #356]	@ (80029e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002882:	689b      	ldr	r3, [r3, #8]
 8002884:	4a58      	ldr	r2, [pc, #352]	@ (80029e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002886:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800288a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 0308 	and.w	r3, r3, #8
 8002894:	2b00      	cmp	r3, #0
 8002896:	d005      	beq.n	80028a4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002898:	4b53      	ldr	r3, [pc, #332]	@ (80029e8 <HAL_RCC_ClockConfig+0x1bc>)
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	4a52      	ldr	r2, [pc, #328]	@ (80029e8 <HAL_RCC_ClockConfig+0x1bc>)
 800289e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80028a2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028a4:	4b50      	ldr	r3, [pc, #320]	@ (80029e8 <HAL_RCC_ClockConfig+0x1bc>)
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	494d      	ldr	r1, [pc, #308]	@ (80029e8 <HAL_RCC_ClockConfig+0x1bc>)
 80028b2:	4313      	orrs	r3, r2
 80028b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f003 0301 	and.w	r3, r3, #1
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d044      	beq.n	800294c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	2b01      	cmp	r3, #1
 80028c8:	d107      	bne.n	80028da <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028ca:	4b47      	ldr	r3, [pc, #284]	@ (80029e8 <HAL_RCC_ClockConfig+0x1bc>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d119      	bne.n	800290a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028d6:	2301      	movs	r3, #1
 80028d8:	e07f      	b.n	80029da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	2b02      	cmp	r3, #2
 80028e0:	d003      	beq.n	80028ea <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80028e6:	2b03      	cmp	r3, #3
 80028e8:	d107      	bne.n	80028fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028ea:	4b3f      	ldr	r3, [pc, #252]	@ (80029e8 <HAL_RCC_ClockConfig+0x1bc>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d109      	bne.n	800290a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028f6:	2301      	movs	r3, #1
 80028f8:	e06f      	b.n	80029da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028fa:	4b3b      	ldr	r3, [pc, #236]	@ (80029e8 <HAL_RCC_ClockConfig+0x1bc>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 0302 	and.w	r3, r3, #2
 8002902:	2b00      	cmp	r3, #0
 8002904:	d101      	bne.n	800290a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	e067      	b.n	80029da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800290a:	4b37      	ldr	r3, [pc, #220]	@ (80029e8 <HAL_RCC_ClockConfig+0x1bc>)
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	f023 0203 	bic.w	r2, r3, #3
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	4934      	ldr	r1, [pc, #208]	@ (80029e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002918:	4313      	orrs	r3, r2
 800291a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800291c:	f7fe fccc 	bl	80012b8 <HAL_GetTick>
 8002920:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002922:	e00a      	b.n	800293a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002924:	f7fe fcc8 	bl	80012b8 <HAL_GetTick>
 8002928:	4602      	mov	r2, r0
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	1ad3      	subs	r3, r2, r3
 800292e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002932:	4293      	cmp	r3, r2
 8002934:	d901      	bls.n	800293a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002936:	2303      	movs	r3, #3
 8002938:	e04f      	b.n	80029da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800293a:	4b2b      	ldr	r3, [pc, #172]	@ (80029e8 <HAL_RCC_ClockConfig+0x1bc>)
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	f003 020c 	and.w	r2, r3, #12
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	009b      	lsls	r3, r3, #2
 8002948:	429a      	cmp	r2, r3
 800294a:	d1eb      	bne.n	8002924 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800294c:	4b25      	ldr	r3, [pc, #148]	@ (80029e4 <HAL_RCC_ClockConfig+0x1b8>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f003 030f 	and.w	r3, r3, #15
 8002954:	683a      	ldr	r2, [r7, #0]
 8002956:	429a      	cmp	r2, r3
 8002958:	d20c      	bcs.n	8002974 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800295a:	4b22      	ldr	r3, [pc, #136]	@ (80029e4 <HAL_RCC_ClockConfig+0x1b8>)
 800295c:	683a      	ldr	r2, [r7, #0]
 800295e:	b2d2      	uxtb	r2, r2
 8002960:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002962:	4b20      	ldr	r3, [pc, #128]	@ (80029e4 <HAL_RCC_ClockConfig+0x1b8>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f003 030f 	and.w	r3, r3, #15
 800296a:	683a      	ldr	r2, [r7, #0]
 800296c:	429a      	cmp	r2, r3
 800296e:	d001      	beq.n	8002974 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002970:	2301      	movs	r3, #1
 8002972:	e032      	b.n	80029da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f003 0304 	and.w	r3, r3, #4
 800297c:	2b00      	cmp	r3, #0
 800297e:	d008      	beq.n	8002992 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002980:	4b19      	ldr	r3, [pc, #100]	@ (80029e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	68db      	ldr	r3, [r3, #12]
 800298c:	4916      	ldr	r1, [pc, #88]	@ (80029e8 <HAL_RCC_ClockConfig+0x1bc>)
 800298e:	4313      	orrs	r3, r2
 8002990:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f003 0308 	and.w	r3, r3, #8
 800299a:	2b00      	cmp	r3, #0
 800299c:	d009      	beq.n	80029b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800299e:	4b12      	ldr	r3, [pc, #72]	@ (80029e8 <HAL_RCC_ClockConfig+0x1bc>)
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	691b      	ldr	r3, [r3, #16]
 80029aa:	00db      	lsls	r3, r3, #3
 80029ac:	490e      	ldr	r1, [pc, #56]	@ (80029e8 <HAL_RCC_ClockConfig+0x1bc>)
 80029ae:	4313      	orrs	r3, r2
 80029b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80029b2:	f000 f873 	bl	8002a9c <HAL_RCC_GetSysClockFreq>
 80029b6:	4602      	mov	r2, r0
 80029b8:	4b0b      	ldr	r3, [pc, #44]	@ (80029e8 <HAL_RCC_ClockConfig+0x1bc>)
 80029ba:	689b      	ldr	r3, [r3, #8]
 80029bc:	091b      	lsrs	r3, r3, #4
 80029be:	f003 030f 	and.w	r3, r3, #15
 80029c2:	490a      	ldr	r1, [pc, #40]	@ (80029ec <HAL_RCC_ClockConfig+0x1c0>)
 80029c4:	5ccb      	ldrb	r3, [r1, r3]
 80029c6:	fa22 f303 	lsr.w	r3, r2, r3
 80029ca:	4a09      	ldr	r2, [pc, #36]	@ (80029f0 <HAL_RCC_ClockConfig+0x1c4>)
 80029cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80029ce:	4b09      	ldr	r3, [pc, #36]	@ (80029f4 <HAL_RCC_ClockConfig+0x1c8>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4618      	mov	r0, r3
 80029d4:	f7fe fb26 	bl	8001024 <HAL_InitTick>

  return HAL_OK;
 80029d8:	2300      	movs	r3, #0
}
 80029da:	4618      	mov	r0, r3
 80029dc:	3710      	adds	r7, #16
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	40023c00 	.word	0x40023c00
 80029e8:	40023800 	.word	0x40023800
 80029ec:	080047e0 	.word	0x080047e0
 80029f0:	20000008 	.word	0x20000008
 80029f4:	2000000c 	.word	0x2000000c

080029f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029f8:	b480      	push	{r7}
 80029fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029fc:	4b03      	ldr	r3, [pc, #12]	@ (8002a0c <HAL_RCC_GetHCLKFreq+0x14>)
 80029fe:	681b      	ldr	r3, [r3, #0]
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
 8002a0a:	bf00      	nop
 8002a0c:	20000008 	.word	0x20000008

08002a10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002a14:	f7ff fff0 	bl	80029f8 <HAL_RCC_GetHCLKFreq>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	4b05      	ldr	r3, [pc, #20]	@ (8002a30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	0a9b      	lsrs	r3, r3, #10
 8002a20:	f003 0307 	and.w	r3, r3, #7
 8002a24:	4903      	ldr	r1, [pc, #12]	@ (8002a34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a26:	5ccb      	ldrb	r3, [r1, r3]
 8002a28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	bd80      	pop	{r7, pc}
 8002a30:	40023800 	.word	0x40023800
 8002a34:	080047f0 	.word	0x080047f0

08002a38 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
 8002a40:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	220f      	movs	r2, #15
 8002a46:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002a48:	4b12      	ldr	r3, [pc, #72]	@ (8002a94 <HAL_RCC_GetClockConfig+0x5c>)
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	f003 0203 	and.w	r2, r3, #3
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002a54:	4b0f      	ldr	r3, [pc, #60]	@ (8002a94 <HAL_RCC_GetClockConfig+0x5c>)
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002a60:	4b0c      	ldr	r3, [pc, #48]	@ (8002a94 <HAL_RCC_GetClockConfig+0x5c>)
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002a6c:	4b09      	ldr	r3, [pc, #36]	@ (8002a94 <HAL_RCC_GetClockConfig+0x5c>)
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	08db      	lsrs	r3, r3, #3
 8002a72:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002a7a:	4b07      	ldr	r3, [pc, #28]	@ (8002a98 <HAL_RCC_GetClockConfig+0x60>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 020f 	and.w	r2, r3, #15
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	601a      	str	r2, [r3, #0]
}
 8002a86:	bf00      	nop
 8002a88:	370c      	adds	r7, #12
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr
 8002a92:	bf00      	nop
 8002a94:	40023800 	.word	0x40023800
 8002a98:	40023c00 	.word	0x40023c00

08002a9c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002aa0:	b0ae      	sub	sp, #184	@ 0xb8
 8002aa2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002abc:	2300      	movs	r3, #0
 8002abe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ac2:	4bcb      	ldr	r3, [pc, #812]	@ (8002df0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002ac4:	689b      	ldr	r3, [r3, #8]
 8002ac6:	f003 030c 	and.w	r3, r3, #12
 8002aca:	2b0c      	cmp	r3, #12
 8002acc:	f200 8206 	bhi.w	8002edc <HAL_RCC_GetSysClockFreq+0x440>
 8002ad0:	a201      	add	r2, pc, #4	@ (adr r2, 8002ad8 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002ad2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ad6:	bf00      	nop
 8002ad8:	08002b0d 	.word	0x08002b0d
 8002adc:	08002edd 	.word	0x08002edd
 8002ae0:	08002edd 	.word	0x08002edd
 8002ae4:	08002edd 	.word	0x08002edd
 8002ae8:	08002b15 	.word	0x08002b15
 8002aec:	08002edd 	.word	0x08002edd
 8002af0:	08002edd 	.word	0x08002edd
 8002af4:	08002edd 	.word	0x08002edd
 8002af8:	08002b1d 	.word	0x08002b1d
 8002afc:	08002edd 	.word	0x08002edd
 8002b00:	08002edd 	.word	0x08002edd
 8002b04:	08002edd 	.word	0x08002edd
 8002b08:	08002d0d 	.word	0x08002d0d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002b0c:	4bb9      	ldr	r3, [pc, #740]	@ (8002df4 <HAL_RCC_GetSysClockFreq+0x358>)
 8002b0e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002b12:	e1e7      	b.n	8002ee4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002b14:	4bb8      	ldr	r3, [pc, #736]	@ (8002df8 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002b16:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002b1a:	e1e3      	b.n	8002ee4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b1c:	4bb4      	ldr	r3, [pc, #720]	@ (8002df0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002b24:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b28:	4bb1      	ldr	r3, [pc, #708]	@ (8002df0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d071      	beq.n	8002c18 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b34:	4bae      	ldr	r3, [pc, #696]	@ (8002df0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	099b      	lsrs	r3, r3, #6
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002b40:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002b44:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002b48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b4c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002b50:	2300      	movs	r3, #0
 8002b52:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002b56:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002b5a:	4622      	mov	r2, r4
 8002b5c:	462b      	mov	r3, r5
 8002b5e:	f04f 0000 	mov.w	r0, #0
 8002b62:	f04f 0100 	mov.w	r1, #0
 8002b66:	0159      	lsls	r1, r3, #5
 8002b68:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b6c:	0150      	lsls	r0, r2, #5
 8002b6e:	4602      	mov	r2, r0
 8002b70:	460b      	mov	r3, r1
 8002b72:	4621      	mov	r1, r4
 8002b74:	1a51      	subs	r1, r2, r1
 8002b76:	6439      	str	r1, [r7, #64]	@ 0x40
 8002b78:	4629      	mov	r1, r5
 8002b7a:	eb63 0301 	sbc.w	r3, r3, r1
 8002b7e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b80:	f04f 0200 	mov.w	r2, #0
 8002b84:	f04f 0300 	mov.w	r3, #0
 8002b88:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002b8c:	4649      	mov	r1, r9
 8002b8e:	018b      	lsls	r3, r1, #6
 8002b90:	4641      	mov	r1, r8
 8002b92:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002b96:	4641      	mov	r1, r8
 8002b98:	018a      	lsls	r2, r1, #6
 8002b9a:	4641      	mov	r1, r8
 8002b9c:	1a51      	subs	r1, r2, r1
 8002b9e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002ba0:	4649      	mov	r1, r9
 8002ba2:	eb63 0301 	sbc.w	r3, r3, r1
 8002ba6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002ba8:	f04f 0200 	mov.w	r2, #0
 8002bac:	f04f 0300 	mov.w	r3, #0
 8002bb0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002bb4:	4649      	mov	r1, r9
 8002bb6:	00cb      	lsls	r3, r1, #3
 8002bb8:	4641      	mov	r1, r8
 8002bba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002bbe:	4641      	mov	r1, r8
 8002bc0:	00ca      	lsls	r2, r1, #3
 8002bc2:	4610      	mov	r0, r2
 8002bc4:	4619      	mov	r1, r3
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	4622      	mov	r2, r4
 8002bca:	189b      	adds	r3, r3, r2
 8002bcc:	633b      	str	r3, [r7, #48]	@ 0x30
 8002bce:	462b      	mov	r3, r5
 8002bd0:	460a      	mov	r2, r1
 8002bd2:	eb42 0303 	adc.w	r3, r2, r3
 8002bd6:	637b      	str	r3, [r7, #52]	@ 0x34
 8002bd8:	f04f 0200 	mov.w	r2, #0
 8002bdc:	f04f 0300 	mov.w	r3, #0
 8002be0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002be4:	4629      	mov	r1, r5
 8002be6:	024b      	lsls	r3, r1, #9
 8002be8:	4621      	mov	r1, r4
 8002bea:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002bee:	4621      	mov	r1, r4
 8002bf0:	024a      	lsls	r2, r1, #9
 8002bf2:	4610      	mov	r0, r2
 8002bf4:	4619      	mov	r1, r3
 8002bf6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002c00:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002c04:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002c08:	f7fd fb52 	bl	80002b0 <__aeabi_uldivmod>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	460b      	mov	r3, r1
 8002c10:	4613      	mov	r3, r2
 8002c12:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002c16:	e067      	b.n	8002ce8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c18:	4b75      	ldr	r3, [pc, #468]	@ (8002df0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	099b      	lsrs	r3, r3, #6
 8002c1e:	2200      	movs	r2, #0
 8002c20:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002c24:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002c28:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002c2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c30:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002c32:	2300      	movs	r3, #0
 8002c34:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002c36:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002c3a:	4622      	mov	r2, r4
 8002c3c:	462b      	mov	r3, r5
 8002c3e:	f04f 0000 	mov.w	r0, #0
 8002c42:	f04f 0100 	mov.w	r1, #0
 8002c46:	0159      	lsls	r1, r3, #5
 8002c48:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c4c:	0150      	lsls	r0, r2, #5
 8002c4e:	4602      	mov	r2, r0
 8002c50:	460b      	mov	r3, r1
 8002c52:	4621      	mov	r1, r4
 8002c54:	1a51      	subs	r1, r2, r1
 8002c56:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002c58:	4629      	mov	r1, r5
 8002c5a:	eb63 0301 	sbc.w	r3, r3, r1
 8002c5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c60:	f04f 0200 	mov.w	r2, #0
 8002c64:	f04f 0300 	mov.w	r3, #0
 8002c68:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002c6c:	4649      	mov	r1, r9
 8002c6e:	018b      	lsls	r3, r1, #6
 8002c70:	4641      	mov	r1, r8
 8002c72:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002c76:	4641      	mov	r1, r8
 8002c78:	018a      	lsls	r2, r1, #6
 8002c7a:	4641      	mov	r1, r8
 8002c7c:	ebb2 0a01 	subs.w	sl, r2, r1
 8002c80:	4649      	mov	r1, r9
 8002c82:	eb63 0b01 	sbc.w	fp, r3, r1
 8002c86:	f04f 0200 	mov.w	r2, #0
 8002c8a:	f04f 0300 	mov.w	r3, #0
 8002c8e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002c92:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002c96:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002c9a:	4692      	mov	sl, r2
 8002c9c:	469b      	mov	fp, r3
 8002c9e:	4623      	mov	r3, r4
 8002ca0:	eb1a 0303 	adds.w	r3, sl, r3
 8002ca4:	623b      	str	r3, [r7, #32]
 8002ca6:	462b      	mov	r3, r5
 8002ca8:	eb4b 0303 	adc.w	r3, fp, r3
 8002cac:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cae:	f04f 0200 	mov.w	r2, #0
 8002cb2:	f04f 0300 	mov.w	r3, #0
 8002cb6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002cba:	4629      	mov	r1, r5
 8002cbc:	028b      	lsls	r3, r1, #10
 8002cbe:	4621      	mov	r1, r4
 8002cc0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002cc4:	4621      	mov	r1, r4
 8002cc6:	028a      	lsls	r2, r1, #10
 8002cc8:	4610      	mov	r0, r2
 8002cca:	4619      	mov	r1, r3
 8002ccc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	673b      	str	r3, [r7, #112]	@ 0x70
 8002cd4:	677a      	str	r2, [r7, #116]	@ 0x74
 8002cd6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002cda:	f7fd fae9 	bl	80002b0 <__aeabi_uldivmod>
 8002cde:	4602      	mov	r2, r0
 8002ce0:	460b      	mov	r3, r1
 8002ce2:	4613      	mov	r3, r2
 8002ce4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002ce8:	4b41      	ldr	r3, [pc, #260]	@ (8002df0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	0c1b      	lsrs	r3, r3, #16
 8002cee:	f003 0303 	and.w	r3, r3, #3
 8002cf2:	3301      	adds	r3, #1
 8002cf4:	005b      	lsls	r3, r3, #1
 8002cf6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002cfa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002cfe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002d02:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d06:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002d0a:	e0eb      	b.n	8002ee4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d0c:	4b38      	ldr	r3, [pc, #224]	@ (8002df0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002d14:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d18:	4b35      	ldr	r3, [pc, #212]	@ (8002df0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d06b      	beq.n	8002dfc <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d24:	4b32      	ldr	r3, [pc, #200]	@ (8002df0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	099b      	lsrs	r3, r3, #6
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002d2e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002d30:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002d32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d36:	663b      	str	r3, [r7, #96]	@ 0x60
 8002d38:	2300      	movs	r3, #0
 8002d3a:	667b      	str	r3, [r7, #100]	@ 0x64
 8002d3c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002d40:	4622      	mov	r2, r4
 8002d42:	462b      	mov	r3, r5
 8002d44:	f04f 0000 	mov.w	r0, #0
 8002d48:	f04f 0100 	mov.w	r1, #0
 8002d4c:	0159      	lsls	r1, r3, #5
 8002d4e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d52:	0150      	lsls	r0, r2, #5
 8002d54:	4602      	mov	r2, r0
 8002d56:	460b      	mov	r3, r1
 8002d58:	4621      	mov	r1, r4
 8002d5a:	1a51      	subs	r1, r2, r1
 8002d5c:	61b9      	str	r1, [r7, #24]
 8002d5e:	4629      	mov	r1, r5
 8002d60:	eb63 0301 	sbc.w	r3, r3, r1
 8002d64:	61fb      	str	r3, [r7, #28]
 8002d66:	f04f 0200 	mov.w	r2, #0
 8002d6a:	f04f 0300 	mov.w	r3, #0
 8002d6e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002d72:	4659      	mov	r1, fp
 8002d74:	018b      	lsls	r3, r1, #6
 8002d76:	4651      	mov	r1, sl
 8002d78:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002d7c:	4651      	mov	r1, sl
 8002d7e:	018a      	lsls	r2, r1, #6
 8002d80:	4651      	mov	r1, sl
 8002d82:	ebb2 0801 	subs.w	r8, r2, r1
 8002d86:	4659      	mov	r1, fp
 8002d88:	eb63 0901 	sbc.w	r9, r3, r1
 8002d8c:	f04f 0200 	mov.w	r2, #0
 8002d90:	f04f 0300 	mov.w	r3, #0
 8002d94:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d98:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d9c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002da0:	4690      	mov	r8, r2
 8002da2:	4699      	mov	r9, r3
 8002da4:	4623      	mov	r3, r4
 8002da6:	eb18 0303 	adds.w	r3, r8, r3
 8002daa:	613b      	str	r3, [r7, #16]
 8002dac:	462b      	mov	r3, r5
 8002dae:	eb49 0303 	adc.w	r3, r9, r3
 8002db2:	617b      	str	r3, [r7, #20]
 8002db4:	f04f 0200 	mov.w	r2, #0
 8002db8:	f04f 0300 	mov.w	r3, #0
 8002dbc:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002dc0:	4629      	mov	r1, r5
 8002dc2:	024b      	lsls	r3, r1, #9
 8002dc4:	4621      	mov	r1, r4
 8002dc6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002dca:	4621      	mov	r1, r4
 8002dcc:	024a      	lsls	r2, r1, #9
 8002dce:	4610      	mov	r0, r2
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002dda:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002ddc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002de0:	f7fd fa66 	bl	80002b0 <__aeabi_uldivmod>
 8002de4:	4602      	mov	r2, r0
 8002de6:	460b      	mov	r3, r1
 8002de8:	4613      	mov	r3, r2
 8002dea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002dee:	e065      	b.n	8002ebc <HAL_RCC_GetSysClockFreq+0x420>
 8002df0:	40023800 	.word	0x40023800
 8002df4:	00f42400 	.word	0x00f42400
 8002df8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dfc:	4b3d      	ldr	r3, [pc, #244]	@ (8002ef4 <HAL_RCC_GetSysClockFreq+0x458>)
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	099b      	lsrs	r3, r3, #6
 8002e02:	2200      	movs	r2, #0
 8002e04:	4618      	mov	r0, r3
 8002e06:	4611      	mov	r1, r2
 8002e08:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002e0c:	653b      	str	r3, [r7, #80]	@ 0x50
 8002e0e:	2300      	movs	r3, #0
 8002e10:	657b      	str	r3, [r7, #84]	@ 0x54
 8002e12:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002e16:	4642      	mov	r2, r8
 8002e18:	464b      	mov	r3, r9
 8002e1a:	f04f 0000 	mov.w	r0, #0
 8002e1e:	f04f 0100 	mov.w	r1, #0
 8002e22:	0159      	lsls	r1, r3, #5
 8002e24:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e28:	0150      	lsls	r0, r2, #5
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	460b      	mov	r3, r1
 8002e2e:	4641      	mov	r1, r8
 8002e30:	1a51      	subs	r1, r2, r1
 8002e32:	60b9      	str	r1, [r7, #8]
 8002e34:	4649      	mov	r1, r9
 8002e36:	eb63 0301 	sbc.w	r3, r3, r1
 8002e3a:	60fb      	str	r3, [r7, #12]
 8002e3c:	f04f 0200 	mov.w	r2, #0
 8002e40:	f04f 0300 	mov.w	r3, #0
 8002e44:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002e48:	4659      	mov	r1, fp
 8002e4a:	018b      	lsls	r3, r1, #6
 8002e4c:	4651      	mov	r1, sl
 8002e4e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002e52:	4651      	mov	r1, sl
 8002e54:	018a      	lsls	r2, r1, #6
 8002e56:	4651      	mov	r1, sl
 8002e58:	1a54      	subs	r4, r2, r1
 8002e5a:	4659      	mov	r1, fp
 8002e5c:	eb63 0501 	sbc.w	r5, r3, r1
 8002e60:	f04f 0200 	mov.w	r2, #0
 8002e64:	f04f 0300 	mov.w	r3, #0
 8002e68:	00eb      	lsls	r3, r5, #3
 8002e6a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e6e:	00e2      	lsls	r2, r4, #3
 8002e70:	4614      	mov	r4, r2
 8002e72:	461d      	mov	r5, r3
 8002e74:	4643      	mov	r3, r8
 8002e76:	18e3      	adds	r3, r4, r3
 8002e78:	603b      	str	r3, [r7, #0]
 8002e7a:	464b      	mov	r3, r9
 8002e7c:	eb45 0303 	adc.w	r3, r5, r3
 8002e80:	607b      	str	r3, [r7, #4]
 8002e82:	f04f 0200 	mov.w	r2, #0
 8002e86:	f04f 0300 	mov.w	r3, #0
 8002e8a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002e8e:	4629      	mov	r1, r5
 8002e90:	028b      	lsls	r3, r1, #10
 8002e92:	4621      	mov	r1, r4
 8002e94:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e98:	4621      	mov	r1, r4
 8002e9a:	028a      	lsls	r2, r1, #10
 8002e9c:	4610      	mov	r0, r2
 8002e9e:	4619      	mov	r1, r3
 8002ea0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002ea8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002eaa:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002eae:	f7fd f9ff 	bl	80002b0 <__aeabi_uldivmod>
 8002eb2:	4602      	mov	r2, r0
 8002eb4:	460b      	mov	r3, r1
 8002eb6:	4613      	mov	r3, r2
 8002eb8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002ebc:	4b0d      	ldr	r3, [pc, #52]	@ (8002ef4 <HAL_RCC_GetSysClockFreq+0x458>)
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	0f1b      	lsrs	r3, r3, #28
 8002ec2:	f003 0307 	and.w	r3, r3, #7
 8002ec6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8002eca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002ece:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002ed2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ed6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002eda:	e003      	b.n	8002ee4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002edc:	4b06      	ldr	r3, [pc, #24]	@ (8002ef8 <HAL_RCC_GetSysClockFreq+0x45c>)
 8002ede:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002ee2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ee4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	37b8      	adds	r7, #184	@ 0xb8
 8002eec:	46bd      	mov	sp, r7
 8002eee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ef2:	bf00      	nop
 8002ef4:	40023800 	.word	0x40023800
 8002ef8:	00f42400 	.word	0x00f42400

08002efc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b086      	sub	sp, #24
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d101      	bne.n	8002f0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e28d      	b.n	800342a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 0301 	and.w	r3, r3, #1
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	f000 8083 	beq.w	8003022 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002f1c:	4b94      	ldr	r3, [pc, #592]	@ (8003170 <HAL_RCC_OscConfig+0x274>)
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	f003 030c 	and.w	r3, r3, #12
 8002f24:	2b04      	cmp	r3, #4
 8002f26:	d019      	beq.n	8002f5c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002f28:	4b91      	ldr	r3, [pc, #580]	@ (8003170 <HAL_RCC_OscConfig+0x274>)
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	f003 030c 	and.w	r3, r3, #12
        || \
 8002f30:	2b08      	cmp	r3, #8
 8002f32:	d106      	bne.n	8002f42 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002f34:	4b8e      	ldr	r3, [pc, #568]	@ (8003170 <HAL_RCC_OscConfig+0x274>)
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f3c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f40:	d00c      	beq.n	8002f5c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f42:	4b8b      	ldr	r3, [pc, #556]	@ (8003170 <HAL_RCC_OscConfig+0x274>)
 8002f44:	689b      	ldr	r3, [r3, #8]
 8002f46:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002f4a:	2b0c      	cmp	r3, #12
 8002f4c:	d112      	bne.n	8002f74 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f4e:	4b88      	ldr	r3, [pc, #544]	@ (8003170 <HAL_RCC_OscConfig+0x274>)
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f56:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f5a:	d10b      	bne.n	8002f74 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f5c:	4b84      	ldr	r3, [pc, #528]	@ (8003170 <HAL_RCC_OscConfig+0x274>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d05b      	beq.n	8003020 <HAL_RCC_OscConfig+0x124>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d157      	bne.n	8003020 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002f70:	2301      	movs	r3, #1
 8002f72:	e25a      	b.n	800342a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f7c:	d106      	bne.n	8002f8c <HAL_RCC_OscConfig+0x90>
 8002f7e:	4b7c      	ldr	r3, [pc, #496]	@ (8003170 <HAL_RCC_OscConfig+0x274>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a7b      	ldr	r2, [pc, #492]	@ (8003170 <HAL_RCC_OscConfig+0x274>)
 8002f84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f88:	6013      	str	r3, [r2, #0]
 8002f8a:	e01d      	b.n	8002fc8 <HAL_RCC_OscConfig+0xcc>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f94:	d10c      	bne.n	8002fb0 <HAL_RCC_OscConfig+0xb4>
 8002f96:	4b76      	ldr	r3, [pc, #472]	@ (8003170 <HAL_RCC_OscConfig+0x274>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a75      	ldr	r2, [pc, #468]	@ (8003170 <HAL_RCC_OscConfig+0x274>)
 8002f9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002fa0:	6013      	str	r3, [r2, #0]
 8002fa2:	4b73      	ldr	r3, [pc, #460]	@ (8003170 <HAL_RCC_OscConfig+0x274>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a72      	ldr	r2, [pc, #456]	@ (8003170 <HAL_RCC_OscConfig+0x274>)
 8002fa8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fac:	6013      	str	r3, [r2, #0]
 8002fae:	e00b      	b.n	8002fc8 <HAL_RCC_OscConfig+0xcc>
 8002fb0:	4b6f      	ldr	r3, [pc, #444]	@ (8003170 <HAL_RCC_OscConfig+0x274>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a6e      	ldr	r2, [pc, #440]	@ (8003170 <HAL_RCC_OscConfig+0x274>)
 8002fb6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fba:	6013      	str	r3, [r2, #0]
 8002fbc:	4b6c      	ldr	r3, [pc, #432]	@ (8003170 <HAL_RCC_OscConfig+0x274>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a6b      	ldr	r2, [pc, #428]	@ (8003170 <HAL_RCC_OscConfig+0x274>)
 8002fc2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002fc6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d013      	beq.n	8002ff8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fd0:	f7fe f972 	bl	80012b8 <HAL_GetTick>
 8002fd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fd6:	e008      	b.n	8002fea <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fd8:	f7fe f96e 	bl	80012b8 <HAL_GetTick>
 8002fdc:	4602      	mov	r2, r0
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	1ad3      	subs	r3, r2, r3
 8002fe2:	2b64      	cmp	r3, #100	@ 0x64
 8002fe4:	d901      	bls.n	8002fea <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002fe6:	2303      	movs	r3, #3
 8002fe8:	e21f      	b.n	800342a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fea:	4b61      	ldr	r3, [pc, #388]	@ (8003170 <HAL_RCC_OscConfig+0x274>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d0f0      	beq.n	8002fd8 <HAL_RCC_OscConfig+0xdc>
 8002ff6:	e014      	b.n	8003022 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ff8:	f7fe f95e 	bl	80012b8 <HAL_GetTick>
 8002ffc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ffe:	e008      	b.n	8003012 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003000:	f7fe f95a 	bl	80012b8 <HAL_GetTick>
 8003004:	4602      	mov	r2, r0
 8003006:	693b      	ldr	r3, [r7, #16]
 8003008:	1ad3      	subs	r3, r2, r3
 800300a:	2b64      	cmp	r3, #100	@ 0x64
 800300c:	d901      	bls.n	8003012 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800300e:	2303      	movs	r3, #3
 8003010:	e20b      	b.n	800342a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003012:	4b57      	ldr	r3, [pc, #348]	@ (8003170 <HAL_RCC_OscConfig+0x274>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800301a:	2b00      	cmp	r3, #0
 800301c:	d1f0      	bne.n	8003000 <HAL_RCC_OscConfig+0x104>
 800301e:	e000      	b.n	8003022 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003020:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 0302 	and.w	r3, r3, #2
 800302a:	2b00      	cmp	r3, #0
 800302c:	d06f      	beq.n	800310e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800302e:	4b50      	ldr	r3, [pc, #320]	@ (8003170 <HAL_RCC_OscConfig+0x274>)
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	f003 030c 	and.w	r3, r3, #12
 8003036:	2b00      	cmp	r3, #0
 8003038:	d017      	beq.n	800306a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800303a:	4b4d      	ldr	r3, [pc, #308]	@ (8003170 <HAL_RCC_OscConfig+0x274>)
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	f003 030c 	and.w	r3, r3, #12
        || \
 8003042:	2b08      	cmp	r3, #8
 8003044:	d105      	bne.n	8003052 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003046:	4b4a      	ldr	r3, [pc, #296]	@ (8003170 <HAL_RCC_OscConfig+0x274>)
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800304e:	2b00      	cmp	r3, #0
 8003050:	d00b      	beq.n	800306a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003052:	4b47      	ldr	r3, [pc, #284]	@ (8003170 <HAL_RCC_OscConfig+0x274>)
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800305a:	2b0c      	cmp	r3, #12
 800305c:	d11c      	bne.n	8003098 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800305e:	4b44      	ldr	r3, [pc, #272]	@ (8003170 <HAL_RCC_OscConfig+0x274>)
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003066:	2b00      	cmp	r3, #0
 8003068:	d116      	bne.n	8003098 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800306a:	4b41      	ldr	r3, [pc, #260]	@ (8003170 <HAL_RCC_OscConfig+0x274>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 0302 	and.w	r3, r3, #2
 8003072:	2b00      	cmp	r3, #0
 8003074:	d005      	beq.n	8003082 <HAL_RCC_OscConfig+0x186>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	68db      	ldr	r3, [r3, #12]
 800307a:	2b01      	cmp	r3, #1
 800307c:	d001      	beq.n	8003082 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	e1d3      	b.n	800342a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003082:	4b3b      	ldr	r3, [pc, #236]	@ (8003170 <HAL_RCC_OscConfig+0x274>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	691b      	ldr	r3, [r3, #16]
 800308e:	00db      	lsls	r3, r3, #3
 8003090:	4937      	ldr	r1, [pc, #220]	@ (8003170 <HAL_RCC_OscConfig+0x274>)
 8003092:	4313      	orrs	r3, r2
 8003094:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003096:	e03a      	b.n	800310e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	68db      	ldr	r3, [r3, #12]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d020      	beq.n	80030e2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030a0:	4b34      	ldr	r3, [pc, #208]	@ (8003174 <HAL_RCC_OscConfig+0x278>)
 80030a2:	2201      	movs	r2, #1
 80030a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030a6:	f7fe f907 	bl	80012b8 <HAL_GetTick>
 80030aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030ac:	e008      	b.n	80030c0 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030ae:	f7fe f903 	bl	80012b8 <HAL_GetTick>
 80030b2:	4602      	mov	r2, r0
 80030b4:	693b      	ldr	r3, [r7, #16]
 80030b6:	1ad3      	subs	r3, r2, r3
 80030b8:	2b02      	cmp	r3, #2
 80030ba:	d901      	bls.n	80030c0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80030bc:	2303      	movs	r3, #3
 80030be:	e1b4      	b.n	800342a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030c0:	4b2b      	ldr	r3, [pc, #172]	@ (8003170 <HAL_RCC_OscConfig+0x274>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 0302 	and.w	r3, r3, #2
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d0f0      	beq.n	80030ae <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030cc:	4b28      	ldr	r3, [pc, #160]	@ (8003170 <HAL_RCC_OscConfig+0x274>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	691b      	ldr	r3, [r3, #16]
 80030d8:	00db      	lsls	r3, r3, #3
 80030da:	4925      	ldr	r1, [pc, #148]	@ (8003170 <HAL_RCC_OscConfig+0x274>)
 80030dc:	4313      	orrs	r3, r2
 80030de:	600b      	str	r3, [r1, #0]
 80030e0:	e015      	b.n	800310e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030e2:	4b24      	ldr	r3, [pc, #144]	@ (8003174 <HAL_RCC_OscConfig+0x278>)
 80030e4:	2200      	movs	r2, #0
 80030e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030e8:	f7fe f8e6 	bl	80012b8 <HAL_GetTick>
 80030ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030ee:	e008      	b.n	8003102 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030f0:	f7fe f8e2 	bl	80012b8 <HAL_GetTick>
 80030f4:	4602      	mov	r2, r0
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	1ad3      	subs	r3, r2, r3
 80030fa:	2b02      	cmp	r3, #2
 80030fc:	d901      	bls.n	8003102 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80030fe:	2303      	movs	r3, #3
 8003100:	e193      	b.n	800342a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003102:	4b1b      	ldr	r3, [pc, #108]	@ (8003170 <HAL_RCC_OscConfig+0x274>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 0302 	and.w	r3, r3, #2
 800310a:	2b00      	cmp	r3, #0
 800310c:	d1f0      	bne.n	80030f0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f003 0308 	and.w	r3, r3, #8
 8003116:	2b00      	cmp	r3, #0
 8003118:	d036      	beq.n	8003188 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	695b      	ldr	r3, [r3, #20]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d016      	beq.n	8003150 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003122:	4b15      	ldr	r3, [pc, #84]	@ (8003178 <HAL_RCC_OscConfig+0x27c>)
 8003124:	2201      	movs	r2, #1
 8003126:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003128:	f7fe f8c6 	bl	80012b8 <HAL_GetTick>
 800312c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800312e:	e008      	b.n	8003142 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003130:	f7fe f8c2 	bl	80012b8 <HAL_GetTick>
 8003134:	4602      	mov	r2, r0
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	2b02      	cmp	r3, #2
 800313c:	d901      	bls.n	8003142 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	e173      	b.n	800342a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003142:	4b0b      	ldr	r3, [pc, #44]	@ (8003170 <HAL_RCC_OscConfig+0x274>)
 8003144:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003146:	f003 0302 	and.w	r3, r3, #2
 800314a:	2b00      	cmp	r3, #0
 800314c:	d0f0      	beq.n	8003130 <HAL_RCC_OscConfig+0x234>
 800314e:	e01b      	b.n	8003188 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003150:	4b09      	ldr	r3, [pc, #36]	@ (8003178 <HAL_RCC_OscConfig+0x27c>)
 8003152:	2200      	movs	r2, #0
 8003154:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003156:	f7fe f8af 	bl	80012b8 <HAL_GetTick>
 800315a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800315c:	e00e      	b.n	800317c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800315e:	f7fe f8ab 	bl	80012b8 <HAL_GetTick>
 8003162:	4602      	mov	r2, r0
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	1ad3      	subs	r3, r2, r3
 8003168:	2b02      	cmp	r3, #2
 800316a:	d907      	bls.n	800317c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800316c:	2303      	movs	r3, #3
 800316e:	e15c      	b.n	800342a <HAL_RCC_OscConfig+0x52e>
 8003170:	40023800 	.word	0x40023800
 8003174:	42470000 	.word	0x42470000
 8003178:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800317c:	4b8a      	ldr	r3, [pc, #552]	@ (80033a8 <HAL_RCC_OscConfig+0x4ac>)
 800317e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003180:	f003 0302 	and.w	r3, r3, #2
 8003184:	2b00      	cmp	r3, #0
 8003186:	d1ea      	bne.n	800315e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f003 0304 	and.w	r3, r3, #4
 8003190:	2b00      	cmp	r3, #0
 8003192:	f000 8097 	beq.w	80032c4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003196:	2300      	movs	r3, #0
 8003198:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800319a:	4b83      	ldr	r3, [pc, #524]	@ (80033a8 <HAL_RCC_OscConfig+0x4ac>)
 800319c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800319e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d10f      	bne.n	80031c6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031a6:	2300      	movs	r3, #0
 80031a8:	60bb      	str	r3, [r7, #8]
 80031aa:	4b7f      	ldr	r3, [pc, #508]	@ (80033a8 <HAL_RCC_OscConfig+0x4ac>)
 80031ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ae:	4a7e      	ldr	r2, [pc, #504]	@ (80033a8 <HAL_RCC_OscConfig+0x4ac>)
 80031b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80031b6:	4b7c      	ldr	r3, [pc, #496]	@ (80033a8 <HAL_RCC_OscConfig+0x4ac>)
 80031b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031be:	60bb      	str	r3, [r7, #8]
 80031c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031c2:	2301      	movs	r3, #1
 80031c4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031c6:	4b79      	ldr	r3, [pc, #484]	@ (80033ac <HAL_RCC_OscConfig+0x4b0>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d118      	bne.n	8003204 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031d2:	4b76      	ldr	r3, [pc, #472]	@ (80033ac <HAL_RCC_OscConfig+0x4b0>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a75      	ldr	r2, [pc, #468]	@ (80033ac <HAL_RCC_OscConfig+0x4b0>)
 80031d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031de:	f7fe f86b 	bl	80012b8 <HAL_GetTick>
 80031e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031e4:	e008      	b.n	80031f8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031e6:	f7fe f867 	bl	80012b8 <HAL_GetTick>
 80031ea:	4602      	mov	r2, r0
 80031ec:	693b      	ldr	r3, [r7, #16]
 80031ee:	1ad3      	subs	r3, r2, r3
 80031f0:	2b02      	cmp	r3, #2
 80031f2:	d901      	bls.n	80031f8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80031f4:	2303      	movs	r3, #3
 80031f6:	e118      	b.n	800342a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031f8:	4b6c      	ldr	r3, [pc, #432]	@ (80033ac <HAL_RCC_OscConfig+0x4b0>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003200:	2b00      	cmp	r3, #0
 8003202:	d0f0      	beq.n	80031e6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	2b01      	cmp	r3, #1
 800320a:	d106      	bne.n	800321a <HAL_RCC_OscConfig+0x31e>
 800320c:	4b66      	ldr	r3, [pc, #408]	@ (80033a8 <HAL_RCC_OscConfig+0x4ac>)
 800320e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003210:	4a65      	ldr	r2, [pc, #404]	@ (80033a8 <HAL_RCC_OscConfig+0x4ac>)
 8003212:	f043 0301 	orr.w	r3, r3, #1
 8003216:	6713      	str	r3, [r2, #112]	@ 0x70
 8003218:	e01c      	b.n	8003254 <HAL_RCC_OscConfig+0x358>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	2b05      	cmp	r3, #5
 8003220:	d10c      	bne.n	800323c <HAL_RCC_OscConfig+0x340>
 8003222:	4b61      	ldr	r3, [pc, #388]	@ (80033a8 <HAL_RCC_OscConfig+0x4ac>)
 8003224:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003226:	4a60      	ldr	r2, [pc, #384]	@ (80033a8 <HAL_RCC_OscConfig+0x4ac>)
 8003228:	f043 0304 	orr.w	r3, r3, #4
 800322c:	6713      	str	r3, [r2, #112]	@ 0x70
 800322e:	4b5e      	ldr	r3, [pc, #376]	@ (80033a8 <HAL_RCC_OscConfig+0x4ac>)
 8003230:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003232:	4a5d      	ldr	r2, [pc, #372]	@ (80033a8 <HAL_RCC_OscConfig+0x4ac>)
 8003234:	f043 0301 	orr.w	r3, r3, #1
 8003238:	6713      	str	r3, [r2, #112]	@ 0x70
 800323a:	e00b      	b.n	8003254 <HAL_RCC_OscConfig+0x358>
 800323c:	4b5a      	ldr	r3, [pc, #360]	@ (80033a8 <HAL_RCC_OscConfig+0x4ac>)
 800323e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003240:	4a59      	ldr	r2, [pc, #356]	@ (80033a8 <HAL_RCC_OscConfig+0x4ac>)
 8003242:	f023 0301 	bic.w	r3, r3, #1
 8003246:	6713      	str	r3, [r2, #112]	@ 0x70
 8003248:	4b57      	ldr	r3, [pc, #348]	@ (80033a8 <HAL_RCC_OscConfig+0x4ac>)
 800324a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800324c:	4a56      	ldr	r2, [pc, #344]	@ (80033a8 <HAL_RCC_OscConfig+0x4ac>)
 800324e:	f023 0304 	bic.w	r3, r3, #4
 8003252:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d015      	beq.n	8003288 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800325c:	f7fe f82c 	bl	80012b8 <HAL_GetTick>
 8003260:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003262:	e00a      	b.n	800327a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003264:	f7fe f828 	bl	80012b8 <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003272:	4293      	cmp	r3, r2
 8003274:	d901      	bls.n	800327a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003276:	2303      	movs	r3, #3
 8003278:	e0d7      	b.n	800342a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800327a:	4b4b      	ldr	r3, [pc, #300]	@ (80033a8 <HAL_RCC_OscConfig+0x4ac>)
 800327c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800327e:	f003 0302 	and.w	r3, r3, #2
 8003282:	2b00      	cmp	r3, #0
 8003284:	d0ee      	beq.n	8003264 <HAL_RCC_OscConfig+0x368>
 8003286:	e014      	b.n	80032b2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003288:	f7fe f816 	bl	80012b8 <HAL_GetTick>
 800328c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800328e:	e00a      	b.n	80032a6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003290:	f7fe f812 	bl	80012b8 <HAL_GetTick>
 8003294:	4602      	mov	r2, r0
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	1ad3      	subs	r3, r2, r3
 800329a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800329e:	4293      	cmp	r3, r2
 80032a0:	d901      	bls.n	80032a6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80032a2:	2303      	movs	r3, #3
 80032a4:	e0c1      	b.n	800342a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032a6:	4b40      	ldr	r3, [pc, #256]	@ (80033a8 <HAL_RCC_OscConfig+0x4ac>)
 80032a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032aa:	f003 0302 	and.w	r3, r3, #2
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d1ee      	bne.n	8003290 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80032b2:	7dfb      	ldrb	r3, [r7, #23]
 80032b4:	2b01      	cmp	r3, #1
 80032b6:	d105      	bne.n	80032c4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032b8:	4b3b      	ldr	r3, [pc, #236]	@ (80033a8 <HAL_RCC_OscConfig+0x4ac>)
 80032ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032bc:	4a3a      	ldr	r2, [pc, #232]	@ (80033a8 <HAL_RCC_OscConfig+0x4ac>)
 80032be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032c2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	699b      	ldr	r3, [r3, #24]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	f000 80ad 	beq.w	8003428 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80032ce:	4b36      	ldr	r3, [pc, #216]	@ (80033a8 <HAL_RCC_OscConfig+0x4ac>)
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	f003 030c 	and.w	r3, r3, #12
 80032d6:	2b08      	cmp	r3, #8
 80032d8:	d060      	beq.n	800339c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	699b      	ldr	r3, [r3, #24]
 80032de:	2b02      	cmp	r3, #2
 80032e0:	d145      	bne.n	800336e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032e2:	4b33      	ldr	r3, [pc, #204]	@ (80033b0 <HAL_RCC_OscConfig+0x4b4>)
 80032e4:	2200      	movs	r2, #0
 80032e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032e8:	f7fd ffe6 	bl	80012b8 <HAL_GetTick>
 80032ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032ee:	e008      	b.n	8003302 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032f0:	f7fd ffe2 	bl	80012b8 <HAL_GetTick>
 80032f4:	4602      	mov	r2, r0
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	2b02      	cmp	r3, #2
 80032fc:	d901      	bls.n	8003302 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80032fe:	2303      	movs	r3, #3
 8003300:	e093      	b.n	800342a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003302:	4b29      	ldr	r3, [pc, #164]	@ (80033a8 <HAL_RCC_OscConfig+0x4ac>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800330a:	2b00      	cmp	r3, #0
 800330c:	d1f0      	bne.n	80032f0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	69da      	ldr	r2, [r3, #28]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6a1b      	ldr	r3, [r3, #32]
 8003316:	431a      	orrs	r2, r3
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800331c:	019b      	lsls	r3, r3, #6
 800331e:	431a      	orrs	r2, r3
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003324:	085b      	lsrs	r3, r3, #1
 8003326:	3b01      	subs	r3, #1
 8003328:	041b      	lsls	r3, r3, #16
 800332a:	431a      	orrs	r2, r3
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003330:	061b      	lsls	r3, r3, #24
 8003332:	431a      	orrs	r2, r3
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003338:	071b      	lsls	r3, r3, #28
 800333a:	491b      	ldr	r1, [pc, #108]	@ (80033a8 <HAL_RCC_OscConfig+0x4ac>)
 800333c:	4313      	orrs	r3, r2
 800333e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003340:	4b1b      	ldr	r3, [pc, #108]	@ (80033b0 <HAL_RCC_OscConfig+0x4b4>)
 8003342:	2201      	movs	r2, #1
 8003344:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003346:	f7fd ffb7 	bl	80012b8 <HAL_GetTick>
 800334a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800334c:	e008      	b.n	8003360 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800334e:	f7fd ffb3 	bl	80012b8 <HAL_GetTick>
 8003352:	4602      	mov	r2, r0
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	1ad3      	subs	r3, r2, r3
 8003358:	2b02      	cmp	r3, #2
 800335a:	d901      	bls.n	8003360 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800335c:	2303      	movs	r3, #3
 800335e:	e064      	b.n	800342a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003360:	4b11      	ldr	r3, [pc, #68]	@ (80033a8 <HAL_RCC_OscConfig+0x4ac>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003368:	2b00      	cmp	r3, #0
 800336a:	d0f0      	beq.n	800334e <HAL_RCC_OscConfig+0x452>
 800336c:	e05c      	b.n	8003428 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800336e:	4b10      	ldr	r3, [pc, #64]	@ (80033b0 <HAL_RCC_OscConfig+0x4b4>)
 8003370:	2200      	movs	r2, #0
 8003372:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003374:	f7fd ffa0 	bl	80012b8 <HAL_GetTick>
 8003378:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800337a:	e008      	b.n	800338e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800337c:	f7fd ff9c 	bl	80012b8 <HAL_GetTick>
 8003380:	4602      	mov	r2, r0
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	1ad3      	subs	r3, r2, r3
 8003386:	2b02      	cmp	r3, #2
 8003388:	d901      	bls.n	800338e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800338a:	2303      	movs	r3, #3
 800338c:	e04d      	b.n	800342a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800338e:	4b06      	ldr	r3, [pc, #24]	@ (80033a8 <HAL_RCC_OscConfig+0x4ac>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003396:	2b00      	cmp	r3, #0
 8003398:	d1f0      	bne.n	800337c <HAL_RCC_OscConfig+0x480>
 800339a:	e045      	b.n	8003428 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	699b      	ldr	r3, [r3, #24]
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	d107      	bne.n	80033b4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	e040      	b.n	800342a <HAL_RCC_OscConfig+0x52e>
 80033a8:	40023800 	.word	0x40023800
 80033ac:	40007000 	.word	0x40007000
 80033b0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80033b4:	4b1f      	ldr	r3, [pc, #124]	@ (8003434 <HAL_RCC_OscConfig+0x538>)
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	699b      	ldr	r3, [r3, #24]
 80033be:	2b01      	cmp	r3, #1
 80033c0:	d030      	beq.n	8003424 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d129      	bne.n	8003424 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033da:	429a      	cmp	r2, r3
 80033dc:	d122      	bne.n	8003424 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80033de:	68fa      	ldr	r2, [r7, #12]
 80033e0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80033e4:	4013      	ands	r3, r2
 80033e6:	687a      	ldr	r2, [r7, #4]
 80033e8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80033ea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d119      	bne.n	8003424 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033fa:	085b      	lsrs	r3, r3, #1
 80033fc:	3b01      	subs	r3, #1
 80033fe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003400:	429a      	cmp	r2, r3
 8003402:	d10f      	bne.n	8003424 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800340e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003410:	429a      	cmp	r2, r3
 8003412:	d107      	bne.n	8003424 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800341e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003420:	429a      	cmp	r2, r3
 8003422:	d001      	beq.n	8003428 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003424:	2301      	movs	r3, #1
 8003426:	e000      	b.n	800342a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003428:	2300      	movs	r3, #0
}
 800342a:	4618      	mov	r0, r3
 800342c:	3718      	adds	r7, #24
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}
 8003432:	bf00      	nop
 8003434:	40023800 	.word	0x40023800

08003438 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b082      	sub	sp, #8
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d101      	bne.n	800344a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	e041      	b.n	80034ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003450:	b2db      	uxtb	r3, r3
 8003452:	2b00      	cmp	r3, #0
 8003454:	d106      	bne.n	8003464 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2200      	movs	r2, #0
 800345a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f000 f839 	bl	80034d6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2202      	movs	r2, #2
 8003468:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681a      	ldr	r2, [r3, #0]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	3304      	adds	r3, #4
 8003474:	4619      	mov	r1, r3
 8003476:	4610      	mov	r0, r2
 8003478:	f000 f9ca 	bl	8003810 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2201      	movs	r2, #1
 8003480:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2201      	movs	r2, #1
 8003488:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2201      	movs	r2, #1
 8003490:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2201      	movs	r2, #1
 8003498:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2201      	movs	r2, #1
 80034a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2201      	movs	r2, #1
 80034a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2201      	movs	r2, #1
 80034b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2201      	movs	r2, #1
 80034b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2201      	movs	r2, #1
 80034c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2201      	movs	r2, #1
 80034c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80034cc:	2300      	movs	r3, #0
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3708      	adds	r7, #8
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}

080034d6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80034d6:	b480      	push	{r7}
 80034d8:	b083      	sub	sp, #12
 80034da:	af00      	add	r7, sp, #0
 80034dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80034de:	bf00      	nop
 80034e0:	370c      	adds	r7, #12
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr
	...

080034ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b085      	sub	sp, #20
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034fa:	b2db      	uxtb	r3, r3
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d001      	beq.n	8003504 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003500:	2301      	movs	r3, #1
 8003502:	e04e      	b.n	80035a2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2202      	movs	r2, #2
 8003508:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	68da      	ldr	r2, [r3, #12]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f042 0201 	orr.w	r2, r2, #1
 800351a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a23      	ldr	r2, [pc, #140]	@ (80035b0 <HAL_TIM_Base_Start_IT+0xc4>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d022      	beq.n	800356c <HAL_TIM_Base_Start_IT+0x80>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800352e:	d01d      	beq.n	800356c <HAL_TIM_Base_Start_IT+0x80>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a1f      	ldr	r2, [pc, #124]	@ (80035b4 <HAL_TIM_Base_Start_IT+0xc8>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d018      	beq.n	800356c <HAL_TIM_Base_Start_IT+0x80>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a1e      	ldr	r2, [pc, #120]	@ (80035b8 <HAL_TIM_Base_Start_IT+0xcc>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d013      	beq.n	800356c <HAL_TIM_Base_Start_IT+0x80>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a1c      	ldr	r2, [pc, #112]	@ (80035bc <HAL_TIM_Base_Start_IT+0xd0>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d00e      	beq.n	800356c <HAL_TIM_Base_Start_IT+0x80>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a1b      	ldr	r2, [pc, #108]	@ (80035c0 <HAL_TIM_Base_Start_IT+0xd4>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d009      	beq.n	800356c <HAL_TIM_Base_Start_IT+0x80>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a19      	ldr	r2, [pc, #100]	@ (80035c4 <HAL_TIM_Base_Start_IT+0xd8>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d004      	beq.n	800356c <HAL_TIM_Base_Start_IT+0x80>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a18      	ldr	r2, [pc, #96]	@ (80035c8 <HAL_TIM_Base_Start_IT+0xdc>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d111      	bne.n	8003590 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	f003 0307 	and.w	r3, r3, #7
 8003576:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2b06      	cmp	r3, #6
 800357c:	d010      	beq.n	80035a0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	681a      	ldr	r2, [r3, #0]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f042 0201 	orr.w	r2, r2, #1
 800358c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800358e:	e007      	b.n	80035a0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f042 0201 	orr.w	r2, r2, #1
 800359e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80035a0:	2300      	movs	r3, #0
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3714      	adds	r7, #20
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr
 80035ae:	bf00      	nop
 80035b0:	40010000 	.word	0x40010000
 80035b4:	40000400 	.word	0x40000400
 80035b8:	40000800 	.word	0x40000800
 80035bc:	40000c00 	.word	0x40000c00
 80035c0:	40010400 	.word	0x40010400
 80035c4:	40014000 	.word	0x40014000
 80035c8:	40001800 	.word	0x40001800

080035cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b084      	sub	sp, #16
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	68db      	ldr	r3, [r3, #12]
 80035da:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	691b      	ldr	r3, [r3, #16]
 80035e2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	f003 0302 	and.w	r3, r3, #2
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d020      	beq.n	8003630 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	f003 0302 	and.w	r3, r3, #2
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d01b      	beq.n	8003630 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f06f 0202 	mvn.w	r2, #2
 8003600:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2201      	movs	r2, #1
 8003606:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	699b      	ldr	r3, [r3, #24]
 800360e:	f003 0303 	and.w	r3, r3, #3
 8003612:	2b00      	cmp	r3, #0
 8003614:	d003      	beq.n	800361e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f000 f8dc 	bl	80037d4 <HAL_TIM_IC_CaptureCallback>
 800361c:	e005      	b.n	800362a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800361e:	6878      	ldr	r0, [r7, #4]
 8003620:	f000 f8ce 	bl	80037c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003624:	6878      	ldr	r0, [r7, #4]
 8003626:	f000 f8df 	bl	80037e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2200      	movs	r2, #0
 800362e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	f003 0304 	and.w	r3, r3, #4
 8003636:	2b00      	cmp	r3, #0
 8003638:	d020      	beq.n	800367c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	f003 0304 	and.w	r3, r3, #4
 8003640:	2b00      	cmp	r3, #0
 8003642:	d01b      	beq.n	800367c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f06f 0204 	mvn.w	r2, #4
 800364c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2202      	movs	r2, #2
 8003652:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	699b      	ldr	r3, [r3, #24]
 800365a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800365e:	2b00      	cmp	r3, #0
 8003660:	d003      	beq.n	800366a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	f000 f8b6 	bl	80037d4 <HAL_TIM_IC_CaptureCallback>
 8003668:	e005      	b.n	8003676 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800366a:	6878      	ldr	r0, [r7, #4]
 800366c:	f000 f8a8 	bl	80037c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003670:	6878      	ldr	r0, [r7, #4]
 8003672:	f000 f8b9 	bl	80037e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2200      	movs	r2, #0
 800367a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	f003 0308 	and.w	r3, r3, #8
 8003682:	2b00      	cmp	r3, #0
 8003684:	d020      	beq.n	80036c8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	f003 0308 	and.w	r3, r3, #8
 800368c:	2b00      	cmp	r3, #0
 800368e:	d01b      	beq.n	80036c8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f06f 0208 	mvn.w	r2, #8
 8003698:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2204      	movs	r2, #4
 800369e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	69db      	ldr	r3, [r3, #28]
 80036a6:	f003 0303 	and.w	r3, r3, #3
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d003      	beq.n	80036b6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	f000 f890 	bl	80037d4 <HAL_TIM_IC_CaptureCallback>
 80036b4:	e005      	b.n	80036c2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	f000 f882 	bl	80037c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036bc:	6878      	ldr	r0, [r7, #4]
 80036be:	f000 f893 	bl	80037e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2200      	movs	r2, #0
 80036c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80036c8:	68bb      	ldr	r3, [r7, #8]
 80036ca:	f003 0310 	and.w	r3, r3, #16
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d020      	beq.n	8003714 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	f003 0310 	and.w	r3, r3, #16
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d01b      	beq.n	8003714 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f06f 0210 	mvn.w	r2, #16
 80036e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2208      	movs	r2, #8
 80036ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	69db      	ldr	r3, [r3, #28]
 80036f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d003      	beq.n	8003702 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f000 f86a 	bl	80037d4 <HAL_TIM_IC_CaptureCallback>
 8003700:	e005      	b.n	800370e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f000 f85c 	bl	80037c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003708:	6878      	ldr	r0, [r7, #4]
 800370a:	f000 f86d 	bl	80037e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2200      	movs	r2, #0
 8003712:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003714:	68bb      	ldr	r3, [r7, #8]
 8003716:	f003 0301 	and.w	r3, r3, #1
 800371a:	2b00      	cmp	r3, #0
 800371c:	d00c      	beq.n	8003738 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	f003 0301 	and.w	r3, r3, #1
 8003724:	2b00      	cmp	r3, #0
 8003726:	d007      	beq.n	8003738 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f06f 0201 	mvn.w	r2, #1
 8003730:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	f000 f83a 	bl	80037ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800373e:	2b00      	cmp	r3, #0
 8003740:	d00c      	beq.n	800375c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003748:	2b00      	cmp	r3, #0
 800374a:	d007      	beq.n	800375c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003754:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003756:	6878      	ldr	r0, [r7, #4]
 8003758:	f000 f90a 	bl	8003970 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003762:	2b00      	cmp	r3, #0
 8003764:	d00c      	beq.n	8003780 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800376c:	2b00      	cmp	r3, #0
 800376e:	d007      	beq.n	8003780 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003778:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800377a:	6878      	ldr	r0, [r7, #4]
 800377c:	f000 f83e 	bl	80037fc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	f003 0320 	and.w	r3, r3, #32
 8003786:	2b00      	cmp	r3, #0
 8003788:	d00c      	beq.n	80037a4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	f003 0320 	and.w	r3, r3, #32
 8003790:	2b00      	cmp	r3, #0
 8003792:	d007      	beq.n	80037a4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f06f 0220 	mvn.w	r2, #32
 800379c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800379e:	6878      	ldr	r0, [r7, #4]
 80037a0:	f000 f8dc 	bl	800395c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80037a4:	bf00      	nop
 80037a6:	3710      	adds	r7, #16
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}

080037ac <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b083      	sub	sp, #12
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80037b4:	bf00      	nop
 80037b6:	370c      	adds	r7, #12
 80037b8:	46bd      	mov	sp, r7
 80037ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037be:	4770      	bx	lr

080037c0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037c0:	b480      	push	{r7}
 80037c2:	b083      	sub	sp, #12
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80037c8:	bf00      	nop
 80037ca:	370c      	adds	r7, #12
 80037cc:	46bd      	mov	sp, r7
 80037ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d2:	4770      	bx	lr

080037d4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b083      	sub	sp, #12
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80037dc:	bf00      	nop
 80037de:	370c      	adds	r7, #12
 80037e0:	46bd      	mov	sp, r7
 80037e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e6:	4770      	bx	lr

080037e8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b083      	sub	sp, #12
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80037f0:	bf00      	nop
 80037f2:	370c      	adds	r7, #12
 80037f4:	46bd      	mov	sp, r7
 80037f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fa:	4770      	bx	lr

080037fc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b083      	sub	sp, #12
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003804:	bf00      	nop
 8003806:	370c      	adds	r7, #12
 8003808:	46bd      	mov	sp, r7
 800380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380e:	4770      	bx	lr

08003810 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003810:	b480      	push	{r7}
 8003812:	b085      	sub	sp, #20
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
 8003818:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	4a43      	ldr	r2, [pc, #268]	@ (8003930 <TIM_Base_SetConfig+0x120>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d013      	beq.n	8003850 <TIM_Base_SetConfig+0x40>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800382e:	d00f      	beq.n	8003850 <TIM_Base_SetConfig+0x40>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	4a40      	ldr	r2, [pc, #256]	@ (8003934 <TIM_Base_SetConfig+0x124>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d00b      	beq.n	8003850 <TIM_Base_SetConfig+0x40>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	4a3f      	ldr	r2, [pc, #252]	@ (8003938 <TIM_Base_SetConfig+0x128>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d007      	beq.n	8003850 <TIM_Base_SetConfig+0x40>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	4a3e      	ldr	r2, [pc, #248]	@ (800393c <TIM_Base_SetConfig+0x12c>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d003      	beq.n	8003850 <TIM_Base_SetConfig+0x40>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	4a3d      	ldr	r2, [pc, #244]	@ (8003940 <TIM_Base_SetConfig+0x130>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d108      	bne.n	8003862 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003856:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	68fa      	ldr	r2, [r7, #12]
 800385e:	4313      	orrs	r3, r2
 8003860:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	4a32      	ldr	r2, [pc, #200]	@ (8003930 <TIM_Base_SetConfig+0x120>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d02b      	beq.n	80038c2 <TIM_Base_SetConfig+0xb2>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003870:	d027      	beq.n	80038c2 <TIM_Base_SetConfig+0xb2>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	4a2f      	ldr	r2, [pc, #188]	@ (8003934 <TIM_Base_SetConfig+0x124>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d023      	beq.n	80038c2 <TIM_Base_SetConfig+0xb2>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	4a2e      	ldr	r2, [pc, #184]	@ (8003938 <TIM_Base_SetConfig+0x128>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d01f      	beq.n	80038c2 <TIM_Base_SetConfig+0xb2>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	4a2d      	ldr	r2, [pc, #180]	@ (800393c <TIM_Base_SetConfig+0x12c>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d01b      	beq.n	80038c2 <TIM_Base_SetConfig+0xb2>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	4a2c      	ldr	r2, [pc, #176]	@ (8003940 <TIM_Base_SetConfig+0x130>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d017      	beq.n	80038c2 <TIM_Base_SetConfig+0xb2>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	4a2b      	ldr	r2, [pc, #172]	@ (8003944 <TIM_Base_SetConfig+0x134>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d013      	beq.n	80038c2 <TIM_Base_SetConfig+0xb2>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	4a2a      	ldr	r2, [pc, #168]	@ (8003948 <TIM_Base_SetConfig+0x138>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d00f      	beq.n	80038c2 <TIM_Base_SetConfig+0xb2>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	4a29      	ldr	r2, [pc, #164]	@ (800394c <TIM_Base_SetConfig+0x13c>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d00b      	beq.n	80038c2 <TIM_Base_SetConfig+0xb2>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a28      	ldr	r2, [pc, #160]	@ (8003950 <TIM_Base_SetConfig+0x140>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d007      	beq.n	80038c2 <TIM_Base_SetConfig+0xb2>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4a27      	ldr	r2, [pc, #156]	@ (8003954 <TIM_Base_SetConfig+0x144>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d003      	beq.n	80038c2 <TIM_Base_SetConfig+0xb2>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	4a26      	ldr	r2, [pc, #152]	@ (8003958 <TIM_Base_SetConfig+0x148>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d108      	bne.n	80038d4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	68db      	ldr	r3, [r3, #12]
 80038ce:	68fa      	ldr	r2, [r7, #12]
 80038d0:	4313      	orrs	r3, r2
 80038d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	695b      	ldr	r3, [r3, #20]
 80038de:	4313      	orrs	r3, r2
 80038e0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	689a      	ldr	r2, [r3, #8]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	681a      	ldr	r2, [r3, #0]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4a0e      	ldr	r2, [pc, #56]	@ (8003930 <TIM_Base_SetConfig+0x120>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d003      	beq.n	8003902 <TIM_Base_SetConfig+0xf2>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	4a10      	ldr	r2, [pc, #64]	@ (8003940 <TIM_Base_SetConfig+0x130>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d103      	bne.n	800390a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	691a      	ldr	r2, [r3, #16]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f043 0204 	orr.w	r2, r3, #4
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2201      	movs	r2, #1
 800391a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	68fa      	ldr	r2, [r7, #12]
 8003920:	601a      	str	r2, [r3, #0]
}
 8003922:	bf00      	nop
 8003924:	3714      	adds	r7, #20
 8003926:	46bd      	mov	sp, r7
 8003928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392c:	4770      	bx	lr
 800392e:	bf00      	nop
 8003930:	40010000 	.word	0x40010000
 8003934:	40000400 	.word	0x40000400
 8003938:	40000800 	.word	0x40000800
 800393c:	40000c00 	.word	0x40000c00
 8003940:	40010400 	.word	0x40010400
 8003944:	40014000 	.word	0x40014000
 8003948:	40014400 	.word	0x40014400
 800394c:	40014800 	.word	0x40014800
 8003950:	40001800 	.word	0x40001800
 8003954:	40001c00 	.word	0x40001c00
 8003958:	40002000 	.word	0x40002000

0800395c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800395c:	b480      	push	{r7}
 800395e:	b083      	sub	sp, #12
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003964:	bf00      	nop
 8003966:	370c      	adds	r7, #12
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr

08003970 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003970:	b480      	push	{r7}
 8003972:	b083      	sub	sp, #12
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003978:	bf00      	nop
 800397a:	370c      	adds	r7, #12
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr

08003984 <malloc>:
 8003984:	4b02      	ldr	r3, [pc, #8]	@ (8003990 <malloc+0xc>)
 8003986:	4601      	mov	r1, r0
 8003988:	6818      	ldr	r0, [r3, #0]
 800398a:	f000 b82d 	b.w	80039e8 <_malloc_r>
 800398e:	bf00      	nop
 8003990:	20000014 	.word	0x20000014

08003994 <free>:
 8003994:	4b02      	ldr	r3, [pc, #8]	@ (80039a0 <free+0xc>)
 8003996:	4601      	mov	r1, r0
 8003998:	6818      	ldr	r0, [r3, #0]
 800399a:	f000 b925 	b.w	8003be8 <_free_r>
 800399e:	bf00      	nop
 80039a0:	20000014 	.word	0x20000014

080039a4 <sbrk_aligned>:
 80039a4:	b570      	push	{r4, r5, r6, lr}
 80039a6:	4e0f      	ldr	r6, [pc, #60]	@ (80039e4 <sbrk_aligned+0x40>)
 80039a8:	460c      	mov	r4, r1
 80039aa:	6831      	ldr	r1, [r6, #0]
 80039ac:	4605      	mov	r5, r0
 80039ae:	b911      	cbnz	r1, 80039b6 <sbrk_aligned+0x12>
 80039b0:	f000 f8d0 	bl	8003b54 <_sbrk_r>
 80039b4:	6030      	str	r0, [r6, #0]
 80039b6:	4621      	mov	r1, r4
 80039b8:	4628      	mov	r0, r5
 80039ba:	f000 f8cb 	bl	8003b54 <_sbrk_r>
 80039be:	1c43      	adds	r3, r0, #1
 80039c0:	d103      	bne.n	80039ca <sbrk_aligned+0x26>
 80039c2:	f04f 34ff 	mov.w	r4, #4294967295
 80039c6:	4620      	mov	r0, r4
 80039c8:	bd70      	pop	{r4, r5, r6, pc}
 80039ca:	1cc4      	adds	r4, r0, #3
 80039cc:	f024 0403 	bic.w	r4, r4, #3
 80039d0:	42a0      	cmp	r0, r4
 80039d2:	d0f8      	beq.n	80039c6 <sbrk_aligned+0x22>
 80039d4:	1a21      	subs	r1, r4, r0
 80039d6:	4628      	mov	r0, r5
 80039d8:	f000 f8bc 	bl	8003b54 <_sbrk_r>
 80039dc:	3001      	adds	r0, #1
 80039de:	d1f2      	bne.n	80039c6 <sbrk_aligned+0x22>
 80039e0:	e7ef      	b.n	80039c2 <sbrk_aligned+0x1e>
 80039e2:	bf00      	nop
 80039e4:	2000033c 	.word	0x2000033c

080039e8 <_malloc_r>:
 80039e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80039ec:	1ccd      	adds	r5, r1, #3
 80039ee:	f025 0503 	bic.w	r5, r5, #3
 80039f2:	3508      	adds	r5, #8
 80039f4:	2d0c      	cmp	r5, #12
 80039f6:	bf38      	it	cc
 80039f8:	250c      	movcc	r5, #12
 80039fa:	2d00      	cmp	r5, #0
 80039fc:	4606      	mov	r6, r0
 80039fe:	db01      	blt.n	8003a04 <_malloc_r+0x1c>
 8003a00:	42a9      	cmp	r1, r5
 8003a02:	d904      	bls.n	8003a0e <_malloc_r+0x26>
 8003a04:	230c      	movs	r3, #12
 8003a06:	6033      	str	r3, [r6, #0]
 8003a08:	2000      	movs	r0, #0
 8003a0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003a0e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003ae4 <_malloc_r+0xfc>
 8003a12:	f000 f869 	bl	8003ae8 <__malloc_lock>
 8003a16:	f8d8 3000 	ldr.w	r3, [r8]
 8003a1a:	461c      	mov	r4, r3
 8003a1c:	bb44      	cbnz	r4, 8003a70 <_malloc_r+0x88>
 8003a1e:	4629      	mov	r1, r5
 8003a20:	4630      	mov	r0, r6
 8003a22:	f7ff ffbf 	bl	80039a4 <sbrk_aligned>
 8003a26:	1c43      	adds	r3, r0, #1
 8003a28:	4604      	mov	r4, r0
 8003a2a:	d158      	bne.n	8003ade <_malloc_r+0xf6>
 8003a2c:	f8d8 4000 	ldr.w	r4, [r8]
 8003a30:	4627      	mov	r7, r4
 8003a32:	2f00      	cmp	r7, #0
 8003a34:	d143      	bne.n	8003abe <_malloc_r+0xd6>
 8003a36:	2c00      	cmp	r4, #0
 8003a38:	d04b      	beq.n	8003ad2 <_malloc_r+0xea>
 8003a3a:	6823      	ldr	r3, [r4, #0]
 8003a3c:	4639      	mov	r1, r7
 8003a3e:	4630      	mov	r0, r6
 8003a40:	eb04 0903 	add.w	r9, r4, r3
 8003a44:	f000 f886 	bl	8003b54 <_sbrk_r>
 8003a48:	4581      	cmp	r9, r0
 8003a4a:	d142      	bne.n	8003ad2 <_malloc_r+0xea>
 8003a4c:	6821      	ldr	r1, [r4, #0]
 8003a4e:	1a6d      	subs	r5, r5, r1
 8003a50:	4629      	mov	r1, r5
 8003a52:	4630      	mov	r0, r6
 8003a54:	f7ff ffa6 	bl	80039a4 <sbrk_aligned>
 8003a58:	3001      	adds	r0, #1
 8003a5a:	d03a      	beq.n	8003ad2 <_malloc_r+0xea>
 8003a5c:	6823      	ldr	r3, [r4, #0]
 8003a5e:	442b      	add	r3, r5
 8003a60:	6023      	str	r3, [r4, #0]
 8003a62:	f8d8 3000 	ldr.w	r3, [r8]
 8003a66:	685a      	ldr	r2, [r3, #4]
 8003a68:	bb62      	cbnz	r2, 8003ac4 <_malloc_r+0xdc>
 8003a6a:	f8c8 7000 	str.w	r7, [r8]
 8003a6e:	e00f      	b.n	8003a90 <_malloc_r+0xa8>
 8003a70:	6822      	ldr	r2, [r4, #0]
 8003a72:	1b52      	subs	r2, r2, r5
 8003a74:	d420      	bmi.n	8003ab8 <_malloc_r+0xd0>
 8003a76:	2a0b      	cmp	r2, #11
 8003a78:	d917      	bls.n	8003aaa <_malloc_r+0xc2>
 8003a7a:	1961      	adds	r1, r4, r5
 8003a7c:	42a3      	cmp	r3, r4
 8003a7e:	6025      	str	r5, [r4, #0]
 8003a80:	bf18      	it	ne
 8003a82:	6059      	strne	r1, [r3, #4]
 8003a84:	6863      	ldr	r3, [r4, #4]
 8003a86:	bf08      	it	eq
 8003a88:	f8c8 1000 	streq.w	r1, [r8]
 8003a8c:	5162      	str	r2, [r4, r5]
 8003a8e:	604b      	str	r3, [r1, #4]
 8003a90:	4630      	mov	r0, r6
 8003a92:	f000 f82f 	bl	8003af4 <__malloc_unlock>
 8003a96:	f104 000b 	add.w	r0, r4, #11
 8003a9a:	1d23      	adds	r3, r4, #4
 8003a9c:	f020 0007 	bic.w	r0, r0, #7
 8003aa0:	1ac2      	subs	r2, r0, r3
 8003aa2:	bf1c      	itt	ne
 8003aa4:	1a1b      	subne	r3, r3, r0
 8003aa6:	50a3      	strne	r3, [r4, r2]
 8003aa8:	e7af      	b.n	8003a0a <_malloc_r+0x22>
 8003aaa:	6862      	ldr	r2, [r4, #4]
 8003aac:	42a3      	cmp	r3, r4
 8003aae:	bf0c      	ite	eq
 8003ab0:	f8c8 2000 	streq.w	r2, [r8]
 8003ab4:	605a      	strne	r2, [r3, #4]
 8003ab6:	e7eb      	b.n	8003a90 <_malloc_r+0xa8>
 8003ab8:	4623      	mov	r3, r4
 8003aba:	6864      	ldr	r4, [r4, #4]
 8003abc:	e7ae      	b.n	8003a1c <_malloc_r+0x34>
 8003abe:	463c      	mov	r4, r7
 8003ac0:	687f      	ldr	r7, [r7, #4]
 8003ac2:	e7b6      	b.n	8003a32 <_malloc_r+0x4a>
 8003ac4:	461a      	mov	r2, r3
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	42a3      	cmp	r3, r4
 8003aca:	d1fb      	bne.n	8003ac4 <_malloc_r+0xdc>
 8003acc:	2300      	movs	r3, #0
 8003ace:	6053      	str	r3, [r2, #4]
 8003ad0:	e7de      	b.n	8003a90 <_malloc_r+0xa8>
 8003ad2:	230c      	movs	r3, #12
 8003ad4:	6033      	str	r3, [r6, #0]
 8003ad6:	4630      	mov	r0, r6
 8003ad8:	f000 f80c 	bl	8003af4 <__malloc_unlock>
 8003adc:	e794      	b.n	8003a08 <_malloc_r+0x20>
 8003ade:	6005      	str	r5, [r0, #0]
 8003ae0:	e7d6      	b.n	8003a90 <_malloc_r+0xa8>
 8003ae2:	bf00      	nop
 8003ae4:	20000340 	.word	0x20000340

08003ae8 <__malloc_lock>:
 8003ae8:	4801      	ldr	r0, [pc, #4]	@ (8003af0 <__malloc_lock+0x8>)
 8003aea:	f000 b86d 	b.w	8003bc8 <__retarget_lock_acquire_recursive>
 8003aee:	bf00      	nop
 8003af0:	20000480 	.word	0x20000480

08003af4 <__malloc_unlock>:
 8003af4:	4801      	ldr	r0, [pc, #4]	@ (8003afc <__malloc_unlock+0x8>)
 8003af6:	f000 b868 	b.w	8003bca <__retarget_lock_release_recursive>
 8003afa:	bf00      	nop
 8003afc:	20000480 	.word	0x20000480

08003b00 <siprintf>:
 8003b00:	b40e      	push	{r1, r2, r3}
 8003b02:	b510      	push	{r4, lr}
 8003b04:	b09d      	sub	sp, #116	@ 0x74
 8003b06:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003b08:	9002      	str	r0, [sp, #8]
 8003b0a:	9006      	str	r0, [sp, #24]
 8003b0c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003b10:	480a      	ldr	r0, [pc, #40]	@ (8003b3c <siprintf+0x3c>)
 8003b12:	9107      	str	r1, [sp, #28]
 8003b14:	9104      	str	r1, [sp, #16]
 8003b16:	490a      	ldr	r1, [pc, #40]	@ (8003b40 <siprintf+0x40>)
 8003b18:	f853 2b04 	ldr.w	r2, [r3], #4
 8003b1c:	9105      	str	r1, [sp, #20]
 8003b1e:	2400      	movs	r4, #0
 8003b20:	a902      	add	r1, sp, #8
 8003b22:	6800      	ldr	r0, [r0, #0]
 8003b24:	9301      	str	r3, [sp, #4]
 8003b26:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003b28:	f000 f904 	bl	8003d34 <_svfiprintf_r>
 8003b2c:	9b02      	ldr	r3, [sp, #8]
 8003b2e:	701c      	strb	r4, [r3, #0]
 8003b30:	b01d      	add	sp, #116	@ 0x74
 8003b32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b36:	b003      	add	sp, #12
 8003b38:	4770      	bx	lr
 8003b3a:	bf00      	nop
 8003b3c:	20000014 	.word	0x20000014
 8003b40:	ffff0208 	.word	0xffff0208

08003b44 <memset>:
 8003b44:	4402      	add	r2, r0
 8003b46:	4603      	mov	r3, r0
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d100      	bne.n	8003b4e <memset+0xa>
 8003b4c:	4770      	bx	lr
 8003b4e:	f803 1b01 	strb.w	r1, [r3], #1
 8003b52:	e7f9      	b.n	8003b48 <memset+0x4>

08003b54 <_sbrk_r>:
 8003b54:	b538      	push	{r3, r4, r5, lr}
 8003b56:	4d06      	ldr	r5, [pc, #24]	@ (8003b70 <_sbrk_r+0x1c>)
 8003b58:	2300      	movs	r3, #0
 8003b5a:	4604      	mov	r4, r0
 8003b5c:	4608      	mov	r0, r1
 8003b5e:	602b      	str	r3, [r5, #0]
 8003b60:	f7fd fb16 	bl	8001190 <_sbrk>
 8003b64:	1c43      	adds	r3, r0, #1
 8003b66:	d102      	bne.n	8003b6e <_sbrk_r+0x1a>
 8003b68:	682b      	ldr	r3, [r5, #0]
 8003b6a:	b103      	cbz	r3, 8003b6e <_sbrk_r+0x1a>
 8003b6c:	6023      	str	r3, [r4, #0]
 8003b6e:	bd38      	pop	{r3, r4, r5, pc}
 8003b70:	2000047c 	.word	0x2000047c

08003b74 <__errno>:
 8003b74:	4b01      	ldr	r3, [pc, #4]	@ (8003b7c <__errno+0x8>)
 8003b76:	6818      	ldr	r0, [r3, #0]
 8003b78:	4770      	bx	lr
 8003b7a:	bf00      	nop
 8003b7c:	20000014 	.word	0x20000014

08003b80 <__libc_init_array>:
 8003b80:	b570      	push	{r4, r5, r6, lr}
 8003b82:	4d0d      	ldr	r5, [pc, #52]	@ (8003bb8 <__libc_init_array+0x38>)
 8003b84:	4c0d      	ldr	r4, [pc, #52]	@ (8003bbc <__libc_init_array+0x3c>)
 8003b86:	1b64      	subs	r4, r4, r5
 8003b88:	10a4      	asrs	r4, r4, #2
 8003b8a:	2600      	movs	r6, #0
 8003b8c:	42a6      	cmp	r6, r4
 8003b8e:	d109      	bne.n	8003ba4 <__libc_init_array+0x24>
 8003b90:	4d0b      	ldr	r5, [pc, #44]	@ (8003bc0 <__libc_init_array+0x40>)
 8003b92:	4c0c      	ldr	r4, [pc, #48]	@ (8003bc4 <__libc_init_array+0x44>)
 8003b94:	f000 fba6 	bl	80042e4 <_init>
 8003b98:	1b64      	subs	r4, r4, r5
 8003b9a:	10a4      	asrs	r4, r4, #2
 8003b9c:	2600      	movs	r6, #0
 8003b9e:	42a6      	cmp	r6, r4
 8003ba0:	d105      	bne.n	8003bae <__libc_init_array+0x2e>
 8003ba2:	bd70      	pop	{r4, r5, r6, pc}
 8003ba4:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ba8:	4798      	blx	r3
 8003baa:	3601      	adds	r6, #1
 8003bac:	e7ee      	b.n	8003b8c <__libc_init_array+0xc>
 8003bae:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bb2:	4798      	blx	r3
 8003bb4:	3601      	adds	r6, #1
 8003bb6:	e7f2      	b.n	8003b9e <__libc_init_array+0x1e>
 8003bb8:	08004834 	.word	0x08004834
 8003bbc:	08004834 	.word	0x08004834
 8003bc0:	08004834 	.word	0x08004834
 8003bc4:	08004838 	.word	0x08004838

08003bc8 <__retarget_lock_acquire_recursive>:
 8003bc8:	4770      	bx	lr

08003bca <__retarget_lock_release_recursive>:
 8003bca:	4770      	bx	lr

08003bcc <memcpy>:
 8003bcc:	440a      	add	r2, r1
 8003bce:	4291      	cmp	r1, r2
 8003bd0:	f100 33ff 	add.w	r3, r0, #4294967295
 8003bd4:	d100      	bne.n	8003bd8 <memcpy+0xc>
 8003bd6:	4770      	bx	lr
 8003bd8:	b510      	push	{r4, lr}
 8003bda:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003bde:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003be2:	4291      	cmp	r1, r2
 8003be4:	d1f9      	bne.n	8003bda <memcpy+0xe>
 8003be6:	bd10      	pop	{r4, pc}

08003be8 <_free_r>:
 8003be8:	b538      	push	{r3, r4, r5, lr}
 8003bea:	4605      	mov	r5, r0
 8003bec:	2900      	cmp	r1, #0
 8003bee:	d041      	beq.n	8003c74 <_free_r+0x8c>
 8003bf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003bf4:	1f0c      	subs	r4, r1, #4
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	bfb8      	it	lt
 8003bfa:	18e4      	addlt	r4, r4, r3
 8003bfc:	f7ff ff74 	bl	8003ae8 <__malloc_lock>
 8003c00:	4a1d      	ldr	r2, [pc, #116]	@ (8003c78 <_free_r+0x90>)
 8003c02:	6813      	ldr	r3, [r2, #0]
 8003c04:	b933      	cbnz	r3, 8003c14 <_free_r+0x2c>
 8003c06:	6063      	str	r3, [r4, #4]
 8003c08:	6014      	str	r4, [r2, #0]
 8003c0a:	4628      	mov	r0, r5
 8003c0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003c10:	f7ff bf70 	b.w	8003af4 <__malloc_unlock>
 8003c14:	42a3      	cmp	r3, r4
 8003c16:	d908      	bls.n	8003c2a <_free_r+0x42>
 8003c18:	6820      	ldr	r0, [r4, #0]
 8003c1a:	1821      	adds	r1, r4, r0
 8003c1c:	428b      	cmp	r3, r1
 8003c1e:	bf01      	itttt	eq
 8003c20:	6819      	ldreq	r1, [r3, #0]
 8003c22:	685b      	ldreq	r3, [r3, #4]
 8003c24:	1809      	addeq	r1, r1, r0
 8003c26:	6021      	streq	r1, [r4, #0]
 8003c28:	e7ed      	b.n	8003c06 <_free_r+0x1e>
 8003c2a:	461a      	mov	r2, r3
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	b10b      	cbz	r3, 8003c34 <_free_r+0x4c>
 8003c30:	42a3      	cmp	r3, r4
 8003c32:	d9fa      	bls.n	8003c2a <_free_r+0x42>
 8003c34:	6811      	ldr	r1, [r2, #0]
 8003c36:	1850      	adds	r0, r2, r1
 8003c38:	42a0      	cmp	r0, r4
 8003c3a:	d10b      	bne.n	8003c54 <_free_r+0x6c>
 8003c3c:	6820      	ldr	r0, [r4, #0]
 8003c3e:	4401      	add	r1, r0
 8003c40:	1850      	adds	r0, r2, r1
 8003c42:	4283      	cmp	r3, r0
 8003c44:	6011      	str	r1, [r2, #0]
 8003c46:	d1e0      	bne.n	8003c0a <_free_r+0x22>
 8003c48:	6818      	ldr	r0, [r3, #0]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	6053      	str	r3, [r2, #4]
 8003c4e:	4408      	add	r0, r1
 8003c50:	6010      	str	r0, [r2, #0]
 8003c52:	e7da      	b.n	8003c0a <_free_r+0x22>
 8003c54:	d902      	bls.n	8003c5c <_free_r+0x74>
 8003c56:	230c      	movs	r3, #12
 8003c58:	602b      	str	r3, [r5, #0]
 8003c5a:	e7d6      	b.n	8003c0a <_free_r+0x22>
 8003c5c:	6820      	ldr	r0, [r4, #0]
 8003c5e:	1821      	adds	r1, r4, r0
 8003c60:	428b      	cmp	r3, r1
 8003c62:	bf04      	itt	eq
 8003c64:	6819      	ldreq	r1, [r3, #0]
 8003c66:	685b      	ldreq	r3, [r3, #4]
 8003c68:	6063      	str	r3, [r4, #4]
 8003c6a:	bf04      	itt	eq
 8003c6c:	1809      	addeq	r1, r1, r0
 8003c6e:	6021      	streq	r1, [r4, #0]
 8003c70:	6054      	str	r4, [r2, #4]
 8003c72:	e7ca      	b.n	8003c0a <_free_r+0x22>
 8003c74:	bd38      	pop	{r3, r4, r5, pc}
 8003c76:	bf00      	nop
 8003c78:	20000340 	.word	0x20000340

08003c7c <__ssputs_r>:
 8003c7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c80:	688e      	ldr	r6, [r1, #8]
 8003c82:	461f      	mov	r7, r3
 8003c84:	42be      	cmp	r6, r7
 8003c86:	680b      	ldr	r3, [r1, #0]
 8003c88:	4682      	mov	sl, r0
 8003c8a:	460c      	mov	r4, r1
 8003c8c:	4690      	mov	r8, r2
 8003c8e:	d82d      	bhi.n	8003cec <__ssputs_r+0x70>
 8003c90:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003c94:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003c98:	d026      	beq.n	8003ce8 <__ssputs_r+0x6c>
 8003c9a:	6965      	ldr	r5, [r4, #20]
 8003c9c:	6909      	ldr	r1, [r1, #16]
 8003c9e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003ca2:	eba3 0901 	sub.w	r9, r3, r1
 8003ca6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003caa:	1c7b      	adds	r3, r7, #1
 8003cac:	444b      	add	r3, r9
 8003cae:	106d      	asrs	r5, r5, #1
 8003cb0:	429d      	cmp	r5, r3
 8003cb2:	bf38      	it	cc
 8003cb4:	461d      	movcc	r5, r3
 8003cb6:	0553      	lsls	r3, r2, #21
 8003cb8:	d527      	bpl.n	8003d0a <__ssputs_r+0x8e>
 8003cba:	4629      	mov	r1, r5
 8003cbc:	f7ff fe94 	bl	80039e8 <_malloc_r>
 8003cc0:	4606      	mov	r6, r0
 8003cc2:	b360      	cbz	r0, 8003d1e <__ssputs_r+0xa2>
 8003cc4:	6921      	ldr	r1, [r4, #16]
 8003cc6:	464a      	mov	r2, r9
 8003cc8:	f7ff ff80 	bl	8003bcc <memcpy>
 8003ccc:	89a3      	ldrh	r3, [r4, #12]
 8003cce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003cd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003cd6:	81a3      	strh	r3, [r4, #12]
 8003cd8:	6126      	str	r6, [r4, #16]
 8003cda:	6165      	str	r5, [r4, #20]
 8003cdc:	444e      	add	r6, r9
 8003cde:	eba5 0509 	sub.w	r5, r5, r9
 8003ce2:	6026      	str	r6, [r4, #0]
 8003ce4:	60a5      	str	r5, [r4, #8]
 8003ce6:	463e      	mov	r6, r7
 8003ce8:	42be      	cmp	r6, r7
 8003cea:	d900      	bls.n	8003cee <__ssputs_r+0x72>
 8003cec:	463e      	mov	r6, r7
 8003cee:	6820      	ldr	r0, [r4, #0]
 8003cf0:	4632      	mov	r2, r6
 8003cf2:	4641      	mov	r1, r8
 8003cf4:	f000 faa6 	bl	8004244 <memmove>
 8003cf8:	68a3      	ldr	r3, [r4, #8]
 8003cfa:	1b9b      	subs	r3, r3, r6
 8003cfc:	60a3      	str	r3, [r4, #8]
 8003cfe:	6823      	ldr	r3, [r4, #0]
 8003d00:	4433      	add	r3, r6
 8003d02:	6023      	str	r3, [r4, #0]
 8003d04:	2000      	movs	r0, #0
 8003d06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d0a:	462a      	mov	r2, r5
 8003d0c:	f000 fab4 	bl	8004278 <_realloc_r>
 8003d10:	4606      	mov	r6, r0
 8003d12:	2800      	cmp	r0, #0
 8003d14:	d1e0      	bne.n	8003cd8 <__ssputs_r+0x5c>
 8003d16:	6921      	ldr	r1, [r4, #16]
 8003d18:	4650      	mov	r0, sl
 8003d1a:	f7ff ff65 	bl	8003be8 <_free_r>
 8003d1e:	230c      	movs	r3, #12
 8003d20:	f8ca 3000 	str.w	r3, [sl]
 8003d24:	89a3      	ldrh	r3, [r4, #12]
 8003d26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d2a:	81a3      	strh	r3, [r4, #12]
 8003d2c:	f04f 30ff 	mov.w	r0, #4294967295
 8003d30:	e7e9      	b.n	8003d06 <__ssputs_r+0x8a>
	...

08003d34 <_svfiprintf_r>:
 8003d34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d38:	4698      	mov	r8, r3
 8003d3a:	898b      	ldrh	r3, [r1, #12]
 8003d3c:	061b      	lsls	r3, r3, #24
 8003d3e:	b09d      	sub	sp, #116	@ 0x74
 8003d40:	4607      	mov	r7, r0
 8003d42:	460d      	mov	r5, r1
 8003d44:	4614      	mov	r4, r2
 8003d46:	d510      	bpl.n	8003d6a <_svfiprintf_r+0x36>
 8003d48:	690b      	ldr	r3, [r1, #16]
 8003d4a:	b973      	cbnz	r3, 8003d6a <_svfiprintf_r+0x36>
 8003d4c:	2140      	movs	r1, #64	@ 0x40
 8003d4e:	f7ff fe4b 	bl	80039e8 <_malloc_r>
 8003d52:	6028      	str	r0, [r5, #0]
 8003d54:	6128      	str	r0, [r5, #16]
 8003d56:	b930      	cbnz	r0, 8003d66 <_svfiprintf_r+0x32>
 8003d58:	230c      	movs	r3, #12
 8003d5a:	603b      	str	r3, [r7, #0]
 8003d5c:	f04f 30ff 	mov.w	r0, #4294967295
 8003d60:	b01d      	add	sp, #116	@ 0x74
 8003d62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d66:	2340      	movs	r3, #64	@ 0x40
 8003d68:	616b      	str	r3, [r5, #20]
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8003d6e:	2320      	movs	r3, #32
 8003d70:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003d74:	f8cd 800c 	str.w	r8, [sp, #12]
 8003d78:	2330      	movs	r3, #48	@ 0x30
 8003d7a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003f18 <_svfiprintf_r+0x1e4>
 8003d7e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003d82:	f04f 0901 	mov.w	r9, #1
 8003d86:	4623      	mov	r3, r4
 8003d88:	469a      	mov	sl, r3
 8003d8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003d8e:	b10a      	cbz	r2, 8003d94 <_svfiprintf_r+0x60>
 8003d90:	2a25      	cmp	r2, #37	@ 0x25
 8003d92:	d1f9      	bne.n	8003d88 <_svfiprintf_r+0x54>
 8003d94:	ebba 0b04 	subs.w	fp, sl, r4
 8003d98:	d00b      	beq.n	8003db2 <_svfiprintf_r+0x7e>
 8003d9a:	465b      	mov	r3, fp
 8003d9c:	4622      	mov	r2, r4
 8003d9e:	4629      	mov	r1, r5
 8003da0:	4638      	mov	r0, r7
 8003da2:	f7ff ff6b 	bl	8003c7c <__ssputs_r>
 8003da6:	3001      	adds	r0, #1
 8003da8:	f000 80a7 	beq.w	8003efa <_svfiprintf_r+0x1c6>
 8003dac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003dae:	445a      	add	r2, fp
 8003db0:	9209      	str	r2, [sp, #36]	@ 0x24
 8003db2:	f89a 3000 	ldrb.w	r3, [sl]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	f000 809f 	beq.w	8003efa <_svfiprintf_r+0x1c6>
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	f04f 32ff 	mov.w	r2, #4294967295
 8003dc2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003dc6:	f10a 0a01 	add.w	sl, sl, #1
 8003dca:	9304      	str	r3, [sp, #16]
 8003dcc:	9307      	str	r3, [sp, #28]
 8003dce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003dd2:	931a      	str	r3, [sp, #104]	@ 0x68
 8003dd4:	4654      	mov	r4, sl
 8003dd6:	2205      	movs	r2, #5
 8003dd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ddc:	484e      	ldr	r0, [pc, #312]	@ (8003f18 <_svfiprintf_r+0x1e4>)
 8003dde:	f7fc fa17 	bl	8000210 <memchr>
 8003de2:	9a04      	ldr	r2, [sp, #16]
 8003de4:	b9d8      	cbnz	r0, 8003e1e <_svfiprintf_r+0xea>
 8003de6:	06d0      	lsls	r0, r2, #27
 8003de8:	bf44      	itt	mi
 8003dea:	2320      	movmi	r3, #32
 8003dec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003df0:	0711      	lsls	r1, r2, #28
 8003df2:	bf44      	itt	mi
 8003df4:	232b      	movmi	r3, #43	@ 0x2b
 8003df6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003dfa:	f89a 3000 	ldrb.w	r3, [sl]
 8003dfe:	2b2a      	cmp	r3, #42	@ 0x2a
 8003e00:	d015      	beq.n	8003e2e <_svfiprintf_r+0xfa>
 8003e02:	9a07      	ldr	r2, [sp, #28]
 8003e04:	4654      	mov	r4, sl
 8003e06:	2000      	movs	r0, #0
 8003e08:	f04f 0c0a 	mov.w	ip, #10
 8003e0c:	4621      	mov	r1, r4
 8003e0e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003e12:	3b30      	subs	r3, #48	@ 0x30
 8003e14:	2b09      	cmp	r3, #9
 8003e16:	d94b      	bls.n	8003eb0 <_svfiprintf_r+0x17c>
 8003e18:	b1b0      	cbz	r0, 8003e48 <_svfiprintf_r+0x114>
 8003e1a:	9207      	str	r2, [sp, #28]
 8003e1c:	e014      	b.n	8003e48 <_svfiprintf_r+0x114>
 8003e1e:	eba0 0308 	sub.w	r3, r0, r8
 8003e22:	fa09 f303 	lsl.w	r3, r9, r3
 8003e26:	4313      	orrs	r3, r2
 8003e28:	9304      	str	r3, [sp, #16]
 8003e2a:	46a2      	mov	sl, r4
 8003e2c:	e7d2      	b.n	8003dd4 <_svfiprintf_r+0xa0>
 8003e2e:	9b03      	ldr	r3, [sp, #12]
 8003e30:	1d19      	adds	r1, r3, #4
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	9103      	str	r1, [sp, #12]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	bfbb      	ittet	lt
 8003e3a:	425b      	neglt	r3, r3
 8003e3c:	f042 0202 	orrlt.w	r2, r2, #2
 8003e40:	9307      	strge	r3, [sp, #28]
 8003e42:	9307      	strlt	r3, [sp, #28]
 8003e44:	bfb8      	it	lt
 8003e46:	9204      	strlt	r2, [sp, #16]
 8003e48:	7823      	ldrb	r3, [r4, #0]
 8003e4a:	2b2e      	cmp	r3, #46	@ 0x2e
 8003e4c:	d10a      	bne.n	8003e64 <_svfiprintf_r+0x130>
 8003e4e:	7863      	ldrb	r3, [r4, #1]
 8003e50:	2b2a      	cmp	r3, #42	@ 0x2a
 8003e52:	d132      	bne.n	8003eba <_svfiprintf_r+0x186>
 8003e54:	9b03      	ldr	r3, [sp, #12]
 8003e56:	1d1a      	adds	r2, r3, #4
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	9203      	str	r2, [sp, #12]
 8003e5c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003e60:	3402      	adds	r4, #2
 8003e62:	9305      	str	r3, [sp, #20]
 8003e64:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003f28 <_svfiprintf_r+0x1f4>
 8003e68:	7821      	ldrb	r1, [r4, #0]
 8003e6a:	2203      	movs	r2, #3
 8003e6c:	4650      	mov	r0, sl
 8003e6e:	f7fc f9cf 	bl	8000210 <memchr>
 8003e72:	b138      	cbz	r0, 8003e84 <_svfiprintf_r+0x150>
 8003e74:	9b04      	ldr	r3, [sp, #16]
 8003e76:	eba0 000a 	sub.w	r0, r0, sl
 8003e7a:	2240      	movs	r2, #64	@ 0x40
 8003e7c:	4082      	lsls	r2, r0
 8003e7e:	4313      	orrs	r3, r2
 8003e80:	3401      	adds	r4, #1
 8003e82:	9304      	str	r3, [sp, #16]
 8003e84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e88:	4824      	ldr	r0, [pc, #144]	@ (8003f1c <_svfiprintf_r+0x1e8>)
 8003e8a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003e8e:	2206      	movs	r2, #6
 8003e90:	f7fc f9be 	bl	8000210 <memchr>
 8003e94:	2800      	cmp	r0, #0
 8003e96:	d036      	beq.n	8003f06 <_svfiprintf_r+0x1d2>
 8003e98:	4b21      	ldr	r3, [pc, #132]	@ (8003f20 <_svfiprintf_r+0x1ec>)
 8003e9a:	bb1b      	cbnz	r3, 8003ee4 <_svfiprintf_r+0x1b0>
 8003e9c:	9b03      	ldr	r3, [sp, #12]
 8003e9e:	3307      	adds	r3, #7
 8003ea0:	f023 0307 	bic.w	r3, r3, #7
 8003ea4:	3308      	adds	r3, #8
 8003ea6:	9303      	str	r3, [sp, #12]
 8003ea8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003eaa:	4433      	add	r3, r6
 8003eac:	9309      	str	r3, [sp, #36]	@ 0x24
 8003eae:	e76a      	b.n	8003d86 <_svfiprintf_r+0x52>
 8003eb0:	fb0c 3202 	mla	r2, ip, r2, r3
 8003eb4:	460c      	mov	r4, r1
 8003eb6:	2001      	movs	r0, #1
 8003eb8:	e7a8      	b.n	8003e0c <_svfiprintf_r+0xd8>
 8003eba:	2300      	movs	r3, #0
 8003ebc:	3401      	adds	r4, #1
 8003ebe:	9305      	str	r3, [sp, #20]
 8003ec0:	4619      	mov	r1, r3
 8003ec2:	f04f 0c0a 	mov.w	ip, #10
 8003ec6:	4620      	mov	r0, r4
 8003ec8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003ecc:	3a30      	subs	r2, #48	@ 0x30
 8003ece:	2a09      	cmp	r2, #9
 8003ed0:	d903      	bls.n	8003eda <_svfiprintf_r+0x1a6>
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d0c6      	beq.n	8003e64 <_svfiprintf_r+0x130>
 8003ed6:	9105      	str	r1, [sp, #20]
 8003ed8:	e7c4      	b.n	8003e64 <_svfiprintf_r+0x130>
 8003eda:	fb0c 2101 	mla	r1, ip, r1, r2
 8003ede:	4604      	mov	r4, r0
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	e7f0      	b.n	8003ec6 <_svfiprintf_r+0x192>
 8003ee4:	ab03      	add	r3, sp, #12
 8003ee6:	9300      	str	r3, [sp, #0]
 8003ee8:	462a      	mov	r2, r5
 8003eea:	4b0e      	ldr	r3, [pc, #56]	@ (8003f24 <_svfiprintf_r+0x1f0>)
 8003eec:	a904      	add	r1, sp, #16
 8003eee:	4638      	mov	r0, r7
 8003ef0:	f3af 8000 	nop.w
 8003ef4:	1c42      	adds	r2, r0, #1
 8003ef6:	4606      	mov	r6, r0
 8003ef8:	d1d6      	bne.n	8003ea8 <_svfiprintf_r+0x174>
 8003efa:	89ab      	ldrh	r3, [r5, #12]
 8003efc:	065b      	lsls	r3, r3, #25
 8003efe:	f53f af2d 	bmi.w	8003d5c <_svfiprintf_r+0x28>
 8003f02:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003f04:	e72c      	b.n	8003d60 <_svfiprintf_r+0x2c>
 8003f06:	ab03      	add	r3, sp, #12
 8003f08:	9300      	str	r3, [sp, #0]
 8003f0a:	462a      	mov	r2, r5
 8003f0c:	4b05      	ldr	r3, [pc, #20]	@ (8003f24 <_svfiprintf_r+0x1f0>)
 8003f0e:	a904      	add	r1, sp, #16
 8003f10:	4638      	mov	r0, r7
 8003f12:	f000 f879 	bl	8004008 <_printf_i>
 8003f16:	e7ed      	b.n	8003ef4 <_svfiprintf_r+0x1c0>
 8003f18:	080047f8 	.word	0x080047f8
 8003f1c:	08004802 	.word	0x08004802
 8003f20:	00000000 	.word	0x00000000
 8003f24:	08003c7d 	.word	0x08003c7d
 8003f28:	080047fe 	.word	0x080047fe

08003f2c <_printf_common>:
 8003f2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f30:	4616      	mov	r6, r2
 8003f32:	4698      	mov	r8, r3
 8003f34:	688a      	ldr	r2, [r1, #8]
 8003f36:	690b      	ldr	r3, [r1, #16]
 8003f38:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	bfb8      	it	lt
 8003f40:	4613      	movlt	r3, r2
 8003f42:	6033      	str	r3, [r6, #0]
 8003f44:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003f48:	4607      	mov	r7, r0
 8003f4a:	460c      	mov	r4, r1
 8003f4c:	b10a      	cbz	r2, 8003f52 <_printf_common+0x26>
 8003f4e:	3301      	adds	r3, #1
 8003f50:	6033      	str	r3, [r6, #0]
 8003f52:	6823      	ldr	r3, [r4, #0]
 8003f54:	0699      	lsls	r1, r3, #26
 8003f56:	bf42      	ittt	mi
 8003f58:	6833      	ldrmi	r3, [r6, #0]
 8003f5a:	3302      	addmi	r3, #2
 8003f5c:	6033      	strmi	r3, [r6, #0]
 8003f5e:	6825      	ldr	r5, [r4, #0]
 8003f60:	f015 0506 	ands.w	r5, r5, #6
 8003f64:	d106      	bne.n	8003f74 <_printf_common+0x48>
 8003f66:	f104 0a19 	add.w	sl, r4, #25
 8003f6a:	68e3      	ldr	r3, [r4, #12]
 8003f6c:	6832      	ldr	r2, [r6, #0]
 8003f6e:	1a9b      	subs	r3, r3, r2
 8003f70:	42ab      	cmp	r3, r5
 8003f72:	dc26      	bgt.n	8003fc2 <_printf_common+0x96>
 8003f74:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003f78:	6822      	ldr	r2, [r4, #0]
 8003f7a:	3b00      	subs	r3, #0
 8003f7c:	bf18      	it	ne
 8003f7e:	2301      	movne	r3, #1
 8003f80:	0692      	lsls	r2, r2, #26
 8003f82:	d42b      	bmi.n	8003fdc <_printf_common+0xb0>
 8003f84:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003f88:	4641      	mov	r1, r8
 8003f8a:	4638      	mov	r0, r7
 8003f8c:	47c8      	blx	r9
 8003f8e:	3001      	adds	r0, #1
 8003f90:	d01e      	beq.n	8003fd0 <_printf_common+0xa4>
 8003f92:	6823      	ldr	r3, [r4, #0]
 8003f94:	6922      	ldr	r2, [r4, #16]
 8003f96:	f003 0306 	and.w	r3, r3, #6
 8003f9a:	2b04      	cmp	r3, #4
 8003f9c:	bf02      	ittt	eq
 8003f9e:	68e5      	ldreq	r5, [r4, #12]
 8003fa0:	6833      	ldreq	r3, [r6, #0]
 8003fa2:	1aed      	subeq	r5, r5, r3
 8003fa4:	68a3      	ldr	r3, [r4, #8]
 8003fa6:	bf0c      	ite	eq
 8003fa8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003fac:	2500      	movne	r5, #0
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	bfc4      	itt	gt
 8003fb2:	1a9b      	subgt	r3, r3, r2
 8003fb4:	18ed      	addgt	r5, r5, r3
 8003fb6:	2600      	movs	r6, #0
 8003fb8:	341a      	adds	r4, #26
 8003fba:	42b5      	cmp	r5, r6
 8003fbc:	d11a      	bne.n	8003ff4 <_printf_common+0xc8>
 8003fbe:	2000      	movs	r0, #0
 8003fc0:	e008      	b.n	8003fd4 <_printf_common+0xa8>
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	4652      	mov	r2, sl
 8003fc6:	4641      	mov	r1, r8
 8003fc8:	4638      	mov	r0, r7
 8003fca:	47c8      	blx	r9
 8003fcc:	3001      	adds	r0, #1
 8003fce:	d103      	bne.n	8003fd8 <_printf_common+0xac>
 8003fd0:	f04f 30ff 	mov.w	r0, #4294967295
 8003fd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fd8:	3501      	adds	r5, #1
 8003fda:	e7c6      	b.n	8003f6a <_printf_common+0x3e>
 8003fdc:	18e1      	adds	r1, r4, r3
 8003fde:	1c5a      	adds	r2, r3, #1
 8003fe0:	2030      	movs	r0, #48	@ 0x30
 8003fe2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003fe6:	4422      	add	r2, r4
 8003fe8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003fec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003ff0:	3302      	adds	r3, #2
 8003ff2:	e7c7      	b.n	8003f84 <_printf_common+0x58>
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	4622      	mov	r2, r4
 8003ff8:	4641      	mov	r1, r8
 8003ffa:	4638      	mov	r0, r7
 8003ffc:	47c8      	blx	r9
 8003ffe:	3001      	adds	r0, #1
 8004000:	d0e6      	beq.n	8003fd0 <_printf_common+0xa4>
 8004002:	3601      	adds	r6, #1
 8004004:	e7d9      	b.n	8003fba <_printf_common+0x8e>
	...

08004008 <_printf_i>:
 8004008:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800400c:	7e0f      	ldrb	r7, [r1, #24]
 800400e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004010:	2f78      	cmp	r7, #120	@ 0x78
 8004012:	4691      	mov	r9, r2
 8004014:	4680      	mov	r8, r0
 8004016:	460c      	mov	r4, r1
 8004018:	469a      	mov	sl, r3
 800401a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800401e:	d807      	bhi.n	8004030 <_printf_i+0x28>
 8004020:	2f62      	cmp	r7, #98	@ 0x62
 8004022:	d80a      	bhi.n	800403a <_printf_i+0x32>
 8004024:	2f00      	cmp	r7, #0
 8004026:	f000 80d1 	beq.w	80041cc <_printf_i+0x1c4>
 800402a:	2f58      	cmp	r7, #88	@ 0x58
 800402c:	f000 80b8 	beq.w	80041a0 <_printf_i+0x198>
 8004030:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004034:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004038:	e03a      	b.n	80040b0 <_printf_i+0xa8>
 800403a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800403e:	2b15      	cmp	r3, #21
 8004040:	d8f6      	bhi.n	8004030 <_printf_i+0x28>
 8004042:	a101      	add	r1, pc, #4	@ (adr r1, 8004048 <_printf_i+0x40>)
 8004044:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004048:	080040a1 	.word	0x080040a1
 800404c:	080040b5 	.word	0x080040b5
 8004050:	08004031 	.word	0x08004031
 8004054:	08004031 	.word	0x08004031
 8004058:	08004031 	.word	0x08004031
 800405c:	08004031 	.word	0x08004031
 8004060:	080040b5 	.word	0x080040b5
 8004064:	08004031 	.word	0x08004031
 8004068:	08004031 	.word	0x08004031
 800406c:	08004031 	.word	0x08004031
 8004070:	08004031 	.word	0x08004031
 8004074:	080041b3 	.word	0x080041b3
 8004078:	080040df 	.word	0x080040df
 800407c:	0800416d 	.word	0x0800416d
 8004080:	08004031 	.word	0x08004031
 8004084:	08004031 	.word	0x08004031
 8004088:	080041d5 	.word	0x080041d5
 800408c:	08004031 	.word	0x08004031
 8004090:	080040df 	.word	0x080040df
 8004094:	08004031 	.word	0x08004031
 8004098:	08004031 	.word	0x08004031
 800409c:	08004175 	.word	0x08004175
 80040a0:	6833      	ldr	r3, [r6, #0]
 80040a2:	1d1a      	adds	r2, r3, #4
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	6032      	str	r2, [r6, #0]
 80040a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80040ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80040b0:	2301      	movs	r3, #1
 80040b2:	e09c      	b.n	80041ee <_printf_i+0x1e6>
 80040b4:	6833      	ldr	r3, [r6, #0]
 80040b6:	6820      	ldr	r0, [r4, #0]
 80040b8:	1d19      	adds	r1, r3, #4
 80040ba:	6031      	str	r1, [r6, #0]
 80040bc:	0606      	lsls	r6, r0, #24
 80040be:	d501      	bpl.n	80040c4 <_printf_i+0xbc>
 80040c0:	681d      	ldr	r5, [r3, #0]
 80040c2:	e003      	b.n	80040cc <_printf_i+0xc4>
 80040c4:	0645      	lsls	r5, r0, #25
 80040c6:	d5fb      	bpl.n	80040c0 <_printf_i+0xb8>
 80040c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80040cc:	2d00      	cmp	r5, #0
 80040ce:	da03      	bge.n	80040d8 <_printf_i+0xd0>
 80040d0:	232d      	movs	r3, #45	@ 0x2d
 80040d2:	426d      	negs	r5, r5
 80040d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80040d8:	4858      	ldr	r0, [pc, #352]	@ (800423c <_printf_i+0x234>)
 80040da:	230a      	movs	r3, #10
 80040dc:	e011      	b.n	8004102 <_printf_i+0xfa>
 80040de:	6821      	ldr	r1, [r4, #0]
 80040e0:	6833      	ldr	r3, [r6, #0]
 80040e2:	0608      	lsls	r0, r1, #24
 80040e4:	f853 5b04 	ldr.w	r5, [r3], #4
 80040e8:	d402      	bmi.n	80040f0 <_printf_i+0xe8>
 80040ea:	0649      	lsls	r1, r1, #25
 80040ec:	bf48      	it	mi
 80040ee:	b2ad      	uxthmi	r5, r5
 80040f0:	2f6f      	cmp	r7, #111	@ 0x6f
 80040f2:	4852      	ldr	r0, [pc, #328]	@ (800423c <_printf_i+0x234>)
 80040f4:	6033      	str	r3, [r6, #0]
 80040f6:	bf14      	ite	ne
 80040f8:	230a      	movne	r3, #10
 80040fa:	2308      	moveq	r3, #8
 80040fc:	2100      	movs	r1, #0
 80040fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004102:	6866      	ldr	r6, [r4, #4]
 8004104:	60a6      	str	r6, [r4, #8]
 8004106:	2e00      	cmp	r6, #0
 8004108:	db05      	blt.n	8004116 <_printf_i+0x10e>
 800410a:	6821      	ldr	r1, [r4, #0]
 800410c:	432e      	orrs	r6, r5
 800410e:	f021 0104 	bic.w	r1, r1, #4
 8004112:	6021      	str	r1, [r4, #0]
 8004114:	d04b      	beq.n	80041ae <_printf_i+0x1a6>
 8004116:	4616      	mov	r6, r2
 8004118:	fbb5 f1f3 	udiv	r1, r5, r3
 800411c:	fb03 5711 	mls	r7, r3, r1, r5
 8004120:	5dc7      	ldrb	r7, [r0, r7]
 8004122:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004126:	462f      	mov	r7, r5
 8004128:	42bb      	cmp	r3, r7
 800412a:	460d      	mov	r5, r1
 800412c:	d9f4      	bls.n	8004118 <_printf_i+0x110>
 800412e:	2b08      	cmp	r3, #8
 8004130:	d10b      	bne.n	800414a <_printf_i+0x142>
 8004132:	6823      	ldr	r3, [r4, #0]
 8004134:	07df      	lsls	r7, r3, #31
 8004136:	d508      	bpl.n	800414a <_printf_i+0x142>
 8004138:	6923      	ldr	r3, [r4, #16]
 800413a:	6861      	ldr	r1, [r4, #4]
 800413c:	4299      	cmp	r1, r3
 800413e:	bfde      	ittt	le
 8004140:	2330      	movle	r3, #48	@ 0x30
 8004142:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004146:	f106 36ff 	addle.w	r6, r6, #4294967295
 800414a:	1b92      	subs	r2, r2, r6
 800414c:	6122      	str	r2, [r4, #16]
 800414e:	f8cd a000 	str.w	sl, [sp]
 8004152:	464b      	mov	r3, r9
 8004154:	aa03      	add	r2, sp, #12
 8004156:	4621      	mov	r1, r4
 8004158:	4640      	mov	r0, r8
 800415a:	f7ff fee7 	bl	8003f2c <_printf_common>
 800415e:	3001      	adds	r0, #1
 8004160:	d14a      	bne.n	80041f8 <_printf_i+0x1f0>
 8004162:	f04f 30ff 	mov.w	r0, #4294967295
 8004166:	b004      	add	sp, #16
 8004168:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800416c:	6823      	ldr	r3, [r4, #0]
 800416e:	f043 0320 	orr.w	r3, r3, #32
 8004172:	6023      	str	r3, [r4, #0]
 8004174:	4832      	ldr	r0, [pc, #200]	@ (8004240 <_printf_i+0x238>)
 8004176:	2778      	movs	r7, #120	@ 0x78
 8004178:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800417c:	6823      	ldr	r3, [r4, #0]
 800417e:	6831      	ldr	r1, [r6, #0]
 8004180:	061f      	lsls	r7, r3, #24
 8004182:	f851 5b04 	ldr.w	r5, [r1], #4
 8004186:	d402      	bmi.n	800418e <_printf_i+0x186>
 8004188:	065f      	lsls	r7, r3, #25
 800418a:	bf48      	it	mi
 800418c:	b2ad      	uxthmi	r5, r5
 800418e:	6031      	str	r1, [r6, #0]
 8004190:	07d9      	lsls	r1, r3, #31
 8004192:	bf44      	itt	mi
 8004194:	f043 0320 	orrmi.w	r3, r3, #32
 8004198:	6023      	strmi	r3, [r4, #0]
 800419a:	b11d      	cbz	r5, 80041a4 <_printf_i+0x19c>
 800419c:	2310      	movs	r3, #16
 800419e:	e7ad      	b.n	80040fc <_printf_i+0xf4>
 80041a0:	4826      	ldr	r0, [pc, #152]	@ (800423c <_printf_i+0x234>)
 80041a2:	e7e9      	b.n	8004178 <_printf_i+0x170>
 80041a4:	6823      	ldr	r3, [r4, #0]
 80041a6:	f023 0320 	bic.w	r3, r3, #32
 80041aa:	6023      	str	r3, [r4, #0]
 80041ac:	e7f6      	b.n	800419c <_printf_i+0x194>
 80041ae:	4616      	mov	r6, r2
 80041b0:	e7bd      	b.n	800412e <_printf_i+0x126>
 80041b2:	6833      	ldr	r3, [r6, #0]
 80041b4:	6825      	ldr	r5, [r4, #0]
 80041b6:	6961      	ldr	r1, [r4, #20]
 80041b8:	1d18      	adds	r0, r3, #4
 80041ba:	6030      	str	r0, [r6, #0]
 80041bc:	062e      	lsls	r6, r5, #24
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	d501      	bpl.n	80041c6 <_printf_i+0x1be>
 80041c2:	6019      	str	r1, [r3, #0]
 80041c4:	e002      	b.n	80041cc <_printf_i+0x1c4>
 80041c6:	0668      	lsls	r0, r5, #25
 80041c8:	d5fb      	bpl.n	80041c2 <_printf_i+0x1ba>
 80041ca:	8019      	strh	r1, [r3, #0]
 80041cc:	2300      	movs	r3, #0
 80041ce:	6123      	str	r3, [r4, #16]
 80041d0:	4616      	mov	r6, r2
 80041d2:	e7bc      	b.n	800414e <_printf_i+0x146>
 80041d4:	6833      	ldr	r3, [r6, #0]
 80041d6:	1d1a      	adds	r2, r3, #4
 80041d8:	6032      	str	r2, [r6, #0]
 80041da:	681e      	ldr	r6, [r3, #0]
 80041dc:	6862      	ldr	r2, [r4, #4]
 80041de:	2100      	movs	r1, #0
 80041e0:	4630      	mov	r0, r6
 80041e2:	f7fc f815 	bl	8000210 <memchr>
 80041e6:	b108      	cbz	r0, 80041ec <_printf_i+0x1e4>
 80041e8:	1b80      	subs	r0, r0, r6
 80041ea:	6060      	str	r0, [r4, #4]
 80041ec:	6863      	ldr	r3, [r4, #4]
 80041ee:	6123      	str	r3, [r4, #16]
 80041f0:	2300      	movs	r3, #0
 80041f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80041f6:	e7aa      	b.n	800414e <_printf_i+0x146>
 80041f8:	6923      	ldr	r3, [r4, #16]
 80041fa:	4632      	mov	r2, r6
 80041fc:	4649      	mov	r1, r9
 80041fe:	4640      	mov	r0, r8
 8004200:	47d0      	blx	sl
 8004202:	3001      	adds	r0, #1
 8004204:	d0ad      	beq.n	8004162 <_printf_i+0x15a>
 8004206:	6823      	ldr	r3, [r4, #0]
 8004208:	079b      	lsls	r3, r3, #30
 800420a:	d413      	bmi.n	8004234 <_printf_i+0x22c>
 800420c:	68e0      	ldr	r0, [r4, #12]
 800420e:	9b03      	ldr	r3, [sp, #12]
 8004210:	4298      	cmp	r0, r3
 8004212:	bfb8      	it	lt
 8004214:	4618      	movlt	r0, r3
 8004216:	e7a6      	b.n	8004166 <_printf_i+0x15e>
 8004218:	2301      	movs	r3, #1
 800421a:	4632      	mov	r2, r6
 800421c:	4649      	mov	r1, r9
 800421e:	4640      	mov	r0, r8
 8004220:	47d0      	blx	sl
 8004222:	3001      	adds	r0, #1
 8004224:	d09d      	beq.n	8004162 <_printf_i+0x15a>
 8004226:	3501      	adds	r5, #1
 8004228:	68e3      	ldr	r3, [r4, #12]
 800422a:	9903      	ldr	r1, [sp, #12]
 800422c:	1a5b      	subs	r3, r3, r1
 800422e:	42ab      	cmp	r3, r5
 8004230:	dcf2      	bgt.n	8004218 <_printf_i+0x210>
 8004232:	e7eb      	b.n	800420c <_printf_i+0x204>
 8004234:	2500      	movs	r5, #0
 8004236:	f104 0619 	add.w	r6, r4, #25
 800423a:	e7f5      	b.n	8004228 <_printf_i+0x220>
 800423c:	08004809 	.word	0x08004809
 8004240:	0800481a 	.word	0x0800481a

08004244 <memmove>:
 8004244:	4288      	cmp	r0, r1
 8004246:	b510      	push	{r4, lr}
 8004248:	eb01 0402 	add.w	r4, r1, r2
 800424c:	d902      	bls.n	8004254 <memmove+0x10>
 800424e:	4284      	cmp	r4, r0
 8004250:	4623      	mov	r3, r4
 8004252:	d807      	bhi.n	8004264 <memmove+0x20>
 8004254:	1e43      	subs	r3, r0, #1
 8004256:	42a1      	cmp	r1, r4
 8004258:	d008      	beq.n	800426c <memmove+0x28>
 800425a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800425e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004262:	e7f8      	b.n	8004256 <memmove+0x12>
 8004264:	4402      	add	r2, r0
 8004266:	4601      	mov	r1, r0
 8004268:	428a      	cmp	r2, r1
 800426a:	d100      	bne.n	800426e <memmove+0x2a>
 800426c:	bd10      	pop	{r4, pc}
 800426e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004272:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004276:	e7f7      	b.n	8004268 <memmove+0x24>

08004278 <_realloc_r>:
 8004278:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800427c:	4607      	mov	r7, r0
 800427e:	4614      	mov	r4, r2
 8004280:	460d      	mov	r5, r1
 8004282:	b921      	cbnz	r1, 800428e <_realloc_r+0x16>
 8004284:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004288:	4611      	mov	r1, r2
 800428a:	f7ff bbad 	b.w	80039e8 <_malloc_r>
 800428e:	b92a      	cbnz	r2, 800429c <_realloc_r+0x24>
 8004290:	f7ff fcaa 	bl	8003be8 <_free_r>
 8004294:	4625      	mov	r5, r4
 8004296:	4628      	mov	r0, r5
 8004298:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800429c:	f000 f81a 	bl	80042d4 <_malloc_usable_size_r>
 80042a0:	4284      	cmp	r4, r0
 80042a2:	4606      	mov	r6, r0
 80042a4:	d802      	bhi.n	80042ac <_realloc_r+0x34>
 80042a6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80042aa:	d8f4      	bhi.n	8004296 <_realloc_r+0x1e>
 80042ac:	4621      	mov	r1, r4
 80042ae:	4638      	mov	r0, r7
 80042b0:	f7ff fb9a 	bl	80039e8 <_malloc_r>
 80042b4:	4680      	mov	r8, r0
 80042b6:	b908      	cbnz	r0, 80042bc <_realloc_r+0x44>
 80042b8:	4645      	mov	r5, r8
 80042ba:	e7ec      	b.n	8004296 <_realloc_r+0x1e>
 80042bc:	42b4      	cmp	r4, r6
 80042be:	4622      	mov	r2, r4
 80042c0:	4629      	mov	r1, r5
 80042c2:	bf28      	it	cs
 80042c4:	4632      	movcs	r2, r6
 80042c6:	f7ff fc81 	bl	8003bcc <memcpy>
 80042ca:	4629      	mov	r1, r5
 80042cc:	4638      	mov	r0, r7
 80042ce:	f7ff fc8b 	bl	8003be8 <_free_r>
 80042d2:	e7f1      	b.n	80042b8 <_realloc_r+0x40>

080042d4 <_malloc_usable_size_r>:
 80042d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80042d8:	1f18      	subs	r0, r3, #4
 80042da:	2b00      	cmp	r3, #0
 80042dc:	bfbc      	itt	lt
 80042de:	580b      	ldrlt	r3, [r1, r0]
 80042e0:	18c0      	addlt	r0, r0, r3
 80042e2:	4770      	bx	lr

080042e4 <_init>:
 80042e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042e6:	bf00      	nop
 80042e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042ea:	bc08      	pop	{r3}
 80042ec:	469e      	mov	lr, r3
 80042ee:	4770      	bx	lr

080042f0 <_fini>:
 80042f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042f2:	bf00      	nop
 80042f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042f6:	bc08      	pop	{r3}
 80042f8:	469e      	mov	lr, r3
 80042fa:	4770      	bx	lr
