

================================================================
== Vitis HLS Report for 'correlator_Pipeline_Outer_Loop'
================================================================
* Date:           Wed Dec  1 13:05:15 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       36|       36|  0.360 us|  0.360 us|   36|   36|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Outer_Loop  |       34|       34|         5|          1|          1|    31|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.98>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 8 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%acc_V_0_3 = alloca i32 1"   --->   Operation 9 'alloca' 'acc_V_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%acc_V_1_3 = alloca i32 1"   --->   Operation 10 'alloca' 'acc_V_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%acc_V_2_3 = alloca i32 1"   --->   Operation 11 'alloca' 'acc_V_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%acc_V_3_3 = alloca i32 1"   --->   Operation 12 'alloca' 'acc_V_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%acc_V_4_3 = alloca i32 1"   --->   Operation 13 'alloca' 'acc_V_4_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%acc_V_5_3 = alloca i32 1"   --->   Operation 14 'alloca' 'acc_V_5_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%acc_V_6_3 = alloca i32 1"   --->   Operation 15 'alloca' 'acc_V_6_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%acc_V_7_3 = alloca i32 1"   --->   Operation 16 'alloca' 'acc_V_7_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%acc_V_8_3 = alloca i32 1"   --->   Operation 17 'alloca' 'acc_V_8_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%acc_V_9_3 = alloca i32 1"   --->   Operation 18 'alloca' 'acc_V_9_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%acc_V_10_3 = alloca i32 1"   --->   Operation 19 'alloca' 'acc_V_10_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%acc_V_11_3 = alloca i32 1"   --->   Operation 20 'alloca' 'acc_V_11_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%acc_V_12_3 = alloca i32 1"   --->   Operation 21 'alloca' 'acc_V_12_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%acc_V_13_3 = alloca i32 1"   --->   Operation 22 'alloca' 'acc_V_13_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%acc_V_14_3 = alloca i32 1"   --->   Operation 23 'alloca' 'acc_V_14_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%acc_V_15_3 = alloca i32 1"   --->   Operation 24 'alloca' 'acc_V_15_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%acc_V_16_3 = alloca i32 1"   --->   Operation 25 'alloca' 'acc_V_16_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%acc_V_17_3 = alloca i32 1"   --->   Operation 26 'alloca' 'acc_V_17_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%acc_V_18_3 = alloca i32 1"   --->   Operation 27 'alloca' 'acc_V_18_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%acc_V_19_3 = alloca i32 1"   --->   Operation 28 'alloca' 'acc_V_19_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%acc_V_20_3 = alloca i32 1"   --->   Operation 29 'alloca' 'acc_V_20_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%acc_V_21_3 = alloca i32 1"   --->   Operation 30 'alloca' 'acc_V_21_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%acc_V_22_3 = alloca i32 1"   --->   Operation 31 'alloca' 'acc_V_22_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%acc_V_23_3 = alloca i32 1"   --->   Operation 32 'alloca' 'acc_V_23_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%acc_V_24_3 = alloca i32 1"   --->   Operation 33 'alloca' 'acc_V_24_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%acc_V_25_3 = alloca i32 1"   --->   Operation 34 'alloca' 'acc_V_25_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%acc_V_26_3 = alloca i32 1"   --->   Operation 35 'alloca' 'acc_V_26_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%acc_V_27_3 = alloca i32 1"   --->   Operation 36 'alloca' 'acc_V_27_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%acc_V_28_3 = alloca i32 1"   --->   Operation 37 'alloca' 'acc_V_28_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%acc_V_29_3 = alloca i32 1"   --->   Operation 38 'alloca' 'acc_V_29_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%acc_V_30_3 = alloca i32 1"   --->   Operation 39 'alloca' 'acc_V_30_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%acc_V_31_3 = alloca i32 1"   --->   Operation 40 'alloca' 'acc_V_31_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%acc_V_32_3 = alloca i32 1"   --->   Operation 41 'alloca' 'acc_V_32_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%temp_input_V_30_0_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %temp_input_V_30_0"   --->   Operation 42 'read' 'temp_input_V_30_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%temp_input_V_29_0_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %temp_input_V_29_0"   --->   Operation 43 'read' 'temp_input_V_29_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%temp_input_V_28_0_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %temp_input_V_28_0"   --->   Operation 44 'read' 'temp_input_V_28_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%temp_input_V_27_0_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %temp_input_V_27_0"   --->   Operation 45 'read' 'temp_input_V_27_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%temp_input_V_26_0_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %temp_input_V_26_0"   --->   Operation 46 'read' 'temp_input_V_26_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%temp_input_V_25_0_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %temp_input_V_25_0"   --->   Operation 47 'read' 'temp_input_V_25_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%temp_input_V_24_0_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %temp_input_V_24_0"   --->   Operation 48 'read' 'temp_input_V_24_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%temp_input_V_23_0_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %temp_input_V_23_0"   --->   Operation 49 'read' 'temp_input_V_23_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%temp_input_V_22_0_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %temp_input_V_22_0"   --->   Operation 50 'read' 'temp_input_V_22_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%temp_input_V_21_0_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %temp_input_V_21_0"   --->   Operation 51 'read' 'temp_input_V_21_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%temp_input_V_20_0_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %temp_input_V_20_0"   --->   Operation 52 'read' 'temp_input_V_20_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%temp_input_V_19_0_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %temp_input_V_19_0"   --->   Operation 53 'read' 'temp_input_V_19_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%temp_input_V_18_0_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %temp_input_V_18_0"   --->   Operation 54 'read' 'temp_input_V_18_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%temp_input_V_17_0_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %temp_input_V_17_0"   --->   Operation 55 'read' 'temp_input_V_17_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%temp_input_V_16_0_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %temp_input_V_16_0"   --->   Operation 56 'read' 'temp_input_V_16_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%temp_input_V_15_0_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %temp_input_V_15_0"   --->   Operation 57 'read' 'temp_input_V_15_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%temp_input_V_14_0_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %temp_input_V_14_0"   --->   Operation 58 'read' 'temp_input_V_14_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%temp_input_V_13_0_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %temp_input_V_13_0"   --->   Operation 59 'read' 'temp_input_V_13_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%temp_input_V_12_0_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %temp_input_V_12_0"   --->   Operation 60 'read' 'temp_input_V_12_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%temp_input_V_11_0_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %temp_input_V_11_0"   --->   Operation 61 'read' 'temp_input_V_11_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%temp_input_V_10_0_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %temp_input_V_10_0"   --->   Operation 62 'read' 'temp_input_V_10_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%temp_input_V_9_0_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %temp_input_V_9_0"   --->   Operation 63 'read' 'temp_input_V_9_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%temp_input_V_8_0_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %temp_input_V_8_0"   --->   Operation 64 'read' 'temp_input_V_8_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%temp_input_V_7_0_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %temp_input_V_7_0"   --->   Operation 65 'read' 'temp_input_V_7_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%temp_input_V_6_0_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %temp_input_V_6_0"   --->   Operation 66 'read' 'temp_input_V_6_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%temp_input_V_5_0_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %temp_input_V_5_0"   --->   Operation 67 'read' 'temp_input_V_5_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%temp_input_V_4_0_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %temp_input_V_4_0"   --->   Operation 68 'read' 'temp_input_V_4_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%temp_input_V_3_0_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %temp_input_V_3_0"   --->   Operation 69 'read' 'temp_input_V_3_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%temp_input_V_2_0_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %temp_input_V_2_0"   --->   Operation 70 'read' 'temp_input_V_2_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%temp_input_V_1_0_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %temp_input_V_1_0"   --->   Operation 71 'read' 'temp_input_V_1_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%select_ln580_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %select_ln580"   --->   Operation 72 'read' 'select_ln580_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%acc_V_0_1_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_0_1_reload"   --->   Operation 73 'read' 'acc_V_0_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%acc_V_1_1_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_1_1_reload"   --->   Operation 74 'read' 'acc_V_1_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%acc_V_2_1_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_2_1_reload"   --->   Operation 75 'read' 'acc_V_2_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%acc_V_3_1_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_3_1_reload"   --->   Operation 76 'read' 'acc_V_3_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%acc_V_4_1_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_4_1_reload"   --->   Operation 77 'read' 'acc_V_4_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%acc_V_5_1_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_5_1_reload"   --->   Operation 78 'read' 'acc_V_5_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%acc_V_6_1_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_6_1_reload"   --->   Operation 79 'read' 'acc_V_6_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%acc_V_7_1_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_7_1_reload"   --->   Operation 80 'read' 'acc_V_7_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%acc_V_8_1_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_8_1_reload"   --->   Operation 81 'read' 'acc_V_8_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%acc_V_9_1_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_9_1_reload"   --->   Operation 82 'read' 'acc_V_9_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%acc_V_10_1_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_10_1_reload"   --->   Operation 83 'read' 'acc_V_10_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%acc_V_11_1_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_11_1_reload"   --->   Operation 84 'read' 'acc_V_11_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%acc_V_12_1_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_12_1_reload"   --->   Operation 85 'read' 'acc_V_12_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%acc_V_13_1_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_13_1_reload"   --->   Operation 86 'read' 'acc_V_13_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%acc_V_14_1_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_14_1_reload"   --->   Operation 87 'read' 'acc_V_14_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%acc_V_15_1_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_15_1_reload"   --->   Operation 88 'read' 'acc_V_15_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%acc_V_16_1_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_16_1_reload"   --->   Operation 89 'read' 'acc_V_16_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%acc_V_17_1_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_17_1_reload"   --->   Operation 90 'read' 'acc_V_17_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%acc_V_18_1_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_18_1_reload"   --->   Operation 91 'read' 'acc_V_18_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%acc_V_19_1_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_19_1_reload"   --->   Operation 92 'read' 'acc_V_19_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%acc_V_20_1_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_20_1_reload"   --->   Operation 93 'read' 'acc_V_20_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%acc_V_21_1_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_21_1_reload"   --->   Operation 94 'read' 'acc_V_21_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%acc_V_22_1_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_22_1_reload"   --->   Operation 95 'read' 'acc_V_22_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%acc_V_23_1_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_23_1_reload"   --->   Operation 96 'read' 'acc_V_23_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%acc_V_24_1_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_24_1_reload"   --->   Operation 97 'read' 'acc_V_24_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%acc_V_25_1_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_25_1_reload"   --->   Operation 98 'read' 'acc_V_25_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%acc_V_26_1_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_26_1_reload"   --->   Operation 99 'read' 'acc_V_26_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%acc_V_27_1_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_27_1_reload"   --->   Operation 100 'read' 'acc_V_27_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%acc_V_28_1_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_28_1_reload"   --->   Operation 101 'read' 'acc_V_28_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%acc_V_29_1_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_29_1_reload"   --->   Operation 102 'read' 'acc_V_29_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%acc_V_30_1_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_30_1_reload"   --->   Operation 103 'read' 'acc_V_30_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%acc_V_31_1_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_31_1_reload"   --->   Operation 104 'read' 'acc_V_31_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%acc_V_32_1_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_32_1_reload"   --->   Operation 105 'read' 'acc_V_32_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_32_1_reload_read, i30 %acc_V_32_3"   --->   Operation 106 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_31_1_reload_read, i30 %acc_V_31_3"   --->   Operation 107 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 108 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_30_1_reload_read, i30 %acc_V_30_3"   --->   Operation 108 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 109 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_29_1_reload_read, i30 %acc_V_29_3"   --->   Operation 109 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 110 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_28_1_reload_read, i30 %acc_V_28_3"   --->   Operation 110 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 111 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_27_1_reload_read, i30 %acc_V_27_3"   --->   Operation 111 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_26_1_reload_read, i30 %acc_V_26_3"   --->   Operation 112 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 113 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_25_1_reload_read, i30 %acc_V_25_3"   --->   Operation 113 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_24_1_reload_read, i30 %acc_V_24_3"   --->   Operation 114 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 115 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_23_1_reload_read, i30 %acc_V_23_3"   --->   Operation 115 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 116 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_22_1_reload_read, i30 %acc_V_22_3"   --->   Operation 116 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 117 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_21_1_reload_read, i30 %acc_V_21_3"   --->   Operation 117 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 118 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_20_1_reload_read, i30 %acc_V_20_3"   --->   Operation 118 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 119 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_19_1_reload_read, i30 %acc_V_19_3"   --->   Operation 119 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 120 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_18_1_reload_read, i30 %acc_V_18_3"   --->   Operation 120 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 121 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_17_1_reload_read, i30 %acc_V_17_3"   --->   Operation 121 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 122 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_16_1_reload_read, i30 %acc_V_16_3"   --->   Operation 122 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 123 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_15_1_reload_read, i30 %acc_V_15_3"   --->   Operation 123 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 124 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_14_1_reload_read, i30 %acc_V_14_3"   --->   Operation 124 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 125 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_13_1_reload_read, i30 %acc_V_13_3"   --->   Operation 125 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 126 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_12_1_reload_read, i30 %acc_V_12_3"   --->   Operation 126 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 127 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_11_1_reload_read, i30 %acc_V_11_3"   --->   Operation 127 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 128 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_10_1_reload_read, i30 %acc_V_10_3"   --->   Operation 128 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 129 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_9_1_reload_read, i30 %acc_V_9_3"   --->   Operation 129 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 130 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_8_1_reload_read, i30 %acc_V_8_3"   --->   Operation 130 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 131 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_7_1_reload_read, i30 %acc_V_7_3"   --->   Operation 131 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 132 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_6_1_reload_read, i30 %acc_V_6_3"   --->   Operation 132 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 133 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_5_1_reload_read, i30 %acc_V_5_3"   --->   Operation 133 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 134 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_4_1_reload_read, i30 %acc_V_4_3"   --->   Operation 134 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 135 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_3_1_reload_read, i30 %acc_V_3_3"   --->   Operation 135 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 136 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_2_1_reload_read, i30 %acc_V_2_3"   --->   Operation 136 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 137 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_1_1_reload_read, i30 %acc_V_1_3"   --->   Operation 137 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 138 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_0_1_reload_read, i30 %acc_V_0_3"   --->   Operation 138 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 139 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %k"   --->   Operation 139 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 140 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%k_1 = load i5 %k" [correlator.cpp:47]   --->   Operation 141 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (1.36ns)   --->   "%icmp_ln47 = icmp_eq  i5 %k_1, i5 31" [correlator.cpp:47]   --->   Operation 142 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 31, i64 31, i64 31"   --->   Operation 143 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (1.78ns)   --->   "%add_ln47 = add i5 %k_1, i5 1" [correlator.cpp:47]   --->   Operation 144 'add' 'add_ln47' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %.split12, void %.preheader.0.preheader.exitStub" [correlator.cpp:47]   --->   Operation 145 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i5 %k_1" [correlator.cpp:47]   --->   Operation 146 'zext' 'zext_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (1.78ns)   --->   "%p_t = sub i5 30, i5 %k_1" [correlator.cpp:47]   --->   Operation 147 'sub' 'p_t' <Predicate = (!icmp_ln47)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (3.20ns)   --->   "%r_V_1 = mux i30 @_ssdm_op_Mux.ap_auto.31i30.i5, i30 %select_ln580_read, i30 %temp_input_V_1_0_read, i30 %temp_input_V_2_0_read, i30 %temp_input_V_3_0_read, i30 %temp_input_V_4_0_read, i30 %temp_input_V_5_0_read, i30 %temp_input_V_6_0_read, i30 %temp_input_V_7_0_read, i30 %temp_input_V_8_0_read, i30 %temp_input_V_9_0_read, i30 %temp_input_V_10_0_read, i30 %temp_input_V_11_0_read, i30 %temp_input_V_12_0_read, i30 %temp_input_V_13_0_read, i30 %temp_input_V_14_0_read, i30 %temp_input_V_15_0_read, i30 %temp_input_V_16_0_read, i30 %temp_input_V_17_0_read, i30 %temp_input_V_18_0_read, i30 %temp_input_V_19_0_read, i30 %temp_input_V_20_0_read, i30 %temp_input_V_21_0_read, i30 %temp_input_V_22_0_read, i30 %temp_input_V_23_0_read, i30 %temp_input_V_24_0_read, i30 %temp_input_V_25_0_read, i30 %temp_input_V_26_0_read, i30 %temp_input_V_27_0_read, i30 %temp_input_V_28_0_read, i30 %temp_input_V_29_0_read, i30 %temp_input_V_30_0_read, i5 %p_t" [correlator.cpp:47]   --->   Operation 148 'mux' 'r_V_1' <Predicate = (!icmp_ln47)> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%codebook_V_0_addr = getelementptr i2 %codebook_V_0, i64 0, i64 %zext_ln47"   --->   Operation 149 'getelementptr' 'codebook_V_0_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 150 [2/2] (2.32ns)   --->   "%codebook_V_0_load = load i5 %codebook_V_0_addr"   --->   Operation 150 'load' 'codebook_V_0_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%codebook_V_1_addr = getelementptr i2 %codebook_V_1, i64 0, i64 %zext_ln47"   --->   Operation 151 'getelementptr' 'codebook_V_1_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 152 [2/2] (2.32ns)   --->   "%codebook_V_1_load = load i5 %codebook_V_1_addr"   --->   Operation 152 'load' 'codebook_V_1_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%codebook_V_2_addr = getelementptr i2 %codebook_V_2, i64 0, i64 %zext_ln47"   --->   Operation 153 'getelementptr' 'codebook_V_2_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 154 [2/2] (2.32ns)   --->   "%codebook_V_2_load = load i5 %codebook_V_2_addr"   --->   Operation 154 'load' 'codebook_V_2_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%codebook_V_3_addr = getelementptr i2 %codebook_V_3, i64 0, i64 %zext_ln47"   --->   Operation 155 'getelementptr' 'codebook_V_3_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 156 [2/2] (2.32ns)   --->   "%codebook_V_3_load = load i5 %codebook_V_3_addr"   --->   Operation 156 'load' 'codebook_V_3_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%codebook_V_4_addr = getelementptr i2 %codebook_V_4, i64 0, i64 %zext_ln47"   --->   Operation 157 'getelementptr' 'codebook_V_4_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 158 [2/2] (2.32ns)   --->   "%codebook_V_4_load = load i5 %codebook_V_4_addr"   --->   Operation 158 'load' 'codebook_V_4_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%codebook_V_5_addr = getelementptr i2 %codebook_V_5, i64 0, i64 %zext_ln47"   --->   Operation 159 'getelementptr' 'codebook_V_5_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 160 [2/2] (2.32ns)   --->   "%codebook_V_5_load = load i5 %codebook_V_5_addr"   --->   Operation 160 'load' 'codebook_V_5_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%codebook_V_6_addr = getelementptr i2 %codebook_V_6, i64 0, i64 %zext_ln47"   --->   Operation 161 'getelementptr' 'codebook_V_6_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 162 [2/2] (2.32ns)   --->   "%codebook_V_6_load = load i5 %codebook_V_6_addr"   --->   Operation 162 'load' 'codebook_V_6_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%codebook_V_7_addr = getelementptr i2 %codebook_V_7, i64 0, i64 %zext_ln47"   --->   Operation 163 'getelementptr' 'codebook_V_7_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 164 [2/2] (2.32ns)   --->   "%codebook_V_7_load = load i5 %codebook_V_7_addr"   --->   Operation 164 'load' 'codebook_V_7_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%codebook_V_8_addr = getelementptr i2 %codebook_V_8, i64 0, i64 %zext_ln47"   --->   Operation 165 'getelementptr' 'codebook_V_8_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 166 [2/2] (2.32ns)   --->   "%codebook_V_8_load = load i5 %codebook_V_8_addr"   --->   Operation 166 'load' 'codebook_V_8_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%codebook_V_9_addr = getelementptr i2 %codebook_V_9, i64 0, i64 %zext_ln47"   --->   Operation 167 'getelementptr' 'codebook_V_9_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 168 [2/2] (2.32ns)   --->   "%codebook_V_9_load = load i5 %codebook_V_9_addr"   --->   Operation 168 'load' 'codebook_V_9_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%codebook_V_10_addr = getelementptr i2 %codebook_V_10, i64 0, i64 %zext_ln47"   --->   Operation 169 'getelementptr' 'codebook_V_10_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 170 [2/2] (2.32ns)   --->   "%codebook_V_10_load = load i5 %codebook_V_10_addr"   --->   Operation 170 'load' 'codebook_V_10_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%codebook_V_11_addr = getelementptr i2 %codebook_V_11, i64 0, i64 %zext_ln47"   --->   Operation 171 'getelementptr' 'codebook_V_11_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 172 [2/2] (2.32ns)   --->   "%codebook_V_11_load = load i5 %codebook_V_11_addr"   --->   Operation 172 'load' 'codebook_V_11_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%codebook_V_12_addr = getelementptr i2 %codebook_V_12, i64 0, i64 %zext_ln47"   --->   Operation 173 'getelementptr' 'codebook_V_12_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 174 [2/2] (2.32ns)   --->   "%codebook_V_12_load = load i5 %codebook_V_12_addr"   --->   Operation 174 'load' 'codebook_V_12_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%codebook_V_13_addr = getelementptr i2 %codebook_V_13, i64 0, i64 %zext_ln47"   --->   Operation 175 'getelementptr' 'codebook_V_13_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 176 [2/2] (2.32ns)   --->   "%codebook_V_13_load = load i5 %codebook_V_13_addr"   --->   Operation 176 'load' 'codebook_V_13_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%codebook_V_14_addr = getelementptr i2 %codebook_V_14, i64 0, i64 %zext_ln47"   --->   Operation 177 'getelementptr' 'codebook_V_14_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 178 [2/2] (2.32ns)   --->   "%codebook_V_14_load = load i5 %codebook_V_14_addr"   --->   Operation 178 'load' 'codebook_V_14_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%codebook_V_15_addr = getelementptr i2 %codebook_V_15, i64 0, i64 %zext_ln47"   --->   Operation 179 'getelementptr' 'codebook_V_15_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 180 [2/2] (2.32ns)   --->   "%codebook_V_15_load = load i5 %codebook_V_15_addr"   --->   Operation 180 'load' 'codebook_V_15_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%codebook_V_16_addr = getelementptr i2 %codebook_V_16, i64 0, i64 %zext_ln47"   --->   Operation 181 'getelementptr' 'codebook_V_16_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 182 [2/2] (2.32ns)   --->   "%codebook_V_16_load = load i5 %codebook_V_16_addr"   --->   Operation 182 'load' 'codebook_V_16_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%codebook_V_17_addr = getelementptr i2 %codebook_V_17, i64 0, i64 %zext_ln47"   --->   Operation 183 'getelementptr' 'codebook_V_17_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 184 [2/2] (2.32ns)   --->   "%codebook_V_17_load = load i5 %codebook_V_17_addr"   --->   Operation 184 'load' 'codebook_V_17_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%codebook_V_18_addr = getelementptr i2 %codebook_V_18, i64 0, i64 %zext_ln47"   --->   Operation 185 'getelementptr' 'codebook_V_18_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 186 [2/2] (2.32ns)   --->   "%codebook_V_18_load = load i5 %codebook_V_18_addr"   --->   Operation 186 'load' 'codebook_V_18_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%codebook_V_19_addr = getelementptr i2 %codebook_V_19, i64 0, i64 %zext_ln47"   --->   Operation 187 'getelementptr' 'codebook_V_19_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 188 [2/2] (2.32ns)   --->   "%codebook_V_19_load = load i5 %codebook_V_19_addr"   --->   Operation 188 'load' 'codebook_V_19_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%codebook_V_20_addr = getelementptr i2 %codebook_V_20, i64 0, i64 %zext_ln47"   --->   Operation 189 'getelementptr' 'codebook_V_20_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 190 [2/2] (2.32ns)   --->   "%codebook_V_20_load = load i5 %codebook_V_20_addr"   --->   Operation 190 'load' 'codebook_V_20_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%codebook_V_21_addr = getelementptr i2 %codebook_V_21, i64 0, i64 %zext_ln47"   --->   Operation 191 'getelementptr' 'codebook_V_21_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 192 [2/2] (2.32ns)   --->   "%codebook_V_21_load = load i5 %codebook_V_21_addr"   --->   Operation 192 'load' 'codebook_V_21_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%codebook_V_22_addr = getelementptr i2 %codebook_V_22, i64 0, i64 %zext_ln47"   --->   Operation 193 'getelementptr' 'codebook_V_22_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 194 [2/2] (2.32ns)   --->   "%codebook_V_22_load = load i5 %codebook_V_22_addr"   --->   Operation 194 'load' 'codebook_V_22_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%codebook_V_23_addr = getelementptr i2 %codebook_V_23, i64 0, i64 %zext_ln47"   --->   Operation 195 'getelementptr' 'codebook_V_23_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 196 [2/2] (2.32ns)   --->   "%codebook_V_23_load = load i5 %codebook_V_23_addr"   --->   Operation 196 'load' 'codebook_V_23_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%codebook_V_24_addr = getelementptr i2 %codebook_V_24, i64 0, i64 %zext_ln47"   --->   Operation 197 'getelementptr' 'codebook_V_24_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 198 [2/2] (2.32ns)   --->   "%codebook_V_24_load = load i5 %codebook_V_24_addr"   --->   Operation 198 'load' 'codebook_V_24_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%codebook_V_25_addr = getelementptr i2 %codebook_V_25, i64 0, i64 %zext_ln47"   --->   Operation 199 'getelementptr' 'codebook_V_25_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 200 [2/2] (2.32ns)   --->   "%codebook_V_25_load = load i5 %codebook_V_25_addr"   --->   Operation 200 'load' 'codebook_V_25_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%codebook_V_26_addr = getelementptr i2 %codebook_V_26, i64 0, i64 %zext_ln47"   --->   Operation 201 'getelementptr' 'codebook_V_26_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 202 [2/2] (2.32ns)   --->   "%codebook_V_26_load = load i5 %codebook_V_26_addr"   --->   Operation 202 'load' 'codebook_V_26_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%codebook_V_27_addr = getelementptr i2 %codebook_V_27, i64 0, i64 %zext_ln47"   --->   Operation 203 'getelementptr' 'codebook_V_27_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 204 [2/2] (2.32ns)   --->   "%codebook_V_27_load = load i5 %codebook_V_27_addr"   --->   Operation 204 'load' 'codebook_V_27_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%codebook_V_28_addr = getelementptr i2 %codebook_V_28, i64 0, i64 %zext_ln47"   --->   Operation 205 'getelementptr' 'codebook_V_28_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 206 [2/2] (2.32ns)   --->   "%codebook_V_28_load = load i5 %codebook_V_28_addr"   --->   Operation 206 'load' 'codebook_V_28_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%codebook_V_29_addr = getelementptr i2 %codebook_V_29, i64 0, i64 %zext_ln47"   --->   Operation 207 'getelementptr' 'codebook_V_29_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 208 [2/2] (2.32ns)   --->   "%codebook_V_29_load = load i5 %codebook_V_29_addr"   --->   Operation 208 'load' 'codebook_V_29_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%codebook_V_30_addr = getelementptr i2 %codebook_V_30, i64 0, i64 %zext_ln47"   --->   Operation 209 'getelementptr' 'codebook_V_30_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 210 [2/2] (2.32ns)   --->   "%codebook_V_30_load = load i5 %codebook_V_30_addr"   --->   Operation 210 'load' 'codebook_V_30_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%codebook_V_31_addr = getelementptr i2 %codebook_V_31, i64 0, i64 %zext_ln47"   --->   Operation 211 'getelementptr' 'codebook_V_31_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 212 [2/2] (2.32ns)   --->   "%codebook_V_31_load = load i5 %codebook_V_31_addr"   --->   Operation 212 'load' 'codebook_V_31_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%codebook_V_32_addr = getelementptr i2 %codebook_V_32, i64 0, i64 %zext_ln47"   --->   Operation 213 'getelementptr' 'codebook_V_32_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 214 [2/2] (2.32ns)   --->   "%codebook_V_32_load = load i5 %codebook_V_32_addr"   --->   Operation 214 'load' 'codebook_V_32_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_1 : Operation 215 [1/1] (1.58ns)   --->   "%store_ln47 = store i5 %add_ln47, i5 %k" [correlator.cpp:47]   --->   Operation 215 'store' 'store_ln47' <Predicate = (!icmp_ln47)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 216 [1/2] (2.32ns)   --->   "%codebook_V_0_load = load i5 %codebook_V_0_addr"   --->   Operation 216 'load' 'codebook_V_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_2 : Operation 217 [1/2] (2.32ns)   --->   "%codebook_V_1_load = load i5 %codebook_V_1_addr"   --->   Operation 217 'load' 'codebook_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_2 : Operation 218 [1/2] (2.32ns)   --->   "%codebook_V_2_load = load i5 %codebook_V_2_addr"   --->   Operation 218 'load' 'codebook_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_2 : Operation 219 [1/2] (2.32ns)   --->   "%codebook_V_3_load = load i5 %codebook_V_3_addr"   --->   Operation 219 'load' 'codebook_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_2 : Operation 220 [1/2] (2.32ns)   --->   "%codebook_V_4_load = load i5 %codebook_V_4_addr"   --->   Operation 220 'load' 'codebook_V_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_2 : Operation 221 [1/2] (2.32ns)   --->   "%codebook_V_5_load = load i5 %codebook_V_5_addr"   --->   Operation 221 'load' 'codebook_V_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_2 : Operation 222 [1/2] (2.32ns)   --->   "%codebook_V_6_load = load i5 %codebook_V_6_addr"   --->   Operation 222 'load' 'codebook_V_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_2 : Operation 223 [1/2] (2.32ns)   --->   "%codebook_V_7_load = load i5 %codebook_V_7_addr"   --->   Operation 223 'load' 'codebook_V_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_2 : Operation 224 [1/2] (2.32ns)   --->   "%codebook_V_8_load = load i5 %codebook_V_8_addr"   --->   Operation 224 'load' 'codebook_V_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_2 : Operation 225 [1/2] (2.32ns)   --->   "%codebook_V_9_load = load i5 %codebook_V_9_addr"   --->   Operation 225 'load' 'codebook_V_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_2 : Operation 226 [1/2] (2.32ns)   --->   "%codebook_V_10_load = load i5 %codebook_V_10_addr"   --->   Operation 226 'load' 'codebook_V_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_2 : Operation 227 [1/2] (2.32ns)   --->   "%codebook_V_11_load = load i5 %codebook_V_11_addr"   --->   Operation 227 'load' 'codebook_V_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_2 : Operation 228 [1/2] (2.32ns)   --->   "%codebook_V_12_load = load i5 %codebook_V_12_addr"   --->   Operation 228 'load' 'codebook_V_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_2 : Operation 229 [1/2] (2.32ns)   --->   "%codebook_V_13_load = load i5 %codebook_V_13_addr"   --->   Operation 229 'load' 'codebook_V_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_2 : Operation 230 [1/2] (2.32ns)   --->   "%codebook_V_14_load = load i5 %codebook_V_14_addr"   --->   Operation 230 'load' 'codebook_V_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_2 : Operation 231 [1/2] (2.32ns)   --->   "%codebook_V_15_load = load i5 %codebook_V_15_addr"   --->   Operation 231 'load' 'codebook_V_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_2 : Operation 232 [1/2] (2.32ns)   --->   "%codebook_V_16_load = load i5 %codebook_V_16_addr"   --->   Operation 232 'load' 'codebook_V_16_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_2 : Operation 233 [1/2] (2.32ns)   --->   "%codebook_V_17_load = load i5 %codebook_V_17_addr"   --->   Operation 233 'load' 'codebook_V_17_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_2 : Operation 234 [1/2] (2.32ns)   --->   "%codebook_V_18_load = load i5 %codebook_V_18_addr"   --->   Operation 234 'load' 'codebook_V_18_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_2 : Operation 235 [1/2] (2.32ns)   --->   "%codebook_V_19_load = load i5 %codebook_V_19_addr"   --->   Operation 235 'load' 'codebook_V_19_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_2 : Operation 236 [1/2] (2.32ns)   --->   "%codebook_V_20_load = load i5 %codebook_V_20_addr"   --->   Operation 236 'load' 'codebook_V_20_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_2 : Operation 237 [1/2] (2.32ns)   --->   "%codebook_V_21_load = load i5 %codebook_V_21_addr"   --->   Operation 237 'load' 'codebook_V_21_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_2 : Operation 238 [1/2] (2.32ns)   --->   "%codebook_V_22_load = load i5 %codebook_V_22_addr"   --->   Operation 238 'load' 'codebook_V_22_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_2 : Operation 239 [1/2] (2.32ns)   --->   "%codebook_V_23_load = load i5 %codebook_V_23_addr"   --->   Operation 239 'load' 'codebook_V_23_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_2 : Operation 240 [1/2] (2.32ns)   --->   "%codebook_V_24_load = load i5 %codebook_V_24_addr"   --->   Operation 240 'load' 'codebook_V_24_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_2 : Operation 241 [1/2] (2.32ns)   --->   "%codebook_V_25_load = load i5 %codebook_V_25_addr"   --->   Operation 241 'load' 'codebook_V_25_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_2 : Operation 242 [1/2] (2.32ns)   --->   "%codebook_V_26_load = load i5 %codebook_V_26_addr"   --->   Operation 242 'load' 'codebook_V_26_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_2 : Operation 243 [1/2] (2.32ns)   --->   "%codebook_V_27_load = load i5 %codebook_V_27_addr"   --->   Operation 243 'load' 'codebook_V_27_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_2 : Operation 244 [1/2] (2.32ns)   --->   "%codebook_V_28_load = load i5 %codebook_V_28_addr"   --->   Operation 244 'load' 'codebook_V_28_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_2 : Operation 245 [1/2] (2.32ns)   --->   "%codebook_V_29_load = load i5 %codebook_V_29_addr"   --->   Operation 245 'load' 'codebook_V_29_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_2 : Operation 246 [1/2] (2.32ns)   --->   "%codebook_V_30_load = load i5 %codebook_V_30_addr"   --->   Operation 246 'load' 'codebook_V_30_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_2 : Operation 247 [1/2] (2.32ns)   --->   "%codebook_V_31_load = load i5 %codebook_V_31_addr"   --->   Operation 247 'load' 'codebook_V_31_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>
ST_2 : Operation 248 [1/2] (2.32ns)   --->   "%codebook_V_32_load = load i5 %codebook_V_32_addr"   --->   Operation 248 'load' 'codebook_V_32_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 31> <ROM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%r_V = sext i30 %r_V_1" [correlator.cpp:47]   --->   Operation 249 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i2 %codebook_V_0_load"   --->   Operation 250 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 251 [2/2] (6.91ns)   --->   "%mul_ln1171 = mul i32 %r_V, i32 %sext_ln1171"   --->   Operation 251 'mul' 'mul_ln1171' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln1171_1 = sext i2 %codebook_V_1_load"   --->   Operation 252 'sext' 'sext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 253 [2/2] (6.91ns)   --->   "%mul_ln1171_1 = mul i32 %r_V, i32 %sext_ln1171_1"   --->   Operation 253 'mul' 'mul_ln1171_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln1171_2 = sext i2 %codebook_V_2_load"   --->   Operation 254 'sext' 'sext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 255 [2/2] (6.91ns)   --->   "%mul_ln1171_2 = mul i32 %r_V, i32 %sext_ln1171_2"   --->   Operation 255 'mul' 'mul_ln1171_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1171_3 = sext i2 %codebook_V_3_load"   --->   Operation 256 'sext' 'sext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [2/2] (6.91ns)   --->   "%mul_ln1171_3 = mul i32 %r_V, i32 %sext_ln1171_3"   --->   Operation 257 'mul' 'mul_ln1171_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln1171_4 = sext i2 %codebook_V_4_load"   --->   Operation 258 'sext' 'sext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [2/2] (6.91ns)   --->   "%mul_ln1171_4 = mul i32 %r_V, i32 %sext_ln1171_4"   --->   Operation 259 'mul' 'mul_ln1171_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln1171_5 = sext i2 %codebook_V_5_load"   --->   Operation 260 'sext' 'sext_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [2/2] (6.91ns)   --->   "%mul_ln1171_5 = mul i32 %r_V, i32 %sext_ln1171_5"   --->   Operation 261 'mul' 'mul_ln1171_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln1171_6 = sext i2 %codebook_V_6_load"   --->   Operation 262 'sext' 'sext_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 263 [2/2] (6.91ns)   --->   "%mul_ln1171_6 = mul i32 %r_V, i32 %sext_ln1171_6"   --->   Operation 263 'mul' 'mul_ln1171_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln1171_7 = sext i2 %codebook_V_7_load"   --->   Operation 264 'sext' 'sext_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 265 [2/2] (6.91ns)   --->   "%mul_ln1171_7 = mul i32 %r_V, i32 %sext_ln1171_7"   --->   Operation 265 'mul' 'mul_ln1171_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln1171_8 = sext i2 %codebook_V_8_load"   --->   Operation 266 'sext' 'sext_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 267 [2/2] (6.91ns)   --->   "%mul_ln1171_8 = mul i32 %r_V, i32 %sext_ln1171_8"   --->   Operation 267 'mul' 'mul_ln1171_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln1171_9 = sext i2 %codebook_V_9_load"   --->   Operation 268 'sext' 'sext_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 269 [2/2] (6.91ns)   --->   "%mul_ln1171_9 = mul i32 %r_V, i32 %sext_ln1171_9"   --->   Operation 269 'mul' 'mul_ln1171_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln1171_10 = sext i2 %codebook_V_10_load"   --->   Operation 270 'sext' 'sext_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 271 [2/2] (6.91ns)   --->   "%mul_ln1171_10 = mul i32 %r_V, i32 %sext_ln1171_10"   --->   Operation 271 'mul' 'mul_ln1171_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln1171_11 = sext i2 %codebook_V_11_load"   --->   Operation 272 'sext' 'sext_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 273 [2/2] (6.91ns)   --->   "%mul_ln1171_11 = mul i32 %r_V, i32 %sext_ln1171_11"   --->   Operation 273 'mul' 'mul_ln1171_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln1171_12 = sext i2 %codebook_V_12_load"   --->   Operation 274 'sext' 'sext_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 275 [2/2] (6.91ns)   --->   "%mul_ln1171_12 = mul i32 %r_V, i32 %sext_ln1171_12"   --->   Operation 275 'mul' 'mul_ln1171_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln1171_13 = sext i2 %codebook_V_13_load"   --->   Operation 276 'sext' 'sext_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 277 [2/2] (6.91ns)   --->   "%mul_ln1171_13 = mul i32 %r_V, i32 %sext_ln1171_13"   --->   Operation 277 'mul' 'mul_ln1171_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln1171_14 = sext i2 %codebook_V_14_load"   --->   Operation 278 'sext' 'sext_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 279 [2/2] (6.91ns)   --->   "%mul_ln1171_14 = mul i32 %r_V, i32 %sext_ln1171_14"   --->   Operation 279 'mul' 'mul_ln1171_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln1171_15 = sext i2 %codebook_V_15_load"   --->   Operation 280 'sext' 'sext_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 281 [2/2] (6.91ns)   --->   "%mul_ln1171_15 = mul i32 %r_V, i32 %sext_ln1171_15"   --->   Operation 281 'mul' 'mul_ln1171_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln1171_16 = sext i2 %codebook_V_16_load"   --->   Operation 282 'sext' 'sext_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 283 [2/2] (6.91ns)   --->   "%mul_ln1171_16 = mul i32 %r_V, i32 %sext_ln1171_16"   --->   Operation 283 'mul' 'mul_ln1171_16' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln1171_17 = sext i2 %codebook_V_17_load"   --->   Operation 284 'sext' 'sext_ln1171_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 285 [2/2] (6.91ns)   --->   "%mul_ln1171_17 = mul i32 %r_V, i32 %sext_ln1171_17"   --->   Operation 285 'mul' 'mul_ln1171_17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln1171_18 = sext i2 %codebook_V_18_load"   --->   Operation 286 'sext' 'sext_ln1171_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 287 [2/2] (6.91ns)   --->   "%mul_ln1171_18 = mul i32 %r_V, i32 %sext_ln1171_18"   --->   Operation 287 'mul' 'mul_ln1171_18' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln1171_19 = sext i2 %codebook_V_19_load"   --->   Operation 288 'sext' 'sext_ln1171_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 289 [2/2] (6.91ns)   --->   "%mul_ln1171_19 = mul i32 %r_V, i32 %sext_ln1171_19"   --->   Operation 289 'mul' 'mul_ln1171_19' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln1171_20 = sext i2 %codebook_V_20_load"   --->   Operation 290 'sext' 'sext_ln1171_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 291 [2/2] (6.91ns)   --->   "%mul_ln1171_20 = mul i32 %r_V, i32 %sext_ln1171_20"   --->   Operation 291 'mul' 'mul_ln1171_20' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln1171_21 = sext i2 %codebook_V_21_load"   --->   Operation 292 'sext' 'sext_ln1171_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 293 [2/2] (6.91ns)   --->   "%mul_ln1171_21 = mul i32 %r_V, i32 %sext_ln1171_21"   --->   Operation 293 'mul' 'mul_ln1171_21' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln1171_22 = sext i2 %codebook_V_22_load"   --->   Operation 294 'sext' 'sext_ln1171_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 295 [2/2] (6.91ns)   --->   "%mul_ln1171_22 = mul i32 %r_V, i32 %sext_ln1171_22"   --->   Operation 295 'mul' 'mul_ln1171_22' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln1171_23 = sext i2 %codebook_V_23_load"   --->   Operation 296 'sext' 'sext_ln1171_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 297 [2/2] (6.91ns)   --->   "%mul_ln1171_23 = mul i32 %r_V, i32 %sext_ln1171_23"   --->   Operation 297 'mul' 'mul_ln1171_23' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln1171_24 = sext i2 %codebook_V_24_load"   --->   Operation 298 'sext' 'sext_ln1171_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 299 [2/2] (6.91ns)   --->   "%mul_ln1171_24 = mul i32 %r_V, i32 %sext_ln1171_24"   --->   Operation 299 'mul' 'mul_ln1171_24' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln1171_25 = sext i2 %codebook_V_25_load"   --->   Operation 300 'sext' 'sext_ln1171_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 301 [2/2] (6.91ns)   --->   "%mul_ln1171_25 = mul i32 %r_V, i32 %sext_ln1171_25"   --->   Operation 301 'mul' 'mul_ln1171_25' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln1171_26 = sext i2 %codebook_V_26_load"   --->   Operation 302 'sext' 'sext_ln1171_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 303 [2/2] (6.91ns)   --->   "%mul_ln1171_26 = mul i32 %r_V, i32 %sext_ln1171_26"   --->   Operation 303 'mul' 'mul_ln1171_26' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln1171_27 = sext i2 %codebook_V_27_load"   --->   Operation 304 'sext' 'sext_ln1171_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 305 [2/2] (6.91ns)   --->   "%mul_ln1171_27 = mul i32 %r_V, i32 %sext_ln1171_27"   --->   Operation 305 'mul' 'mul_ln1171_27' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln1171_28 = sext i2 %codebook_V_28_load"   --->   Operation 306 'sext' 'sext_ln1171_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 307 [2/2] (6.91ns)   --->   "%mul_ln1171_28 = mul i32 %r_V, i32 %sext_ln1171_28"   --->   Operation 307 'mul' 'mul_ln1171_28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln1171_29 = sext i2 %codebook_V_29_load"   --->   Operation 308 'sext' 'sext_ln1171_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 309 [2/2] (6.91ns)   --->   "%mul_ln1171_29 = mul i32 %r_V, i32 %sext_ln1171_29"   --->   Operation 309 'mul' 'mul_ln1171_29' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln1171_30 = sext i2 %codebook_V_30_load"   --->   Operation 310 'sext' 'sext_ln1171_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 311 [2/2] (6.91ns)   --->   "%mul_ln1171_30 = mul i32 %r_V, i32 %sext_ln1171_30"   --->   Operation 311 'mul' 'mul_ln1171_30' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln1171_31 = sext i2 %codebook_V_31_load"   --->   Operation 312 'sext' 'sext_ln1171_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 313 [2/2] (6.91ns)   --->   "%mul_ln1171_31 = mul i32 %r_V, i32 %sext_ln1171_31"   --->   Operation 313 'mul' 'mul_ln1171_31' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln1171_32 = sext i2 %codebook_V_32_load"   --->   Operation 314 'sext' 'sext_ln1171_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 315 [2/2] (6.91ns)   --->   "%mul_ln1171_32 = mul i32 %r_V, i32 %sext_ln1171_32"   --->   Operation 315 'mul' 'mul_ln1171_32' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 316 [1/2] (6.91ns)   --->   "%mul_ln1171 = mul i32 %r_V, i32 %sext_ln1171"   --->   Operation 316 'mul' 'mul_ln1171' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 317 [1/2] (6.91ns)   --->   "%mul_ln1171_1 = mul i32 %r_V, i32 %sext_ln1171_1"   --->   Operation 317 'mul' 'mul_ln1171_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 318 [1/2] (6.91ns)   --->   "%mul_ln1171_2 = mul i32 %r_V, i32 %sext_ln1171_2"   --->   Operation 318 'mul' 'mul_ln1171_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 319 [1/2] (6.91ns)   --->   "%mul_ln1171_3 = mul i32 %r_V, i32 %sext_ln1171_3"   --->   Operation 319 'mul' 'mul_ln1171_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 320 [1/2] (6.91ns)   --->   "%mul_ln1171_4 = mul i32 %r_V, i32 %sext_ln1171_4"   --->   Operation 320 'mul' 'mul_ln1171_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 321 [1/2] (6.91ns)   --->   "%mul_ln1171_5 = mul i32 %r_V, i32 %sext_ln1171_5"   --->   Operation 321 'mul' 'mul_ln1171_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 322 [1/2] (6.91ns)   --->   "%mul_ln1171_6 = mul i32 %r_V, i32 %sext_ln1171_6"   --->   Operation 322 'mul' 'mul_ln1171_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 323 [1/2] (6.91ns)   --->   "%mul_ln1171_7 = mul i32 %r_V, i32 %sext_ln1171_7"   --->   Operation 323 'mul' 'mul_ln1171_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 324 [1/2] (6.91ns)   --->   "%mul_ln1171_8 = mul i32 %r_V, i32 %sext_ln1171_8"   --->   Operation 324 'mul' 'mul_ln1171_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 325 [1/2] (6.91ns)   --->   "%mul_ln1171_9 = mul i32 %r_V, i32 %sext_ln1171_9"   --->   Operation 325 'mul' 'mul_ln1171_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 326 [1/2] (6.91ns)   --->   "%mul_ln1171_10 = mul i32 %r_V, i32 %sext_ln1171_10"   --->   Operation 326 'mul' 'mul_ln1171_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 327 [1/2] (6.91ns)   --->   "%mul_ln1171_11 = mul i32 %r_V, i32 %sext_ln1171_11"   --->   Operation 327 'mul' 'mul_ln1171_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 328 [1/2] (6.91ns)   --->   "%mul_ln1171_12 = mul i32 %r_V, i32 %sext_ln1171_12"   --->   Operation 328 'mul' 'mul_ln1171_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 329 [1/2] (6.91ns)   --->   "%mul_ln1171_13 = mul i32 %r_V, i32 %sext_ln1171_13"   --->   Operation 329 'mul' 'mul_ln1171_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 330 [1/2] (6.91ns)   --->   "%mul_ln1171_14 = mul i32 %r_V, i32 %sext_ln1171_14"   --->   Operation 330 'mul' 'mul_ln1171_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 331 [1/2] (6.91ns)   --->   "%mul_ln1171_15 = mul i32 %r_V, i32 %sext_ln1171_15"   --->   Operation 331 'mul' 'mul_ln1171_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 332 [1/2] (6.91ns)   --->   "%mul_ln1171_16 = mul i32 %r_V, i32 %sext_ln1171_16"   --->   Operation 332 'mul' 'mul_ln1171_16' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 333 [1/2] (6.91ns)   --->   "%mul_ln1171_17 = mul i32 %r_V, i32 %sext_ln1171_17"   --->   Operation 333 'mul' 'mul_ln1171_17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 334 [1/2] (6.91ns)   --->   "%mul_ln1171_18 = mul i32 %r_V, i32 %sext_ln1171_18"   --->   Operation 334 'mul' 'mul_ln1171_18' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 335 [1/2] (6.91ns)   --->   "%mul_ln1171_19 = mul i32 %r_V, i32 %sext_ln1171_19"   --->   Operation 335 'mul' 'mul_ln1171_19' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 336 [1/2] (6.91ns)   --->   "%mul_ln1171_20 = mul i32 %r_V, i32 %sext_ln1171_20"   --->   Operation 336 'mul' 'mul_ln1171_20' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 337 [1/2] (6.91ns)   --->   "%mul_ln1171_21 = mul i32 %r_V, i32 %sext_ln1171_21"   --->   Operation 337 'mul' 'mul_ln1171_21' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 338 [1/2] (6.91ns)   --->   "%mul_ln1171_22 = mul i32 %r_V, i32 %sext_ln1171_22"   --->   Operation 338 'mul' 'mul_ln1171_22' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 339 [1/2] (6.91ns)   --->   "%mul_ln1171_23 = mul i32 %r_V, i32 %sext_ln1171_23"   --->   Operation 339 'mul' 'mul_ln1171_23' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 340 [1/2] (6.91ns)   --->   "%mul_ln1171_24 = mul i32 %r_V, i32 %sext_ln1171_24"   --->   Operation 340 'mul' 'mul_ln1171_24' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 341 [1/2] (6.91ns)   --->   "%mul_ln1171_25 = mul i32 %r_V, i32 %sext_ln1171_25"   --->   Operation 341 'mul' 'mul_ln1171_25' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 342 [1/2] (6.91ns)   --->   "%mul_ln1171_26 = mul i32 %r_V, i32 %sext_ln1171_26"   --->   Operation 342 'mul' 'mul_ln1171_26' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 343 [1/2] (6.91ns)   --->   "%mul_ln1171_27 = mul i32 %r_V, i32 %sext_ln1171_27"   --->   Operation 343 'mul' 'mul_ln1171_27' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 344 [1/2] (6.91ns)   --->   "%mul_ln1171_28 = mul i32 %r_V, i32 %sext_ln1171_28"   --->   Operation 344 'mul' 'mul_ln1171_28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 345 [1/2] (6.91ns)   --->   "%mul_ln1171_29 = mul i32 %r_V, i32 %sext_ln1171_29"   --->   Operation 345 'mul' 'mul_ln1171_29' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 346 [1/2] (6.91ns)   --->   "%mul_ln1171_30 = mul i32 %r_V, i32 %sext_ln1171_30"   --->   Operation 346 'mul' 'mul_ln1171_30' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 347 [1/2] (6.91ns)   --->   "%mul_ln1171_31 = mul i32 %r_V, i32 %sext_ln1171_31"   --->   Operation 347 'mul' 'mul_ln1171_31' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 348 [1/2] (6.91ns)   --->   "%mul_ln1171_32 = mul i32 %r_V, i32 %sext_ln1171_32"   --->   Operation 348 'mul' 'mul_ln1171_32' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 550 [1/1] (0.00ns)   --->   "%acc_V_0_3_load = load i30 %acc_V_0_3"   --->   Operation 550 'load' 'acc_V_0_3_load' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 551 [1/1] (0.00ns)   --->   "%acc_V_1_3_load = load i30 %acc_V_1_3"   --->   Operation 551 'load' 'acc_V_1_3_load' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 552 [1/1] (0.00ns)   --->   "%acc_V_2_3_load = load i30 %acc_V_2_3"   --->   Operation 552 'load' 'acc_V_2_3_load' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 553 [1/1] (0.00ns)   --->   "%acc_V_3_3_load = load i30 %acc_V_3_3"   --->   Operation 553 'load' 'acc_V_3_3_load' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 554 [1/1] (0.00ns)   --->   "%acc_V_4_3_load = load i30 %acc_V_4_3"   --->   Operation 554 'load' 'acc_V_4_3_load' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 555 [1/1] (0.00ns)   --->   "%acc_V_5_3_load = load i30 %acc_V_5_3"   --->   Operation 555 'load' 'acc_V_5_3_load' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 556 [1/1] (0.00ns)   --->   "%acc_V_6_3_load = load i30 %acc_V_6_3"   --->   Operation 556 'load' 'acc_V_6_3_load' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 557 [1/1] (0.00ns)   --->   "%acc_V_7_3_load = load i30 %acc_V_7_3"   --->   Operation 557 'load' 'acc_V_7_3_load' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 558 [1/1] (0.00ns)   --->   "%acc_V_8_3_load = load i30 %acc_V_8_3"   --->   Operation 558 'load' 'acc_V_8_3_load' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 559 [1/1] (0.00ns)   --->   "%acc_V_9_3_load = load i30 %acc_V_9_3"   --->   Operation 559 'load' 'acc_V_9_3_load' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 560 [1/1] (0.00ns)   --->   "%acc_V_10_3_load = load i30 %acc_V_10_3"   --->   Operation 560 'load' 'acc_V_10_3_load' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 561 [1/1] (0.00ns)   --->   "%acc_V_11_3_load = load i30 %acc_V_11_3"   --->   Operation 561 'load' 'acc_V_11_3_load' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 562 [1/1] (0.00ns)   --->   "%acc_V_12_3_load = load i30 %acc_V_12_3"   --->   Operation 562 'load' 'acc_V_12_3_load' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 563 [1/1] (0.00ns)   --->   "%acc_V_13_3_load = load i30 %acc_V_13_3"   --->   Operation 563 'load' 'acc_V_13_3_load' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 564 [1/1] (0.00ns)   --->   "%acc_V_14_3_load = load i30 %acc_V_14_3"   --->   Operation 564 'load' 'acc_V_14_3_load' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 565 [1/1] (0.00ns)   --->   "%acc_V_15_3_load = load i30 %acc_V_15_3"   --->   Operation 565 'load' 'acc_V_15_3_load' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 566 [1/1] (0.00ns)   --->   "%acc_V_16_3_load = load i30 %acc_V_16_3"   --->   Operation 566 'load' 'acc_V_16_3_load' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 567 [1/1] (0.00ns)   --->   "%acc_V_17_3_load = load i30 %acc_V_17_3"   --->   Operation 567 'load' 'acc_V_17_3_load' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 568 [1/1] (0.00ns)   --->   "%acc_V_18_3_load = load i30 %acc_V_18_3"   --->   Operation 568 'load' 'acc_V_18_3_load' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 569 [1/1] (0.00ns)   --->   "%acc_V_19_3_load = load i30 %acc_V_19_3"   --->   Operation 569 'load' 'acc_V_19_3_load' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 570 [1/1] (0.00ns)   --->   "%acc_V_20_3_load = load i30 %acc_V_20_3"   --->   Operation 570 'load' 'acc_V_20_3_load' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 571 [1/1] (0.00ns)   --->   "%acc_V_21_3_load = load i30 %acc_V_21_3"   --->   Operation 571 'load' 'acc_V_21_3_load' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 572 [1/1] (0.00ns)   --->   "%acc_V_22_3_load = load i30 %acc_V_22_3"   --->   Operation 572 'load' 'acc_V_22_3_load' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 573 [1/1] (0.00ns)   --->   "%acc_V_23_3_load = load i30 %acc_V_23_3"   --->   Operation 573 'load' 'acc_V_23_3_load' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 574 [1/1] (0.00ns)   --->   "%acc_V_24_3_load = load i30 %acc_V_24_3"   --->   Operation 574 'load' 'acc_V_24_3_load' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 575 [1/1] (0.00ns)   --->   "%acc_V_25_3_load = load i30 %acc_V_25_3"   --->   Operation 575 'load' 'acc_V_25_3_load' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 576 [1/1] (0.00ns)   --->   "%acc_V_26_3_load = load i30 %acc_V_26_3"   --->   Operation 576 'load' 'acc_V_26_3_load' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 577 [1/1] (0.00ns)   --->   "%acc_V_27_3_load = load i30 %acc_V_27_3"   --->   Operation 577 'load' 'acc_V_27_3_load' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 578 [1/1] (0.00ns)   --->   "%acc_V_28_3_load = load i30 %acc_V_28_3"   --->   Operation 578 'load' 'acc_V_28_3_load' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 579 [1/1] (0.00ns)   --->   "%acc_V_29_3_load = load i30 %acc_V_29_3"   --->   Operation 579 'load' 'acc_V_29_3_load' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 580 [1/1] (0.00ns)   --->   "%acc_V_30_3_load = load i30 %acc_V_30_3"   --->   Operation 580 'load' 'acc_V_30_3_load' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 581 [1/1] (0.00ns)   --->   "%acc_V_31_3_load = load i30 %acc_V_31_3"   --->   Operation 581 'load' 'acc_V_31_3_load' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 582 [1/1] (0.00ns)   --->   "%acc_V_32_3_load = load i30 %acc_V_32_3"   --->   Operation 582 'load' 'acc_V_32_3_load' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 583 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %acc_V_32_3_out, i30 %acc_V_32_3_load"   --->   Operation 583 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 584 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %acc_V_31_3_out, i30 %acc_V_31_3_load"   --->   Operation 584 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 585 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %acc_V_30_3_out, i30 %acc_V_30_3_load"   --->   Operation 585 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 586 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %acc_V_29_3_out, i30 %acc_V_29_3_load"   --->   Operation 586 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 587 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %acc_V_28_3_out, i30 %acc_V_28_3_load"   --->   Operation 587 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 588 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %acc_V_27_3_out, i30 %acc_V_27_3_load"   --->   Operation 588 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 589 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %acc_V_26_3_out, i30 %acc_V_26_3_load"   --->   Operation 589 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 590 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %acc_V_25_3_out, i30 %acc_V_25_3_load"   --->   Operation 590 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 591 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %acc_V_24_3_out, i30 %acc_V_24_3_load"   --->   Operation 591 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 592 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %acc_V_23_3_out, i30 %acc_V_23_3_load"   --->   Operation 592 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 593 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %acc_V_22_3_out, i30 %acc_V_22_3_load"   --->   Operation 593 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 594 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %acc_V_21_3_out, i30 %acc_V_21_3_load"   --->   Operation 594 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 595 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %acc_V_20_3_out, i30 %acc_V_20_3_load"   --->   Operation 595 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 596 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %acc_V_19_3_out, i30 %acc_V_19_3_load"   --->   Operation 596 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 597 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %acc_V_18_3_out, i30 %acc_V_18_3_load"   --->   Operation 597 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 598 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %acc_V_17_3_out, i30 %acc_V_17_3_load"   --->   Operation 598 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 599 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %acc_V_16_3_out, i30 %acc_V_16_3_load"   --->   Operation 599 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 600 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %acc_V_15_3_out, i30 %acc_V_15_3_load"   --->   Operation 600 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 601 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %acc_V_14_3_out, i30 %acc_V_14_3_load"   --->   Operation 601 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 602 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %acc_V_13_3_out, i30 %acc_V_13_3_load"   --->   Operation 602 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 603 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %acc_V_12_3_out, i30 %acc_V_12_3_load"   --->   Operation 603 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 604 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %acc_V_11_3_out, i30 %acc_V_11_3_load"   --->   Operation 604 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 605 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %acc_V_10_3_out, i30 %acc_V_10_3_load"   --->   Operation 605 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 606 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %acc_V_9_3_out, i30 %acc_V_9_3_load"   --->   Operation 606 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 607 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %acc_V_8_3_out, i30 %acc_V_8_3_load"   --->   Operation 607 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 608 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %acc_V_7_3_out, i30 %acc_V_7_3_load"   --->   Operation 608 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 609 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %acc_V_6_3_out, i30 %acc_V_6_3_load"   --->   Operation 609 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 610 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %acc_V_5_3_out, i30 %acc_V_5_3_load"   --->   Operation 610 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 611 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %acc_V_4_3_out, i30 %acc_V_4_3_load"   --->   Operation 611 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 612 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %acc_V_3_3_out, i30 %acc_V_3_3_load"   --->   Operation 612 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 613 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %acc_V_2_3_out, i30 %acc_V_2_3_load"   --->   Operation 613 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 614 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %acc_V_1_3_out, i30 %acc_V_1_3_load"   --->   Operation 614 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 615 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %acc_V_0_3_out, i30 %acc_V_0_3_load"   --->   Operation 615 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 616 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 616 'ret' 'ret_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.26>
ST_5 : Operation 349 [1/1] (0.00ns)   --->   "%acc_V_0_3_load_1 = load i30 %acc_V_0_3"   --->   Operation 349 'load' 'acc_V_0_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 350 [1/1] (0.00ns)   --->   "%acc_V_1_3_load_1 = load i30 %acc_V_1_3"   --->   Operation 350 'load' 'acc_V_1_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 351 [1/1] (0.00ns)   --->   "%acc_V_2_3_load_1 = load i30 %acc_V_2_3"   --->   Operation 351 'load' 'acc_V_2_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 352 [1/1] (0.00ns)   --->   "%acc_V_3_3_load_1 = load i30 %acc_V_3_3"   --->   Operation 352 'load' 'acc_V_3_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 353 [1/1] (0.00ns)   --->   "%acc_V_4_3_load_1 = load i30 %acc_V_4_3"   --->   Operation 353 'load' 'acc_V_4_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 354 [1/1] (0.00ns)   --->   "%acc_V_5_3_load_1 = load i30 %acc_V_5_3"   --->   Operation 354 'load' 'acc_V_5_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 355 [1/1] (0.00ns)   --->   "%acc_V_6_3_load_1 = load i30 %acc_V_6_3"   --->   Operation 355 'load' 'acc_V_6_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 356 [1/1] (0.00ns)   --->   "%acc_V_7_3_load_1 = load i30 %acc_V_7_3"   --->   Operation 356 'load' 'acc_V_7_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 357 [1/1] (0.00ns)   --->   "%acc_V_8_3_load_1 = load i30 %acc_V_8_3"   --->   Operation 357 'load' 'acc_V_8_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 358 [1/1] (0.00ns)   --->   "%acc_V_9_3_load_1 = load i30 %acc_V_9_3"   --->   Operation 358 'load' 'acc_V_9_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 359 [1/1] (0.00ns)   --->   "%acc_V_10_3_load_1 = load i30 %acc_V_10_3"   --->   Operation 359 'load' 'acc_V_10_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 360 [1/1] (0.00ns)   --->   "%acc_V_11_3_load_1 = load i30 %acc_V_11_3"   --->   Operation 360 'load' 'acc_V_11_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 361 [1/1] (0.00ns)   --->   "%acc_V_12_3_load_1 = load i30 %acc_V_12_3"   --->   Operation 361 'load' 'acc_V_12_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 362 [1/1] (0.00ns)   --->   "%acc_V_13_3_load_1 = load i30 %acc_V_13_3"   --->   Operation 362 'load' 'acc_V_13_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 363 [1/1] (0.00ns)   --->   "%acc_V_14_3_load_1 = load i30 %acc_V_14_3"   --->   Operation 363 'load' 'acc_V_14_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 364 [1/1] (0.00ns)   --->   "%acc_V_15_3_load_1 = load i30 %acc_V_15_3"   --->   Operation 364 'load' 'acc_V_15_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "%acc_V_16_3_load_1 = load i30 %acc_V_16_3"   --->   Operation 365 'load' 'acc_V_16_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 366 [1/1] (0.00ns)   --->   "%acc_V_17_3_load_1 = load i30 %acc_V_17_3"   --->   Operation 366 'load' 'acc_V_17_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 367 [1/1] (0.00ns)   --->   "%acc_V_18_3_load_1 = load i30 %acc_V_18_3"   --->   Operation 367 'load' 'acc_V_18_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 368 [1/1] (0.00ns)   --->   "%acc_V_19_3_load_1 = load i30 %acc_V_19_3"   --->   Operation 368 'load' 'acc_V_19_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 369 [1/1] (0.00ns)   --->   "%acc_V_20_3_load_1 = load i30 %acc_V_20_3"   --->   Operation 369 'load' 'acc_V_20_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 370 [1/1] (0.00ns)   --->   "%acc_V_21_3_load_1 = load i30 %acc_V_21_3"   --->   Operation 370 'load' 'acc_V_21_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 371 [1/1] (0.00ns)   --->   "%acc_V_22_3_load_1 = load i30 %acc_V_22_3"   --->   Operation 371 'load' 'acc_V_22_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 372 [1/1] (0.00ns)   --->   "%acc_V_23_3_load_1 = load i30 %acc_V_23_3"   --->   Operation 372 'load' 'acc_V_23_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 373 [1/1] (0.00ns)   --->   "%acc_V_24_3_load_1 = load i30 %acc_V_24_3"   --->   Operation 373 'load' 'acc_V_24_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 374 [1/1] (0.00ns)   --->   "%acc_V_25_3_load_1 = load i30 %acc_V_25_3"   --->   Operation 374 'load' 'acc_V_25_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 375 [1/1] (0.00ns)   --->   "%acc_V_26_3_load_1 = load i30 %acc_V_26_3"   --->   Operation 375 'load' 'acc_V_26_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 376 [1/1] (0.00ns)   --->   "%acc_V_27_3_load_1 = load i30 %acc_V_27_3"   --->   Operation 376 'load' 'acc_V_27_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 377 [1/1] (0.00ns)   --->   "%acc_V_28_3_load_1 = load i30 %acc_V_28_3"   --->   Operation 377 'load' 'acc_V_28_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 378 [1/1] (0.00ns)   --->   "%acc_V_29_3_load_1 = load i30 %acc_V_29_3"   --->   Operation 378 'load' 'acc_V_29_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 379 [1/1] (0.00ns)   --->   "%acc_V_30_3_load_1 = load i30 %acc_V_30_3"   --->   Operation 379 'load' 'acc_V_30_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 380 [1/1] (0.00ns)   --->   "%acc_V_31_3_load_1 = load i30 %acc_V_31_3"   --->   Operation 380 'load' 'acc_V_31_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 381 [1/1] (0.00ns)   --->   "%acc_V_32_3_load_1 = load i30 %acc_V_32_3"   --->   Operation 381 'load' 'acc_V_32_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 382 [1/1] (0.00ns)   --->   "%specpipeline_ln47 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [correlator.cpp:47]   --->   Operation 382 'specpipeline' 'specpipeline_ln47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 383 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [correlator.cpp:47]   --->   Operation 383 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 384 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i30.i5, i30 %acc_V_0_3_load_1, i5 0"   --->   Operation 384 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln1245 = sext i32 %mul_ln1171"   --->   Operation 385 'sext' 'sext_ln1245' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 386 [1/1] (2.67ns)   --->   "%add_ln1245 = add i35 %shl_ln, i35 %sext_ln1245"   --->   Operation 386 'add' 'add_ln1245' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i30 @_ssdm_op_PartSelect.i30.i35.i32.i32, i35 %add_ln1245, i32 5, i32 34"   --->   Operation 387 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 388 [1/1] (0.00ns)   --->   "%shl_ln737_1 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i30.i5, i30 %acc_V_1_3_load_1, i5 0"   --->   Operation 388 'bitconcatenate' 'shl_ln737_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln1245_1 = sext i32 %mul_ln1171_1"   --->   Operation 389 'sext' 'sext_ln1245_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 390 [1/1] (2.67ns)   --->   "%add_ln1245_1 = add i35 %shl_ln737_1, i35 %sext_ln1245_1"   --->   Operation 390 'add' 'add_ln1245_1' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln717_1 = partselect i30 @_ssdm_op_PartSelect.i30.i35.i32.i32, i35 %add_ln1245_1, i32 5, i32 34"   --->   Operation 391 'partselect' 'trunc_ln717_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 392 [1/1] (0.00ns)   --->   "%shl_ln737_2 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i30.i5, i30 %acc_V_2_3_load_1, i5 0"   --->   Operation 392 'bitconcatenate' 'shl_ln737_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln1245_2 = sext i32 %mul_ln1171_2"   --->   Operation 393 'sext' 'sext_ln1245_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 394 [1/1] (2.67ns)   --->   "%add_ln1245_2 = add i35 %shl_ln737_2, i35 %sext_ln1245_2"   --->   Operation 394 'add' 'add_ln1245_2' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 395 [1/1] (0.00ns)   --->   "%trunc_ln717_2 = partselect i30 @_ssdm_op_PartSelect.i30.i35.i32.i32, i35 %add_ln1245_2, i32 5, i32 34"   --->   Operation 395 'partselect' 'trunc_ln717_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 396 [1/1] (0.00ns)   --->   "%shl_ln737_3 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i30.i5, i30 %acc_V_3_3_load_1, i5 0"   --->   Operation 396 'bitconcatenate' 'shl_ln737_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln1245_3 = sext i32 %mul_ln1171_3"   --->   Operation 397 'sext' 'sext_ln1245_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 398 [1/1] (2.67ns)   --->   "%add_ln1245_3 = add i35 %shl_ln737_3, i35 %sext_ln1245_3"   --->   Operation 398 'add' 'add_ln1245_3' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln717_3 = partselect i30 @_ssdm_op_PartSelect.i30.i35.i32.i32, i35 %add_ln1245_3, i32 5, i32 34"   --->   Operation 399 'partselect' 'trunc_ln717_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 400 [1/1] (0.00ns)   --->   "%shl_ln737_4 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i30.i5, i30 %acc_V_4_3_load_1, i5 0"   --->   Operation 400 'bitconcatenate' 'shl_ln737_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln1245_4 = sext i32 %mul_ln1171_4"   --->   Operation 401 'sext' 'sext_ln1245_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 402 [1/1] (2.67ns)   --->   "%add_ln1245_4 = add i35 %shl_ln737_4, i35 %sext_ln1245_4"   --->   Operation 402 'add' 'add_ln1245_4' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln717_4 = partselect i30 @_ssdm_op_PartSelect.i30.i35.i32.i32, i35 %add_ln1245_4, i32 5, i32 34"   --->   Operation 403 'partselect' 'trunc_ln717_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 404 [1/1] (0.00ns)   --->   "%shl_ln737_5 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i30.i5, i30 %acc_V_5_3_load_1, i5 0"   --->   Operation 404 'bitconcatenate' 'shl_ln737_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln1245_5 = sext i32 %mul_ln1171_5"   --->   Operation 405 'sext' 'sext_ln1245_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 406 [1/1] (2.67ns)   --->   "%add_ln1245_5 = add i35 %shl_ln737_5, i35 %sext_ln1245_5"   --->   Operation 406 'add' 'add_ln1245_5' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln717_5 = partselect i30 @_ssdm_op_PartSelect.i30.i35.i32.i32, i35 %add_ln1245_5, i32 5, i32 34"   --->   Operation 407 'partselect' 'trunc_ln717_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 408 [1/1] (0.00ns)   --->   "%shl_ln737_6 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i30.i5, i30 %acc_V_6_3_load_1, i5 0"   --->   Operation 408 'bitconcatenate' 'shl_ln737_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln1245_6 = sext i32 %mul_ln1171_6"   --->   Operation 409 'sext' 'sext_ln1245_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 410 [1/1] (2.67ns)   --->   "%add_ln1245_6 = add i35 %shl_ln737_6, i35 %sext_ln1245_6"   --->   Operation 410 'add' 'add_ln1245_6' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln717_6 = partselect i30 @_ssdm_op_PartSelect.i30.i35.i32.i32, i35 %add_ln1245_6, i32 5, i32 34"   --->   Operation 411 'partselect' 'trunc_ln717_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 412 [1/1] (0.00ns)   --->   "%shl_ln737_7 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i30.i5, i30 %acc_V_7_3_load_1, i5 0"   --->   Operation 412 'bitconcatenate' 'shl_ln737_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln1245_7 = sext i32 %mul_ln1171_7"   --->   Operation 413 'sext' 'sext_ln1245_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 414 [1/1] (2.67ns)   --->   "%add_ln1245_7 = add i35 %shl_ln737_7, i35 %sext_ln1245_7"   --->   Operation 414 'add' 'add_ln1245_7' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 415 [1/1] (0.00ns)   --->   "%trunc_ln717_7 = partselect i30 @_ssdm_op_PartSelect.i30.i35.i32.i32, i35 %add_ln1245_7, i32 5, i32 34"   --->   Operation 415 'partselect' 'trunc_ln717_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 416 [1/1] (0.00ns)   --->   "%shl_ln737_8 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i30.i5, i30 %acc_V_8_3_load_1, i5 0"   --->   Operation 416 'bitconcatenate' 'shl_ln737_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln1245_8 = sext i32 %mul_ln1171_8"   --->   Operation 417 'sext' 'sext_ln1245_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 418 [1/1] (2.67ns)   --->   "%add_ln1245_8 = add i35 %shl_ln737_8, i35 %sext_ln1245_8"   --->   Operation 418 'add' 'add_ln1245_8' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln717_8 = partselect i30 @_ssdm_op_PartSelect.i30.i35.i32.i32, i35 %add_ln1245_8, i32 5, i32 34"   --->   Operation 419 'partselect' 'trunc_ln717_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 420 [1/1] (0.00ns)   --->   "%shl_ln737_9 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i30.i5, i30 %acc_V_9_3_load_1, i5 0"   --->   Operation 420 'bitconcatenate' 'shl_ln737_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln1245_9 = sext i32 %mul_ln1171_9"   --->   Operation 421 'sext' 'sext_ln1245_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 422 [1/1] (2.67ns)   --->   "%add_ln1245_9 = add i35 %shl_ln737_9, i35 %sext_ln1245_9"   --->   Operation 422 'add' 'add_ln1245_9' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln717_9 = partselect i30 @_ssdm_op_PartSelect.i30.i35.i32.i32, i35 %add_ln1245_9, i32 5, i32 34"   --->   Operation 423 'partselect' 'trunc_ln717_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 424 [1/1] (0.00ns)   --->   "%shl_ln737_s = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i30.i5, i30 %acc_V_10_3_load_1, i5 0"   --->   Operation 424 'bitconcatenate' 'shl_ln737_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln1245_10 = sext i32 %mul_ln1171_10"   --->   Operation 425 'sext' 'sext_ln1245_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 426 [1/1] (2.67ns)   --->   "%add_ln1245_10 = add i35 %shl_ln737_s, i35 %sext_ln1245_10"   --->   Operation 426 'add' 'add_ln1245_10' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 427 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i30 @_ssdm_op_PartSelect.i30.i35.i32.i32, i35 %add_ln1245_10, i32 5, i32 34"   --->   Operation 427 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 428 [1/1] (0.00ns)   --->   "%shl_ln737_10 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i30.i5, i30 %acc_V_11_3_load_1, i5 0"   --->   Operation 428 'bitconcatenate' 'shl_ln737_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln1245_11 = sext i32 %mul_ln1171_11"   --->   Operation 429 'sext' 'sext_ln1245_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 430 [1/1] (2.67ns)   --->   "%add_ln1245_11 = add i35 %shl_ln737_10, i35 %sext_ln1245_11"   --->   Operation 430 'add' 'add_ln1245_11' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 431 [1/1] (0.00ns)   --->   "%trunc_ln717_10 = partselect i30 @_ssdm_op_PartSelect.i30.i35.i32.i32, i35 %add_ln1245_11, i32 5, i32 34"   --->   Operation 431 'partselect' 'trunc_ln717_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 432 [1/1] (0.00ns)   --->   "%shl_ln737_11 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i30.i5, i30 %acc_V_12_3_load_1, i5 0"   --->   Operation 432 'bitconcatenate' 'shl_ln737_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln1245_12 = sext i32 %mul_ln1171_12"   --->   Operation 433 'sext' 'sext_ln1245_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 434 [1/1] (2.67ns)   --->   "%add_ln1245_12 = add i35 %shl_ln737_11, i35 %sext_ln1245_12"   --->   Operation 434 'add' 'add_ln1245_12' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln717_11 = partselect i30 @_ssdm_op_PartSelect.i30.i35.i32.i32, i35 %add_ln1245_12, i32 5, i32 34"   --->   Operation 435 'partselect' 'trunc_ln717_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 436 [1/1] (0.00ns)   --->   "%shl_ln737_12 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i30.i5, i30 %acc_V_13_3_load_1, i5 0"   --->   Operation 436 'bitconcatenate' 'shl_ln737_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln1245_13 = sext i32 %mul_ln1171_13"   --->   Operation 437 'sext' 'sext_ln1245_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 438 [1/1] (2.67ns)   --->   "%add_ln1245_13 = add i35 %shl_ln737_12, i35 %sext_ln1245_13"   --->   Operation 438 'add' 'add_ln1245_13' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln717_12 = partselect i30 @_ssdm_op_PartSelect.i30.i35.i32.i32, i35 %add_ln1245_13, i32 5, i32 34"   --->   Operation 439 'partselect' 'trunc_ln717_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 440 [1/1] (0.00ns)   --->   "%shl_ln737_13 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i30.i5, i30 %acc_V_14_3_load_1, i5 0"   --->   Operation 440 'bitconcatenate' 'shl_ln737_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln1245_14 = sext i32 %mul_ln1171_14"   --->   Operation 441 'sext' 'sext_ln1245_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 442 [1/1] (2.67ns)   --->   "%add_ln1245_14 = add i35 %shl_ln737_13, i35 %sext_ln1245_14"   --->   Operation 442 'add' 'add_ln1245_14' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 443 [1/1] (0.00ns)   --->   "%trunc_ln717_13 = partselect i30 @_ssdm_op_PartSelect.i30.i35.i32.i32, i35 %add_ln1245_14, i32 5, i32 34"   --->   Operation 443 'partselect' 'trunc_ln717_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 444 [1/1] (0.00ns)   --->   "%shl_ln737_14 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i30.i5, i30 %acc_V_15_3_load_1, i5 0"   --->   Operation 444 'bitconcatenate' 'shl_ln737_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln1245_15 = sext i32 %mul_ln1171_15"   --->   Operation 445 'sext' 'sext_ln1245_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 446 [1/1] (2.67ns)   --->   "%add_ln1245_15 = add i35 %shl_ln737_14, i35 %sext_ln1245_15"   --->   Operation 446 'add' 'add_ln1245_15' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln717_14 = partselect i30 @_ssdm_op_PartSelect.i30.i35.i32.i32, i35 %add_ln1245_15, i32 5, i32 34"   --->   Operation 447 'partselect' 'trunc_ln717_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 448 [1/1] (0.00ns)   --->   "%shl_ln737_15 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i30.i5, i30 %acc_V_16_3_load_1, i5 0"   --->   Operation 448 'bitconcatenate' 'shl_ln737_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln1245_16 = sext i32 %mul_ln1171_16"   --->   Operation 449 'sext' 'sext_ln1245_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 450 [1/1] (2.67ns)   --->   "%add_ln1245_16 = add i35 %shl_ln737_15, i35 %sext_ln1245_16"   --->   Operation 450 'add' 'add_ln1245_16' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln717_15 = partselect i30 @_ssdm_op_PartSelect.i30.i35.i32.i32, i35 %add_ln1245_16, i32 5, i32 34"   --->   Operation 451 'partselect' 'trunc_ln717_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 452 [1/1] (0.00ns)   --->   "%shl_ln737_16 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i30.i5, i30 %acc_V_17_3_load_1, i5 0"   --->   Operation 452 'bitconcatenate' 'shl_ln737_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln1245_17 = sext i32 %mul_ln1171_17"   --->   Operation 453 'sext' 'sext_ln1245_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 454 [1/1] (2.67ns)   --->   "%add_ln1245_17 = add i35 %shl_ln737_16, i35 %sext_ln1245_17"   --->   Operation 454 'add' 'add_ln1245_17' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln717_16 = partselect i30 @_ssdm_op_PartSelect.i30.i35.i32.i32, i35 %add_ln1245_17, i32 5, i32 34"   --->   Operation 455 'partselect' 'trunc_ln717_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 456 [1/1] (0.00ns)   --->   "%shl_ln737_17 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i30.i5, i30 %acc_V_18_3_load_1, i5 0"   --->   Operation 456 'bitconcatenate' 'shl_ln737_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln1245_18 = sext i32 %mul_ln1171_18"   --->   Operation 457 'sext' 'sext_ln1245_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 458 [1/1] (2.67ns)   --->   "%add_ln1245_18 = add i35 %shl_ln737_17, i35 %sext_ln1245_18"   --->   Operation 458 'add' 'add_ln1245_18' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln717_17 = partselect i30 @_ssdm_op_PartSelect.i30.i35.i32.i32, i35 %add_ln1245_18, i32 5, i32 34"   --->   Operation 459 'partselect' 'trunc_ln717_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 460 [1/1] (0.00ns)   --->   "%shl_ln737_18 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i30.i5, i30 %acc_V_19_3_load_1, i5 0"   --->   Operation 460 'bitconcatenate' 'shl_ln737_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln1245_19 = sext i32 %mul_ln1171_19"   --->   Operation 461 'sext' 'sext_ln1245_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 462 [1/1] (2.67ns)   --->   "%add_ln1245_19 = add i35 %shl_ln737_18, i35 %sext_ln1245_19"   --->   Operation 462 'add' 'add_ln1245_19' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 463 [1/1] (0.00ns)   --->   "%trunc_ln717_18 = partselect i30 @_ssdm_op_PartSelect.i30.i35.i32.i32, i35 %add_ln1245_19, i32 5, i32 34"   --->   Operation 463 'partselect' 'trunc_ln717_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 464 [1/1] (0.00ns)   --->   "%shl_ln737_19 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i30.i5, i30 %acc_V_20_3_load_1, i5 0"   --->   Operation 464 'bitconcatenate' 'shl_ln737_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln1245_20 = sext i32 %mul_ln1171_20"   --->   Operation 465 'sext' 'sext_ln1245_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 466 [1/1] (2.67ns)   --->   "%add_ln1245_20 = add i35 %shl_ln737_19, i35 %sext_ln1245_20"   --->   Operation 466 'add' 'add_ln1245_20' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln717_19 = partselect i30 @_ssdm_op_PartSelect.i30.i35.i32.i32, i35 %add_ln1245_20, i32 5, i32 34"   --->   Operation 467 'partselect' 'trunc_ln717_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 468 [1/1] (0.00ns)   --->   "%shl_ln737_20 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i30.i5, i30 %acc_V_21_3_load_1, i5 0"   --->   Operation 468 'bitconcatenate' 'shl_ln737_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln1245_21 = sext i32 %mul_ln1171_21"   --->   Operation 469 'sext' 'sext_ln1245_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 470 [1/1] (2.67ns)   --->   "%add_ln1245_21 = add i35 %shl_ln737_20, i35 %sext_ln1245_21"   --->   Operation 470 'add' 'add_ln1245_21' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 471 [1/1] (0.00ns)   --->   "%trunc_ln717_20 = partselect i30 @_ssdm_op_PartSelect.i30.i35.i32.i32, i35 %add_ln1245_21, i32 5, i32 34"   --->   Operation 471 'partselect' 'trunc_ln717_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 472 [1/1] (0.00ns)   --->   "%shl_ln737_21 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i30.i5, i30 %acc_V_22_3_load_1, i5 0"   --->   Operation 472 'bitconcatenate' 'shl_ln737_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln1245_22 = sext i32 %mul_ln1171_22"   --->   Operation 473 'sext' 'sext_ln1245_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 474 [1/1] (2.67ns)   --->   "%add_ln1245_22 = add i35 %shl_ln737_21, i35 %sext_ln1245_22"   --->   Operation 474 'add' 'add_ln1245_22' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 475 [1/1] (0.00ns)   --->   "%trunc_ln717_21 = partselect i30 @_ssdm_op_PartSelect.i30.i35.i32.i32, i35 %add_ln1245_22, i32 5, i32 34"   --->   Operation 475 'partselect' 'trunc_ln717_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 476 [1/1] (0.00ns)   --->   "%shl_ln737_22 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i30.i5, i30 %acc_V_23_3_load_1, i5 0"   --->   Operation 476 'bitconcatenate' 'shl_ln737_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln1245_23 = sext i32 %mul_ln1171_23"   --->   Operation 477 'sext' 'sext_ln1245_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 478 [1/1] (2.67ns)   --->   "%add_ln1245_23 = add i35 %shl_ln737_22, i35 %sext_ln1245_23"   --->   Operation 478 'add' 'add_ln1245_23' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln717_22 = partselect i30 @_ssdm_op_PartSelect.i30.i35.i32.i32, i35 %add_ln1245_23, i32 5, i32 34"   --->   Operation 479 'partselect' 'trunc_ln717_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 480 [1/1] (0.00ns)   --->   "%shl_ln737_23 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i30.i5, i30 %acc_V_24_3_load_1, i5 0"   --->   Operation 480 'bitconcatenate' 'shl_ln737_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln1245_24 = sext i32 %mul_ln1171_24"   --->   Operation 481 'sext' 'sext_ln1245_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 482 [1/1] (2.67ns)   --->   "%add_ln1245_24 = add i35 %shl_ln737_23, i35 %sext_ln1245_24"   --->   Operation 482 'add' 'add_ln1245_24' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln717_23 = partselect i30 @_ssdm_op_PartSelect.i30.i35.i32.i32, i35 %add_ln1245_24, i32 5, i32 34"   --->   Operation 483 'partselect' 'trunc_ln717_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 484 [1/1] (0.00ns)   --->   "%shl_ln737_24 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i30.i5, i30 %acc_V_25_3_load_1, i5 0"   --->   Operation 484 'bitconcatenate' 'shl_ln737_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln1245_25 = sext i32 %mul_ln1171_25"   --->   Operation 485 'sext' 'sext_ln1245_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 486 [1/1] (2.67ns)   --->   "%add_ln1245_25 = add i35 %shl_ln737_24, i35 %sext_ln1245_25"   --->   Operation 486 'add' 'add_ln1245_25' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln717_24 = partselect i30 @_ssdm_op_PartSelect.i30.i35.i32.i32, i35 %add_ln1245_25, i32 5, i32 34"   --->   Operation 487 'partselect' 'trunc_ln717_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 488 [1/1] (0.00ns)   --->   "%shl_ln737_25 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i30.i5, i30 %acc_V_26_3_load_1, i5 0"   --->   Operation 488 'bitconcatenate' 'shl_ln737_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln1245_26 = sext i32 %mul_ln1171_26"   --->   Operation 489 'sext' 'sext_ln1245_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 490 [1/1] (2.67ns)   --->   "%add_ln1245_26 = add i35 %shl_ln737_25, i35 %sext_ln1245_26"   --->   Operation 490 'add' 'add_ln1245_26' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 491 [1/1] (0.00ns)   --->   "%trunc_ln717_25 = partselect i30 @_ssdm_op_PartSelect.i30.i35.i32.i32, i35 %add_ln1245_26, i32 5, i32 34"   --->   Operation 491 'partselect' 'trunc_ln717_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 492 [1/1] (0.00ns)   --->   "%shl_ln737_26 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i30.i5, i30 %acc_V_27_3_load_1, i5 0"   --->   Operation 492 'bitconcatenate' 'shl_ln737_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln1245_27 = sext i32 %mul_ln1171_27"   --->   Operation 493 'sext' 'sext_ln1245_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 494 [1/1] (2.67ns)   --->   "%add_ln1245_27 = add i35 %shl_ln737_26, i35 %sext_ln1245_27"   --->   Operation 494 'add' 'add_ln1245_27' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 495 [1/1] (0.00ns)   --->   "%trunc_ln717_26 = partselect i30 @_ssdm_op_PartSelect.i30.i35.i32.i32, i35 %add_ln1245_27, i32 5, i32 34"   --->   Operation 495 'partselect' 'trunc_ln717_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 496 [1/1] (0.00ns)   --->   "%shl_ln737_27 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i30.i5, i30 %acc_V_28_3_load_1, i5 0"   --->   Operation 496 'bitconcatenate' 'shl_ln737_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln1245_28 = sext i32 %mul_ln1171_28"   --->   Operation 497 'sext' 'sext_ln1245_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 498 [1/1] (2.67ns)   --->   "%add_ln1245_28 = add i35 %shl_ln737_27, i35 %sext_ln1245_28"   --->   Operation 498 'add' 'add_ln1245_28' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 499 [1/1] (0.00ns)   --->   "%trunc_ln717_27 = partselect i30 @_ssdm_op_PartSelect.i30.i35.i32.i32, i35 %add_ln1245_28, i32 5, i32 34"   --->   Operation 499 'partselect' 'trunc_ln717_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 500 [1/1] (0.00ns)   --->   "%shl_ln737_28 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i30.i5, i30 %acc_V_29_3_load_1, i5 0"   --->   Operation 500 'bitconcatenate' 'shl_ln737_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln1245_29 = sext i32 %mul_ln1171_29"   --->   Operation 501 'sext' 'sext_ln1245_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 502 [1/1] (2.67ns)   --->   "%add_ln1245_29 = add i35 %shl_ln737_28, i35 %sext_ln1245_29"   --->   Operation 502 'add' 'add_ln1245_29' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 503 [1/1] (0.00ns)   --->   "%trunc_ln717_28 = partselect i30 @_ssdm_op_PartSelect.i30.i35.i32.i32, i35 %add_ln1245_29, i32 5, i32 34"   --->   Operation 503 'partselect' 'trunc_ln717_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 504 [1/1] (0.00ns)   --->   "%shl_ln737_29 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i30.i5, i30 %acc_V_30_3_load_1, i5 0"   --->   Operation 504 'bitconcatenate' 'shl_ln737_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln1245_30 = sext i32 %mul_ln1171_30"   --->   Operation 505 'sext' 'sext_ln1245_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 506 [1/1] (2.67ns)   --->   "%add_ln1245_30 = add i35 %shl_ln737_29, i35 %sext_ln1245_30"   --->   Operation 506 'add' 'add_ln1245_30' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 507 [1/1] (0.00ns)   --->   "%trunc_ln717_29 = partselect i30 @_ssdm_op_PartSelect.i30.i35.i32.i32, i35 %add_ln1245_30, i32 5, i32 34"   --->   Operation 507 'partselect' 'trunc_ln717_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 508 [1/1] (0.00ns)   --->   "%shl_ln737_30 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i30.i5, i30 %acc_V_31_3_load_1, i5 0"   --->   Operation 508 'bitconcatenate' 'shl_ln737_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln1245_31 = sext i32 %mul_ln1171_31"   --->   Operation 509 'sext' 'sext_ln1245_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 510 [1/1] (2.67ns)   --->   "%add_ln1245_31 = add i35 %shl_ln737_30, i35 %sext_ln1245_31"   --->   Operation 510 'add' 'add_ln1245_31' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln717_30 = partselect i30 @_ssdm_op_PartSelect.i30.i35.i32.i32, i35 %add_ln1245_31, i32 5, i32 34"   --->   Operation 511 'partselect' 'trunc_ln717_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 512 [1/1] (0.00ns)   --->   "%shl_ln737_31 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i30.i5, i30 %acc_V_32_3_load_1, i5 0"   --->   Operation 512 'bitconcatenate' 'shl_ln737_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln1245_32 = sext i32 %mul_ln1171_32"   --->   Operation 513 'sext' 'sext_ln1245_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 514 [1/1] (2.67ns)   --->   "%add_ln1245_32 = add i35 %shl_ln737_31, i35 %sext_ln1245_32"   --->   Operation 514 'add' 'add_ln1245_32' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 515 [1/1] (0.00ns)   --->   "%trunc_ln717_31 = partselect i30 @_ssdm_op_PartSelect.i30.i35.i32.i32, i35 %add_ln1245_32, i32 5, i32 34"   --->   Operation 515 'partselect' 'trunc_ln717_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 516 [1/1] (1.58ns)   --->   "%store_ln717 = store i30 %trunc_ln717_31, i30 %acc_V_32_3"   --->   Operation 516 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 517 [1/1] (1.58ns)   --->   "%store_ln717 = store i30 %trunc_ln717_30, i30 %acc_V_31_3"   --->   Operation 517 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 518 [1/1] (1.58ns)   --->   "%store_ln717 = store i30 %trunc_ln717_29, i30 %acc_V_30_3"   --->   Operation 518 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 519 [1/1] (1.58ns)   --->   "%store_ln717 = store i30 %trunc_ln717_28, i30 %acc_V_29_3"   --->   Operation 519 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 520 [1/1] (1.58ns)   --->   "%store_ln717 = store i30 %trunc_ln717_27, i30 %acc_V_28_3"   --->   Operation 520 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 521 [1/1] (1.58ns)   --->   "%store_ln717 = store i30 %trunc_ln717_26, i30 %acc_V_27_3"   --->   Operation 521 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 522 [1/1] (1.58ns)   --->   "%store_ln717 = store i30 %trunc_ln717_25, i30 %acc_V_26_3"   --->   Operation 522 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 523 [1/1] (1.58ns)   --->   "%store_ln717 = store i30 %trunc_ln717_24, i30 %acc_V_25_3"   --->   Operation 523 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 524 [1/1] (1.58ns)   --->   "%store_ln717 = store i30 %trunc_ln717_23, i30 %acc_V_24_3"   --->   Operation 524 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 525 [1/1] (1.58ns)   --->   "%store_ln717 = store i30 %trunc_ln717_22, i30 %acc_V_23_3"   --->   Operation 525 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 526 [1/1] (1.58ns)   --->   "%store_ln717 = store i30 %trunc_ln717_21, i30 %acc_V_22_3"   --->   Operation 526 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 527 [1/1] (1.58ns)   --->   "%store_ln717 = store i30 %trunc_ln717_20, i30 %acc_V_21_3"   --->   Operation 527 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 528 [1/1] (1.58ns)   --->   "%store_ln717 = store i30 %trunc_ln717_19, i30 %acc_V_20_3"   --->   Operation 528 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 529 [1/1] (1.58ns)   --->   "%store_ln717 = store i30 %trunc_ln717_18, i30 %acc_V_19_3"   --->   Operation 529 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 530 [1/1] (1.58ns)   --->   "%store_ln717 = store i30 %trunc_ln717_17, i30 %acc_V_18_3"   --->   Operation 530 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 531 [1/1] (1.58ns)   --->   "%store_ln717 = store i30 %trunc_ln717_16, i30 %acc_V_17_3"   --->   Operation 531 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 532 [1/1] (1.58ns)   --->   "%store_ln717 = store i30 %trunc_ln717_15, i30 %acc_V_16_3"   --->   Operation 532 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 533 [1/1] (1.58ns)   --->   "%store_ln717 = store i30 %trunc_ln717_14, i30 %acc_V_15_3"   --->   Operation 533 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 534 [1/1] (1.58ns)   --->   "%store_ln717 = store i30 %trunc_ln717_13, i30 %acc_V_14_3"   --->   Operation 534 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 535 [1/1] (1.58ns)   --->   "%store_ln717 = store i30 %trunc_ln717_12, i30 %acc_V_13_3"   --->   Operation 535 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 536 [1/1] (1.58ns)   --->   "%store_ln717 = store i30 %trunc_ln717_11, i30 %acc_V_12_3"   --->   Operation 536 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 537 [1/1] (1.58ns)   --->   "%store_ln717 = store i30 %trunc_ln717_10, i30 %acc_V_11_3"   --->   Operation 537 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 538 [1/1] (1.58ns)   --->   "%store_ln717 = store i30 %trunc_ln717_s, i30 %acc_V_10_3"   --->   Operation 538 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 539 [1/1] (1.58ns)   --->   "%store_ln717 = store i30 %trunc_ln717_9, i30 %acc_V_9_3"   --->   Operation 539 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 540 [1/1] (1.58ns)   --->   "%store_ln717 = store i30 %trunc_ln717_8, i30 %acc_V_8_3"   --->   Operation 540 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 541 [1/1] (1.58ns)   --->   "%store_ln717 = store i30 %trunc_ln717_7, i30 %acc_V_7_3"   --->   Operation 541 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 542 [1/1] (1.58ns)   --->   "%store_ln717 = store i30 %trunc_ln717_6, i30 %acc_V_6_3"   --->   Operation 542 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 543 [1/1] (1.58ns)   --->   "%store_ln717 = store i30 %trunc_ln717_5, i30 %acc_V_5_3"   --->   Operation 543 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 544 [1/1] (1.58ns)   --->   "%store_ln717 = store i30 %trunc_ln717_4, i30 %acc_V_4_3"   --->   Operation 544 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 545 [1/1] (1.58ns)   --->   "%store_ln717 = store i30 %trunc_ln717_3, i30 %acc_V_3_3"   --->   Operation 545 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 546 [1/1] (1.58ns)   --->   "%store_ln717 = store i30 %trunc_ln717_2, i30 %acc_V_2_3"   --->   Operation 546 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 547 [1/1] (1.58ns)   --->   "%store_ln717 = store i30 %trunc_ln717_1, i30 %acc_V_1_3"   --->   Operation 547 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 548 [1/1] (1.58ns)   --->   "%store_ln717 = store i30 %trunc_ln4, i30 %acc_V_0_3"   --->   Operation 548 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 549 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 549 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.99ns
The critical path consists of the following:
	'alloca' operation ('k') [131]  (0 ns)
	'load' operation ('k', correlator.cpp:47) on local variable 'k' [265]  (0 ns)
	'sub' operation ('p_t', correlator.cpp:47) [307]  (1.78 ns)
	'mux' operation ('r.V', correlator.cpp:47) [308]  (3.21 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('codebook_V_0_load') on array 'codebook_V_0' [311]  (2.32 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171') [313]  (6.91 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171') [313]  (6.91 ns)

 <State 5>: 4.26ns
The critical path consists of the following:
	'load' operation ('acc_V_32_3_load_1') on local variable 'acc_V_32_3' [303]  (0 ns)
	'add' operation ('add_ln1245_32') [572]  (2.67 ns)
	'store' operation ('store_ln717') of variable 'trunc_ln717_31' on local variable 'acc_V_32_3' [574]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
