// Seed: 575841455
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire [1 : 1] id_9 = id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout reg id_3;
  input wire id_2;
  input wire id_1;
  logic id_4;
  ;
  always @(posedge id_4 * -1 >> -1) begin : LABEL_0
    #1 id_3 = -1;
  end
  localparam id_5 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_2,
      id_1,
      id_5
  );
endmodule
