*.0
*/*.0
*/*/*.0
*/*/*/*.0
src/stm32sim