/**
 * \file IfxScu_regdef.h
 * \brief
 * \copyright Copyright (c) 2016 Infineon Technologies AG. All rights reserved.
 *
 * Version: TC27XD_UM_V2.2.R1
 * Specification: tc27xD_um_v2.2_SFR.xml (Revision: UM_V2.2)
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 * Infineon Technologies AG (Infineon) is supplying this file for use
 * exclusively with Infineon's microcontroller products. This file can be freely
 * distributed within development tools that are supporting such microcontroller
 * products.
 *
 * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
 * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
 * INFINEON SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL,
 * OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
 *
 * \defgroup IfxLld_Scu Scu
 * \ingroup IfxLld
 * 
 * \defgroup IfxLld_Scu_Bitfields Bitfields
 * \ingroup IfxLld_Scu
 * 
 * \defgroup IfxLld_Scu_union Union
 * \ingroup IfxLld_Scu
 * 
 * \defgroup IfxLld_Scu_struct Struct
 * \ingroup IfxLld_Scu
 * 
 */
#ifndef IFXSCU_REGDEF_H
#define IFXSCU_REGDEF_H 1
/******************************************************************************/
#include "Ifx_TypesReg.h"
/******************************************************************************/
/** \addtogroup IfxLld_Scu_Bitfields
 * \{  */

/** \brief  Access Enable Register 0 */
typedef struct _Ifx_SCU_ACCEN0_Bits
{
    uint32 EN0:1;                     /**< \brief [0:0] Access Enable for Master TAG ID 0 (rw) */
    uint32 EN1:1;                     /**< \brief [1:1] Access Enable for Master TAG ID 1 (rw) */
    uint32 EN2:1;                     /**< \brief [2:2] Access Enable for Master TAG ID 2 (rw) */
    uint32 EN3:1;                     /**< \brief [3:3] Access Enable for Master TAG ID 3 (rw) */
    uint32 EN4:1;                     /**< \brief [4:4] Access Enable for Master TAG ID 4 (rw) */
    uint32 EN5:1;                     /**< \brief [5:5] Access Enable for Master TAG ID 5 (rw) */
    uint32 EN6:1;                     /**< \brief [6:6] Access Enable for Master TAG ID 6 (rw) */
    uint32 EN7:1;                     /**< \brief [7:7] Access Enable for Master TAG ID 7 (rw) */
    uint32 EN8:1;                     /**< \brief [8:8] Access Enable for Master TAG ID 8 (rw) */
    uint32 EN9:1;                     /**< \brief [9:9] Access Enable for Master TAG ID 9 (rw) */
    uint32 EN10:1;                    /**< \brief [10:10] Access Enable for Master TAG ID 10 (rw) */
    uint32 EN11:1;                    /**< \brief [11:11] Access Enable for Master TAG ID 11 (rw) */
    uint32 EN12:1;                    /**< \brief [12:12] Access Enable for Master TAG ID 12 (rw) */
    uint32 EN13:1;                    /**< \brief [13:13] Access Enable for Master TAG ID 13 (rw) */
    uint32 EN14:1;                    /**< \brief [14:14] Access Enable for Master TAG ID 14 (rw) */
    uint32 EN15:1;                    /**< \brief [15:15] Access Enable for Master TAG ID 15 (rw) */
    uint32 EN16:1;                    /**< \brief [16:16] Access Enable for Master TAG ID 16 (rw) */
    uint32 EN17:1;                    /**< \brief [17:17] Access Enable for Master TAG ID 17 (rw) */
    uint32 EN18:1;                    /**< \brief [18:18] Access Enable for Master TAG ID 18 (rw) */
    uint32 EN19:1;                    /**< \brief [19:19] Access Enable for Master TAG ID 19 (rw) */
    uint32 EN20:1;                    /**< \brief [20:20] Access Enable for Master TAG ID 20 (rw) */
    uint32 EN21:1;                    /**< \brief [21:21] Access Enable for Master TAG ID 21 (rw) */
    uint32 EN22:1;                    /**< \brief [22:22] Access Enable for Master TAG ID 22 (rw) */
    uint32 EN23:1;                    /**< \brief [23:23] Access Enable for Master TAG ID 23 (rw) */
    uint32 EN24:1;                    /**< \brief [24:24] Access Enable for Master TAG ID 24 (rw) */
    uint32 EN25:1;                    /**< \brief [25:25] Access Enable for Master TAG ID 25 (rw) */
    uint32 EN26:1;                    /**< \brief [26:26] Access Enable for Master TAG ID 26 (rw) */
    uint32 EN27:1;                    /**< \brief [27:27] Access Enable for Master TAG ID 27 (rw) */
    uint32 EN28:1;                    /**< \brief [28:28] Access Enable for Master TAG ID 28 (rw) */
    uint32 EN29:1;                    /**< \brief [29:29] Access Enable for Master TAG ID 29 (rw) */
    uint32 EN30:1;                    /**< \brief [30:30] Access Enable for Master TAG ID 30 (rw) */
    uint32 EN31:1;                    /**< \brief [31:31] Access Enable for Master TAG ID 31 (rw) */
} Ifx_SCU_ACCEN0_Bits;

/** \brief  Access Enable Register 1 */
typedef struct _Ifx_SCU_ACCEN1_Bits
{
    uint32 reserved_0:32;             /**< \brief \internal Reserved */
} Ifx_SCU_ACCEN1_Bits;

/** \brief  Application Reset Disable Register */
typedef struct _Ifx_SCU_ARSTDIS_Bits
{
    uint32 STM0DIS:1;                 /**< \brief [0:0] STM0 Disable Reset (rw) */
    uint32 STM1DIS:1;                 /**< \brief [1:1] STM1 Disable Reset (If Product has STM1) (rw) */
    uint32 STM2DIS:1;                 /**< \brief [2:2] STM2 Disable Reset (If Product has STM2) (rw) */
    uint32 reserved_3:29;             /**< \brief \internal Reserved */
} Ifx_SCU_ARSTDIS_Bits;

/** \brief  CCU Clock Control Register 0 */
typedef struct _Ifx_SCU_CCUCON0_Bits
{
    uint32 BAUD1DIV:4;                /**< \brief [3:0] Baud1 Divider Reload Value (rw) */
    uint32 BAUD2DIV:4;                /**< \brief [7:4] Baud2 Divider Reload Value (rw) */
    uint32 SRIDIV:4;                  /**< \brief [11:8] SRI Divider Reload Value (rw) */
    uint32 LPDIV:4;                   /**< \brief [15:12] Low Power Divider Reload Value (rw) */
    uint32 SPBDIV:4;                  /**< \brief [19:16] SPB Divider Reload Value (rw) */
    uint32 FSI2DIV:2;                 /**< \brief [21:20] FSI2 Divider Reload Value (rw) */
    uint32 reserved_22:2;             /**< \brief \internal Reserved */
    uint32 FSIDIV:2;                  /**< \brief [25:24] FSI Divider Reload Value (rw) */
    uint32 reserved_26:2;             /**< \brief \internal Reserved */
    uint32 CLKSEL:2;                  /**< \brief [29:28] Clock Selection (rw) */
    uint32 UP:1;                      /**< \brief [30:30] Update Request (w) */
    uint32 LCK:1;                     /**< \brief [31:31] Lock Status (rh) */
} Ifx_SCU_CCUCON0_Bits;

/** \brief  CCU Clock Control Register 1 */
typedef struct _Ifx_SCU_CCUCON1_Bits
{
    uint32 CANDIV:4;                  /**< \brief [3:0] MultiCAN Divider Reload Value (rw) */
    uint32 ERAYDIV:4;                 /**< \brief [7:4] ERAY Divider Reload Value (rw) */
    uint32 STMDIV:4;                  /**< \brief [11:8] STM Divider Reload Value (rw) */
    uint32 GTMDIV:4;                  /**< \brief [15:12] GTM Divider Reload Value (rw) */
    uint32 ETHDIV:4;                  /**< \brief [19:16] Ethernet Divider Reload Value (rw) */
    uint32 ASCLINFDIV:4;              /**< \brief [23:20] ASCLIN Fast Divider Reload Value (rw) */
    uint32 ASCLINSDIV:4;              /**< \brief [27:24] ASCLIN Slow Divider Reload Value (rw) */
    uint32 INSEL:2;                   /**< \brief [29:28] Input Selection (rw) */
    uint32 UP:1;                      /**< \brief [30:30] Update Request (w) */
    uint32 LCK:1;                     /**< \brief [31:31] Lock Status (rh) */
} Ifx_SCU_CCUCON1_Bits;

/** \brief  CCU Clock Control Register 2 */
typedef struct _Ifx_SCU_CCUCON2_Bits
{
    uint32 BBBDIV:4;                  /**< \brief [3:0] BBB Divider Reload Value (rw) */
    uint32 reserved_4:26;             /**< \brief \internal Reserved */
    uint32 UP:1;                      /**< \brief [30:30] Update Request (w) */
    uint32 LCK:1;                     /**< \brief [31:31] Lock Status (rh) */
} Ifx_SCU_CCUCON2_Bits;

/** \brief  CCU Clock Control Register 3 */
typedef struct _Ifx_SCU_CCUCON3_Bits
{
    uint32 PLLDIV:6;                  /**< \brief [5:0] PLL Divider Value (rw) */
    uint32 PLLSEL:2;                  /**< \brief [7:6] PLL Target Monitoring Frequency Selection (rw) */
    uint32 PLLERAYDIV:6;              /**< \brief [13:8] PLL_ERAY Divider Value (rw) */
    uint32 PLLERAYSEL:2;              /**< \brief [15:14] PLL_ERAY Target Monitoring Frequency Selection (rw) */
    uint32 SRIDIV:6;                  /**< \brief [21:16] SRI Divider Value (rw) */
    uint32 SRISEL:2;                  /**< \brief [23:22] SRI Target Monitoring Frequency Selection (rw) */
    uint32 reserved_24:5;             /**< \brief \internal Reserved */
    uint32 SLCK:1;                    /**< \brief [29:29] Security Lock (rw) */
    uint32 UP:1;                      /**< \brief [30:30] Update Request (w) */
    uint32 LCK:1;                     /**< \brief [31:31] Lock Status (rh) */
} Ifx_SCU_CCUCON3_Bits;

/** \brief  CCU Clock Control Register 4 */
typedef struct _Ifx_SCU_CCUCON4_Bits
{
    uint32 SPBDIV:6;                  /**< \brief [5:0] SPB Divider Value (rw) */
    uint32 SPBSEL:2;                  /**< \brief [7:6] SPB Target Monitoring Frequency Selection (rw) */
    uint32 GTMDIV:6;                  /**< \brief [13:8] GTM Divider Value (rw) */
    uint32 GTMSEL:2;                  /**< \brief [15:14] GTM Target Monitoring Frequency Selection (rw) */
    uint32 STMDIV:6;                  /**< \brief [21:16] STM Divider Value (rw) */
    uint32 STMSEL:2;                  /**< \brief [23:22] STM Target Monitoring Frequency Selection (rw) */
    uint32 reserved_24:5;             /**< \brief \internal Reserved */
    uint32 SLCK:1;                    /**< \brief [29:29] Security Lock (rw) */
    uint32 UP:1;                      /**< \brief [30:30] Update Request (w) */
    uint32 LCK:1;                     /**< \brief [31:31] Lock Status (rh) */
} Ifx_SCU_CCUCON4_Bits;

/** \brief  CCU Clock Control Register 5 */
typedef struct _Ifx_SCU_CCUCON5_Bits
{
    uint32 MAXDIV:4;                  /**< \brief [3:0] Max Divider Reload Value (rw) */
    uint32 reserved_4:26;             /**< \brief \internal Reserved */
    uint32 UP:1;                      /**< \brief [30:30] Update Request (w) */
    uint32 LCK:1;                     /**< \brief [31:31] Lock Status (rh) */
} Ifx_SCU_CCUCON5_Bits;

/** \brief  CCU Clock Control Register 6 */
typedef struct _Ifx_SCU_CCUCON6_Bits
{
    uint32 CPU0DIV:6;                 /**< \brief [5:0] CPU0 Divider Reload Value (rw) */
    uint32 reserved_6:26;             /**< \brief \internal Reserved */
} Ifx_SCU_CCUCON6_Bits;

/** \brief  CCU Clock Control Register 7 */
typedef struct _Ifx_SCU_CCUCON7_Bits
{
    uint32 CPU1DIV:6;                 /**< \brief [5:0] CPU1 Divider Reload Value (rw) */
    uint32 reserved_6:26;             /**< \brief \internal Reserved */
} Ifx_SCU_CCUCON7_Bits;

/** \brief  CCU Clock Control Register 8 */
typedef struct _Ifx_SCU_CCUCON8_Bits
{
    uint32 CPU2DIV:6;                 /**< \brief [5:0] CPU2 Divider Reload Value (rw) */
    uint32 reserved_6:26;             /**< \brief \internal Reserved */
} Ifx_SCU_CCUCON8_Bits;

/** \brief  Chip Identification Register */
typedef struct _Ifx_SCU_CHIPID_Bits
{
    uint32 CHREV:6;                   /**< \brief [5:0] Chip Revision Number (r) */
    uint32 CHTEC:2;                   /**< \brief [7:6] Chip Family (r) */
    uint32 CHID:8;                    /**< \brief [15:8] Chip Identification Number (rw) */
    uint32 EEA:1;                     /**< \brief [16:16] Emulation Extension Available (rh) */
    uint32 UCODE:7;                   /**< \brief [23:17] ÂµCode Version (rw) */
    uint32 FSIZE:4;                   /**< \brief [27:24] Program Flash Size (rw) */
    uint32 SP:2;                      /**< \brief [29:28] Speed (rw) */
    uint32 SEC:1;                     /**< \brief [30:30] Security Device (rw) */
    uint32 reserved_31:1;             /**< \brief \internal Reserved */
} Ifx_SCU_CHIPID_Bits;

/** \brief  Die Temperature Sensor Control Register */
typedef struct _Ifx_SCU_DTSCON_Bits
{
    uint32 PWD:1;                     /**< \brief [0:0] Sensor Power Down (rw) */
    uint32 START:1;                   /**< \brief [1:1] Sensor Measurement Start (w) */
    uint32 reserved_2:2;              /**< \brief \internal Reserved */
    uint32 CAL:22;                    /**< \brief [25:4] Calibration Value (rw) */
    uint32 reserved_26:5;             /**< \brief \internal Reserved */
    uint32 SLCK:1;                    /**< \brief [31:31] Security Lock (rw) */
} Ifx_SCU_DTSCON_Bits;

/** \brief  Die Temperature Sensor Limit Register */
typedef struct _Ifx_SCU_DTSLIM_Bits
{
    uint32 LOWER:10;                  /**< \brief [9:0] Lower Limit (rw) */
    uint32 reserved_10:5;             /**< \brief \internal Reserved */
    uint32 LLU:1;                     /**< \brief [15:15] Lower Limit Underflow (rwh) */
    uint32 UPPER:10;                  /**< \brief [25:16] Upper Limit (rw) */
    uint32 reserved_26:4;             /**< \brief \internal Reserved */
    uint32 SLCK:1;                    /**< \brief [30:30] Security Lock (rw) */
    uint32 UOF:1;                     /**< \brief [31:31] Upper Limit Overflow (rh) */
} Ifx_SCU_DTSLIM_Bits;

/** \brief  Die Temperature Sensor Status Register */
typedef struct _Ifx_SCU_DTSSTAT_Bits
{
    uint32 RESULT:10;                 /**< \brief [9:0] Result of the DTS Measurement (rh) */
    uint32 reserved_10:4;             /**< \brief \internal Reserved */
    uint32 RDY:1;                     /**< \brief [14:14] Sensor Ready Status (rh) */
    uint32 BUSY:1;                    /**< \brief [15:15] Sensor Busy Status (rh) */
    uint32 reserved_16:16;            /**< \brief \internal Reserved */
} Ifx_SCU_DTSSTAT_Bits;

/** \brief  External Input Channel Register */
typedef struct _Ifx_SCU_EICR_Bits
{
    uint32 reserved_0:4;              /**< \brief \internal Reserved */
    uint32 EXIS0:3;                   /**< \brief [6:4] External Input Selection 0 (rw) */
    uint32 reserved_7:1;              /**< \brief \internal Reserved */
    uint32 FEN0:1;                    /**< \brief [8:8] Falling Edge Enable 0 (rw) */
    uint32 REN0:1;                    /**< \brief [9:9] Rising Edge Enable 0 (rw) */
    uint32 LDEN0:1;                   /**< \brief [10:10] Level Detection Enable 0 (rw) */
    uint32 EIEN0:1;                   /**< \brief [11:11] External Input Enable 0 (rw) */
    uint32 INP0:3;                    /**< \brief [14:12] Input Node Pointer (rw) */
    uint32 reserved_15:5;             /**< \brief \internal Reserved */
    uint32 EXIS1:3;                   /**< \brief [22:20] External Input Selection 1 (rw) */
    uint32 reserved_23:1;             /**< \brief \internal Reserved */
    uint32 FEN1:1;                    /**< \brief [24:24] Falling Edge Enable 1 (rw) */
    uint32 REN1:1;                    /**< \brief [25:25] Rising Edge Enable 1 (rw) */
    uint32 LDEN1:1;                   /**< \brief [26:26] Level Detection Enable 1 (rw) */
    uint32 EIEN1:1;                   /**< \brief [27:27] External Input Enable 1 (rw) */
    uint32 INP1:3;                    /**< \brief [30:28] Input Node Pointer (rw) */
    uint32 reserved_31:1;             /**< \brief \internal Reserved */
} Ifx_SCU_EICR_Bits;

/** \brief  External Input Flag Register */
typedef struct _Ifx_SCU_EIFR_Bits
{
    uint32 INTF0:1;                   /**< \brief [0:0] External Event Flag of Channel 0 (rh) */
    uint32 INTF1:1;                   /**< \brief [1:1] External Event Flag of Channel 1 (rh) */
    uint32 INTF2:1;                   /**< \brief [2:2] External Event Flag of Channel 2 (rh) */
    uint32 INTF3:1;                   /**< \brief [3:3] External Event Flag of Channel 3 (rh) */
    uint32 INTF4:1;                   /**< \brief [4:4] External Event Flag of Channel 4 (rh) */
    uint32 INTF5:1;                   /**< \brief [5:5] External Event Flag of Channel 5 (rh) */
    uint32 INTF6:1;                   /**< \brief [6:6] External Event Flag of Channel 6 (rh) */
    uint32 INTF7:1;                   /**< \brief [7:7] External Event Flag of Channel 7 (rh) */
    uint32 reserved_8:24;             /**< \brief \internal Reserved */
} Ifx_SCU_EIFR_Bits;

/** \brief  Emergency Stop Register */
typedef struct _Ifx_SCU_EMSR_Bits
{
    uint32 POL:1;                     /**< \brief [0:0] Input Polarity (rw) */
    uint32 MODE:1;                    /**< \brief [1:1] Mode Selection (rw) */
    uint32 ENON:1;                    /**< \brief [2:2] Enable ON (rw) */
    uint32 PSEL:1;                    /**< \brief [3:3] PORT Select (rw) */
    uint32 reserved_4:12;             /**< \brief \internal Reserved */
    uint32 EMSF:1;                    /**< \brief [16:16] Emergency Stop Flag (rh) */
    uint32 SEMSF:1;                   /**< \brief [17:17] SMU Emergency Stop Flag (rh) */
    uint32 reserved_18:6;             /**< \brief \internal Reserved */
    uint32 EMSFM:2;                   /**< \brief [25:24] Emergency Stop Flag Modification (w) */
    uint32 SEMSFM:2;                  /**< \brief [27:26] SMU Emergency Stop Flag Modification (w) */
    uint32 reserved_28:4;             /**< \brief \internal Reserved */
} Ifx_SCU_EMSR_Bits;

/** \brief  ESR Input Configuration Register */
typedef struct _Ifx_SCU_ESRCFG_Bits
{
    uint32 reserved_0:7;              /**< \brief \internal Reserved */
    uint32 EDCON:2;                   /**< \brief [8:7] Edge Detection Control (rw) */
    uint32 reserved_9:23;             /**< \brief \internal Reserved */
} Ifx_SCU_ESRCFG_Bits;

/** \brief  ESR Output Configuration Register */
typedef struct _Ifx_SCU_ESROCFG_Bits
{
    uint32 ARI:1;                     /**< \brief [0:0] Application Reset Indicator (rh) */
    uint32 ARC:1;                     /**< \brief [1:1] Application Reset Indicator Clear (w) */
    uint32 reserved_2:30;             /**< \brief \internal Reserved */
} Ifx_SCU_ESROCFG_Bits;

/** \brief  EVR13 Control Register */
typedef struct _Ifx_SCU_EVR13CON_Bits
{
    uint32 reserved_0:28;             /**< \brief \internal Reserved */
    uint32 EVR13OFF:1;                /**< \brief [28:28] EVR13 Regulator Enable (rw) */
    uint32 BPEVR13OFF:1;              /**< \brief [29:29] Bit Protection EVR13OFF (w) */
    uint32 reserved_30:1;             /**< \brief \internal Reserved */
    uint32 LCK:1;                     /**< \brief [31:31] Lock Status (rh) */
} Ifx_SCU_EVR13CON_Bits;

/** \brief  EVR33 Control Register */
typedef struct _Ifx_SCU_EVR33CON_Bits
{
    uint32 reserved_0:28;             /**< \brief \internal Reserved */
    uint32 EVR33OFF:1;                /**< \brief [28:28] EVR33 Regulator Enable (rw) */
    uint32 BPEVR33OFF:1;              /**< \brief [29:29] Bit Protection EVR33OFF (w) */
    uint32 reserved_30:1;             /**< \brief \internal Reserved */
    uint32 LCK:1;                     /**< \brief [31:31] Lock Status (rh) */
} Ifx_SCU_EVR33CON_Bits;

/** \brief  EVR ADC Status Register */
typedef struct _Ifx_SCU_EVRADCSTAT_Bits
{
    uint32 ADC13V:8;                  /**< \brief [7:0] ADC 1.3 V Conversion Result (rh) */
    uint32 ADC33V:8;                  /**< \brief [15:8] ADC 3.3 V Conversion Result (rh) */
    uint32 ADCSWDV:8;                 /**< \brief [23:16] ADC External Supply Conversion Result (rh) */
    uint32 reserved_24:7;             /**< \brief \internal Reserved */
    uint32 VAL:1;                     /**< \brief [31:31] Valid Status (rh) */
} Ifx_SCU_EVRADCSTAT_Bits;

/** \brief  EVR Status Register for Voltage Scaling */
typedef struct _Ifx_SCU_EVRDVSTAT_Bits
{
    uint32 DVS13TRIM:8;               /**< \brief [7:0] 1.3 V Regulator Voltage Trim Status (rh) */
    uint32 reserved_8:8;              /**< \brief \internal Reserved */
    uint32 DVS33TRIM:8;               /**< \brief [23:16] 3.3 V Regulator Voltage Trim Status (rh) */
    uint32 reserved_24:7;             /**< \brief \internal Reserved */
    uint32 VAL:1;                     /**< \brief [31:31] Valid Status (rh) */
} Ifx_SCU_EVRDVSTAT_Bits;

/** \brief  EVR Monitor Control Register */
typedef struct _Ifx_SCU_EVRMONCTRL_Bits
{
    uint32 EVR13OVMOD:2;              /**< \brief [1:0] 1.3 V Regulator Over-voltage monitoring mode (rw) */
    uint32 reserved_2:2;              /**< \brief \internal Reserved */
    uint32 EVR13UVMOD:2;              /**< \brief [5:4] 1.3 V Regulator Under-voltage monitoring mode (rw) */
    uint32 reserved_6:2;              /**< \brief \internal Reserved */
    uint32 EVR33OVMOD:2;              /**< \brief [9:8] 3.3 V Regulator Over-voltage monitoring mode (rw) */
    uint32 reserved_10:2;             /**< \brief \internal Reserved */
    uint32 EVR33UVMOD:2;              /**< \brief [13:12] 3.3 V Regulator Under-voltage monitoring mode (rw) */
    uint32 reserved_14:2;             /**< \brief \internal Reserved */
    uint32 SWDOVMOD:2;                /**< \brief [17:16] Supply monitor (SWD) Over-voltage monitoring mode (rw) */
    uint32 reserved_18:2;             /**< \brief \internal Reserved */
    uint32 SWDUVMOD:2;                /**< \brief [21:20] Supply monitor (SWD) Under-voltage monitoring mode (rw) */
    uint32 reserved_22:8;             /**< \brief \internal Reserved */
    uint32 SLCK:1;                    /**< \brief [30:30] HSM Security Lock (rwh) */
    uint32 reserved_31:1;             /**< \brief \internal Reserved */
} Ifx_SCU_EVRMONCTRL_Bits;

/** \brief  EVR Over-voltage Configuration Register */
typedef struct _Ifx_SCU_EVROVMON_Bits
{
    uint32 EVR13OVVAL:8;              /**< \brief [7:0] 1.3 V Regulator Over-voltage threshold (rw) */
    uint32 EVR33OVVAL:8;              /**< \brief [15:8] 3.3 V Regulator Over-voltage threshold (rw) */
    uint32 SWDOVVAL:8;                /**< \brief [23:16] Supply monitor (SWD) Over-voltage threshold value (rw) */
    uint32 reserved_24:6;             /**< \brief \internal Reserved */
    uint32 SLCK:1;                    /**< \brief [30:30] HSM Security Lock (rwh) */
    uint32 LCK:1;                     /**< \brief [31:31] Lock Status (rh) */
} Ifx_SCU_EVROVMON_Bits;

/** \brief  EVR Reset Control Register */
typedef struct _Ifx_SCU_EVRRSTCON_Bits
{
    uint32 RST13TRIM:8;               /**< \brief [7:0] 1.3 V Regulator Reset Trim Value (rw) */
    uint32 reserved_8:16;             /**< \brief \internal Reserved */
    uint32 RST13OFF:1;                /**< \brief [24:24] EVR13 Reset Enable (rw) */
    uint32 BPRST13OFF:1;              /**< \brief [25:25] Bit Protection RST13OFF (w) */
    uint32 RST33OFF:1;                /**< \brief [26:26] EVR33 Reset Enable (rw) */
    uint32 BPRST33OFF:1;              /**< \brief [27:27] Bit Protection RST33OFF (w) */
    uint32 RSTSWDOFF:1;               /**< \brief [28:28] EVR SWD Reset Enable (rw) */
    uint32 BPRSTSWDOFF:1;             /**< \brief [29:29] Bit Protection RSTSWDOFF (w) */
    uint32 SLCK:1;                    /**< \brief [30:30] HSM Security Lock (rwh) */
    uint32 LCK:1;                     /**< \brief [31:31] Lock Status (rh) */
} Ifx_SCU_EVRRSTCON_Bits;

/** \brief  EVR13 SD Coefficient Register 1 */
typedef struct _Ifx_SCU_EVRSDCOEFF1_Bits
{
    uint32 SD5P:8;                    /**< \brief [7:0] P Coefficient (rw) */
    uint32 SD5I:8;                    /**< \brief [15:8] I Coefficient (rw) */
    uint32 SD5D:8;                    /**< \brief [23:16] D Coefficient (rw) */
    uint32 reserved_24:7;             /**< \brief \internal Reserved */
    uint32 LCK:1;                     /**< \brief [31:31] Lock Status (rh) */
} Ifx_SCU_EVRSDCOEFF1_Bits;

/** \brief  EVR13 SD Coefficient Register 2 */
typedef struct _Ifx_SCU_EVRSDCOEFF2_Bits
{
    uint32 SD33P:8;                   /**< \brief [7:0] P Coefficient (rw) */
    uint32 SD33I:8;                   /**< \brief [15:8] I Coefficient (rw) */
    uint32 SD33D:8;                   /**< \brief [23:16] D Coefficient (rw) */
    uint32 reserved_24:7;             /**< \brief \internal Reserved */
    uint32 LCK:1;                     /**< \brief [31:31] Lock Status (rh) */
} Ifx_SCU_EVRSDCOEFF2_Bits;

/** \brief  EVR13 SD Coefficient Register 3 */
typedef struct _Ifx_SCU_EVRSDCOEFF3_Bits
{
    uint32 CT5REG0:8;                 /**< \brief [7:0] Commutation trimming (rw) */
    uint32 CT5REG1:8;                 /**< \brief [15:8] Commutation trimming (rw) */
    uint32 CT5REG2:8;                 /**< \brief [23:16] Commutation trimming (rw) */
    uint32 reserved_24:7;             /**< \brief \internal Reserved */
    uint32 LCK:1;                     /**< \brief [31:31] Lock Status (rh) */
} Ifx_SCU_EVRSDCOEFF3_Bits;

/** \brief  EVR13 SD Coefficient Register 4 */
typedef struct _Ifx_SCU_EVRSDCOEFF4_Bits
{
    uint32 CT5REG3:8;                 /**< \brief [7:0] Commutation trimming (rw) */
    uint32 CT5REG4:8;                 /**< \brief [15:8] Commutation trimming (rw) */
    uint32 reserved_16:15;            /**< \brief \internal Reserved */
    uint32 LCK:1;                     /**< \brief [31:31] Lock Status (rh) */
} Ifx_SCU_EVRSDCOEFF4_Bits;

/** \brief  EVR13 SD Coefficient Register 5 */
typedef struct _Ifx_SCU_EVRSDCOEFF5_Bits
{
    uint32 CT33REG0:8;                /**< \brief [7:0] Commutation trimming (rw) */
    uint32 CT33REG1:8;                /**< \brief [15:8] Commutation trimming (rw) */
    uint32 CT33REG2:8;                /**< \brief [23:16] Commutation trimming (rw) */
    uint32 reserved_24:7;             /**< \brief \internal Reserved */
    uint32 LCK:1;                     /**< \brief [31:31] Lock Status (rh) */
} Ifx_SCU_EVRSDCOEFF5_Bits;

/** \brief  EVR13 SD Coefficient Register 6 */
typedef struct _Ifx_SCU_EVRSDCOEFF6_Bits
{
    uint32 CT33REG3:8;                /**< \brief [7:0] Commutation trimming (rw) */
    uint32 CT33REG4:8;                /**< \brief [15:8] Commutation trimming (rw) */
    uint32 reserved_16:15;            /**< \brief \internal Reserved */
    uint32 LCK:1;                     /**< \brief [31:31] Lock Status (rh) */
} Ifx_SCU_EVRSDCOEFF6_Bits;

/** \brief  EVR13 SD Control Register 1 */
typedef struct _Ifx_SCU_EVRSDCTRL1_Bits
{
    uint32 SDFREQSPRD:16;             /**< \brief [15:0] Frequency Spread Threshold (rw) */
    uint32 SDFREQ:8;                  /**< \brief [23:16] Regulator Switching Frequency (rw) */
    uint32 SDSTEP:4;                  /**< \brief [27:24] Droop Voltage Step (rw) */
    uint32 reserved_28:2;             /**< \brief \internal Reserved */
    uint32 SDSAMPLE:1;                /**< \brief [30:30] ADC Sampling Scheme (rw) */
    uint32 LCK:1;                     /**< \brief [31:31] Lock Status (rh) */
} Ifx_SCU_EVRSDCTRL1_Bits;

/** \brief  EVR13 SD Control Register 2 */
typedef struct _Ifx_SCU_EVRSDCTRL2_Bits
{
    uint32 DRVP:8;                    /**< \brief [7:0] P-Driver Setting (rw) */
    uint32 SDMINMAXDC:8;              /**< \brief [15:8] Minimum Duty Cycle (rw) */
    uint32 DRVN:8;                    /**< \brief [23:16] N-Driver Setting (rw) */
    uint32 SDLUT:6;                   /**< \brief [29:24] Non-linear Starting Point (rw) */
    uint32 reserved_30:1;             /**< \brief \internal Reserved */
    uint32 LCK:1;                     /**< \brief [31:31] Lock Status (rh) */
} Ifx_SCU_EVRSDCTRL2_Bits;

/** \brief  EVR13 SD Control Register 3 */
typedef struct _Ifx_SCU_EVRSDCTRL3_Bits
{
    uint32 SDPWMPRE:8;                /**< \brief [7:0] PWM Preset Value (rw) */
    uint32 SDPID:8;                   /**< \brief [15:8] PID Control (rw) */
    uint32 SDVOKLVL:8;                /**< \brief [23:16] Configuration of Voltage OK Signal (rw) */
    uint32 reserved_24:7;             /**< \brief \internal Reserved */
    uint32 LCK:1;                     /**< \brief [31:31] Lock Status (rh) */
} Ifx_SCU_EVRSDCTRL3_Bits;

/** \brief  EVR13 SD Control Register 4 */
typedef struct _Ifx_SCU_EVRSDCTRL4_Bits
{
    uint32 reserved_0:8;              /**< \brief \internal Reserved */
    uint32 SYNCDIV:3;                 /**< \brief [10:8] Clock Divider Ratio for external DCDC SYNC signal (rw) */
    uint32 reserved_11:20;            /**< \brief \internal Reserved */
    uint32 LCK:1;                     /**< \brief [31:31] Lock Status (rh) */
} Ifx_SCU_EVRSDCTRL4_Bits;

/** \brief  EVR Status Register */
typedef struct _Ifx_SCU_EVRSTAT_Bits
{
    uint32 EVR13:1;                   /**< \brief [0:0] EVR13 status (rh) */
    uint32 OV13:1;                    /**< \brief [1:1] EVR13 Regulator Over-voltage event flag (rh) */
    uint32 EVR33:1;                   /**< \brief [2:2] EVR33 status (rh) */
    uint32 OV33:1;                    /**< \brief [3:3] EVR33 Regulator Over-voltage event flag (rh) */
    uint32 OVSWD:1;                   /**< \brief [4:4] Supply Watchdog (SWD) Over-voltage event flag (rh) */
    uint32 UV13:1;                    /**< \brief [5:5] EVR13 Regulator Under-voltage event flag (rh) */
    uint32 UV33:1;                    /**< \brief [6:6] EVR33 Regulator Under-voltage event flag (rh) */
    uint32 UVSWD:1;                   /**< \brief [7:7] Supply Watchdog (SWD) Under-voltage event flag (rh) */
    uint32 EXTPASS13:1;               /**< \brief [8:8] External Pass Device for EVR13 (rh) */
    uint32 EXTPASS33:1;               /**< \brief [9:9] External Pass Device for EVR33 (rh) */
    uint32 BGPROK:1;                  /**< \brief [10:10] Primary Bandgap status (rh) */
    uint32 reserved_11:21;            /**< \brief \internal Reserved */
} Ifx_SCU_EVRSTAT_Bits;

/** \brief  EVR Trim Register */
typedef struct _Ifx_SCU_EVRTRIM_Bits
{
    uint32 EVR13TRIM:8;               /**< \brief [7:0] 1.3 V Regulator Voltage Trim Value (rw) */
    uint32 SDVOUTSEL:8;               /**< \brief [15:8] SD Regulator Voltage selection (rw) */
    uint32 reserved_16:14;            /**< \brief \internal Reserved */
    uint32 SLCK:1;                    /**< \brief [30:30] HSM Security Lock (rwh) */
    uint32 LCK:1;                     /**< \brief [31:31] Lock Status (rh) */
} Ifx_SCU_EVRTRIM_Bits;

/** \brief  EVR Under-voltage Configuration Register */
typedef struct _Ifx_SCU_EVRUVMON_Bits
{
    uint32 EVR13UVVAL:8;              /**< \brief [7:0] 1.3 V Regulator Under-voltage threshold (rw) */
    uint32 EVR33UVVAL:8;              /**< \brief [15:8] 3.3 V Regulator Under-voltage threshold (rw) */
    uint32 SWDUVVAL:8;                /**< \brief [23:16] Supply monitor (SWD) Under-voltage threshold value (rw) */
    uint32 reserved_24:6;             /**< \brief \internal Reserved */
    uint32 SLCK:1;                    /**< \brief [30:30] HSM Security Lock (rwh) */
    uint32 LCK:1;                     /**< \brief [31:31] Lock Status (rh) */
} Ifx_SCU_EVRUVMON_Bits;

/** \brief  External Clock Control Register */
typedef struct _Ifx_SCU_EXTCON_Bits
{
    uint32 EN0:1;                     /**< \brief [0:0] External Clock Enable for EXTCLK0 (rw) */
    uint32 reserved_1:1;              /**< \brief \internal Reserved */
    uint32 SEL0:4;                    /**< \brief [5:2] External Clock Select for EXTCLK0 (rw) */
    uint32 reserved_6:10;             /**< \brief \internal Reserved */
    uint32 EN1:1;                     /**< \brief [16:16] External Clock Enable for EXTCLK1 (rw) */
    uint32 NSEL:1;                    /**< \brief [17:17] Negation Selection (rw) */
    uint32 SEL1:4;                    /**< \brief [21:18] External Clock Select for EXTCLK1 (rw) */
    uint32 reserved_22:2;             /**< \brief \internal Reserved */
    uint32 DIV1:8;                    /**< \brief [31:24] External Clock Divider for EXTCLK1 (rw) */
} Ifx_SCU_EXTCON_Bits;

/** \brief  Fractional Divider Register */
typedef struct _Ifx_SCU_FDR_Bits
{
    uint32 STEP:10;                   /**< \brief [9:0] Step Value (rw) */
    uint32 reserved_10:4;             /**< \brief \internal Reserved */
    uint32 DM:2;                      /**< \brief [15:14] Divider Mode (rw) */
    uint32 RESULT:10;                 /**< \brief [25:16] Result Value (rh) */
    uint32 reserved_26:5;             /**< \brief \internal Reserved */
    uint32 DISCLK:1;                  /**< \brief [31:31] Disable Clock (rwh) */
} Ifx_SCU_FDR_Bits;

/** \brief  Flag Modification Register */
typedef struct _Ifx_SCU_FMR_Bits
{
    uint32 FS0:1;                     /**< \brief [0:0] Set Flag INTF0 for Channel 0 (w) */
    uint32 FS1:1;                     /**< \brief [1:1] Set Flag INTF1 for Channel 1 (w) */
    uint32 FS2:1;                     /**< \brief [2:2] Set Flag INTF2 for Channel 2 (w) */
    uint32 FS3:1;                     /**< \brief [3:3] Set Flag INTF3 for Channel 3 (w) */
    uint32 FS4:1;                     /**< \brief [4:4] Set Flag INTF4 for Channel 4 (w) */
    uint32 FS5:1;                     /**< \brief [5:5] Set Flag INTF5 for Channel 5 (w) */
    uint32 FS6:1;                     /**< \brief [6:6] Set Flag INTF6 for Channel 6 (w) */
    uint32 FS7:1;                     /**< \brief [7:7] Set Flag INTF7 for Channel 7 (w) */
    uint32 reserved_8:8;              /**< \brief \internal Reserved */
    uint32 FC0:1;                     /**< \brief [16:16] Clear Flag INTF0 for Channel 0 (w) */
    uint32 FC1:1;                     /**< \brief [17:17] Clear Flag INTF1 for Channel 1 (w) */
    uint32 FC2:1;                     /**< \brief [18:18] Clear Flag INTF2 for Channel 2 (w) */
    uint32 FC3:1;                     /**< \brief [19:19] Clear Flag INTF3 for Channel 3 (w) */
    uint32 FC4:1;                     /**< \brief [20:20] Clear Flag INTF4 for Channel 4 (w) */
    uint32 FC5:1;                     /**< \brief [21:21] Clear Flag INTF5 for Channel 5 (w) */
    uint32 FC6:1;                     /**< \brief [22:22] Clear Flag INTF6 for Channel 6 (w) */
    uint32 FC7:1;                     /**< \brief [23:23] Clear Flag INTF7 for Channel 7 (w) */
    uint32 reserved_24:8;             /**< \brief \internal Reserved */
} Ifx_SCU_FMR_Bits;

/** \brief  Identification Register */
typedef struct _Ifx_SCU_ID_Bits
{
    uint32 MODREV:8;                  /**< \brief [7:0] Module Revision Number (r) */
    uint32 MODTYPE:8;                 /**< \brief [15:8] Module Type (r) */
    uint32 MODNUMBER:16;              /**< \brief [31:16] Module Number Value (r) */
} Ifx_SCU_ID_Bits;

/** \brief  Flag Gating Register */
typedef struct _Ifx_SCU_IGCR_Bits
{
    uint32 IPEN00:1;                  /**< \brief [0:0] Flag Pattern Enable for Channel 0 (rw) */
    uint32 IPEN01:1;                  /**< \brief [1:1] Flag Pattern Enable for Channel 0 (rw) */
    uint32 IPEN02:1;                  /**< \brief [2:2] Flag Pattern Enable for Channel 0 (rw) */
    uint32 IPEN03:1;                  /**< \brief [3:3] Flag Pattern Enable for Channel 0 (rw) */
    uint32 IPEN04:1;                  /**< \brief [4:4] Flag Pattern Enable for Channel 0 (rw) */
    uint32 IPEN05:1;                  /**< \brief [5:5] Flag Pattern Enable for Channel 0 (rw) */
    uint32 IPEN06:1;                  /**< \brief [6:6] Flag Pattern Enable for Channel 0 (rw) */
    uint32 IPEN07:1;                  /**< \brief [7:7] Flag Pattern Enable for Channel 0 (rw) */
    uint32 reserved_8:5;              /**< \brief \internal Reserved */
    uint32 GEEN0:1;                   /**< \brief [13:13] Generate Event Enable 0 (rw) */
    uint32 IGP0:2;                    /**< \brief [15:14] Interrupt Gating Pattern 0 (rw) */
    uint32 IPEN10:1;                  /**< \brief [16:16] Interrupt Pattern Enable for Channel 1 (rw) */
    uint32 IPEN11:1;                  /**< \brief [17:17] Interrupt Pattern Enable for Channel 1 (rw) */
    uint32 IPEN12:1;                  /**< \brief [18:18] Interrupt Pattern Enable for Channel 1 (rw) */
    uint32 IPEN13:1;                  /**< \brief [19:19] Interrupt Pattern Enable for Channel 1 (rw) */
    uint32 IPEN14:1;                  /**< \brief [20:20] Interrupt Pattern Enable for Channel 1 (rw) */
    uint32 IPEN15:1;                  /**< \brief [21:21] Interrupt Pattern Enable for Channel 1 (rw) */
    uint32 IPEN16:1;                  /**< \brief [22:22] Interrupt Pattern Enable for Channel 1 (rw) */
    uint32 IPEN17:1;                  /**< \brief [23:23] Interrupt Pattern Enable for Channel 1 (rw) */
    uint32 reserved_24:5;             /**< \brief \internal Reserved */
    uint32 GEEN1:1;                   /**< \brief [29:29] Generate Event Enable 1 (rw) */
    uint32 IGP1:2;                    /**< \brief [31:30] Interrupt Gating Pattern 1 (rw) */
} Ifx_SCU_IGCR_Bits;

/** \brief  ESR Input Register */
typedef struct _Ifx_SCU_IN_Bits
{
    uint32 P0:1;                      /**< \brief [0:0] Input Bit 0 (rh) */
    uint32 P1:1;                      /**< \brief [1:1] Input Bit 1 (rh) */
    uint32 reserved_2:30;             /**< \brief \internal Reserved */
} Ifx_SCU_IN_Bits;

/** \brief  Input/Output Control Register */
typedef struct _Ifx_SCU_IOCR_Bits
{
    uint32 reserved_0:4;              /**< \brief \internal Reserved */
    uint32 PC0:4;                     /**< \brief [7:4] Control for ESR Pin x (rw) */
    uint32 reserved_8:4;              /**< \brief \internal Reserved */
    uint32 PC1:4;                     /**< \brief [15:12] Control for ESR Pin x (rw) */
    uint32 reserved_16:16;            /**< \brief \internal Reserved */
} Ifx_SCU_IOCR_Bits;

/** \brief  Logic BIST Control 0 Register */
typedef struct _Ifx_SCU_LBISTCTRL0_Bits
{
    uint32 LBISTREQ:1;                /**< \brief [0:0] LBIST Request (w) */
    uint32 LBISTREQP:1;               /**< \brief [1:1] LBIST Request Protection Bit (w) */
    uint32 PATTERNS:14;               /**< \brief [15:2] LBIST Pattern Number (rw) */
    uint32 reserved_16:16;            /**< \brief \internal Reserved */
} Ifx_SCU_LBISTCTRL0_Bits;

/** \brief  Logic BIST Control 1 Register */
typedef struct _Ifx_SCU_LBISTCTRL1_Bits
{
    uint32 SEED:23;                   /**< \brief [22:0] LBIST Seed (rw) */
    uint32 reserved_23:1;             /**< \brief \internal Reserved */
    uint32 SPLITSH:3;                 /**< \brief [26:24] LBIST Split-Shift Selection (rw) */
    uint32 BODY:1;                    /**< \brief [27:27] Body Application Indicator (rw) */
    uint32 LBISTFREQU:4;              /**< \brief [31:28] LBIST Frequency Selection (rw) */
} Ifx_SCU_LBISTCTRL1_Bits;

/** \brief  Logic BIST Control 2 Register */
typedef struct _Ifx_SCU_LBISTCTRL2_Bits
{
    uint32 SIGNATURE:24;              /**< \brief [23:0] LBIST Signature (rh) */
    uint32 reserved_24:7;             /**< \brief \internal Reserved */
    uint32 LBISTDONE:1;               /**< \brief [31:31] LBIST Execution Indicator (rh) */
} Ifx_SCU_LBISTCTRL2_Bits;

/** \brief  LCL CPU Control Register */
typedef struct _Ifx_SCU_LCLCON_Bits
{
    uint32 reserved_0:16;             /**< \brief \internal Reserved */
    uint32 LS:1;                      /**< \brief [16:16] Lockstep Mode Status (rh) */
    uint32 reserved_17:14;            /**< \brief \internal Reserved */
    uint32 LSEN:1;                    /**< \brief [31:31] Lockstep Enable (rw) */
} Ifx_SCU_LCLCON_Bits;

/** \brief  LCL Test Register */
typedef struct _Ifx_SCU_LCLTEST_Bits
{
    uint32 LCLT0:1;                   /**< \brief [0:0] LCL0 Lockstep Test (rwh) */
    uint32 LCLT1:1;                   /**< \brief [1:1] LCL1 Lockstep Test (rwh) */
    uint32 reserved_2:30;             /**< \brief \internal Reserved */
} Ifx_SCU_LCLTEST_Bits;

/** \brief  Manufacturer Identification Register */
typedef struct _Ifx_SCU_MANID_Bits
{
    uint32 DEPT:5;                    /**< \brief [4:0] Department Identification Number (r) */
    uint32 MANUF:11;                  /**< \brief [15:5] Manufacturer Identification Number (r) */
    uint32 reserved_16:16;            /**< \brief \internal Reserved */
} Ifx_SCU_MANID_Bits;

/** \brief  ESR Output Modification Register */
typedef struct _Ifx_SCU_OMR_Bits
{
    uint32 PS0:1;                     /**< \brief [0:0] ESR0 Pin Set Bit 0 (w) */
    uint32 PS1:1;                     /**< \brief [1:1] ESR1 Pin Set Bit 1 (w) */
    uint32 reserved_2:14;             /**< \brief \internal Reserved */
    uint32 PCL0:1;                    /**< \brief [16:16] ESR0 Pin Clear Bit 0 (w) */
    uint32 PCL1:1;                    /**< \brief [17:17] ESR1 Pin Clear Bit 1 (w) */
    uint32 reserved_18:14;            /**< \brief \internal Reserved */
} Ifx_SCU_OMR_Bits;

/** \brief  OSC Control Register */
typedef struct _Ifx_SCU_OSCCON_Bits
{
    uint32 reserved_0:1;              /**< \brief \internal Reserved */
    uint32 PLLLV:1;                   /**< \brief [1:1] Oscillator for PLL Valid Low Status Bit (rh) */
    uint32 OSCRES:1;                  /**< \brief [2:2] Oscillator Watchdog Reset (w) */
    uint32 GAINSEL:2;                 /**< \brief [4:3] Oscillator Gain Selection (rw) */
    uint32 MODE:2;                    /**< \brief [6:5] Oscillator Mode (rw) */
    uint32 SHBY:1;                    /**< \brief [7:7] Shaper Bypass (rw) */
    uint32 PLLHV:1;                   /**< \brief [8:8] Oscillator for PLL Valid High Status Bit (rh) */
    uint32 reserved_9:1;              /**< \brief \internal Reserved */
    uint32 X1D:1;                     /**< \brief [10:10] XTAL1 Data Value (rh) */
    uint32 X1DEN:1;                   /**< \brief [11:11] XTAL1 Data Enable (rw) */
    uint32 reserved_12:4;             /**< \brief \internal Reserved */
    uint32 OSCVAL:5;                  /**< \brief [20:16] OSC Frequency Value (rw) */
    uint32 reserved_21:2;             /**< \brief \internal Reserved */
    uint32 APREN:1;                   /**< \brief [23:23] Amplitude Regulation Enable (rw) */
    uint32 CAP0EN:1;                  /**< \brief [24:24] Capacitance 0 Enable (rw) */
    uint32 CAP1EN:1;                  /**< \brief [25:25] Capacitance 1 Enable (rw) */
    uint32 CAP2EN:1;                  /**< \brief [26:26] Capacitance 2 Enable (rw) */
    uint32 CAP3EN:1;                  /**< \brief [27:27] Capacitance 3 Enable (rw) */
    uint32 reserved_28:4;             /**< \brief \internal Reserved */
} Ifx_SCU_OSCCON_Bits;

/** \brief  ESR Output Register */
typedef struct _Ifx_SCU_OUT_Bits
{
    uint32 P0:1;                      /**< \brief [0:0] Output Bit 0 (rwh) */
    uint32 P1:1;                      /**< \brief [1:1] Output Bit 1 (rwh) */
    uint32 reserved_2:30;             /**< \brief \internal Reserved */
} Ifx_SCU_OUT_Bits;

/** \brief  Overlay Control Register */
typedef struct _Ifx_SCU_OVCCON_Bits
{
    uint32 CSEL0:1;                   /**< \brief [0:0] CPU Select 0 (w) */
    uint32 CSEL1:1;                   /**< \brief [1:1] CPU Select 1 (w) */
    uint32 CSEL2:1;                   /**< \brief [2:2] CPU Select 2 (w) */
    uint32 reserved_3:13;             /**< \brief \internal Reserved */
    uint32 OVSTRT:1;                  /**< \brief [16:16] Overlay Start (w) */
    uint32 OVSTP:1;                   /**< \brief [17:17] Overlay Stop (w) */
    uint32 DCINVAL:1;                 /**< \brief [18:18] Data Cache Invalidate (w) */
    uint32 reserved_19:5;             /**< \brief \internal Reserved */
    uint32 OVCONF:1;                  /**< \brief [24:24] Overlay Configured (rw) */
    uint32 POVCONF:1;                 /**< \brief [25:25] Write Protection for OVCONF (w) */
    uint32 reserved_26:6;             /**< \brief \internal Reserved */
} Ifx_SCU_OVCCON_Bits;

/** \brief  Overlay Enable Register */
typedef struct _Ifx_SCU_OVCENABLE_Bits
{
    uint32 OVEN0:1;                   /**< \brief [0:0] Overlay Enable 0 (rw) */
    uint32 OVEN1:1;                   /**< \brief [1:1] Overlay Enable 1 (rw) */
    uint32 OVEN2:1;                   /**< \brief [2:2] Overlay Enable 1 (rw) */
    uint32 reserved_3:29;             /**< \brief \internal Reserved */
} Ifx_SCU_OVCENABLE_Bits;

/** \brief  Pad Disable Control Register */
typedef struct _Ifx_SCU_PDISC_Bits
{
    uint32 PDIS0:1;                   /**< \brief [0:0] Pad Disable for ESR Pin 0 (rw) */
    uint32 PDIS1:1;                   /**< \brief [1:1] Pad Disable for ESR Pin 1 (rw) */
    uint32 reserved_2:30;             /**< \brief \internal Reserved */
} Ifx_SCU_PDISC_Bits;

/** \brief  ESR Pad Driver Mode Register */
typedef struct _Ifx_SCU_PDR_Bits
{
    uint32 PD0:3;                     /**< \brief [2:0] Pad Driver Mode for ESR Pins 0 and 1 (rw) */
    uint32 PL0:1;                     /**< \brief [3:3] Pad Level Selection for ESR Pins 0 and 1 (rw) */
    uint32 PD1:3;                     /**< \brief [6:4] Pad Driver Mode for ESR Pins 0 and 1 (rw) */
    uint32 PL1:1;                     /**< \brief [7:7] Pad Level Selection for ESR Pins 0 and 1 (rw) */
    uint32 reserved_8:24;             /**< \brief \internal Reserved */
} Ifx_SCU_PDR_Bits;

/** \brief  Pattern Detection Result Register */
typedef struct _Ifx_SCU_PDRR_Bits
{
    uint32 PDR0:1;                    /**< \brief [0:0] Pattern Detection Result of Channel 0 (rh) */
    uint32 PDR1:1;                    /**< \brief [1:1] Pattern Detection Result of Channel 1 (rh) */
    uint32 PDR2:1;                    /**< \brief [2:2] Pattern Detection Result of Channel 2 (rh) */
    uint32 PDR3:1;                    /**< \brief [3:3] Pattern Detection Result of Channel 3 (rh) */
    uint32 PDR4:1;                    /**< \brief [4:4] Pattern Detection Result of Channel 4 (rh) */
    uint32 PDR5:1;                    /**< \brief [5:5] Pattern Detection Result of Channel 5 (rh) */
    uint32 PDR6:1;                    /**< \brief [6:6] Pattern Detection Result of Channel 6 (rh) */
    uint32 PDR7:1;                    /**< \brief [7:7] Pattern Detection Result of Channel 7 (rh) */
    uint32 reserved_8:24;             /**< \brief \internal Reserved */
} Ifx_SCU_PDRR_Bits;

/** \brief  PLL Configuration 0 Register */
typedef struct _Ifx_SCU_PLLCON0_Bits
{
    uint32 VCOBYP:1;                  /**< \brief [0:0] VCO Bypass (rw) */
    uint32 VCOPWD:1;                  /**< \brief [1:1] VCO Power Saving Mode (rw) */
    uint32 MODEN:1;                   /**< \brief [2:2] Modulation Enable (rw) */
    uint32 reserved_3:1;              /**< \brief \internal Reserved */
    uint32 SETFINDIS:1;               /**< \brief [4:4] Set Status Bit PLLSTAT.FINDIS (w) */
    uint32 CLRFINDIS:1;               /**< \brief [5:5] Clear Status Bit PLLSTAT.FINDIS (w) */
    uint32 OSCDISCDIS:1;              /**< \brief [6:6] Oscillator Disconnect Disable (rw) */
    uint32 reserved_7:2;              /**< \brief \internal Reserved */
    uint32 NDIV:7;                    /**< \brief [15:9] N-Divider Value (rw) */
    uint32 PLLPWD:1;                  /**< \brief [16:16] PLL Power Saving Mode (rw) */
    uint32 reserved_17:1;             /**< \brief \internal Reserved */
    uint32 RESLD:1;                   /**< \brief [18:18] Restart VCO Lock Detection (w) */
    uint32 reserved_19:5;             /**< \brief \internal Reserved */
    uint32 PDIV:4;                    /**< \brief [27:24] P-Divider Value (rw) */
    uint32 reserved_28:4;             /**< \brief \internal Reserved */
} Ifx_SCU_PLLCON0_Bits;

/** \brief  PLL Configuration 1 Register */
typedef struct _Ifx_SCU_PLLCON1_Bits
{
    uint32 K2DIV:7;                   /**< \brief [6:0] K2-Divider Value (rw) */
    uint32 reserved_7:1;              /**< \brief \internal Reserved */
    uint32 K3DIV:7;                   /**< \brief [14:8] K3-Divider Value (rw) */
    uint32 reserved_15:1;             /**< \brief \internal Reserved */
    uint32 K1DIV:7;                   /**< \brief [22:16] K1-Divider Value (rw) */
    uint32 reserved_23:9;             /**< \brief \internal Reserved */
} Ifx_SCU_PLLCON1_Bits;

/** \brief  PLL Configuration 2 Register */
typedef struct _Ifx_SCU_PLLCON2_Bits
{
    uint32 MODCFG:16;                 /**< \brief [15:0] Modulation Configuration (rw) */
    uint32 reserved_16:16;            /**< \brief \internal Reserved */
} Ifx_SCU_PLLCON2_Bits;

/** \brief  PLL_ERAY Configuration 0 Register */
typedef struct _Ifx_SCU_PLLERAYCON0_Bits
{
    uint32 VCOBYP:1;                  /**< \brief [0:0] VCO Bypass (rw) */
    uint32 VCOPWD:1;                  /**< \brief [1:1] VCO Power Saving Mode (rw) */
    uint32 reserved_2:2;              /**< \brief \internal Reserved */
    uint32 SETFINDIS:1;               /**< \brief [4:4] Set Status Bit PLLERAYSTAT.FINDIS (w) */
    uint32 CLRFINDIS:1;               /**< \brief [5:5] Clear Status Bit PLLERAYSTAT.FINDIS (w) */
    uint32 OSCDISCDIS:1;              /**< \brief [6:6] Oscillator Disconnect Disable (rw) */
    uint32 reserved_7:2;              /**< \brief \internal Reserved */
    uint32 NDIV:5;                    /**< \brief [13:9] N-Divider Value (rw) */
    uint32 reserved_14:2;             /**< \brief \internal Reserved */
    uint32 PLLPWD:1;                  /**< \brief [16:16] PLL Power Saving Mode (rw) */
    uint32 reserved_17:1;             /**< \brief \internal Reserved */
    uint32 RESLD:1;                   /**< \brief [18:18] Restart VCO Lock Detection (w) */
    uint32 reserved_19:5;             /**< \brief \internal Reserved */
    uint32 PDIV:4;                    /**< \brief [27:24] P-Divider Value (rw) */
    uint32 reserved_28:4;             /**< \brief \internal Reserved */
} Ifx_SCU_PLLERAYCON0_Bits;

/** \brief  PLL_ERAY Configuration 1 Register */
typedef struct _Ifx_SCU_PLLERAYCON1_Bits
{
    uint32 K2DIV:7;                   /**< \brief [6:0] K2-Divider Value (rw) */
    uint32 reserved_7:1;              /**< \brief \internal Reserved */
    uint32 K3DIV:4;                   /**< \brief [11:8] K3-Divider Value (rw) */
    uint32 reserved_12:4;             /**< \brief \internal Reserved */
    uint32 K1DIV:7;                   /**< \brief [22:16] K1-Divider Value (rw) */
    uint32 reserved_23:9;             /**< \brief \internal Reserved */
} Ifx_SCU_PLLERAYCON1_Bits;

/** \brief  PLL_ERAY Status Register */
typedef struct _Ifx_SCU_PLLERAYSTAT_Bits
{
    uint32 VCOBYST:1;                 /**< \brief [0:0] VCO Bypass Status (rh) */
    uint32 PWDSTAT:1;                 /**< \brief [1:1] PLL_ERAY Power-saving Mode Status (rh) */
    uint32 VCOLOCK:1;                 /**< \brief [2:2] PLL VCO Lock Status (rh) */
    uint32 FINDIS:1;                  /**< \brief [3:3] Input Clock Disconnect Select Status (rh) */
    uint32 K1RDY:1;                   /**< \brief [4:4] K1 Divider Ready Status (rh) */
    uint32 K2RDY:1;                   /**< \brief [5:5] K2 Divider Ready Status (rh) */
    uint32 reserved_6:26;             /**< \brief \internal Reserved */
} Ifx_SCU_PLLERAYSTAT_Bits;

/** \brief  PLL Status Register */
typedef struct _Ifx_SCU_PLLSTAT_Bits
{
    uint32 VCOBYST:1;                 /**< \brief [0:0] VCO Bypass Status (rh) */
    uint32 reserved_1:1;              /**< \brief \internal Reserved */
    uint32 VCOLOCK:1;                 /**< \brief [2:2] PLL VCO Lock Status (rh) */
    uint32 FINDIS:1;                  /**< \brief [3:3] Input Clock Disconnect Select Status (rh) */
    uint32 K1RDY:1;                   /**< \brief [4:4] K1 Divider Ready Status (rh) */
    uint32 K2RDY:1;                   /**< \brief [5:5] K2 Divider Ready Status (rh) */
    uint32 reserved_6:1;              /**< \brief \internal Reserved */
    uint32 MODRUN:1;                  /**< \brief [7:7] Modulation Run (rh) */
    uint32 reserved_8:24;             /**< \brief \internal Reserved */
} Ifx_SCU_PLLSTAT_Bits;

/** \brief  Power Management Control and Status Register */
typedef struct _Ifx_SCU_PMCSR_Bits
{
    uint32 REQSLP:2;                  /**< \brief [1:0] Idle Mode and Sleep Mode Request (rwh) */
    uint32 SMUSLP:1;                  /**< \brief [2:2] SMU CPU Idle Request (rwh) */
    uint32 reserved_3:5;              /**< \brief \internal Reserved */
    uint32 PMST:3;                    /**< \brief [10:8] Power management Status (rh) */
    uint32 reserved_11:21;            /**< \brief \internal Reserved */
} Ifx_SCU_PMCSR_Bits;

/** \brief  Standby and Wake-up Control Register 0 */
typedef struct _Ifx_SCU_PMSWCR0_Bits
{
    uint32 reserved_0:1;              /**< \brief \internal Reserved */
    uint32 ESR1WKEN:1;                /**< \brief [1:1] ESR1 Wake-up enable from Standby (rw) */
    uint32 PINAWKEN:1;                /**< \brief [2:2] Pin A Wake-up enable from Standby (rw) */
    uint32 PINBWKEN:1;                /**< \brief [3:3] Pin B Wake-up enable from Standby (rw) */
    uint32 ESR0DFEN:1;                /**< \brief [4:4] Digital Filter Enable (rw) */
    uint32 ESR0EDCON:2;               /**< \brief [6:5] Edge Detection Control (rw) */
    uint32 ESR1DFEN:1;                /**< \brief [7:7] Digital Filter Enable (rw) */
    uint32 ESR1EDCON:2;               /**< \brief [9:8] Edge Detection Control (rw) */
    uint32 PINADFEN:1;                /**< \brief [10:10] Digital Filter Enable (rw) */
    uint32 PINAEDCON:2;               /**< \brief [12:11] Edge Detection Control (rw) */
    uint32 PINBDFEN:1;                /**< \brief [13:13] Digital Filter Enable (rw) */
    uint32 PINBEDCON:2;               /**< \brief [15:14] Edge Detection Control (rw) */
    uint32 reserved_16:1;             /**< \brief \internal Reserved */
    uint32 STBYRAMSEL:2;              /**< \brief [18:17] Standby RAM supply in Standby Mode (rw) */
    uint32 reserved_19:2;             /**< \brief \internal Reserved */
    uint32 TRISTEN:1;                 /**< \brief [21:21] Bit protection for Tristate request bit (TRISTREQ) (w) */
    uint32 TRISTREQ:1;                /**< \brief [22:22] Tristate enable (rw) */
    uint32 PORSTDF:1;                 /**< \brief [23:23] PORST Digital Filter enable (rw) */
    uint32 PWRWKEN:1;                 /**< \brief [24:24] Wake-up Enable on VEXT Supply ramp-up (rw) */
    uint32 DCDCSYNC:1;                /**< \brief [25:25] DC-DC Synchronisation Enable (rw) */
    uint32 BLNKFIL:3;                 /**< \brief [28:26] Blanking Filter delay for VEXT Supply Wake-up (rw) */
    uint32 ESR0TRIST:1;               /**< \brief [29:29] ESR0 Tristate enable (rw) */
    uint32 reserved_30:1;             /**< \brief \internal Reserved */
    uint32 LCK:1;                     /**< \brief [31:31] Lock Status (rh) */
} Ifx_SCU_PMSWCR0_Bits;

/** \brief  Standby and Wake-up Control Register 1 */
typedef struct _Ifx_SCU_PMSWCR1_Bits
{
    uint32 reserved_0:8;              /**< \brief \internal Reserved */
    uint32 CPUIDLSEL:3;               /**< \brief [10:8] CPU selection for Idle mode (rw) */
    uint32 reserved_11:1;             /**< \brief \internal Reserved */
    uint32 IRADIS:1;                  /**< \brief [12:12] Idle-Request-Acknowledge Sequence Disable (rw) */
    uint32 reserved_13:11;            /**< \brief \internal Reserved */
    uint32 CPUSEL:3;                  /**< \brief [26:24] CPU selection for Sleep and Standby mode (rw) */
    uint32 STBYEVEN:1;                /**< \brief [27:27] Standby Entry Event configuration enable (w) */
    uint32 STBYEV:3;                  /**< \brief [30:28] Standby Entry Event Configuration (rw) */
    uint32 reserved_31:1;             /**< \brief \internal Reserved */
} Ifx_SCU_PMSWCR1_Bits;

/** \brief  Standby and Wake-up Status Flag Register */
typedef struct _Ifx_SCU_PMSWSTAT_Bits
{
    uint32 reserved_0:2;              /**< \brief \internal Reserved */
    uint32 ESR1WKP:1;                 /**< \brief [2:2] ESR1 Wake-up flag (rh) */
    uint32 ESR1OVRUN:1;               /**< \brief [3:3] ESR1 Overrun status flag (rh) */
    uint32 PINAWKP:1;                 /**< \brief [4:4] Pin A (P14.1) Wake-up flag (rh) */
    uint32 PINAOVRUN:1;               /**< \brief [5:5] Pin A Overrun status flag (rh) */
    uint32 PINBWKP:1;                 /**< \brief [6:6] Pin B (P15.1) Wake-up flag (rh) */
    uint32 PINBOVRUN:1;               /**< \brief [7:7] Pin B Overrun status flag (rh) */
    uint32 PWRWKP:1;                  /**< \brief [8:8] Wake-up event on VEXT Supply ramp-up (rh) */
    uint32 PORSTDF:1;                 /**< \brief [9:9] PORST Digital Filter status (rh) */
    uint32 HWCFGEVR:3;                /**< \brief [12:10] EVR Hardware Configuration (rh) */
    uint32 STBYRAM:2;                 /**< \brief [14:13] Standby RAM Supply status (rh) */
    uint32 TRIST:1;                   /**< \brief [15:15] Pad Tristate / Pull-up status (rh) */
    uint32 reserved_16:4;             /**< \brief \internal Reserved */
    uint32 ESR1WKEN:1;                /**< \brief [20:20] ESR1 Wake-up enable status (rh) */
    uint32 PINAWKEN:1;                /**< \brief [21:21] Pin A Wake-up enable status (rh) */
    uint32 PINBWKEN:1;                /**< \brief [22:22] Pin B Wake-up enable status (rh) */
    uint32 PWRWKEN:1;                 /**< \brief [23:23] Wake-up Enable status on VEXT Supply ramp-up (rh) */
    uint32 BLNKFIL:3;                 /**< \brief [26:24] Blanking Filter Delay for VEXT Supply Wake-up (rh) */
    uint32 ESR0TRIST:1;               /**< \brief [27:27] ESR0 pin status during Standby (rh) */
    uint32 reserved_28:4;             /**< \brief \internal Reserved */
} Ifx_SCU_PMSWSTAT_Bits;

/** \brief  Standby and Wake-up Status Clear Register */
typedef struct _Ifx_SCU_PMSWSTATCLR_Bits
{
    uint32 reserved_0:2;              /**< \brief \internal Reserved */
    uint32 ESR1WKPCLR:1;              /**< \brief [2:2] ESR1 Wake-up indication flag clear (w) */
    uint32 ESR1OVRUNCLR:1;            /**< \brief [3:3] ESR1 Overrun status indication flag clear (w) */
    uint32 PINAWKPCLR:1;              /**< \brief [4:4] PINA Wake-up indication flag clear (w) */
    uint32 PINAOVRUNCLR:1;            /**< \brief [5:5] PINA Overrun status indication flag clear (w) */
    uint32 PINBWKPCLR:1;              /**< \brief [6:6] PINB Wake-up indication flag clear (w) */
    uint32 PINBOVRUNCLR:1;            /**< \brief [7:7] PINB Overrun status indication flag clear (w) */
    uint32 PWRWKPCLR:1;               /**< \brief [8:8] PWRWKP Wake-up indication flag clear (w) */
    uint32 reserved_9:23;             /**< \brief \internal Reserved */
} Ifx_SCU_PMSWSTATCLR_Bits;

/** \brief  Additional Reset Control Register */
typedef struct _Ifx_SCU_RSTCON2_Bits
{
    uint32 reserved_0:1;              /**< \brief \internal Reserved */
    uint32 CLRC:1;                    /**< \brief [1:1] Clear Cold Reset Status (w) */
    uint32 reserved_2:10;             /**< \brief \internal Reserved */
    uint32 CSS0:1;                    /**< \brief [12:12] CPU0 Safe State Reached (rh) */
    uint32 CSS1:1;                    /**< \brief [13:13] CPU1 Safe State Reached (rh) */
    uint32 CSS2:1;                    /**< \brief [14:14] CPU2 Safe State Reached (rh) */
    uint32 reserved_15:1;             /**< \brief \internal Reserved */
    uint32 USRINFO:16;                /**< \brief [31:16] User Information (rw) */
} Ifx_SCU_RSTCON2_Bits;

/** \brief  Reset Configuration Register */
typedef struct _Ifx_SCU_RSTCON_Bits
{
    uint32 ESR0:2;                    /**< \brief [1:0] ESR0 Reset Request Trigger Reset Configuration (rw) */
    uint32 ESR1:2;                    /**< \brief [3:2] ESR1 Reset Request Trigger Reset Configuration (rw) */
    uint32 reserved_4:2;              /**< \brief \internal Reserved */
    uint32 SMU:2;                     /**< \brief [7:6] SMU Reset Request Trigger Reset Configuration (rw) */
    uint32 SW:2;                      /**< \brief [9:8] SW Reset Request Trigger Reset Configuration (rw) */
    uint32 STM0:2;                    /**< \brief [11:10] STM0 Reset Request Trigger Reset Configuration (rw) */
    uint32 STM1:2;                    /**< \brief [13:12] STM1 Reset Request Trigger Reset Configuration (If Product has STM1) (rw) */
    uint32 STM2:2;                    /**< \brief [15:14] STM2 Reset Request Trigger Reset Configuration (If Product has STM2) (rw) */
    uint32 reserved_16:16;            /**< \brief \internal Reserved */
} Ifx_SCU_RSTCON_Bits;

/** \brief  Reset Status Register */
typedef struct _Ifx_SCU_RSTSTAT_Bits
{
    uint32 ESR0:1;                    /**< \brief [0:0] Reset Request Trigger Reset Status for ESR0 (rh) */
    uint32 ESR1:1;                    /**< \brief [1:1] Reset Request Trigger Reset Status for ESR1 (rh) */
    uint32 reserved_2:1;              /**< \brief \internal Reserved */
    uint32 SMU:1;                     /**< \brief [3:3] Reset Request Trigger Reset Status for SMU (rh) */
    uint32 SW:1;                      /**< \brief [4:4] Reset Request Trigger Reset Status for SW (rh) */
    uint32 STM0:1;                    /**< \brief [5:5] Reset Request Trigger Reset Status for STM0 Compare Match (rh) */
    uint32 STM1:1;                    /**< \brief [6:6] Reset Request Trigger Reset Status for STM1 Compare Match (If Product has STM1) (rh) */
    uint32 STM2:1;                    /**< \brief [7:7] Reset Request Trigger Reset Status for STM2 Compare Match (If Product has STM2) (rh) */
    uint32 reserved_8:8;              /**< \brief \internal Reserved */
    uint32 PORST:1;                   /**< \brief [16:16] Reset Request Trigger Reset Status for PORST (rh) */
    uint32 reserved_17:1;             /**< \brief \internal Reserved */
    uint32 CB0:1;                     /**< \brief [18:18] Reset Request Trigger Reset Status for Cerberus System Reset (rh) */
    uint32 CB1:1;                     /**< \brief [19:19] Reset Request Trigger Reset Status for Cerberus Debug Reset (rh) */
    uint32 CB3:1;                     /**< \brief [20:20] Reset Request Trigger Reset Status for Cerberus Application Reset (rh) */
    uint32 reserved_21:2;             /**< \brief \internal Reserved */
    uint32 EVR13:1;                   /**< \brief [23:23] Reset Request Trigger Reset Status for EVR13 (rh) */
    uint32 EVR33:1;                   /**< \brief [24:24] Reset Request Trigger Reset Status for EVR33 (rh) */
    uint32 SWD:1;                     /**< \brief [25:25] Reset Request Trigger Reset Status for Supply Watchdog (SWD) (rh) */
    uint32 reserved_26:2;             /**< \brief \internal Reserved */
    uint32 STBYR:1;                   /**< \brief [28:28] Reset Request Trigger Reset Status for Standby Regulator Watchdog (STBYR) (rh) */
    uint32 reserved_29:3;             /**< \brief \internal Reserved */
} Ifx_SCU_RSTSTAT_Bits;

/** \brief  Safety Heartbeat Register */
typedef struct _Ifx_SCU_SAFECON_Bits
{
    uint32 HBT:1;                     /**< \brief [0:0] Heartbeat (rw) */
    uint32 reserved_1:31;             /**< \brief \internal Reserved */
} Ifx_SCU_SAFECON_Bits;

/** \brief  Start-up Status Register */
typedef struct _Ifx_SCU_STSTAT_Bits
{
    uint32 HWCFG:8;                   /**< \brief [7:0] Hardware Configuration Setting (rh) */
    uint32 FTM:7;                     /**< \brief [14:8] Firmware Test Setting (rh) */
    uint32 MODE:1;                    /**< \brief [15:15] MODE (rh) */
    uint32 reserved_16:1;             /**< \brief \internal Reserved */
    uint32 LUDIS:1;                   /**< \brief [17:17] Latch Update Disable (rh) */
    uint32 reserved_18:1;             /**< \brief \internal Reserved */
    uint32 TRSTL:1;                   /**< \brief [19:19] TRSTL Status (rh) */
    uint32 SPDEN:1;                   /**< \brief [20:20] Single Pin DAP Mode Enable (rh) */
    uint32 reserved_21:3;             /**< \brief \internal Reserved */
    uint32 RAMINT:1;                  /**< \brief [24:24] RAM Content Security Integrity (rh) */
    uint32 reserved_25:7;             /**< \brief \internal Reserved */
} Ifx_SCU_STSTAT_Bits;

/** \brief  Software Reset Configuration Register */
typedef struct _Ifx_SCU_SWRSTCON_Bits
{
    uint32 reserved_0:1;              /**< \brief \internal Reserved */
    uint32 SWRSTREQ:1;                /**< \brief [1:1] Software Reset Request (w) */
    uint32 reserved_2:30;             /**< \brief \internal Reserved */
} Ifx_SCU_SWRSTCON_Bits;

/** \brief  System Control Register */
typedef struct _Ifx_SCU_SYSCON_Bits
{
    uint32 CCTRIG0:1;                 /**< \brief [0:0] Capture Compare Trigger 0 (rw) */
    uint32 reserved_1:1;              /**< \brief \internal Reserved */
    uint32 RAMINTM:2;                 /**< \brief [3:2] RAM Integrity Modify (w) */
    uint32 SETLUDIS:1;                /**< \brief [4:4] Set Latch Update Disable (w) */
    uint32 reserved_5:3;              /**< \brief \internal Reserved */
    uint32 DATM:1;                    /**< \brief [8:8] Disable Application Test Mode (ATM) (rw) */
    uint32 reserved_9:23;             /**< \brief \internal Reserved */
} Ifx_SCU_SYSCON_Bits;

/** \brief  Trap Clear Register */
typedef struct _Ifx_SCU_TRAPCLR_Bits
{
    uint32 ESR0T:1;                   /**< \brief [0:0] Clear Trap Request Flag ESR0T (w) */
    uint32 ESR1T:1;                   /**< \brief [1:1] Clear Trap Request Flag ESR1T (w) */
    uint32 reserved_2:1;              /**< \brief \internal Reserved */
    uint32 SMUT:1;                    /**< \brief [3:3] Clear Trap Request Flag SMUT (w) */
    uint32 reserved_4:28;             /**< \brief \internal Reserved */
} Ifx_SCU_TRAPCLR_Bits;

/** \brief  Trap Disable Register */
typedef struct _Ifx_SCU_TRAPDIS_Bits
{
    uint32 ESR0T:1;                   /**< \brief [0:0] Disable Trap Request ESR0T (rw) */
    uint32 ESR1T:1;                   /**< \brief [1:1] Disable Trap Request ESR1T (rw) */
    uint32 reserved_2:1;              /**< \brief \internal Reserved */
    uint32 SMUT:1;                    /**< \brief [3:3] Disable Trap Request SMUT (rw) */
    uint32 reserved_4:28;             /**< \brief \internal Reserved */
} Ifx_SCU_TRAPDIS_Bits;

/** \brief  Trap Set Register */
typedef struct _Ifx_SCU_TRAPSET_Bits
{
    uint32 ESR0T:1;                   /**< \brief [0:0] Set Trap Request Flag ESR0T (w) */
    uint32 ESR1T:1;                   /**< \brief [1:1] Set Trap Request Flag ESR1T (w) */
    uint32 reserved_2:1;              /**< \brief \internal Reserved */
    uint32 SMUT:1;                    /**< \brief [3:3] Set Trap Request Flag SMUT (w) */
    uint32 reserved_4:28;             /**< \brief \internal Reserved */
} Ifx_SCU_TRAPSET_Bits;

/** \brief  Trap Status Register */
typedef struct _Ifx_SCU_TRAPSTAT_Bits
{
    uint32 ESR0T:1;                   /**< \brief [0:0] ESR0 Trap Request Flag (rh) */
    uint32 ESR1T:1;                   /**< \brief [1:1] ESR1 Trap Request Flag (rh) */
    uint32 reserved_2:1;              /**< \brief \internal Reserved */
    uint32 SMUT:1;                    /**< \brief [3:3] SMU Alarm Trap Request Flag (rh) */
    uint32 reserved_4:28;             /**< \brief \internal Reserved */
} Ifx_SCU_TRAPSTAT_Bits;

/** \brief  CPU WDT Control Register 0 */
typedef struct _Ifx_SCU_WDTCPU_CON0_Bits
{
    Ifx_Strict_32Bit ENDINIT:1;                 /**< \brief [0:0] End-of-Initialization Control Bit (rwh) */
    Ifx_Strict_32Bit LCK:1;                     /**< \brief [1:1] Lock Bit to Control Access to WDTxCON0 (rwh) */
    Ifx_Strict_32Bit PW:14;                     /**< \brief [15:2] User-Definable Password Field for Access to WDTxCON0 (rwh) */
    Ifx_Strict_32Bit REL:16;                    /**< \brief [31:16] Reload Value for the WDT (also Time Check Value) (rw) */
} Ifx_SCU_WDTCPU_CON0_Bits;

/** \brief  CPU WDT Control Register 1 */
typedef struct _Ifx_SCU_WDTCPU_CON1_Bits
{
    uint32 reserved_0:2;              /**< \brief \internal Reserved */
    uint32 IR0:1;                     /**< \brief [2:2] Input Frequency Request Control (rw) */
    uint32 DR:1;                      /**< \brief [3:3] Disable Request Control Bit (rw) */
    uint32 reserved_4:1;              /**< \brief \internal Reserved */
    uint32 IR1:1;                     /**< \brief [5:5] Input Frequency Request Control (rw) */
    uint32 UR:1;                      /**< \brief [6:6] Unlock Restriction Request Control Bit (rw) */
    uint32 PAR:1;                     /**< \brief [7:7] Password Auto-sequence Request Bit (rw) */
    uint32 TCR:1;                     /**< \brief [8:8] Counter Check Request Bit (rw) */
    uint32 TCTR:7;                    /**< \brief [15:9] Timer Check Tolerance Request (rw) */
    uint32 reserved_16:16;            /**< \brief \internal Reserved */
} Ifx_SCU_WDTCPU_CON1_Bits;

/** \brief  CPU WDT Status Register */
typedef struct _Ifx_SCU_WDTCPU_SR_Bits
{
    uint32 AE:1;                      /**< \brief [0:0] Watchdog Access Error Status Flag (rh) */
    uint32 OE:1;                      /**< \brief [1:1] Watchdog Overflow Error Status Flag (rh) */
    uint32 IS0:1;                     /**< \brief [2:2] Watchdog Input Clock Status (rh) */
    uint32 DS:1;                      /**< \brief [3:3] Watchdog Enable/Disable Status Flag (rh) */
    uint32 TO:1;                      /**< \brief [4:4] Watchdog Time-Out Mode Flag (rh) */
    uint32 IS1:1;                     /**< \brief [5:5] Watchdog Input Clock Status (rh) */
    uint32 US:1;                      /**< \brief [6:6] SMU Unlock Restriction Status Flag (rh) */
    uint32 PAS:1;                     /**< \brief [7:7] Password Auto-sequence Status Flag (rh) */
    uint32 TCS:1;                     /**< \brief [8:8] Timer Check Status Flag (rh) */
    uint32 TCT:7;                     /**< \brief [15:9] Timer Check Tolerance (rh) */
    uint32 TIM:16;                    /**< \brief [31:16] Timer Value (rh) */
} Ifx_SCU_WDTCPU_SR_Bits;

/** \brief  Safety WDT Control Register 0 */
typedef struct _Ifx_SCU_WDTS_CON0_Bits
{
    Ifx_Strict_32Bit ENDINIT:1;                 /**< \brief [0:0] End-of-Initialization Control Bit (rwh) */
    Ifx_Strict_32Bit LCK:1;                     /**< \brief [1:1] Lock Bit to Control Access to WDTxCON0 (rwh) */
    Ifx_Strict_32Bit PW:14;                     /**< \brief [15:2] User-Definable Password Field for Access to WDTxCON0 (rwh) */
    Ifx_Strict_32Bit REL:16;                    /**< \brief [31:16] Reload Value for the WDT (also Time Check Value) (rw) */
} Ifx_SCU_WDTS_CON0_Bits;

/** \brief  Safety WDT Control Register 1 */
typedef struct _Ifx_SCU_WDTS_CON1_Bits
{
    uint32 CLRIRF:1;                  /**< \brief [0:0] Clear Internal Reset Flag (rwh) */
    uint32 reserved_1:1;              /**< \brief \internal Reserved */
    uint32 IR0:1;                     /**< \brief [2:2] Input Frequency Request Control (rw) */
    uint32 DR:1;                      /**< \brief [3:3] Disable Request Control Bit (rw) */
    uint32 reserved_4:1;              /**< \brief \internal Reserved */
    uint32 IR1:1;                     /**< \brief [5:5] Input Frequency Request Control (rw) */
    uint32 UR:1;                      /**< \brief [6:6] Unlock Restriction Request Control Bit (rw) */
    uint32 PAR:1;                     /**< \brief [7:7] Password Auto-sequence Request Bit (rw) */
    uint32 TCR:1;                     /**< \brief [8:8] Counter Check Request Bit (rw) */
    uint32 TCTR:7;                    /**< \brief [15:9] Timer Check Tolerance Request (rw) */
    uint32 reserved_16:16;            /**< \brief \internal Reserved */
} Ifx_SCU_WDTS_CON1_Bits;

/** \brief  Safety WDT Status Register */
typedef struct _Ifx_SCU_WDTS_SR_Bits
{
    uint32 AE:1;                      /**< \brief [0:0] Watchdog Access Error Status Flag (rh) */
    uint32 OE:1;                      /**< \brief [1:1] Watchdog Overflow Error Status Flag (rh) */
    uint32 IS0:1;                     /**< \brief [2:2] Watchdog Input Clock Status (rh) */
    uint32 DS:1;                      /**< \brief [3:3] Watchdog Enable/Disable Status Flag (rh) */
    uint32 TO:1;                      /**< \brief [4:4] Watchdog Time-Out Mode Flag (rh) */
    uint32 IS1:1;                     /**< \brief [5:5] Watchdog Input Clock Status (rh) */
    uint32 US:1;                      /**< \brief [6:6] SMU Unlock Restriction Status Flag (rh) */
    uint32 PAS:1;                     /**< \brief [7:7] Password Auto-sequence Status Flag (rh) */
    uint32 TCS:1;                     /**< \brief [8:8] Timer Check Status Flag (rh) */
    uint32 TCT:7;                     /**< \brief [15:9] Timer Check Tolerance (rh) */
    uint32 TIM:16;                    /**< \brief [31:16] Timer Value (rh) */
} Ifx_SCU_WDTS_SR_Bits;
/** \}  */
/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxLld_Scu_union
 * \{  */

/** \brief  Access Enable Register 0 */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_ACCEN0_Bits B;                  /**< \brief Bitfield access */
} Ifx_SCU_ACCEN0;

/** \brief  Access Enable Register 1 */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_ACCEN1_Bits B;                  /**< \brief Bitfield access */
} Ifx_SCU_ACCEN1;

/** \brief  Application Reset Disable Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_ARSTDIS_Bits B;                 /**< \brief Bitfield access */
} Ifx_SCU_ARSTDIS;

/** \brief  CCU Clock Control Register 0 */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_CCUCON0_Bits B;                 /**< \brief Bitfield access */
} Ifx_SCU_CCUCON0;

/** \brief  CCU Clock Control Register 1 */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_CCUCON1_Bits B;                 /**< \brief Bitfield access */
} Ifx_SCU_CCUCON1;

/** \brief  CCU Clock Control Register 2 */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_CCUCON2_Bits B;                 /**< \brief Bitfield access */
} Ifx_SCU_CCUCON2;

/** \brief  CCU Clock Control Register 3 */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_CCUCON3_Bits B;                 /**< \brief Bitfield access */
} Ifx_SCU_CCUCON3;

/** \brief  CCU Clock Control Register 4 */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_CCUCON4_Bits B;                 /**< \brief Bitfield access */
} Ifx_SCU_CCUCON4;

/** \brief  CCU Clock Control Register 5 */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_CCUCON5_Bits B;                 /**< \brief Bitfield access */
} Ifx_SCU_CCUCON5;

/** \brief  CCU Clock Control Register 6 */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_CCUCON6_Bits B;                 /**< \brief Bitfield access */
} Ifx_SCU_CCUCON6;

/** \brief  CCU Clock Control Register 7 */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_CCUCON7_Bits B;                 /**< \brief Bitfield access */
} Ifx_SCU_CCUCON7;

/** \brief  CCU Clock Control Register 8 */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_CCUCON8_Bits B;                 /**< \brief Bitfield access */
} Ifx_SCU_CCUCON8;

/** \brief  Chip Identification Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_CHIPID_Bits B;                  /**< \brief Bitfield access */
} Ifx_SCU_CHIPID;

/** \brief  Die Temperature Sensor Control Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_DTSCON_Bits B;                  /**< \brief Bitfield access */
} Ifx_SCU_DTSCON;

/** \brief  Die Temperature Sensor Limit Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_DTSLIM_Bits B;                  /**< \brief Bitfield access */
} Ifx_SCU_DTSLIM;

/** \brief  Die Temperature Sensor Status Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_DTSSTAT_Bits B;                 /**< \brief Bitfield access */
} Ifx_SCU_DTSSTAT;

/** \brief  External Input Channel Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_EICR_Bits B;                    /**< \brief Bitfield access */
} Ifx_SCU_EICR;

/** \brief  External Input Flag Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_EIFR_Bits B;                    /**< \brief Bitfield access */
} Ifx_SCU_EIFR;

/** \brief  Emergency Stop Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_EMSR_Bits B;                    /**< \brief Bitfield access */
} Ifx_SCU_EMSR;

/** \brief  ESR Input Configuration Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_ESRCFG_Bits B;                  /**< \brief Bitfield access */
} Ifx_SCU_ESRCFG;

/** \brief  ESR Output Configuration Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_ESROCFG_Bits B;                 /**< \brief Bitfield access */
} Ifx_SCU_ESROCFG;

/** \brief  EVR13 Control Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_EVR13CON_Bits B;                /**< \brief Bitfield access */
} Ifx_SCU_EVR13CON;

/** \brief  EVR33 Control Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_EVR33CON_Bits B;                /**< \brief Bitfield access */
} Ifx_SCU_EVR33CON;

/** \brief  EVR ADC Status Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_EVRADCSTAT_Bits B;              /**< \brief Bitfield access */
} Ifx_SCU_EVRADCSTAT;

/** \brief  EVR Status Register for Voltage Scaling */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_EVRDVSTAT_Bits B;               /**< \brief Bitfield access */
} Ifx_SCU_EVRDVSTAT;

/** \brief  EVR Monitor Control Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_EVRMONCTRL_Bits B;              /**< \brief Bitfield access */
} Ifx_SCU_EVRMONCTRL;

/** \brief  EVR Over-voltage Configuration Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_EVROVMON_Bits B;                /**< \brief Bitfield access */
} Ifx_SCU_EVROVMON;

/** \brief  EVR Reset Control Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_EVRRSTCON_Bits B;               /**< \brief Bitfield access */
} Ifx_SCU_EVRRSTCON;

/** \brief  EVR13 SD Coefficient Register 1 */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_EVRSDCOEFF1_Bits B;             /**< \brief Bitfield access */
} Ifx_SCU_EVRSDCOEFF1;

/** \brief  EVR13 SD Coefficient Register 2 */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_EVRSDCOEFF2_Bits B;             /**< \brief Bitfield access */
} Ifx_SCU_EVRSDCOEFF2;

/** \brief  EVR13 SD Coefficient Register 3 */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_EVRSDCOEFF3_Bits B;             /**< \brief Bitfield access */
} Ifx_SCU_EVRSDCOEFF3;

/** \brief  EVR13 SD Coefficient Register 4 */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_EVRSDCOEFF4_Bits B;             /**< \brief Bitfield access */
} Ifx_SCU_EVRSDCOEFF4;

/** \brief  EVR13 SD Coefficient Register 5 */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_EVRSDCOEFF5_Bits B;             /**< \brief Bitfield access */
} Ifx_SCU_EVRSDCOEFF5;

/** \brief  EVR13 SD Coefficient Register 6 */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_EVRSDCOEFF6_Bits B;             /**< \brief Bitfield access */
} Ifx_SCU_EVRSDCOEFF6;

/** \brief  EVR13 SD Control Register 1 */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_EVRSDCTRL1_Bits B;              /**< \brief Bitfield access */
} Ifx_SCU_EVRSDCTRL1;

/** \brief  EVR13 SD Control Register 2 */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_EVRSDCTRL2_Bits B;              /**< \brief Bitfield access */
} Ifx_SCU_EVRSDCTRL2;

/** \brief  EVR13 SD Control Register 3 */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_EVRSDCTRL3_Bits B;              /**< \brief Bitfield access */
} Ifx_SCU_EVRSDCTRL3;

/** \brief  EVR13 SD Control Register 4 */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_EVRSDCTRL4_Bits B;              /**< \brief Bitfield access */
} Ifx_SCU_EVRSDCTRL4;

/** \brief  EVR Status Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_EVRSTAT_Bits B;                 /**< \brief Bitfield access */
} Ifx_SCU_EVRSTAT;

/** \brief  EVR Trim Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_EVRTRIM_Bits B;                 /**< \brief Bitfield access */
} Ifx_SCU_EVRTRIM;

/** \brief  EVR Under-voltage Configuration Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_EVRUVMON_Bits B;                /**< \brief Bitfield access */
} Ifx_SCU_EVRUVMON;

/** \brief  External Clock Control Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_EXTCON_Bits B;                  /**< \brief Bitfield access */
} Ifx_SCU_EXTCON;

/** \brief  Fractional Divider Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_FDR_Bits B;                     /**< \brief Bitfield access */
} Ifx_SCU_FDR;

/** \brief  Flag Modification Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_FMR_Bits B;                     /**< \brief Bitfield access */
} Ifx_SCU_FMR;

/** \brief  Identification Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_ID_Bits B;                      /**< \brief Bitfield access */
} Ifx_SCU_ID;

/** \brief  Flag Gating Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_IGCR_Bits B;                    /**< \brief Bitfield access */
} Ifx_SCU_IGCR;

/** \brief  ESR Input Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_IN_Bits B;                      /**< \brief Bitfield access */
} Ifx_SCU_IN;

/** \brief  Input/Output Control Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_IOCR_Bits B;                    /**< \brief Bitfield access */
} Ifx_SCU_IOCR;

/** \brief  Logic BIST Control 0 Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_LBISTCTRL0_Bits B;              /**< \brief Bitfield access */
} Ifx_SCU_LBISTCTRL0;

/** \brief  Logic BIST Control 1 Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_LBISTCTRL1_Bits B;              /**< \brief Bitfield access */
} Ifx_SCU_LBISTCTRL1;

/** \brief  Logic BIST Control 2 Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_LBISTCTRL2_Bits B;              /**< \brief Bitfield access */
} Ifx_SCU_LBISTCTRL2;

/** \brief  LCL CPU Control Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_LCLCON_Bits B;                  /**< \brief Bitfield access */
} Ifx_SCU_LCLCON;

/** \brief  LCL Test Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_LCLTEST_Bits B;                 /**< \brief Bitfield access */
} Ifx_SCU_LCLTEST;

/** \brief  Manufacturer Identification Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_MANID_Bits B;                   /**< \brief Bitfield access */
} Ifx_SCU_MANID;

/** \brief  ESR Output Modification Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_OMR_Bits B;                     /**< \brief Bitfield access */
} Ifx_SCU_OMR;

/** \brief  OSC Control Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_OSCCON_Bits B;                  /**< \brief Bitfield access */
} Ifx_SCU_OSCCON;

/** \brief  ESR Output Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_OUT_Bits B;                     /**< \brief Bitfield access */
} Ifx_SCU_OUT;

/** \brief  Overlay Control Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_OVCCON_Bits B;                  /**< \brief Bitfield access */
} Ifx_SCU_OVCCON;

/** \brief  Overlay Enable Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_OVCENABLE_Bits B;               /**< \brief Bitfield access */
} Ifx_SCU_OVCENABLE;

/** \brief  Pad Disable Control Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_PDISC_Bits B;                   /**< \brief Bitfield access */
} Ifx_SCU_PDISC;

/** \brief  ESR Pad Driver Mode Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_PDR_Bits B;                     /**< \brief Bitfield access */
} Ifx_SCU_PDR;

/** \brief  Pattern Detection Result Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_PDRR_Bits B;                    /**< \brief Bitfield access */
} Ifx_SCU_PDRR;

/** \brief  PLL Configuration 0 Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_PLLCON0_Bits B;                 /**< \brief Bitfield access */
} Ifx_SCU_PLLCON0;

/** \brief  PLL Configuration 1 Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_PLLCON1_Bits B;                 /**< \brief Bitfield access */
} Ifx_SCU_PLLCON1;

/** \brief  PLL Configuration 2 Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_PLLCON2_Bits B;                 /**< \brief Bitfield access */
} Ifx_SCU_PLLCON2;

/** \brief  PLL_ERAY Configuration 0 Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_PLLERAYCON0_Bits B;             /**< \brief Bitfield access */
} Ifx_SCU_PLLERAYCON0;

/** \brief  PLL_ERAY Configuration 1 Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_PLLERAYCON1_Bits B;             /**< \brief Bitfield access */
} Ifx_SCU_PLLERAYCON1;

/** \brief  PLL_ERAY Status Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_PLLERAYSTAT_Bits B;             /**< \brief Bitfield access */
} Ifx_SCU_PLLERAYSTAT;

/** \brief  PLL Status Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_PLLSTAT_Bits B;                 /**< \brief Bitfield access */
} Ifx_SCU_PLLSTAT;

/** \brief  Power Management Control and Status Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_PMCSR_Bits B;                   /**< \brief Bitfield access */
} Ifx_SCU_PMCSR;

/** \brief  Standby and Wake-up Control Register 0 */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_PMSWCR0_Bits B;                 /**< \brief Bitfield access */
} Ifx_SCU_PMSWCR0;

/** \brief  Standby and Wake-up Control Register 1 */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_PMSWCR1_Bits B;                 /**< \brief Bitfield access */
} Ifx_SCU_PMSWCR1;

/** \brief  Standby and Wake-up Status Flag Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_PMSWSTAT_Bits B;                /**< \brief Bitfield access */
} Ifx_SCU_PMSWSTAT;

/** \brief  Standby and Wake-up Status Clear Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_PMSWSTATCLR_Bits B;             /**< \brief Bitfield access */
} Ifx_SCU_PMSWSTATCLR;

/** \brief  Reset Configuration Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_RSTCON_Bits B;                  /**< \brief Bitfield access */
} Ifx_SCU_RSTCON;

/** \brief  Additional Reset Control Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_RSTCON2_Bits B;                 /**< \brief Bitfield access */
} Ifx_SCU_RSTCON2;

/** \brief  Reset Status Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_RSTSTAT_Bits B;                 /**< \brief Bitfield access */
} Ifx_SCU_RSTSTAT;

/** \brief  Safety Heartbeat Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_SAFECON_Bits B;                 /**< \brief Bitfield access */
} Ifx_SCU_SAFECON;

/** \brief  Start-up Status Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_STSTAT_Bits B;                  /**< \brief Bitfield access */
} Ifx_SCU_STSTAT;

/** \brief  Software Reset Configuration Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_SWRSTCON_Bits B;                /**< \brief Bitfield access */
} Ifx_SCU_SWRSTCON;

/** \brief  System Control Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_SYSCON_Bits B;                  /**< \brief Bitfield access */
} Ifx_SCU_SYSCON;

/** \brief  Trap Clear Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_TRAPCLR_Bits B;                 /**< \brief Bitfield access */
} Ifx_SCU_TRAPCLR;

/** \brief  Trap Disable Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_TRAPDIS_Bits B;                 /**< \brief Bitfield access */
} Ifx_SCU_TRAPDIS;

/** \brief  Trap Set Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_TRAPSET_Bits B;                 /**< \brief Bitfield access */
} Ifx_SCU_TRAPSET;

/** \brief  Trap Status Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_TRAPSTAT_Bits B;                /**< \brief Bitfield access */
} Ifx_SCU_TRAPSTAT;

/** \brief  CPU WDT Control Register 0 */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_WDTCPU_CON0_Bits B;             /**< \brief Bitfield access */
} Ifx_SCU_WDTCPU_CON0;

/** \brief  CPU WDT Control Register 1 */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_WDTCPU_CON1_Bits B;             /**< \brief Bitfield access */
} Ifx_SCU_WDTCPU_CON1;

/** \brief  CPU WDT Status Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_WDTCPU_SR_Bits B;               /**< \brief Bitfield access */
} Ifx_SCU_WDTCPU_SR;

/** \brief  Safety WDT Control Register 0 */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_WDTS_CON0_Bits B;               /**< \brief Bitfield access */
} Ifx_SCU_WDTS_CON0;

/** \brief  Safety WDT Control Register 1 */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_WDTS_CON1_Bits B;               /**< \brief Bitfield access */
} Ifx_SCU_WDTS_CON1;

/** \brief  Safety WDT Status Register */
typedef union
{
    uint32 U;                         /**< \brief Unsigned access */
    sint32 I;                           /**< \brief Signed access */
    Ifx_SCU_WDTS_SR_Bits B;                 /**< \brief Bitfield access */
} Ifx_SCU_WDTS_SR;
/** \}  */
/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxLld_Scu_struct
 * \{  */
/******************************************************************************/
/** \name Object L1
 * \{  */

/** \brief  CPU watchdog */
typedef volatile struct _Ifx_SCU_WDTCPU
{
    Ifx_SCU_WDTCPU_CON0 CON0;               /**< \brief 0, CPU WDT Control Register 0 */
    Ifx_SCU_WDTCPU_CON1 CON1;               /**< \brief 4, CPU WDT Control Register 1 */
    Ifx_SCU_WDTCPU_SR SR;                   /**< \brief 8, CPU WDT Status Register */
} Ifx_SCU_WDTCPU;

/** \brief  Safety watchdog */
typedef volatile struct _Ifx_SCU_WDTS
{
    Ifx_SCU_WDTS_CON0 CON0;                 /**< \brief 0, Safety WDT Control Register 0 */
    Ifx_SCU_WDTS_CON1 CON1;                 /**< \brief 4, Safety WDT Control Register 1 */
    Ifx_SCU_WDTS_SR SR;                     /**< \brief 8, Safety WDT Status Register */
} Ifx_SCU_WDTS;
/** \}  */
/******************************************************************************/
/** \}  */
/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxLld_Scu_struct
 * \{  */
/******************************************************************************/
/** \name Object L0
 * \{  */

/** \brief  SCU object */
typedef volatile struct _Ifx_SCU
{
    unsigned char reserved_0[8];            /**< \brief 0, \internal Reserved */
    Ifx_SCU_ID ID;                          /**< \brief 8, Identification Register */
    unsigned char reserved_C[4];            /**< \brief C, \internal Reserved */
    Ifx_SCU_OSCCON OSCCON;                  /**< \brief 10, OSC Control Register */
    Ifx_SCU_PLLSTAT PLLSTAT;                /**< \brief 14, PLL Status Register */
    Ifx_SCU_PLLCON0 PLLCON0;                /**< \brief 18, PLL Configuration 0 Register */
    Ifx_SCU_PLLCON1 PLLCON1;                /**< \brief 1C, PLL Configuration 1 Register */
    Ifx_SCU_PLLCON2 PLLCON2;                /**< \brief 20, PLL Configuration 2 Register */
    Ifx_SCU_PLLERAYSTAT PLLERAYSTAT;        /**< \brief 24, PLL_ERAY Status Register */
    Ifx_SCU_PLLERAYCON0 PLLERAYCON0;        /**< \brief 28, PLL_ERAY Configuration 0 Register */
    Ifx_SCU_PLLERAYCON1 PLLERAYCON1;        /**< \brief 2C, PLL_ERAY Configuration 1 Register */
    Ifx_SCU_CCUCON0 CCUCON0;                /**< \brief 30, CCU Clock Control Register 0 */
    Ifx_SCU_CCUCON1 CCUCON1;                /**< \brief 34, CCU Clock Control Register 1 */
    Ifx_SCU_FDR FDR;                        /**< \brief 38, Fractional Divider Register */
    Ifx_SCU_EXTCON EXTCON;                  /**< \brief 3C, External Clock Control Register */
    Ifx_SCU_CCUCON2 CCUCON2;                /**< \brief 40, CCU Clock Control Register 2 */
    Ifx_SCU_CCUCON3 CCUCON3;                /**< \brief 44, CCU Clock Control Register 3 */
    Ifx_SCU_CCUCON4 CCUCON4;                /**< \brief 48, CCU Clock Control Register 4 */
    Ifx_SCU_CCUCON5 CCUCON5;                /**< \brief 4C, CCU Clock Control Register 5 */
    Ifx_SCU_RSTSTAT RSTSTAT;                /**< \brief 50, Reset Status Register */
    unsigned char reserved_54[4];           /**< \brief 54, \internal Reserved */
    Ifx_SCU_RSTCON RSTCON;                  /**< \brief 58, Reset Configuration Register */
    Ifx_SCU_ARSTDIS ARSTDIS;                /**< \brief 5C, Application Reset Disable Register */
    Ifx_SCU_SWRSTCON SWRSTCON;              /**< \brief 60, Software Reset Configuration Register */
    Ifx_SCU_RSTCON2 RSTCON2;                /**< \brief 64, Additional Reset Control Register */
    unsigned char reserved_68[4];           /**< \brief 68, \internal Reserved */
    Ifx_SCU_EVRRSTCON EVRRSTCON;            /**< \brief 6C, EVR Reset Control Register */
    Ifx_SCU_ESRCFG ESRCFG[2];               /**< \brief 70, ESR Input Configuration Register */
    Ifx_SCU_ESROCFG ESROCFG;                /**< \brief 78, ESR Output Configuration Register */
    Ifx_SCU_SYSCON SYSCON;                  /**< \brief 7C, System Control Register */
    Ifx_SCU_CCUCON6 CCUCON6;                /**< \brief 80, CCU Clock Control Register 6 */
    Ifx_SCU_CCUCON7 CCUCON7;                /**< \brief 84, CCU Clock Control Register 7 */
    Ifx_SCU_CCUCON8 CCUCON8;                /**< \brief 88, CCU Clock Control Register 8 */
    unsigned char reserved_8C[16];          /**< \brief 8C, \internal Reserved */
    Ifx_SCU_PDR PDR;                        /**< \brief 9C, ESR Pad Driver Mode Register */
    Ifx_SCU_IOCR IOCR;                      /**< \brief A0, Input/Output Control Register */
    Ifx_SCU_OUT OUT;                        /**< \brief A4, ESR Output Register */
    Ifx_SCU_OMR OMR;                        /**< \brief A8, ESR Output Modification Register */
    Ifx_SCU_IN IN;                          /**< \brief AC, ESR Input Register */
    Ifx_SCU_EVRSTAT EVRSTAT;                /**< \brief B0, EVR Status Register */
    Ifx_SCU_EVRDVSTAT EVRDVSTAT;            /**< \brief B4, EVR Status Register for Voltage Scaling */
    Ifx_SCU_EVR13CON EVR13CON;              /**< \brief B8, EVR13 Control Register */
    Ifx_SCU_EVR33CON EVR33CON;              /**< \brief BC, EVR33 Control Register */
    Ifx_SCU_STSTAT STSTAT;                  /**< \brief C0, Start-up Status Register */
    unsigned char reserved_C4[4];           /**< \brief C4, \internal Reserved */
    Ifx_SCU_PMSWCR0 PMSWCR0;                /**< \brief C8, Standby and Wake-up Control Register 0 */
    Ifx_SCU_PMSWSTAT PMSWSTAT;              /**< \brief CC, Standby and Wake-up Status Flag Register */
    Ifx_SCU_PMSWSTATCLR PMSWSTATCLR;        /**< \brief D0, Standby and Wake-up Status Clear Register */
    Ifx_SCU_PMCSR PMCSR[3];                 /**< \brief D4, Power Management Control and Status Register */
    Ifx_SCU_DTSSTAT DTSSTAT;                /**< \brief E0, Die Temperature Sensor Status Register */
    Ifx_SCU_DTSCON DTSCON;                  /**< \brief E4, Die Temperature Sensor Control Register */
    Ifx_SCU_PMSWCR1 PMSWCR1;                /**< \brief E8, Standby and Wake-up Control Register 1 */
    unsigned char reserved_EC[4];           /**< \brief EC, \internal Reserved */
    Ifx_SCU_WDTS WDTS;                      /**< \brief F0, Safety watchdog */
    Ifx_SCU_EMSR EMSR;                      /**< \brief FC, Emergency Stop Register */
    Ifx_SCU_WDTCPU WDTCPU[3];               /**< \brief 100, CPU watchdogs */
    Ifx_SCU_TRAPSTAT TRAPSTAT;              /**< \brief 124, Trap Status Register */
    Ifx_SCU_TRAPSET TRAPSET;                /**< \brief 128, Trap Set Register */
    Ifx_SCU_TRAPCLR TRAPCLR;                /**< \brief 12C, Trap Clear Register */
    Ifx_SCU_TRAPDIS TRAPDIS;                /**< \brief 130, Trap Disable Register */
    Ifx_SCU_LCLCON LCLCON0;                 /**< \brief 134, LCL CPU0 Control Register */
    Ifx_SCU_LCLCON LCLCON1;                 /**< \brief 138, LCL CPU1 Control Register */
    Ifx_SCU_LCLTEST LCLTEST;                /**< \brief 13C, LCL Test Register */
    Ifx_SCU_CHIPID CHIPID;                  /**< \brief 140, Chip Identification Register */
    Ifx_SCU_MANID MANID;                    /**< \brief 144, Manufacturer Identification Register */
    unsigned char reserved_148[8];          /**< \brief 148, \internal Reserved */
    Ifx_SCU_SAFECON SAFECON;                /**< \brief 150, Safety Heartbeat Register */
    unsigned char reserved_154[16];         /**< \brief 154, \internal Reserved */
    Ifx_SCU_LBISTCTRL0 LBISTCTRL0;          /**< \brief 164, Logic BIST Control 0 Register */
    Ifx_SCU_LBISTCTRL1 LBISTCTRL1;          /**< \brief 168, Logic BIST Control 1 Register */
    Ifx_SCU_LBISTCTRL2 LBISTCTRL2;          /**< \brief 16C, Logic BIST Control 2 Register */
    unsigned char reserved_170[28];         /**< \brief 170, \internal Reserved */
    Ifx_SCU_PDISC PDISC;                    /**< \brief 18C, Pad Disable Control Register */
    unsigned char reserved_190[8];          /**< \brief 190, \internal Reserved */
    Ifx_SCU_EVRTRIM EVRTRIM;                /**< \brief 198, EVR Trim Register */
    Ifx_SCU_EVRADCSTAT EVRADCSTAT;          /**< \brief 19C, EVR ADC Status Register */
    Ifx_SCU_EVRUVMON EVRUVMON;              /**< \brief 1A0, EVR Under-voltage Configuration Register */
    Ifx_SCU_EVROVMON EVROVMON;              /**< \brief 1A4, EVR Over-voltage Configuration Register */
    Ifx_SCU_EVRMONCTRL EVRMONCTRL;          /**< \brief 1A8, EVR Monitor Control Register */
    unsigned char reserved_1AC[4];          /**< \brief 1AC, \internal Reserved */
    Ifx_SCU_EVRSDCTRL1 EVRSDCTRL1;          /**< \brief 1B0, EVR13 SD Control Register 1 */
    Ifx_SCU_EVRSDCTRL2 EVRSDCTRL2;          /**< \brief 1B4, EVR13 SD Control Register 2 */
    Ifx_SCU_EVRSDCTRL3 EVRSDCTRL3;          /**< \brief 1B8, EVR13 SD Control Register 3 */
    Ifx_SCU_EVRSDCTRL4 EVRSDCTRL4;          /**< \brief 1BC, EVR13 SD Control Register 4 */
    Ifx_SCU_EVRSDCOEFF1 EVRSDCOEFF1;        /**< \brief 1C0, EVR13 SD Coefficient Register 1 */
    Ifx_SCU_EVRSDCOEFF2 EVRSDCOEFF2;        /**< \brief 1C4, EVR13 SD Coefficient Register 2 */
    Ifx_SCU_EVRSDCOEFF3 EVRSDCOEFF3;        /**< \brief 1C8, EVR13 SD Coefficient Register 3 */
    Ifx_SCU_EVRSDCOEFF4 EVRSDCOEFF4;        /**< \brief 1CC, EVR13 SD Coefficient Register 4 */
    Ifx_SCU_EVRSDCOEFF5 EVRSDCOEFF5;        /**< \brief 1D0, EVR13 SD Coefficient Register 5 */
    Ifx_SCU_EVRSDCOEFF6 EVRSDCOEFF6;        /**< \brief 1D4, EVR13 SD Coefficient Register 6 */
    unsigned char reserved_1D8[8];          /**< \brief 1D8, \internal Reserved */
    Ifx_SCU_OVCENABLE OVCENABLE;            /**< \brief 1E0, Overlay Enable Register */
    Ifx_SCU_OVCCON OVCCON;                  /**< \brief 1E4, Overlay Control Register */
    unsigned char reserved_1E8[40];         /**< \brief 1E8, \internal Reserved */
    Ifx_SCU_EICR EICR[4];                   /**< \brief 210, External Input Channel Register  */
    Ifx_SCU_EIFR EIFR;                      /**< \brief 220, External Input Flag Register */
    Ifx_SCU_FMR FMR;                        /**< \brief 224, Flag Modification Register */
    Ifx_SCU_PDRR PDRR;                      /**< \brief 228, Pattern Detection Result Register */
    Ifx_SCU_IGCR IGCR[4];                   /**< \brief 22C, Flag Gating Register  */
    unsigned char reserved_23C[4];          /**< \brief 23C, \internal Reserved */
    Ifx_SCU_DTSLIM DTSLIM;                  /**< \brief 240, Die Temperature Sensor Limit Register */
    unsigned char reserved_244[436];        /**< \brief 244, \internal Reserved */
    Ifx_SCU_ACCEN1 ACCEN1;                  /**< \brief 3F8, Access Enable Register 1 */
    Ifx_SCU_ACCEN0 ACCEN0;                  /**< \brief 3FC, Access Enable Register 0 */
} Ifx_SCU;
/** \}  */
/******************************************************************************/
/** \}  */
/******************************************************************************/
/******************************************************************************/
#endif /* IFXSCU_REGDEF_H */
