
# Iteration 1

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,0.8,% Slots <,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,2.0,% Slots <,,,0.0,100.0,,
Backend_Bound,20.0,% Slots,,topdown.backend_bound_slots,0.0,100.0,,
Retiring,77.2,% Slots,,uops_retired.slots,0.0,100.0,<==,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 2

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,0.8,% Slots <,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,2.0,% Slots <,,,0.0,100.0,,
Backend_Bound,20.3,% Slots,,topdown.backend_bound_slots,0.0,100.0,,
Retiring,76.9,% Slots,,uops_retired.slots,0.0,100.0,<==,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 3

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,0.8,% Slots <,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,2.0,% Slots <,,,0.0,100.0,,
Backend_Bound,20.3,% Slots,,topdown.backend_bound_slots,0.0,100.0,,
Retiring,76.9,% Slots,,uops_retired.slots,0.0,100.0,<==,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 4

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,0.8,% Slots <,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,2.0,% Slots <,,,0.0,100.0,,
Backend_Bound,20.0,% Slots,,topdown.backend_bound_slots,0.0,100.0,,
Retiring,77.2,% Slots,,uops_retired.slots,0.0,100.0,<==,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 5

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,0.8,% Slots <,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,2.0,% Slots <,,,0.0,100.0,,
Backend_Bound,20.3,% Slots,,topdown.backend_bound_slots,0.0,100.0,,
Retiring,76.9,% Slots,,uops_retired.slots,0.0,100.0,<==,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 1

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,21.2,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,5.9,% Slots <,,,0.0,100.0,,
Backend_Bound,53.4,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,19.5,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 2

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,18.5,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,5.3,% Slots <,,,0.0,100.0,,
Backend_Bound,56.7,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,19.5,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 3

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,19.7,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,5.7,% Slots <,,,0.0,100.0,,
Backend_Bound,56.6,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,18.1,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 4

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,22.4,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,5.7,% Slots <,,,0.0,100.0,,
Backend_Bound,49.6,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,22.3,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 5

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,0.8,% Slots <,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,2.0,% Slots <,,,0.0,100.0,,
Backend_Bound,20.0,% Slots,,topdown.backend_bound_slots,0.0,100.0,,
Retiring,77.2,% Slots,,uops_retired.slots,0.0,100.0,<==,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]
