Reading /opt/modeltech/tcl/vsim/pref.tcl 

# 10.1b_2

proc start {m} {vsim -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip work.glbl $m}
start EchoTestbenchCaches
# vsim -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip work.glbl EchoTestbenchCaches 
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/Memory150.v(301): (vopt-2241) Connection width does not match width of port 'bypass_addr_din'. The port definition is at: ../../src/RequestController.v(68).
# ** Warning: ../../src/Cache.v(137): (vopt-2241) Connection width does not match width of port 'dina'. The port definition is at: ../../src/cache_tag_blk_ram/tmp/_cg/cache_tag_blk_ram.v(68).
# ** Warning: ../../src/Cache.v(137): (vopt-2241) Connection width does not match width of port 'doutb'. The port definition is at: ../../src/cache_tag_blk_ram/tmp/_cg/cache_tag_blk_ram.v(73).
# ** Warning: ../../src/Cache.v(137): (vopt-2241) Connection width does not match width of port 'dina'. The port definition is at: ../../src/cache_tag_blk_ram/tmp/_cg/cache_tag_blk_ram.v(68).
# ** Warning: ../../src/Cache.v(137): (vopt-2241) Connection width does not match width of port 'doutb'. The port definition is at: ../../src/cache_tag_blk_ram/tmp/_cg/cache_tag_blk_ram.v(73).
# ** Warning: ../../src/Memory150.v(382): (vopt-2241) Connection width does not match width of port 'color'. The port definition is at: ../../src/FrameFiller.v(6).
# ** Warning: ../../src/Memory150.v(406): (vopt-2241) Connection width does not match width of port 'LE_color'. The port definition is at: ../../src/LineEngine.v(7).
# ** Warning: ../../src/Memory150.v(406): (vopt-2241) Connection width does not match width of port 'LE_point'. The port definition is at: ../../src/LineEngine.v(8).
# ** Warning: ../../src/Memory150.v(439): (vopt-2241) Connection width does not match width of port 'LE_color'. The port definition is at: ../../src/GraphicsProcessor.v(20).
# ** Warning: ../../src/Memory150.v(439): (vopt-2241) Connection width does not match width of port 'LE_point'. The port definition is at: ../../src/GraphicsProcessor.v(21).
# ** Warning: ../../src/Memory150.v(439): (vopt-2241) Connection width does not match width of port 'FF_color'. The port definition is at: ../../src/GraphicsProcessor.v(34).
# ** Warning: ../../src/Memory150.v(439): (vopt-2241) Connection width does not match width of port 'af_addr_din'. The port definition is at: ../../src/GraphicsProcessor.v(43).
# ** Warning: ../../src/MIPS150.v(65): (vopt-2241) Connection width does not match width of port 'ISRByteSel'. The port definition is at: ../../src/Control.v(9).
# ** Warning: ../../src/MIPS150.v(103): (vopt-2241) Connection width does not match width of port 'ISRByteSel'. The port definition is at: ../../src/Datapath.v(2).
# ** Note: (vopt-143) Recognized 1 FSM in module "ddr2_phy_init(fast)".
###### ../../src/Memory150.v(324):     );
# ** Warning: ../../src/Memory150.v(324): (vopt-2685) [TFMPC] - Too few port connections for 'icache'.  Expected 22, found 19.
# ** Warning: ../../src/Memory150.v(324): (vopt-2718) [TFMPC] - Missing connection for port 'state'.
# ** Warning: ../../src/Memory150.v(324): (vopt-2718) [TFMPC] - Missing connection for port 'tag_valid'.
# ** Warning: ../../src/Memory150.v(324): (vopt-2718) [TFMPC] - Missing connection for port 'tag_hit'.
###### ../../src/Memory150.v(347):     );
# ** Warning: ../../src/Memory150.v(347): (vopt-2685) [TFMPC] - Too few port connections for 'dcache'.  Expected 22, found 19.
# ** Warning: ../../src/Memory150.v(347): (vopt-2718) [TFMPC] - Missing connection for port 'state'.
# ** Warning: ../../src/Memory150.v(347): (vopt-2718) [TFMPC] - Missing connection for port 'tag_valid'.
# ** Warning: ../../src/Memory150.v(347): (vopt-2718) [TFMPC] - Missing connection for port 'tag_hit'.
# ** Note: (vopt-143) Recognized 1 FSM in module "Cache(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "GraphicsProcessor(fast)".
###### ../../src/EchoTestbenchCaches.v(177):     );
# ** Warning: ../../src/EchoTestbenchCaches.v(177): (vopt-2685) [TFMPC] - Too few port connections for 'mem_arch'.  Expected 41, found 33.
# ** Warning: ../../src/EchoTestbenchCaches.v(177): (vopt-2718) [TFMPC] - Missing connection for port 'frame_interrupt'.
# ** Warning: ../../src/EchoTestbenchCaches.v(177): (vopt-2718) [TFMPC] - Missing connection for port 'cpu_gp_valid'.
# ** Warning: ../../src/EchoTestbenchCaches.v(177): (vopt-2718) [TFMPC] - Missing connection for port 'cpu_gp_frame'.
# ** Warning: ../../src/EchoTestbenchCaches.v(177): (vopt-2718) [TFMPC] - Missing connection for port 'cpu_gp_code'.
# ** Warning: ../../src/EchoTestbenchCaches.v(177): (vopt-2718) [TFMPC] - Missing connection for port 'video_ready'.
# ** Warning: ../../src/EchoTestbenchCaches.v(177): (vopt-2718) [TFMPC] - Missing connection for port 'video_valid'.
# ** Warning: ../../src/EchoTestbenchCaches.v(177): (vopt-2718) [TFMPC] - Missing connection for port 'video'.
# ** Warning: ../../src/EchoTestbenchCaches.v(177): (vopt-2718) [TFMPC] - Missing connection for port 'clk50_g'.
# ** Note: (vopt-143) Recognized 4 FSMs in module "ddr2_phy_calib(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "ddr2_ctrl(fast)".
# //  ModelSim SE-64 10.1b_2 Jul  3 2012 Linux 2.6.32-279.5.1.el6.centos.plus.x86_64
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.glbl(fast)
# Loading work.EchoTestbenchCaches(fast)
# Loading work.mt4htf3264hy(fast)
# Loading work.ddr2_model(fast)
# Loading work.Memory150(fast)
# Loading work.mig_v3_61(fast)
# Loading work.ddr2_idelay_ctrl(fast)
# Loading unisims_ver.IDELAYCTRL(fast)
# Loading work.ddr2_infrastructure(fast)
# Loading work.ddr2_top(fast)
# Loading work.ddr2_mem_if_top(fast)
# Loading work.ddr2_phy_top(fast)
# Loading work.ddr2_phy_write(fast)
# Loading work.ddr2_phy_io(fast)
# Loading work.ddr2_phy_calib(fast)
# Loading unisims_ver.FDRSE(fast)
# Loading unisims_ver.ODDR(fast)
# Loading work.ddr2_phy_dqs_iob(fast)
# Loading unisims_ver.FDCPE_1(fast)
# Loading unisims_ver.FDP(fast)
# Loading work.ddr2_phy_dm_iob(fast)
# Loading unisims_ver.FDRSE_1(fast)
# Loading unisims_ver.ODDR(fast__1)
# Loading work.ddr2_phy_dq_iob(fast)
# Loading unisims_ver.ODDR(fast__2)
# Loading unisims_ver.IDDR(fast)
# Loading work.ddr2_phy_ctl_io(fast)
# Loading unisims_ver.FDCPE(fast)
# Loading work.ddr2_phy_init(fast)
# Loading work.ddr2_usr_top(fast)
# Loading work.ddr2_usr_rd(fast)
# Loading work.ddr2_usr_addr_fifo(fast)
# Loading unisims_ver.FIFO36(fast)
# Loading work.ddr2_usr_wr(fast)
# Loading unisims_ver.FIFO36_72(fast)
# Loading work.ddr2_ctrl(fast)
# Loading work.mig_af(fast)
# Loading unisims_ver.FDC(fast)
# Loading unisims_ver.FIFO36_EXP(fast)
# Loading unisims_ver.FDPE(fast)
# Loading work.mig_wdf(fast)
# Loading work.mig_rdf(fast)
# Loading work.RequestController(fast)
# Loading work.Cache(fast)
# Loading work.cache_data_blk_ram(fast)
# Loading work.cache_tag_blk_ram(fast)
# Loading work.PixelFeeder(fast)
# Loading work.pixel_fifo(fast)
# Loading work.FrameFiller(fast)
# Loading work.LineEngine(fast)
# Loading work.GraphicsProcessor(fast)
# Loading work.MIPS150(fast)
# Loading work.Control(fast)
# Loading work.ALUdec(fast)
# Loading work.Datapath(fast)
# Loading work.IFControl(fast)
# Loading work.ALU(fast)
# Loading work.PC(fast)
# Loading work.RegFile(fast)
# Loading work.bios_mem(fast)
# Loading work.isr_mem(fast)
# Loading work.Branch_module(fast)
# Loading work.COP0150(fast)
# Loading work.UART(fast)
# Loading work.IORegister(fast)
# Loading work.UATransmit(fast)
# Loading work.UAReceive(fast)
# ** Warning: (vsim-3017) ../../src/EchoTestbenchCaches.v(177): [TFMPC] - Too few port connections. Expected 41, found 34.
#         Region: /EchoTestbenchCaches/mem_arch
# ** Warning: (vsim-3722) ../../src/EchoTestbenchCaches.v(177): [TFMPC] - Missing connection for port 'video'.
# ** Warning: (vsim-3722) ../../src/EchoTestbenchCaches.v(177): [TFMPC] - Missing connection for port 'video_valid'.
# ** Warning: (vsim-3722) ../../src/EchoTestbenchCaches.v(177): [TFMPC] - Missing connection for port 'video_ready'.
# ** Warning: (vsim-3722) ../../src/EchoTestbenchCaches.v(177): [TFMPC] - Missing connection for port 'cpu_gp_code'.
# ** Warning: (vsim-3722) ../../src/EchoTestbenchCaches.v(177): [TFMPC] - Missing connection for port 'cpu_gp_frame'.
# ** Warning: (vsim-3722) ../../src/EchoTestbenchCaches.v(177): [TFMPC] - Missing connection for port 'cpu_gp_valid'.
# ** Warning: (vsim-3722) ../../src/EchoTestbenchCaches.v(177): [TFMPC] - Missing connection for port 'frame_interrupt'.
# ** Warning: (vsim-3015) ../../src/Memory150.v(301): [PCDPC] - Port size (31 or 31) does not match connection size (128) for port 'bypass_addr_din'. The port definition is at: ../../src/RequestController.v(68).
#         Region: /EchoTestbenchCaches/mem_arch/req_con
# ** Warning: (vsim-3017) ../../src/Memory150.v(324): [TFMPC] - Too few port connections. Expected 22, found 19.
#         Region: /EchoTestbenchCaches/mem_arch/icache
# ** Warning: (vsim-3722) ../../src/Memory150.v(324): [TFMPC] - Missing connection for port 'tag_hit'.
# ** Warning: (vsim-3722) ../../src/Memory150.v(324): [TFMPC] - Missing connection for port 'tag_valid'.
# ** Warning: (vsim-3722) ../../src/Memory150.v(324): [TFMPC] - Missing connection for port 'state'.
# ** Warning: (vsim-3015) ../../src/Cache.v(137): [PCDPC] - Port size (24 or 24) does not match connection size (21) for port 'dina'. The port definition is at: ../../src/cache_tag_blk_ram/tmp/_cg/cache_tag_blk_ram.v(68).
#         Region: /EchoTestbenchCaches/mem_arch/icache/cache_tag
# ** Warning: (vsim-3015) ../../src/Cache.v(137): [PCDPC] - Port size (24 or 24) does not match connection size (21) for port 'doutb'. The port definition is at: ../../src/cache_tag_blk_ram/tmp/_cg/cache_tag_blk_ram.v(73).
#         Region: /EchoTestbenchCaches/mem_arch/icache/cache_tag
# ** Warning: (vsim-3017) ../../src/Memory150.v(347): [TFMPC] - Too few port connections. Expected 22, found 19.
#         Region: /EchoTestbenchCaches/mem_arch/dcache
# ** Warning: (vsim-3722) ../../src/Memory150.v(347): [TFMPC] - Missing connection for port 'tag_hit'.
# ** Warning: (vsim-3722) ../../src/Memory150.v(347): [TFMPC] - Missing connection for port 'tag_valid'.
# ** Warning: (vsim-3722) ../../src/Memory150.v(347): [TFMPC] - Missing connection for port 'state'.
# ** Warning: (vsim-3015) ../../src/Cache.v(137): [PCDPC] - Port size (24 or 24) does not match connection size (21) for port 'dina'. The port definition is at: ../../src/cache_tag_blk_ram/tmp/_cg/cache_tag_blk_ram.v(68).
#         Region: /EchoTestbenchCaches/mem_arch/dcache/cache_tag
# ** Warning: (vsim-3015) ../../src/Cache.v(137): [PCDPC] - Port size (24 or 24) does not match connection size (21) for port 'doutb'. The port definition is at: ../../src/cache_tag_blk_ram/tmp/_cg/cache_tag_blk_ram.v(73).
#         Region: /EchoTestbenchCaches/mem_arch/dcache/cache_tag
# ** Warning: (vsim-3015) ../../src/Memory150.v(382): [PCDPC] - Port size (24 or 24) does not match connection size (1) for port 'color'. The port definition is at: ../../src/FrameFiller.v(6).
#         Region: /EchoTestbenchCaches/mem_arch/framefill
# ** Warning: (vsim-3015) ../../src/Memory150.v(406): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'LE_color'. The port definition is at: ../../src/LineEngine.v(7).
#         Region: /EchoTestbenchCaches/mem_arch/le
# ** Warning: (vsim-3015) ../../src/Memory150.v(406): [PCDPC] - Port size (10 or 10) does not match connection size (1) for port 'LE_point'. The port definition is at: ../../src/LineEngine.v(8).
#         Region: /EchoTestbenchCaches/mem_arch/le
# ** Warning: (vsim-3015) ../../src/Memory150.v(439): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'LE_color'. The port definition is at: ../../src/GraphicsProcessor.v(20).
#         Region: /EchoTestbenchCaches/mem_arch/graphicsprocessor
# ** Warning: (vsim-3015) ../../src/Memory150.v(439): [PCDPC] - Port size (10 or 10) does not match connection size (1) for port 'LE_point'. The port definition is at: ../../src/GraphicsProcessor.v(21).
#         Region: /EchoTestbenchCaches/mem_arch/graphicsprocessor
# ** Warning: (vsim-3015) ../../src/Memory150.v(439): [PCDPC] - Port size (24 or 24) does not match connection size (1) for port 'FF_color'. The port definition is at: ../../src/GraphicsProcessor.v(34).
#         Region: /EchoTestbenchCaches/mem_arch/graphicsprocessor
# ** Warning: (vsim-3015) ../../src/Memory150.v(439): [PCDPC] - Port size (32 or 32) does not match connection size (31) for port 'af_addr_din'. The port definition is at: ../../src/GraphicsProcessor.v(43).
#         Region: /EchoTestbenchCaches/mem_arch/graphicsprocessor
# ** Warning: (vsim-3015) ../../src/MIPS150.v(65): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'ISRByteSel'. The port definition is at: ../../src/Control.v(9).
#         Region: /EchoTestbenchCaches/DUT/the_controller
# ** Warning: (vsim-3015) ../../src/MIPS150.v(103): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'ISRByteSel'. The port definition is at: ../../src/Datapath.v(2).
#         Region: /EchoTestbenchCaches/DUT/the_datapath
file copy -force ../../../software/echo/echo.mif bios_mem.mif
file copy -force ../../../software/echo/echo.mif isr_mem.mif
add wave EchoTestbenchCaches/*
add wave EchoTestbenchCaches/mem_arch/*
add wave EchoTestbenchCaches/mem_arch/dcache/*
add wave EchoTestbenchCaches/mem_arch/icache/*
add wave EchoTestbenchCaches/DUT/the_controller/*
add wave EchoTestbenchCaches/DUT/the_datapath/*
add wave EchoTestbenchCaches/DUT/the_uart/*
add wave EchoTestbenchCaches/DUT/the_datapath/the_PC/*
add wave EchoTestbenchCaches/DUT/the_datapath/the_regfile/*
add wave EchoTestbenchCaches/DUT/the_datapath/the_regfile/the_registers
add wave EchoTestbenchCaches/DUT/the_datapath/the_IF_Control/*
add wave EchoTestbenchCaches/DUT/the_datapath/the_COP0150/*
run 500us
# Block Memory Generator CORE Generator module EchoTestbenchCaches.mem_arch.icache.cache_data.inst.blk_mem_gen_v4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator CORE Generator module EchoTestbenchCaches.mem_arch.icache.cache_tag.inst.blk_mem_gen_v4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator CORE Generator module EchoTestbenchCaches.mem_arch.dcache.cache_data.inst.blk_mem_gen_v4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator CORE Generator module EchoTestbenchCaches.mem_arch.dcache.cache_tag.inst.blk_mem_gen_v4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
#  Block Memory Generator CORE Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator CORE Generator module EchoTestbenchCaches.DUT.the_datapath.the_bios.inst.blk_mem_gen_v4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
#  Block Memory Generator CORE Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator CORE Generator module EchoTestbenchCaches.DUT.the_datapath.the_isr.inst.blk_mem_gen_v4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Warning : At time 100.0 ps,  RDEN on AFIFO36_INTERNAL instance EchoTestbenchCaches.mem_arch.ddr2_addr_fifo.\BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 .INT_FIFO.genblk1 is high when RST is high. RDEN should be low during reset.
# DRC Error : At time 105100.0 ps,  RST has to be held high for more than three RDCLK cycles on AFIFO36_INTERNAL instance EchoTestbenchCaches.mem_arch.ddr2_write_fifo.\BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 .INT_FIFO.genblk1.
# DRC Error : At time 105100.0 ps,  RST has to be held high for more than three WRCLK cycles on AFIFO36_INTERNAL instance EchoTestbenchCaches.mem_arch.ddr2_write_fifo.\BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 .INT_FIFO.genblk1.
# DRC Error : At time 105100.0 ps,  RST has to be held high for more than three RDCLK cycles on AFIFO36_INTERNAL instance EchoTestbenchCaches.mem_arch.ddr2_write_fifo.\BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 .INT_FIFO.genblk1.
# DRC Error : At time 105100.0 ps,  RST has to be held high for more than three WRCLK cycles on AFIFO36_INTERNAL instance EchoTestbenchCaches.mem_arch.ddr2_write_fifo.\BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 .INT_FIFO.genblk1.
# DRC Error : At time 105100.0 ps,  RST has to be held high for more than three RDCLK cycles on AFIFO36_INTERNAL instance EchoTestbenchCaches.mem_arch.ddr2_write_fifo.\BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 .INT_FIFO.genblk1.
# DRC Error : At time 105100.0 ps,  RST has to be held high for more than three WRCLK cycles on AFIFO36_INTERNAL instance EchoTestbenchCaches.mem_arch.ddr2_write_fifo.\BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 .INT_FIFO.genblk1.
# DRC Error : At time 105100.0 ps,  RST has to be held high for more than three RDCLK cycles on AFIFO36_INTERNAL instance EchoTestbenchCaches.mem_arch.ddr2_write_fifo.\BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 .INT_FIFO.genblk1.
# DRC Error : At time 105100.0 ps,  RST has to be held high for more than three WRCLK cycles on AFIFO36_INTERNAL instance EchoTestbenchCaches.mem_arch.ddr2_write_fifo.\BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 .INT_FIFO.genblk1.
# DRC Error : At time 105100.0 ps,  RST has to be held high for more than three RDCLK cycles on AFIFO36_INTERNAL instance EchoTestbenchCaches.mem_arch.ddr2_addr_fifo.\BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 .INT_FIFO.genblk1.
# DRC Error : At time 105100.0 ps,  RST has to be held high for more than three WRCLK cycles on AFIFO36_INTERNAL instance EchoTestbenchCaches.mem_arch.ddr2_addr_fifo.\BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 .INT_FIFO.genblk1.
# DRC Error : At time 105100.0 ps,  RST has to be held high for more than three RDCLK cycles on AFIFO36_INTERNAL instance EchoTestbenchCaches.mem_arch.ddr2_read_fifo.\BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 .INT_FIFO.genblk1.
# DRC Error : At time 105100.0 ps,  RST has to be held high for more than three WRCLK cycles on AFIFO36_INTERNAL instance EchoTestbenchCaches.mem_arch.ddr2_read_fifo.\BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 .INT_FIFO.genblk1.
# DRC Error : At time 105100.0 ps,  RST has to be held high for more than three RDCLK cycles on AFIFO36_INTERNAL instance EchoTestbenchCaches.mem_arch.ddr2_read_fifo.\BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 .INT_FIFO.genblk1.
# DRC Error : At time 105100.0 ps,  RST has to be held high for more than three WRCLK cycles on AFIFO36_INTERNAL instance EchoTestbenchCaches.mem_arch.ddr2_read_fifo.\BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 .INT_FIFO.genblk1.
# DRC Error : At time 105100.0 ps,  RST has to be held high for more than three RDCLK cycles on AFIFO36_INTERNAL instance EchoTestbenchCaches.mem_arch.ddr2_read_fifo.\BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 .INT_FIFO.genblk1.
# DRC Error : At time 105100.0 ps,  RST has to be held high for more than three WRCLK cycles on AFIFO36_INTERNAL instance EchoTestbenchCaches.mem_arch.ddr2_read_fifo.\BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 .INT_FIFO.genblk1.
# DRC Error : At time 105100.0 ps,  RST has to be held high for more than three RDCLK cycles on AFIFO36_INTERNAL instance EchoTestbenchCaches.mem_arch.ddr2_read_fifo.\BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 .INT_FIFO.genblk1.
# DRC Error : At time 105100.0 ps,  RST has to be held high for more than three WRCLK cycles on AFIFO36_INTERNAL instance EchoTestbenchCaches.mem_arch.ddr2_read_fifo.\BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 .INT_FIFO.genblk1.
# Warning : At time 315000.0 ps,  RDEN on AFIFO36_INTERNAL instance EchoTestbenchCaches.mem_arch.ddr2_addr_fifo.\BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 .INT_FIFO.genblk1 is high when RST is high. RDEN should be low during reset.
# EchoTestbenchCaches.ddr2.u_mem2.cmd_task: at time 10932600.0 ps WARNING: 200 us is required before CKE goes active.
# EchoTestbenchCaches.ddr2.u_mem3.cmd_task: at time 10932600.0 ps WARNING: 200 us is required before CKE goes active.
# EchoTestbenchCaches.ddr2.u_mem0.cmd_task: at time 10932600.0 ps WARNING: 200 us is required before CKE goes active.
# EchoTestbenchCaches.ddr2.u_mem1.cmd_task: at time 10932600.0 ps WARNING: 200 us is required before CKE goes active.
# First Stage Calibration completed at time 35095000.0 ps
# Second Stage Calibration completed at time 45935000.0 ps
# Third Stage Calibration completed at time 55805000.0 ps
# Fourth Stage Calibration completed at time 74725000.0 ps
# Calibration completed at time 74725000.0 ps
# Got 7a
# blk_mem_gen_v4_3 collision detected at time: 337945000, A write address: ff, B read address: ff
# blk_mem_gen_v4_3 collision detected at time: 337945000, A write address: ff, B read address: ff
# blk_mem_gen_v4_3 collision detected at time: 337965000, A write address: ff, B read address: 0
# blk_mem_gen_v4_3 collision detected at time: 337965000, A write address: ff, B read address: 0
# Got 80
# 
# <EOF> 
