{
	"title": "core::arch::powerpc64 - Rust",
	"url": "https://doc.rust-lang.org/stable/core/arch/powerpc64/index.html",
	"markdown": "# core::arch::powerpc64 - Rust\n\n-   PowerPC-specific 128-bit wide vector mask of sixteen packed elements\n    \n-   PowerPC-specific 128-bit wide vector mask of four packed elements\n    \n-   PowerPC-specific 128-bit wide vector mask of two `i64`\n    \n-   PowerPC-specific 128-bit wide vector mask of eight packed elements\n    \n-   PowerPC-specific 128-bit wide vector of two packed `f64`\n    \n-   PowerPC-specific 128-bit wide vector of four packed `f32`\n    \n-   PowerPC-specific 128-bit wide vector of sixteen packed `i8`\n    \n-   PowerPC-specific 128-bit wide vector of four packed `i32`\n    \n-   PowerPC-specific 128-bit wide vector of two packed `i64`\n    \n-   PowerPC-specific 128-bit wide vector of eight packed `i16`\n    \n-   PowerPC-specific 128-bit wide vector of sixteen packed `u8`\n    \n-   PowerPC-specific 128-bit wide vector of four packed `u32`\n    \n-   PowerPC-specific 128-bit wide vector of two packed `u64`\n    \n-   PowerPC-specific 128-bit wide vector of eight packed `u16`\n    \n\n-   [trap](fn.trap.html \"fn core::arch::powerpc64::trap\")⚠ExperimentalPowerPC or PowerPC-64\n    \n    Generates the trap instruction `TRAP`\n    \n-   [vec\\_abs](fn.vec_abs.html \"fn core::arch::powerpc64::vec_abs\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector abs.\n    \n-   [vec\\_abss](fn.vec_abss.html \"fn core::arch::powerpc64::vec_abss\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector abss.\n    \n-   [vec\\_add](fn.vec_add.html \"fn core::arch::powerpc64::vec_add\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector add.\n    \n-   [vec\\_addc](fn.vec_addc.html \"fn core::arch::powerpc64::vec_addc\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector addc.\n    \n-   [vec\\_adde](fn.vec_adde.html \"fn core::arch::powerpc64::vec_adde\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Add Extended\n    \n-   [vec\\_adds](fn.vec_adds.html \"fn core::arch::powerpc64::vec_adds\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector adds.\n    \n-   [vec\\_all\\_eq](fn.vec_all_eq.html \"fn core::arch::powerpc64::vec_all_eq\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector All Elements Equal\n    \n-   [vec\\_all\\_ge](fn.vec_all_ge.html \"fn core::arch::powerpc64::vec_all_ge\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector All Elements Greater or Equal\n    \n-   [vec\\_all\\_gt](fn.vec_all_gt.html \"fn core::arch::powerpc64::vec_all_gt\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector All Elements Greater Than\n    \n-   [vec\\_all\\_in](fn.vec_all_in.html \"fn core::arch::powerpc64::vec_all_in\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector All In\n    \n-   [vec\\_all\\_le](fn.vec_all_le.html \"fn core::arch::powerpc64::vec_all_le\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector All Elements Less Than or Equal\n    \n-   [vec\\_all\\_lt](fn.vec_all_lt.html \"fn core::arch::powerpc64::vec_all_lt\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector All Elements Less Than\n    \n-   [vec\\_all\\_nan](fn.vec_all_nan.html \"fn core::arch::powerpc64::vec_all_nan\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    All Elements Not a Number\n    \n-   [vec\\_all\\_ne](fn.vec_all_ne.html \"fn core::arch::powerpc64::vec_all_ne\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector All Elements Not Equal\n    \n-   [vec\\_all\\_nge](fn.vec_all_nge.html \"fn core::arch::powerpc64::vec_all_nge\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    All Elements Not Greater Than or Equal\n    \n-   [vec\\_all\\_ngt](fn.vec_all_ngt.html \"fn core::arch::powerpc64::vec_all_ngt\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    All Elements Not Greater Than\n    \n-   [vec\\_all\\_nle](fn.vec_all_nle.html \"fn core::arch::powerpc64::vec_all_nle\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    All Elements Not Less Than or Equal\n    \n-   [vec\\_all\\_nlt](fn.vec_all_nlt.html \"fn core::arch::powerpc64::vec_all_nlt\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    All Elements Not Less Than\n    \n-   [vec\\_all\\_numeric](fn.vec_all_numeric.html \"fn core::arch::powerpc64::vec_all_numeric\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    All Elements Numeric\n    \n-   [vec\\_and](fn.vec_and.html \"fn core::arch::powerpc64::vec_and\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector and.\n    \n-   [vec\\_andc](fn.vec_andc.html \"fn core::arch::powerpc64::vec_andc\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector andc.\n    \n-   [vec\\_any\\_eq](fn.vec_any_eq.html \"fn core::arch::powerpc64::vec_any_eq\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector All Elements Equal\n    \n-   [vec\\_any\\_ge](fn.vec_any_ge.html \"fn core::arch::powerpc64::vec_any_ge\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Any Element Greater or Equal\n    \n-   [vec\\_any\\_gt](fn.vec_any_gt.html \"fn core::arch::powerpc64::vec_any_gt\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Any Element Greater Than\n    \n-   [vec\\_any\\_le](fn.vec_any_le.html \"fn core::arch::powerpc64::vec_any_le\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Any Element Less Than or Equal\n    \n-   [vec\\_any\\_lt](fn.vec_any_lt.html \"fn core::arch::powerpc64::vec_any_lt\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Any Element Less Than\n    \n-   [vec\\_any\\_nan](fn.vec_any_nan.html \"fn core::arch::powerpc64::vec_any_nan\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Any Elements Not a Number\n    \n-   [vec\\_any\\_ne](fn.vec_any_ne.html \"fn core::arch::powerpc64::vec_any_ne\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Any Elements Not Equal\n    \n-   [vec\\_any\\_nge](fn.vec_any_nge.html \"fn core::arch::powerpc64::vec_any_nge\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Any Elements Not Greater Than or Equal\n    \n-   [vec\\_any\\_ngt](fn.vec_any_ngt.html \"fn core::arch::powerpc64::vec_any_ngt\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Any Elements Not Greater Than\n    \n-   [vec\\_any\\_nle](fn.vec_any_nle.html \"fn core::arch::powerpc64::vec_any_nle\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Any Elements Not Less Than or Equal\n    \n-   [vec\\_any\\_nlt](fn.vec_any_nlt.html \"fn core::arch::powerpc64::vec_any_nlt\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Any Elements Not Less Than\n    \n-   [vec\\_any\\_numeric](fn.vec_any_numeric.html \"fn core::arch::powerpc64::vec_any_numeric\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Any Elements Numeric\n    \n-   [vec\\_any\\_out](fn.vec_any_out.html \"fn core::arch::powerpc64::vec_any_out\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Any Element Out of Bounds\n    \n-   [vec\\_avg](fn.vec_avg.html \"fn core::arch::powerpc64::vec_avg\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector avg.\n    \n-   [vec\\_ceil](fn.vec_ceil.html \"fn core::arch::powerpc64::vec_ceil\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector ceil.\n    \n-   [vec\\_cmpb](fn.vec_cmpb.html \"fn core::arch::powerpc64::vec_cmpb\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector cmpb.\n    \n-   [vec\\_cmpeq](fn.vec_cmpeq.html \"fn core::arch::powerpc64::vec_cmpeq\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector cmpeq.\n    \n-   [vec\\_cmpge](fn.vec_cmpge.html \"fn core::arch::powerpc64::vec_cmpge\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector cmpge.\n    \n-   [vec\\_cmpgt](fn.vec_cmpgt.html \"fn core::arch::powerpc64::vec_cmpgt\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector cmpgt.\n    \n-   [vec\\_cmple](fn.vec_cmple.html \"fn core::arch::powerpc64::vec_cmple\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector cmple.\n    \n-   [vec\\_cmplt](fn.vec_cmplt.html \"fn core::arch::powerpc64::vec_cmplt\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector cmplt.\n    \n-   [vec\\_cmpne](fn.vec_cmpne.html \"fn core::arch::powerpc64::vec_cmpne\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Compare Not Equal\n    \n-   [vec\\_cntlz](fn.vec_cntlz.html \"fn core::arch::powerpc64::vec_cntlz\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Count Leading Zeros\n    \n-   [vec\\_ctf](fn.vec_ctf.html \"fn core::arch::powerpc64::vec_ctf\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Convert to Floating-Point\n    \n-   [vec\\_cts](fn.vec_cts.html \"fn core::arch::powerpc64::vec_cts\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Convert to Signed Integer\n    \n-   [vec\\_ctu](fn.vec_ctu.html \"fn core::arch::powerpc64::vec_ctu\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Convert to Signed Integer\n    \n-   [vec\\_expte](fn.vec_expte.html \"fn core::arch::powerpc64::vec_expte\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector expte.\n    \n-   [vec\\_extract](fn.vec_extract.html \"fn core::arch::powerpc64::vec_extract\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Extract\n    \n-   [vec\\_floor](fn.vec_floor.html \"fn core::arch::powerpc64::vec_floor\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector floor.\n    \n-   [vec\\_insert](fn.vec_insert.html \"fn core::arch::powerpc64::vec_insert\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Insert\n    \n-   [vec\\_ld](fn.vec_ld.html \"fn core::arch::powerpc64::vec_ld\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Load Indexed.\n    \n-   [vec\\_lde](fn.vec_lde.html \"fn core::arch::powerpc64::vec_lde\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Load Element Indexed.\n    \n-   [vec\\_ldl](fn.vec_ldl.html \"fn core::arch::powerpc64::vec_ldl\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Load Indexed Least Recently Used.\n    \n-   [vec\\_loge](fn.vec_loge.html \"fn core::arch::powerpc64::vec_loge\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Base-2 Logarithm Estimate\n    \n-   [vec\\_madd](fn.vec_madd.html \"fn core::arch::powerpc64::vec_madd\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Multiply Add\n    \n-   [vec\\_madds](fn.vec_madds.html \"fn core::arch::powerpc64::vec_madds\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Multiply Add Saturated\n    \n-   [vec\\_max](fn.vec_max.html \"fn core::arch::powerpc64::vec_max\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector max.\n    \n-   [vec\\_mergee](fn.vec_mergee.html \"fn core::arch::powerpc64::vec_mergee\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Merge Even\n    \n-   [vec\\_mergeh](fn.vec_mergeh.html \"fn core::arch::powerpc64::vec_mergeh\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Merge High\n    \n-   [vec\\_mergel](fn.vec_mergel.html \"fn core::arch::powerpc64::vec_mergel\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Merge Low\n    \n-   [vec\\_mergeo](fn.vec_mergeo.html \"fn core::arch::powerpc64::vec_mergeo\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Merge Odd\n    \n-   [vec\\_mfvscr](fn.vec_mfvscr.html \"fn core::arch::powerpc64::vec_mfvscr\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Move From Vector Status and Control Register.\n    \n-   [vec\\_min](fn.vec_min.html \"fn core::arch::powerpc64::vec_min\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector min.\n    \n-   [vec\\_mladd](fn.vec_mladd.html \"fn core::arch::powerpc64::vec_mladd\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Multiply Low and Add Unsigned Half Word\n    \n-   [vec\\_mradds](fn.vec_mradds.html \"fn core::arch::powerpc64::vec_mradds\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Multiply Round and Add Saturated\n    \n-   [vec\\_msum](fn.vec_msum.html \"fn core::arch::powerpc64::vec_msum\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Multiply Sum\n    \n-   [vec\\_msums](fn.vec_msums.html \"fn core::arch::powerpc64::vec_msums\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Multiply Sum Saturated\n    \n-   [vec\\_mul](fn.vec_mul.html \"fn core::arch::powerpc64::vec_mul\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Multiply\n    \n-   [vec\\_mule](fn.vec_mule.html \"fn core::arch::powerpc64::vec_mule\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Multiply Even\n    \n-   [vec\\_mulo](fn.vec_mulo.html \"fn core::arch::powerpc64::vec_mulo\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Multiply Odd\n    \n-   [vec\\_nand](fn.vec_nand.html \"fn core::arch::powerpc64::vec_nand\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector NAND\n    \n-   [vec\\_nmsub](fn.vec_nmsub.html \"fn core::arch::powerpc64::vec_nmsub\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Negative Multiply Subtract\n    \n-   [vec\\_nor](fn.vec_nor.html \"fn core::arch::powerpc64::vec_nor\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector nor.\n    \n-   [vec\\_or](fn.vec_or.html \"fn core::arch::powerpc64::vec_or\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector or.\n    \n-   [vec\\_orc](fn.vec_orc.html \"fn core::arch::powerpc64::vec_orc\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector OR with Complement\n    \n-   [vec\\_pack](fn.vec_pack.html \"fn core::arch::powerpc64::vec_pack\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Pack\n    \n-   [vec\\_packs](fn.vec_packs.html \"fn core::arch::powerpc64::vec_packs\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Pack Saturated\n    \n-   [vec\\_packsu](fn.vec_packsu.html \"fn core::arch::powerpc64::vec_packsu\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Pack Saturated Unsigned\n    \n-   [vec\\_perm](fn.vec_perm.html \"fn core::arch::powerpc64::vec_perm\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector permute.\n    \n-   [vec\\_rl](fn.vec_rl.html \"fn core::arch::powerpc64::vec_rl\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Rotate Left\n    \n-   [vec\\_round](fn.vec_round.html \"fn core::arch::powerpc64::vec_round\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Round\n    \n-   [vec\\_sel](fn.vec_sel.html \"fn core::arch::powerpc64::vec_sel\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Select\n    \n-   [vec\\_sl](fn.vec_sl.html \"fn core::arch::powerpc64::vec_sl\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Shift Left\n    \n-   [vec\\_sld](fn.vec_sld.html \"fn core::arch::powerpc64::vec_sld\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Shift Left Double\n    \n-   [vec\\_sldw](fn.vec_sldw.html \"fn core::arch::powerpc64::vec_sldw\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Shift Left Double by Words\n    \n-   [vec\\_sll](fn.vec_sll.html \"fn core::arch::powerpc64::vec_sll\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Shift Left Long\n    \n-   [vec\\_slo](fn.vec_slo.html \"fn core::arch::powerpc64::vec_slo\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Shift Left by Octets\n    \n-   [vec\\_slv](fn.vec_slv.html \"fn core::arch::powerpc64::vec_slv\")⚠Experimental(PowerPC or PowerPC-64) and `power9-altivec`\n    \n    Vector Shift Left Variable\n    \n-   [vec\\_splat](fn.vec_splat.html \"fn core::arch::powerpc64::vec_splat\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Splat\n    \n-   [vec\\_splat\\_s8](fn.vec_splat_s8.html \"fn core::arch::powerpc64::vec_splat_s8\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Splat to Signed Byte\n    \n-   [vec\\_splat\\_s16](fn.vec_splat_s16.html \"fn core::arch::powerpc64::vec_splat_s16\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Splat to Signed Halfword\n    \n-   [vec\\_splat\\_s32](fn.vec_splat_s32.html \"fn core::arch::powerpc64::vec_splat_s32\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Splat to Signed Word\n    \n-   [vec\\_splat\\_u8](fn.vec_splat_u8.html \"fn core::arch::powerpc64::vec_splat_u8\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Splat to Unsigned Byte\n    \n-   [vec\\_splat\\_u16](fn.vec_splat_u16.html \"fn core::arch::powerpc64::vec_splat_u16\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Splat to Unsigned Halfword\n    \n-   [vec\\_splat\\_u32](fn.vec_splat_u32.html \"fn core::arch::powerpc64::vec_splat_u32\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Splat to Unsigned Word\n    \n-   [vec\\_splats](fn.vec_splats.html \"fn core::arch::powerpc64::vec_splats\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector splats.\n    \n-   [vec\\_sr](fn.vec_sr.html \"fn core::arch::powerpc64::vec_sr\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Shift Right\n    \n-   [vec\\_sra](fn.vec_sra.html \"fn core::arch::powerpc64::vec_sra\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Shift Right Algebraic\n    \n-   [vec\\_srl](fn.vec_srl.html \"fn core::arch::powerpc64::vec_srl\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Shift Right Long\n    \n-   [vec\\_sro](fn.vec_sro.html \"fn core::arch::powerpc64::vec_sro\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Shift Right by Octets\n    \n-   [vec\\_srv](fn.vec_srv.html \"fn core::arch::powerpc64::vec_srv\")⚠Experimental(PowerPC or PowerPC-64) and `power9-altivec`\n    \n    Vector Shift Right Variable\n    \n-   [vec\\_st](fn.vec_st.html \"fn core::arch::powerpc64::vec_st\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Store Indexed\n    \n-   [vec\\_ste](fn.vec_ste.html \"fn core::arch::powerpc64::vec_ste\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Store Element Indexed\n    \n-   [vec\\_stl](fn.vec_stl.html \"fn core::arch::powerpc64::vec_stl\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Store Indexed Least Recently Used\n    \n-   [vec\\_sub](fn.vec_sub.html \"fn core::arch::powerpc64::vec_sub\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector sub.\n    \n-   [vec\\_subc](fn.vec_subc.html \"fn core::arch::powerpc64::vec_subc\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Subtract Carryout\n    \n-   [vec\\_subs](fn.vec_subs.html \"fn core::arch::powerpc64::vec_subs\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector subs.\n    \n-   [vec\\_sum2s](fn.vec_sum2s.html \"fn core::arch::powerpc64::vec_sum2s\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Sum Across Partial (1/2) Saturated\n    \n-   [vec\\_sum4s](fn.vec_sum4s.html \"fn core::arch::powerpc64::vec_sum4s\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Sum Across Partial (1/4) Saturated\n    \n-   [vec\\_unpackh](fn.vec_unpackh.html \"fn core::arch::powerpc64::vec_unpackh\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Unpack High\n    \n-   [vec\\_unpackl](fn.vec_unpackl.html \"fn core::arch::powerpc64::vec_unpackl\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector Unpack Low\n    \n-   [vec\\_xl](fn.vec_xl.html \"fn core::arch::powerpc64::vec_xl\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    VSX Unaligned Load\n    \n-   Vector Load with Length\n    \n-   [vec\\_xor](fn.vec_xor.html \"fn core::arch::powerpc64::vec_xor\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    Vector xor.\n    \n-   [vec\\_xst](fn.vec_xst.html \"fn core::arch::powerpc64::vec_xst\")⚠Experimental(PowerPC or PowerPC-64) and `altivec`\n    \n    VSX Unaligned Store\n    \n-   Vector Store with Length\n    \n-   [vec\\_xxpermdi](fn.vec_xxpermdi.html \"fn core::arch::powerpc64::vec_xxpermdi\")⚠Experimental(PowerPC or PowerPC-64) and `vsx`\n    \n    Vector permute.",
	"html": "<!DOCTYPE html><html lang=\"en\" data-theme=\"light\"><head><meta charset=\"utf-8\"><meta name=\"viewport\" content=\"width=device-width, initial-scale=1.0\"><meta name=\"generator\" content=\"rustdoc\"><meta name=\"description\" content=\"Platform-specific intrinsics for the `PowerPC64` platform.\"><title>core::arch::powerpc64 - Rust</title><script>if(window.location.protocol!==\"file:\")document.head.insertAdjacentHTML(\"beforeend\",\"SourceSerif4-Regular-46f98efaafac5295.ttf.woff2,FiraSans-Regular-018c141bf0843ffd.woff2,FiraSans-Medium-8f9a781e4970d388.woff2,SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2,SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2\".split(\",\").map(f=>`<link rel=\"preload\" as=\"font\" type=\"font/woff2\" crossorigin href=\"../../../static.files/${f}\">`).join(\"\"))</script><link rel=\"preload\" as=\"font\" type=\"font/woff2\" crossorigin=\"\" href=\"../../../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2\"><link rel=\"preload\" as=\"font\" type=\"font/woff2\" crossorigin=\"\" href=\"../../../static.files/FiraSans-Regular-018c141bf0843ffd.woff2\"><link rel=\"preload\" as=\"font\" type=\"font/woff2\" crossorigin=\"\" href=\"../../../static.files/FiraSans-Medium-8f9a781e4970d388.woff2\"><link rel=\"preload\" as=\"font\" type=\"font/woff2\" crossorigin=\"\" href=\"../../../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2\"><link rel=\"preload\" as=\"font\" type=\"font/woff2\" crossorigin=\"\" href=\"../../../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2\"><link rel=\"stylesheet\" href=\"../../../static.files/normalize-76eba96aa4d2e634.css\"><link rel=\"stylesheet\" href=\"../../../static.files/rustdoc-dd39b87e5fcfba68.css\"><meta name=\"rustdoc-vars\" data-root-path=\"../../../\" data-static-root-path=\"../../../static.files/\" data-current-crate=\"core\" data-themes=\"\" data-resource-suffix=\"1.80.0\" data-rustdoc-version=\"1.80.0 (051478957 2024-07-21)\" data-channel=\"1.80.0\" data-search-js=\"search-d52510db62a78183.js\" data-settings-js=\"settings-4313503d2e1961c2.js\"><script src=\"../../../static.files/storage-118b08c4c78b968e.js\"></script><script defer=\"\" src=\"../sidebar-items1.80.0.js\"></script><script defer=\"\" src=\"../../../static.files/main-20a3ad099b048cf2.js\"></script><noscript><link rel=\"stylesheet\" href=\"../../../static.files/noscript-df360f571f6edeae.css\"></noscript><link rel=\"alternate icon\" type=\"image/png\" href=\"../../../static.files/favicon-32x32-422f7d1d52889060.png\"><link rel=\"icon\" type=\"image/svg+xml\" href=\"../../../static.files/favicon-2c020d218678b618.svg\"></head><body class=\"rustdoc mod\"><!--[if lte IE 11]><div class=\"warning\">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class=\"mobile-topbar\"><button class=\"sidebar-menu-toggle\" title=\"show sidebar\"></button><a class=\"logo-container\" href=\"../../../core/index.html\"><img class=\"rust-logo\" src=\"../../../static.files/rust-logo-151179464ae7ed46.svg\" alt=\"\"></a><h2 class=\"location\"><a href=\"#\">Module powerpc64</a></h2></nav><nav class=\"sidebar\"><div class=\"sidebar-crate\"><a class=\"logo-container\" href=\"../../../core/index.html\"><img class=\"rust-logo\" src=\"../../../static.files/rust-logo-151179464ae7ed46.svg\" alt=\"logo\"></a><h2><a href=\"../../../core/index.html\">core</a><span class=\"version\">1.80.0</span></h2></div><div class=\"version\">(051478957\t2024-07-21)</div><h2 class=\"location\"><a href=\"#\">Module powerpc64</a></h2><div class=\"sidebar-elems\"><section><ul class=\"block\"><li><a href=\"#structs\">Structs</a></li><li><a href=\"#functions\">Functions</a></li></ul></section><h2><a href=\"../index.html\">In core::arch</a></h2><h3><a href=\"../index.html#modules\">Modules</a></h3><ul class=\"block mod\"><li><a href=\"../aarch64/index.html\">aarch64</a></li><li><a href=\"../arm/index.html\">arm</a></li><li><a href=\"../loongarch64/index.html\">loongarch64</a></li><li><a href=\"../mips/index.html\">mips</a></li><li><a href=\"../mips64/index.html\">mips64</a></li><li><a href=\"../nvptx/index.html\">nvptx</a></li><li><a href=\"../powerpc/index.html\">powerpc</a></li><li><a href=\"../powerpc64/index.html\">powerpc64</a></li><li><a href=\"../riscv32/index.html\">riscv32</a></li><li><a href=\"../riscv64/index.html\">riscv64</a></li><li><a href=\"../wasm/index.html\">wasm</a></li><li><a href=\"../wasm32/index.html\">wasm32</a></li><li><a href=\"../wasm64/index.html\">wasm64</a></li><li><a href=\"../x86/index.html\">x86</a></li><li><a href=\"../x86_64/index.html\">x86_64</a></li></ul><h3><a href=\"../index.html#macros\">Macros</a></h3><ul class=\"block macro\"><li><a href=\"../macro.asm.html\">asm</a></li><li><a href=\"../macro.global_asm.html\">global_asm</a></li></ul></div></nav><div class=\"sidebar-resizer\"></div><main><div class=\"width-limiter\"><rustdoc-search><nav class=\"sub\">\n            <form class=\"search-form\">\n                <span></span> <!-- This empty span is a hacky fix for Safari - See #93184 -->\n                <div id=\"sidebar-button\" tabindex=\"-1\">\n                    <a href=\"../../../core/all.html\" title=\"show sidebar\"></a>\n                </div>\n                <input class=\"search-input\" name=\"search\" aria-label=\"Run search in the documentation\" autocomplete=\"off\" spellcheck=\"false\" placeholder=\"Type ‘S’ or ‘/’ to search, ‘?’ for more options…\" type=\"search\">\n                <div id=\"help-button\" tabindex=\"-1\">\n                    <a href=\"../../../help.html\" title=\"help\">?</a>\n                </div>\n                <div id=\"settings-menu\" tabindex=\"-1\">\n                    <a href=\"../../../settings.html\" title=\"settings\">\n                        Settings\n                    </a>\n                </div>\n            </form>\n        </nav></rustdoc-search><section id=\"main-content\" class=\"content\"><div class=\"main-heading\"><h1>Module <a href=\"../../index.html\">core</a>::<wbr><a href=\"../index.html\">arch</a>::<wbr><a class=\"mod\" href=\"#\">powerpc64</a><button id=\"copy-path\" title=\"Copy item path to clipboard\">Copy item path</button></h1><span class=\"out-of-band\"><a class=\"src\" href=\"../../../src/core/stdarch/crates/core_arch/src/mod.rs.html#258\">source</a> · <button id=\"toggle-all-docs\" title=\"collapse all docs\">[<span>−</span>]</button></span></div><span class=\"item-info\"><div class=\"stab unstable\"><span class=\"emoji\">🔬</span><span>This is a nightly-only experimental API. (<code>stdarch_powerpc</code>&nbsp;<a href=\"https://github.com/rust-lang/rust/issues/111145\">#111145</a>)</span></div><div class=\"stab portability\">Available on <strong>PowerPC-64</strong> only.</div></span><details class=\"toggle top-doc\" open=\"\"><summary class=\"hideme\"><span>Expand description</span></summary><div class=\"docblock\"><p>Platform-specific intrinsics for the <code>PowerPC64</code> platform.</p>\n<p>See the <a href=\"../index.html\">module documentation</a> for more details.</p>\n</div></details><h2 id=\"structs\" class=\"section-header\">Structs<a href=\"#structs\" class=\"anchor\">§</a></h2><ul class=\"item-table\"><li><div class=\"item-name\"><a class=\"struct\" href=\"struct.vector_bool_char.html\" title=\"struct core::arch::powerpc64::vector_bool_char\">vector_bool_char</a><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on PowerPC or PowerPC-64 only\">PowerPC or PowerPC-64</span></div><div class=\"desc docblock-short\">PowerPC-specific 128-bit wide vector mask of sixteen packed elements</div></li><li><div class=\"item-name\"><a class=\"struct\" href=\"struct.vector_bool_int.html\" title=\"struct core::arch::powerpc64::vector_bool_int\">vector_bool_int</a><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on PowerPC or PowerPC-64 only\">PowerPC or PowerPC-64</span></div><div class=\"desc docblock-short\">PowerPC-specific 128-bit wide vector mask of four packed elements</div></li><li><div class=\"item-name\"><a class=\"struct\" href=\"struct.vector_bool_long.html\" title=\"struct core::arch::powerpc64::vector_bool_long\">vector_bool_long</a><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on PowerPC or PowerPC-64 only\">PowerPC or PowerPC-64</span></div><div class=\"desc docblock-short\">PowerPC-specific 128-bit wide vector mask of two <code>i64</code></div></li><li><div class=\"item-name\"><a class=\"struct\" href=\"struct.vector_bool_short.html\" title=\"struct core::arch::powerpc64::vector_bool_short\">vector_bool_short</a><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on PowerPC or PowerPC-64 only\">PowerPC or PowerPC-64</span></div><div class=\"desc docblock-short\">PowerPC-specific 128-bit wide vector mask of eight packed elements</div></li><li><div class=\"item-name\"><a class=\"struct\" href=\"struct.vector_double.html\" title=\"struct core::arch::powerpc64::vector_double\">vector_double</a><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on PowerPC or PowerPC-64 only\">PowerPC or PowerPC-64</span></div><div class=\"desc docblock-short\">PowerPC-specific 128-bit wide vector of two packed <code>f64</code></div></li><li><div class=\"item-name\"><a class=\"struct\" href=\"struct.vector_float.html\" title=\"struct core::arch::powerpc64::vector_float\">vector_float</a><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on PowerPC or PowerPC-64 only\">PowerPC or PowerPC-64</span></div><div class=\"desc docblock-short\">PowerPC-specific 128-bit wide vector of four packed <code>f32</code></div></li><li><div class=\"item-name\"><a class=\"struct\" href=\"struct.vector_signed_char.html\" title=\"struct core::arch::powerpc64::vector_signed_char\">vector_signed_char</a><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on PowerPC or PowerPC-64 only\">PowerPC or PowerPC-64</span></div><div class=\"desc docblock-short\">PowerPC-specific 128-bit wide vector of sixteen packed <code>i8</code></div></li><li><div class=\"item-name\"><a class=\"struct\" href=\"struct.vector_signed_int.html\" title=\"struct core::arch::powerpc64::vector_signed_int\">vector_signed_int</a><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on PowerPC or PowerPC-64 only\">PowerPC or PowerPC-64</span></div><div class=\"desc docblock-short\">PowerPC-specific 128-bit wide vector of four packed <code>i32</code></div></li><li><div class=\"item-name\"><a class=\"struct\" href=\"struct.vector_signed_long.html\" title=\"struct core::arch::powerpc64::vector_signed_long\">vector_signed_long</a><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on PowerPC or PowerPC-64 only\">PowerPC or PowerPC-64</span></div><div class=\"desc docblock-short\">PowerPC-specific 128-bit wide vector of two packed <code>i64</code></div></li><li><div class=\"item-name\"><a class=\"struct\" href=\"struct.vector_signed_short.html\" title=\"struct core::arch::powerpc64::vector_signed_short\">vector_signed_short</a><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on PowerPC or PowerPC-64 only\">PowerPC or PowerPC-64</span></div><div class=\"desc docblock-short\">PowerPC-specific 128-bit wide vector of eight packed <code>i16</code></div></li><li><div class=\"item-name\"><a class=\"struct\" href=\"struct.vector_unsigned_char.html\" title=\"struct core::arch::powerpc64::vector_unsigned_char\">vector_unsigned_char</a><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on PowerPC or PowerPC-64 only\">PowerPC or PowerPC-64</span></div><div class=\"desc docblock-short\">PowerPC-specific 128-bit wide vector of sixteen packed <code>u8</code></div></li><li><div class=\"item-name\"><a class=\"struct\" href=\"struct.vector_unsigned_int.html\" title=\"struct core::arch::powerpc64::vector_unsigned_int\">vector_unsigned_int</a><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on PowerPC or PowerPC-64 only\">PowerPC or PowerPC-64</span></div><div class=\"desc docblock-short\">PowerPC-specific 128-bit wide vector of four packed <code>u32</code></div></li><li><div class=\"item-name\"><a class=\"struct\" href=\"struct.vector_unsigned_long.html\" title=\"struct core::arch::powerpc64::vector_unsigned_long\">vector_unsigned_long</a><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on PowerPC or PowerPC-64 only\">PowerPC or PowerPC-64</span></div><div class=\"desc docblock-short\">PowerPC-specific 128-bit wide vector of two packed <code>u64</code></div></li><li><div class=\"item-name\"><a class=\"struct\" href=\"struct.vector_unsigned_short.html\" title=\"struct core::arch::powerpc64::vector_unsigned_short\">vector_unsigned_short</a><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on PowerPC or PowerPC-64 only\">PowerPC or PowerPC-64</span></div><div class=\"desc docblock-short\">PowerPC-specific 128-bit wide vector of eight packed <code>u16</code></div></li></ul><h2 id=\"functions\" class=\"section-header\">Functions<a href=\"#functions\" class=\"anchor\">§</a></h2><ul class=\"item-table\"><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.trap.html\" title=\"fn core::arch::powerpc64::trap\">trap</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on PowerPC or PowerPC-64 only\">PowerPC or PowerPC-64</span></div><div class=\"desc docblock-short\">Generates the trap instruction <code>TRAP</code></div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_abs.html\" title=\"fn core::arch::powerpc64::vec_abs\">vec_abs</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector abs.</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_abss.html\" title=\"fn core::arch::powerpc64::vec_abss\">vec_abss</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector abss.</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_add.html\" title=\"fn core::arch::powerpc64::vec_add\">vec_add</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector add.</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_addc.html\" title=\"fn core::arch::powerpc64::vec_addc\">vec_addc</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector addc.</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_adde.html\" title=\"fn core::arch::powerpc64::vec_adde\">vec_adde</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Add Extended</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_adds.html\" title=\"fn core::arch::powerpc64::vec_adds\">vec_adds</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector adds.</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_all_eq.html\" title=\"fn core::arch::powerpc64::vec_all_eq\">vec_all_eq</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector All Elements Equal</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_all_ge.html\" title=\"fn core::arch::powerpc64::vec_all_ge\">vec_all_ge</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector All Elements Greater or Equal</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_all_gt.html\" title=\"fn core::arch::powerpc64::vec_all_gt\">vec_all_gt</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector All Elements Greater Than</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_all_in.html\" title=\"fn core::arch::powerpc64::vec_all_in\">vec_all_in</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector All In</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_all_le.html\" title=\"fn core::arch::powerpc64::vec_all_le\">vec_all_le</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector All Elements Less Than or Equal</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_all_lt.html\" title=\"fn core::arch::powerpc64::vec_all_lt\">vec_all_lt</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector All Elements Less Than</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_all_nan.html\" title=\"fn core::arch::powerpc64::vec_all_nan\">vec_all_nan</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">All Elements Not a Number</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_all_ne.html\" title=\"fn core::arch::powerpc64::vec_all_ne\">vec_all_ne</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector All Elements Not Equal</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_all_nge.html\" title=\"fn core::arch::powerpc64::vec_all_nge\">vec_all_nge</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">All Elements Not Greater Than or Equal</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_all_ngt.html\" title=\"fn core::arch::powerpc64::vec_all_ngt\">vec_all_ngt</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">All Elements Not Greater Than</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_all_nle.html\" title=\"fn core::arch::powerpc64::vec_all_nle\">vec_all_nle</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">All Elements Not Less Than or Equal</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_all_nlt.html\" title=\"fn core::arch::powerpc64::vec_all_nlt\">vec_all_nlt</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">All Elements Not Less Than</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_all_numeric.html\" title=\"fn core::arch::powerpc64::vec_all_numeric\">vec_all_numeric</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">All Elements Numeric</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_and.html\" title=\"fn core::arch::powerpc64::vec_and\">vec_and</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector and.</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_andc.html\" title=\"fn core::arch::powerpc64::vec_andc\">vec_andc</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector andc.</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_any_eq.html\" title=\"fn core::arch::powerpc64::vec_any_eq\">vec_any_eq</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector All Elements Equal</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_any_ge.html\" title=\"fn core::arch::powerpc64::vec_any_ge\">vec_any_ge</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Any Element Greater or Equal</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_any_gt.html\" title=\"fn core::arch::powerpc64::vec_any_gt\">vec_any_gt</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Any Element Greater Than</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_any_le.html\" title=\"fn core::arch::powerpc64::vec_any_le\">vec_any_le</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Any Element Less Than or Equal</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_any_lt.html\" title=\"fn core::arch::powerpc64::vec_any_lt\">vec_any_lt</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Any Element Less Than</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_any_nan.html\" title=\"fn core::arch::powerpc64::vec_any_nan\">vec_any_nan</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Any Elements Not a Number</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_any_ne.html\" title=\"fn core::arch::powerpc64::vec_any_ne\">vec_any_ne</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Any Elements Not Equal</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_any_nge.html\" title=\"fn core::arch::powerpc64::vec_any_nge\">vec_any_nge</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Any Elements Not Greater Than or Equal</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_any_ngt.html\" title=\"fn core::arch::powerpc64::vec_any_ngt\">vec_any_ngt</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Any Elements Not Greater Than</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_any_nle.html\" title=\"fn core::arch::powerpc64::vec_any_nle\">vec_any_nle</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Any Elements Not Less Than or Equal</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_any_nlt.html\" title=\"fn core::arch::powerpc64::vec_any_nlt\">vec_any_nlt</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Any Elements Not Less Than</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_any_numeric.html\" title=\"fn core::arch::powerpc64::vec_any_numeric\">vec_any_numeric</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Any Elements Numeric</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_any_out.html\" title=\"fn core::arch::powerpc64::vec_any_out\">vec_any_out</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Any Element Out of Bounds</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_avg.html\" title=\"fn core::arch::powerpc64::vec_avg\">vec_avg</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector avg.</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_ceil.html\" title=\"fn core::arch::powerpc64::vec_ceil\">vec_ceil</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector ceil.</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_cmpb.html\" title=\"fn core::arch::powerpc64::vec_cmpb\">vec_cmpb</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector cmpb.</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_cmpeq.html\" title=\"fn core::arch::powerpc64::vec_cmpeq\">vec_cmpeq</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector cmpeq.</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_cmpge.html\" title=\"fn core::arch::powerpc64::vec_cmpge\">vec_cmpge</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector cmpge.</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_cmpgt.html\" title=\"fn core::arch::powerpc64::vec_cmpgt\">vec_cmpgt</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector cmpgt.</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_cmple.html\" title=\"fn core::arch::powerpc64::vec_cmple\">vec_cmple</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector cmple.</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_cmplt.html\" title=\"fn core::arch::powerpc64::vec_cmplt\">vec_cmplt</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector cmplt.</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_cmpne.html\" title=\"fn core::arch::powerpc64::vec_cmpne\">vec_cmpne</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Compare Not Equal</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_cntlz.html\" title=\"fn core::arch::powerpc64::vec_cntlz\">vec_cntlz</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Count Leading Zeros</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_ctf.html\" title=\"fn core::arch::powerpc64::vec_ctf\">vec_ctf</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Convert to Floating-Point</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_cts.html\" title=\"fn core::arch::powerpc64::vec_cts\">vec_cts</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Convert to Signed Integer</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_ctu.html\" title=\"fn core::arch::powerpc64::vec_ctu\">vec_ctu</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Convert to Signed Integer</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_expte.html\" title=\"fn core::arch::powerpc64::vec_expte\">vec_expte</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector expte.</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_extract.html\" title=\"fn core::arch::powerpc64::vec_extract\">vec_extract</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Extract</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_floor.html\" title=\"fn core::arch::powerpc64::vec_floor\">vec_floor</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector floor.</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_insert.html\" title=\"fn core::arch::powerpc64::vec_insert\">vec_insert</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Insert</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_ld.html\" title=\"fn core::arch::powerpc64::vec_ld\">vec_ld</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Load Indexed.</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_lde.html\" title=\"fn core::arch::powerpc64::vec_lde\">vec_lde</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Load Element Indexed.</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_ldl.html\" title=\"fn core::arch::powerpc64::vec_ldl\">vec_ldl</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Load Indexed Least Recently Used.</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_loge.html\" title=\"fn core::arch::powerpc64::vec_loge\">vec_loge</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Base-2 Logarithm Estimate</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_madd.html\" title=\"fn core::arch::powerpc64::vec_madd\">vec_madd</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Multiply Add</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_madds.html\" title=\"fn core::arch::powerpc64::vec_madds\">vec_madds</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Multiply Add Saturated</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_max.html\" title=\"fn core::arch::powerpc64::vec_max\">vec_max</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector max.</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_mergee.html\" title=\"fn core::arch::powerpc64::vec_mergee\">vec_mergee</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Merge Even</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_mergeh.html\" title=\"fn core::arch::powerpc64::vec_mergeh\">vec_mergeh</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Merge High</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_mergel.html\" title=\"fn core::arch::powerpc64::vec_mergel\">vec_mergel</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Merge Low</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_mergeo.html\" title=\"fn core::arch::powerpc64::vec_mergeo\">vec_mergeo</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Merge Odd</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_mfvscr.html\" title=\"fn core::arch::powerpc64::vec_mfvscr\">vec_mfvscr</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Move From Vector Status and Control Register.</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_min.html\" title=\"fn core::arch::powerpc64::vec_min\">vec_min</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector min.</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_mladd.html\" title=\"fn core::arch::powerpc64::vec_mladd\">vec_mladd</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Multiply Low and Add Unsigned Half Word</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_mradds.html\" title=\"fn core::arch::powerpc64::vec_mradds\">vec_mradds</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Multiply Round and Add Saturated</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_msum.html\" title=\"fn core::arch::powerpc64::vec_msum\">vec_msum</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Multiply Sum</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_msums.html\" title=\"fn core::arch::powerpc64::vec_msums\">vec_msums</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Multiply Sum Saturated</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_mul.html\" title=\"fn core::arch::powerpc64::vec_mul\">vec_mul</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Multiply</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_mule.html\" title=\"fn core::arch::powerpc64::vec_mule\">vec_mule</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Multiply Even</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_mulo.html\" title=\"fn core::arch::powerpc64::vec_mulo\">vec_mulo</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Multiply Odd</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_nand.html\" title=\"fn core::arch::powerpc64::vec_nand\">vec_nand</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector NAND</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_nmsub.html\" title=\"fn core::arch::powerpc64::vec_nmsub\">vec_nmsub</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Negative Multiply Subtract</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_nor.html\" title=\"fn core::arch::powerpc64::vec_nor\">vec_nor</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector nor.</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_or.html\" title=\"fn core::arch::powerpc64::vec_or\">vec_or</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector or.</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_orc.html\" title=\"fn core::arch::powerpc64::vec_orc\">vec_orc</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector OR with Complement</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_pack.html\" title=\"fn core::arch::powerpc64::vec_pack\">vec_pack</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Pack</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_packs.html\" title=\"fn core::arch::powerpc64::vec_packs\">vec_packs</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Pack Saturated</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_packsu.html\" title=\"fn core::arch::powerpc64::vec_packsu\">vec_packsu</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Pack Saturated Unsigned</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_perm.html\" title=\"fn core::arch::powerpc64::vec_perm\">vec_perm</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector permute.</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_rl.html\" title=\"fn core::arch::powerpc64::vec_rl\">vec_rl</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Rotate Left</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_round.html\" title=\"fn core::arch::powerpc64::vec_round\">vec_round</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Round</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_sel.html\" title=\"fn core::arch::powerpc64::vec_sel\">vec_sel</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Select</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_sl.html\" title=\"fn core::arch::powerpc64::vec_sl\">vec_sl</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Shift Left</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_sld.html\" title=\"fn core::arch::powerpc64::vec_sld\">vec_sld</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Shift Left Double</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_sldw.html\" title=\"fn core::arch::powerpc64::vec_sldw\">vec_sldw</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Shift Left Double by Words</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_sll.html\" title=\"fn core::arch::powerpc64::vec_sll\">vec_sll</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Shift Left Long</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_slo.html\" title=\"fn core::arch::powerpc64::vec_slo\">vec_slo</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Shift Left by Octets</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_slv.html\" title=\"fn core::arch::powerpc64::vec_slv\">vec_slv</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `power9-altivec` only\">(PowerPC or PowerPC-64) and <code>power9-altivec</code></span></div><div class=\"desc docblock-short\">Vector Shift Left Variable</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_splat.html\" title=\"fn core::arch::powerpc64::vec_splat\">vec_splat</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Splat</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_splat_s8.html\" title=\"fn core::arch::powerpc64::vec_splat_s8\">vec_splat_s8</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Splat to Signed Byte</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_splat_s16.html\" title=\"fn core::arch::powerpc64::vec_splat_s16\">vec_splat_s16</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Splat to Signed Halfword</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_splat_s32.html\" title=\"fn core::arch::powerpc64::vec_splat_s32\">vec_splat_s32</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Splat to Signed Word</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_splat_u8.html\" title=\"fn core::arch::powerpc64::vec_splat_u8\">vec_splat_u8</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Splat to Unsigned Byte</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_splat_u16.html\" title=\"fn core::arch::powerpc64::vec_splat_u16\">vec_splat_u16</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Splat to Unsigned Halfword</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_splat_u32.html\" title=\"fn core::arch::powerpc64::vec_splat_u32\">vec_splat_u32</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Splat to Unsigned Word</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_splats.html\" title=\"fn core::arch::powerpc64::vec_splats\">vec_splats</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector splats.</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_sr.html\" title=\"fn core::arch::powerpc64::vec_sr\">vec_sr</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Shift Right</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_sra.html\" title=\"fn core::arch::powerpc64::vec_sra\">vec_sra</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Shift Right Algebraic</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_srl.html\" title=\"fn core::arch::powerpc64::vec_srl\">vec_srl</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Shift Right Long</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_sro.html\" title=\"fn core::arch::powerpc64::vec_sro\">vec_sro</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Shift Right by Octets</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_srv.html\" title=\"fn core::arch::powerpc64::vec_srv\">vec_srv</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `power9-altivec` only\">(PowerPC or PowerPC-64) and <code>power9-altivec</code></span></div><div class=\"desc docblock-short\">Vector Shift Right Variable</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_st.html\" title=\"fn core::arch::powerpc64::vec_st\">vec_st</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Store Indexed</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_ste.html\" title=\"fn core::arch::powerpc64::vec_ste\">vec_ste</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Store Element Indexed</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_stl.html\" title=\"fn core::arch::powerpc64::vec_stl\">vec_stl</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Store Indexed Least Recently Used</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_sub.html\" title=\"fn core::arch::powerpc64::vec_sub\">vec_sub</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector sub.</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_subc.html\" title=\"fn core::arch::powerpc64::vec_subc\">vec_subc</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Subtract Carryout</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_subs.html\" title=\"fn core::arch::powerpc64::vec_subs\">vec_subs</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector subs.</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_sum2s.html\" title=\"fn core::arch::powerpc64::vec_sum2s\">vec_sum2s</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Sum Across Partial (1/2) Saturated</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_sum4s.html\" title=\"fn core::arch::powerpc64::vec_sum4s\">vec_sum4s</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Sum Across Partial (1/4) Saturated</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_unpackh.html\" title=\"fn core::arch::powerpc64::vec_unpackh\">vec_unpackh</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Unpack High</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_unpackl.html\" title=\"fn core::arch::powerpc64::vec_unpackl\">vec_unpackl</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector Unpack Low</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_xl.html\" title=\"fn core::arch::powerpc64::vec_xl\">vec_xl</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">VSX Unaligned Load</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_xl_len.html\" title=\"fn core::arch::powerpc64::vec_xl_len\">vec_xl_len</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available with target feature `power9-vector` only\"><code>power9-vector</code></span></div><div class=\"desc docblock-short\">Vector Load with Length</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_xor.html\" title=\"fn core::arch::powerpc64::vec_xor\">vec_xor</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">Vector xor.</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_xst.html\" title=\"fn core::arch::powerpc64::vec_xst\">vec_xst</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `altivec` only\">(PowerPC or PowerPC-64) and <code>altivec</code></span></div><div class=\"desc docblock-short\">VSX Unaligned Store</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_xst_len.html\" title=\"fn core::arch::powerpc64::vec_xst_len\">vec_xst_len</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available with target feature `power9-vector` only\"><code>power9-vector</code></span></div><div class=\"desc docblock-short\">Vector Store with Length</div></li><li><div class=\"item-name\"><a class=\"fn\" href=\"fn.vec_xxpermdi.html\" title=\"fn core::arch::powerpc64::vec_xxpermdi\">vec_xxpermdi</a><sup title=\"unsafe function\">⚠</sup><span class=\"stab unstable\" title=\"\">Experimental</span><span class=\"stab portability\" title=\"Available on (PowerPC or PowerPC-64) and target feature `vsx` only\">(PowerPC or PowerPC-64) and <code>vsx</code></span></div><div class=\"desc docblock-short\">Vector permute.</div></li></ul></section></div></main></body></html>",
	"crawlDate": "2024-07-28T05:22:44.986Z"
}