.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* LMotorPwm_PWMHW */
.set LMotorPwm_PWMHW__CAP0, CYREG_TMR0_CAP0
.set LMotorPwm_PWMHW__CAP1, CYREG_TMR0_CAP1
.set LMotorPwm_PWMHW__CFG0, CYREG_TMR0_CFG0
.set LMotorPwm_PWMHW__CFG1, CYREG_TMR0_CFG1
.set LMotorPwm_PWMHW__CFG2, CYREG_TMR0_CFG2
.set LMotorPwm_PWMHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set LMotorPwm_PWMHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set LMotorPwm_PWMHW__PER0, CYREG_TMR0_PER0
.set LMotorPwm_PWMHW__PER1, CYREG_TMR0_PER1
.set LMotorPwm_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set LMotorPwm_PWMHW__PM_ACT_MSK, 0x01
.set LMotorPwm_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set LMotorPwm_PWMHW__PM_STBY_MSK, 0x01
.set LMotorPwm_PWMHW__RT0, CYREG_TMR0_RT0
.set LMotorPwm_PWMHW__RT1, CYREG_TMR0_RT1
.set LMotorPwm_PWMHW__SR0, CYREG_TMR0_SR0

/* MotorControlReg */
.set MotorControlReg_Sync_ctrl_reg__0__MASK, 0x01
.set MotorControlReg_Sync_ctrl_reg__0__POS, 0
.set MotorControlReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set MotorControlReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set MotorControlReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set MotorControlReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set MotorControlReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set MotorControlReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set MotorControlReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set MotorControlReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set MotorControlReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set MotorControlReg_Sync_ctrl_reg__1__MASK, 0x02
.set MotorControlReg_Sync_ctrl_reg__1__POS, 1
.set MotorControlReg_Sync_ctrl_reg__2__MASK, 0x04
.set MotorControlReg_Sync_ctrl_reg__2__POS, 2
.set MotorControlReg_Sync_ctrl_reg__3__MASK, 0x08
.set MotorControlReg_Sync_ctrl_reg__3__POS, 3
.set MotorControlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set MotorControlReg_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set MotorControlReg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set MotorControlReg_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB09_CTL
.set MotorControlReg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set MotorControlReg_Sync_ctrl_reg__MASK, 0x0F
.set MotorControlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set MotorControlReg_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB09_MSK
.set MotorControlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL

/* RMotorPwm_PWMHW */
.set RMotorPwm_PWMHW__CAP0, CYREG_TMR1_CAP0
.set RMotorPwm_PWMHW__CAP1, CYREG_TMR1_CAP1
.set RMotorPwm_PWMHW__CFG0, CYREG_TMR1_CFG0
.set RMotorPwm_PWMHW__CFG1, CYREG_TMR1_CFG1
.set RMotorPwm_PWMHW__CFG2, CYREG_TMR1_CFG2
.set RMotorPwm_PWMHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set RMotorPwm_PWMHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set RMotorPwm_PWMHW__PER0, CYREG_TMR1_PER0
.set RMotorPwm_PWMHW__PER1, CYREG_TMR1_PER1
.set RMotorPwm_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set RMotorPwm_PWMHW__PM_ACT_MSK, 0x02
.set RMotorPwm_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set RMotorPwm_PWMHW__PM_STBY_MSK, 0x02
.set RMotorPwm_PWMHW__RT0, CYREG_TMR1_RT0
.set RMotorPwm_PWMHW__RT1, CYREG_TMR1_RT1
.set RMotorPwm_PWMHW__SR0, CYREG_TMR1_SR0

/* MotorPwmClock */
.set MotorPwmClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set MotorPwmClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set MotorPwmClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set MotorPwmClock__CFG2_SRC_SEL_MASK, 0x07
.set MotorPwmClock__INDEX, 0x01
.set MotorPwmClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set MotorPwmClock__PM_ACT_MSK, 0x02
.set MotorPwmClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set MotorPwmClock__PM_STBY_MSK, 0x02

/* SerDrv_485Sel */
.set SerDrv_485Sel__0__MASK, 0x20
.set SerDrv_485Sel__0__PC, CYREG_IO_PC_PRT15_PC5
.set SerDrv_485Sel__0__PORT, 15
.set SerDrv_485Sel__0__SHIFT, 5
.set SerDrv_485Sel__AG, CYREG_PRT15_AG
.set SerDrv_485Sel__AMUX, CYREG_PRT15_AMUX
.set SerDrv_485Sel__BIE, CYREG_PRT15_BIE
.set SerDrv_485Sel__BIT_MASK, CYREG_PRT15_BIT_MASK
.set SerDrv_485Sel__BYP, CYREG_PRT15_BYP
.set SerDrv_485Sel__CTL, CYREG_PRT15_CTL
.set SerDrv_485Sel__DM0, CYREG_PRT15_DM0
.set SerDrv_485Sel__DM1, CYREG_PRT15_DM1
.set SerDrv_485Sel__DM2, CYREG_PRT15_DM2
.set SerDrv_485Sel__DR, CYREG_PRT15_DR
.set SerDrv_485Sel__INP_DIS, CYREG_PRT15_INP_DIS
.set SerDrv_485Sel__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set SerDrv_485Sel__LCD_EN, CYREG_PRT15_LCD_EN
.set SerDrv_485Sel__MASK, 0x20
.set SerDrv_485Sel__PORT, 15
.set SerDrv_485Sel__PRT, CYREG_PRT15_PRT
.set SerDrv_485Sel__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set SerDrv_485Sel__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set SerDrv_485Sel__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set SerDrv_485Sel__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set SerDrv_485Sel__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set SerDrv_485Sel__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set SerDrv_485Sel__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set SerDrv_485Sel__PS, CYREG_PRT15_PS
.set SerDrv_485Sel__SHIFT, 5
.set SerDrv_485Sel__SLW, CYREG_PRT15_SLW

/* SerDrv_Enable */
.set SerDrv_Enable__0__MASK, 0x10
.set SerDrv_Enable__0__PC, CYREG_IO_PC_PRT15_PC4
.set SerDrv_Enable__0__PORT, 15
.set SerDrv_Enable__0__SHIFT, 4
.set SerDrv_Enable__AG, CYREG_PRT15_AG
.set SerDrv_Enable__AMUX, CYREG_PRT15_AMUX
.set SerDrv_Enable__BIE, CYREG_PRT15_BIE
.set SerDrv_Enable__BIT_MASK, CYREG_PRT15_BIT_MASK
.set SerDrv_Enable__BYP, CYREG_PRT15_BYP
.set SerDrv_Enable__CTL, CYREG_PRT15_CTL
.set SerDrv_Enable__DM0, CYREG_PRT15_DM0
.set SerDrv_Enable__DM1, CYREG_PRT15_DM1
.set SerDrv_Enable__DM2, CYREG_PRT15_DM2
.set SerDrv_Enable__DR, CYREG_PRT15_DR
.set SerDrv_Enable__INP_DIS, CYREG_PRT15_INP_DIS
.set SerDrv_Enable__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set SerDrv_Enable__LCD_EN, CYREG_PRT15_LCD_EN
.set SerDrv_Enable__MASK, 0x10
.set SerDrv_Enable__PORT, 15
.set SerDrv_Enable__PRT, CYREG_PRT15_PRT
.set SerDrv_Enable__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set SerDrv_Enable__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set SerDrv_Enable__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set SerDrv_Enable__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set SerDrv_Enable__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set SerDrv_Enable__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set SerDrv_Enable__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set SerDrv_Enable__PS, CYREG_PRT15_PS
.set SerDrv_Enable__SHIFT, 4
.set SerDrv_Enable__SLW, CYREG_PRT15_SLW

/* PiComs_BSPIS */
.set PiComs_BSPIS_es3_SPISlave_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PiComs_BSPIS_es3_SPISlave_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set PiComs_BSPIS_es3_SPISlave_BitCounter_ST__MASK_REG, CYREG_B0_UDB08_MSK
.set PiComs_BSPIS_es3_SPISlave_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PiComs_BSPIS_es3_SPISlave_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PiComs_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PiComs_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set PiComs_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set PiComs_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_REG, CYREG_B0_UDB08_ST
.set PiComs_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PiComs_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set PiComs_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set PiComs_BSPIS_es3_SPISlave_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set PiComs_BSPIS_es3_SPISlave_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set PiComs_BSPIS_es3_SPISlave_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set PiComs_BSPIS_es3_SPISlave_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set PiComs_BSPIS_es3_SPISlave_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set PiComs_BSPIS_es3_SPISlave_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set PiComs_BSPIS_es3_SPISlave_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PiComs_BSPIS_es3_SPISlave_BitCounter__CONTROL_REG, CYREG_B0_UDB08_CTL
.set PiComs_BSPIS_es3_SPISlave_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set PiComs_BSPIS_es3_SPISlave_BitCounter__COUNT_REG, CYREG_B0_UDB08_CTL
.set PiComs_BSPIS_es3_SPISlave_BitCounter__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set PiComs_BSPIS_es3_SPISlave_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PiComs_BSPIS_es3_SPISlave_BitCounter__PERIOD_REG, CYREG_B0_UDB08_MSK
.set PiComs_BSPIS_es3_SPISlave_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PiComs_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set PiComs_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set PiComs_BSPIS_es3_SPISlave_RxStsReg__3__MASK, 0x08
.set PiComs_BSPIS_es3_SPISlave_RxStsReg__3__POS, 3
.set PiComs_BSPIS_es3_SPISlave_RxStsReg__4__MASK, 0x10
.set PiComs_BSPIS_es3_SPISlave_RxStsReg__4__POS, 4
.set PiComs_BSPIS_es3_SPISlave_RxStsReg__5__MASK, 0x20
.set PiComs_BSPIS_es3_SPISlave_RxStsReg__5__POS, 5
.set PiComs_BSPIS_es3_SPISlave_RxStsReg__6__MASK, 0x40
.set PiComs_BSPIS_es3_SPISlave_RxStsReg__6__POS, 6
.set PiComs_BSPIS_es3_SPISlave_RxStsReg__MASK, 0x78
.set PiComs_BSPIS_es3_SPISlave_RxStsReg__MASK_REG, CYREG_B0_UDB09_MSK
.set PiComs_BSPIS_es3_SPISlave_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set PiComs_BSPIS_es3_SPISlave_RxStsReg__STATUS_REG, CYREG_B0_UDB09_ST
.set PiComs_BSPIS_es3_SPISlave_TxStsReg__0__MASK, 0x01
.set PiComs_BSPIS_es3_SPISlave_TxStsReg__0__POS, 0
.set PiComs_BSPIS_es3_SPISlave_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set PiComs_BSPIS_es3_SPISlave_TxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set PiComs_BSPIS_es3_SPISlave_TxStsReg__1__MASK, 0x02
.set PiComs_BSPIS_es3_SPISlave_TxStsReg__1__POS, 1
.set PiComs_BSPIS_es3_SPISlave_TxStsReg__2__MASK, 0x04
.set PiComs_BSPIS_es3_SPISlave_TxStsReg__2__POS, 2
.set PiComs_BSPIS_es3_SPISlave_TxStsReg__6__MASK, 0x40
.set PiComs_BSPIS_es3_SPISlave_TxStsReg__6__POS, 6
.set PiComs_BSPIS_es3_SPISlave_TxStsReg__MASK, 0x47
.set PiComs_BSPIS_es3_SPISlave_TxStsReg__MASK_REG, CYREG_B1_UDB08_MSK
.set PiComs_BSPIS_es3_SPISlave_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set PiComs_BSPIS_es3_SPISlave_TxStsReg__STATUS_REG, CYREG_B1_UDB08_ST
.set PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__A0_REG, CYREG_B0_UDB08_A0
.set PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__A1_REG, CYREG_B0_UDB08_A1
.set PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__D0_REG, CYREG_B0_UDB08_D0
.set PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__D1_REG, CYREG_B0_UDB08_D1
.set PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__F0_REG, CYREG_B0_UDB08_F0
.set PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__F1_REG, CYREG_B0_UDB08_F1
.set PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL

/* SpiXferDone */
.set SpiXferDone__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SpiXferDone__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SpiXferDone__INTC_MASK, 0x01
.set SpiXferDone__INTC_NUMBER, 0
.set SpiXferDone__INTC_PRIOR_NUM, 7
.set SpiXferDone__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set SpiXferDone__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SpiXferDone__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PiSPI_MISO */
.set PiSPI_MISO__0__MASK, 0x08
.set PiSPI_MISO__0__PC, CYREG_PRT3_PC3
.set PiSPI_MISO__0__PORT, 3
.set PiSPI_MISO__0__SHIFT, 3
.set PiSPI_MISO__AG, CYREG_PRT3_AG
.set PiSPI_MISO__AMUX, CYREG_PRT3_AMUX
.set PiSPI_MISO__BIE, CYREG_PRT3_BIE
.set PiSPI_MISO__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PiSPI_MISO__BYP, CYREG_PRT3_BYP
.set PiSPI_MISO__CTL, CYREG_PRT3_CTL
.set PiSPI_MISO__DM0, CYREG_PRT3_DM0
.set PiSPI_MISO__DM1, CYREG_PRT3_DM1
.set PiSPI_MISO__DM2, CYREG_PRT3_DM2
.set PiSPI_MISO__DR, CYREG_PRT3_DR
.set PiSPI_MISO__INP_DIS, CYREG_PRT3_INP_DIS
.set PiSPI_MISO__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PiSPI_MISO__LCD_EN, CYREG_PRT3_LCD_EN
.set PiSPI_MISO__MASK, 0x08
.set PiSPI_MISO__PORT, 3
.set PiSPI_MISO__PRT, CYREG_PRT3_PRT
.set PiSPI_MISO__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PiSPI_MISO__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PiSPI_MISO__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PiSPI_MISO__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PiSPI_MISO__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PiSPI_MISO__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PiSPI_MISO__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PiSPI_MISO__PS, CYREG_PRT3_PS
.set PiSPI_MISO__SHIFT, 3
.set PiSPI_MISO__SLW, CYREG_PRT3_SLW

/* PiSPI_MOSI */
.set PiSPI_MOSI__0__MASK, 0x04
.set PiSPI_MOSI__0__PC, CYREG_PRT3_PC2
.set PiSPI_MOSI__0__PORT, 3
.set PiSPI_MOSI__0__SHIFT, 2
.set PiSPI_MOSI__AG, CYREG_PRT3_AG
.set PiSPI_MOSI__AMUX, CYREG_PRT3_AMUX
.set PiSPI_MOSI__BIE, CYREG_PRT3_BIE
.set PiSPI_MOSI__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PiSPI_MOSI__BYP, CYREG_PRT3_BYP
.set PiSPI_MOSI__CTL, CYREG_PRT3_CTL
.set PiSPI_MOSI__DM0, CYREG_PRT3_DM0
.set PiSPI_MOSI__DM1, CYREG_PRT3_DM1
.set PiSPI_MOSI__DM2, CYREG_PRT3_DM2
.set PiSPI_MOSI__DR, CYREG_PRT3_DR
.set PiSPI_MOSI__INP_DIS, CYREG_PRT3_INP_DIS
.set PiSPI_MOSI__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PiSPI_MOSI__LCD_EN, CYREG_PRT3_LCD_EN
.set PiSPI_MOSI__MASK, 0x04
.set PiSPI_MOSI__PORT, 3
.set PiSPI_MOSI__PRT, CYREG_PRT3_PRT
.set PiSPI_MOSI__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PiSPI_MOSI__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PiSPI_MOSI__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PiSPI_MOSI__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PiSPI_MOSI__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PiSPI_MOSI__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PiSPI_MOSI__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PiSPI_MOSI__PS, CYREG_PRT3_PS
.set PiSPI_MOSI__SHIFT, 2
.set PiSPI_MOSI__SLW, CYREG_PRT3_SLW

/* PiSPI_SCLK */
.set PiSPI_SCLK__0__MASK, 0x20
.set PiSPI_SCLK__0__PC, CYREG_PRT3_PC5
.set PiSPI_SCLK__0__PORT, 3
.set PiSPI_SCLK__0__SHIFT, 5
.set PiSPI_SCLK__AG, CYREG_PRT3_AG
.set PiSPI_SCLK__AMUX, CYREG_PRT3_AMUX
.set PiSPI_SCLK__BIE, CYREG_PRT3_BIE
.set PiSPI_SCLK__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PiSPI_SCLK__BYP, CYREG_PRT3_BYP
.set PiSPI_SCLK__CTL, CYREG_PRT3_CTL
.set PiSPI_SCLK__DM0, CYREG_PRT3_DM0
.set PiSPI_SCLK__DM1, CYREG_PRT3_DM1
.set PiSPI_SCLK__DM2, CYREG_PRT3_DM2
.set PiSPI_SCLK__DR, CYREG_PRT3_DR
.set PiSPI_SCLK__INP_DIS, CYREG_PRT3_INP_DIS
.set PiSPI_SCLK__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PiSPI_SCLK__LCD_EN, CYREG_PRT3_LCD_EN
.set PiSPI_SCLK__MASK, 0x20
.set PiSPI_SCLK__PORT, 3
.set PiSPI_SCLK__PRT, CYREG_PRT3_PRT
.set PiSPI_SCLK__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PiSPI_SCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PiSPI_SCLK__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PiSPI_SCLK__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PiSPI_SCLK__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PiSPI_SCLK__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PiSPI_SCLK__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PiSPI_SCLK__PS, CYREG_PRT3_PS
.set PiSPI_SCLK__SHIFT, 5
.set PiSPI_SCLK__SLW, CYREG_PRT3_SLW

/* PiUART_RXD */
.set PiUART_RXD__0__MASK, 0x02
.set PiUART_RXD__0__PC, CYREG_PRT3_PC1
.set PiUART_RXD__0__PORT, 3
.set PiUART_RXD__0__SHIFT, 1
.set PiUART_RXD__AG, CYREG_PRT3_AG
.set PiUART_RXD__AMUX, CYREG_PRT3_AMUX
.set PiUART_RXD__BIE, CYREG_PRT3_BIE
.set PiUART_RXD__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PiUART_RXD__BYP, CYREG_PRT3_BYP
.set PiUART_RXD__CTL, CYREG_PRT3_CTL
.set PiUART_RXD__DM0, CYREG_PRT3_DM0
.set PiUART_RXD__DM1, CYREG_PRT3_DM1
.set PiUART_RXD__DM2, CYREG_PRT3_DM2
.set PiUART_RXD__DR, CYREG_PRT3_DR
.set PiUART_RXD__INP_DIS, CYREG_PRT3_INP_DIS
.set PiUART_RXD__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PiUART_RXD__LCD_EN, CYREG_PRT3_LCD_EN
.set PiUART_RXD__MASK, 0x02
.set PiUART_RXD__PORT, 3
.set PiUART_RXD__PRT, CYREG_PRT3_PRT
.set PiUART_RXD__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PiUART_RXD__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PiUART_RXD__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PiUART_RXD__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PiUART_RXD__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PiUART_RXD__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PiUART_RXD__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PiUART_RXD__PS, CYREG_PRT3_PS
.set PiUART_RXD__SHIFT, 1
.set PiUART_RXD__SLW, CYREG_PRT3_SLW

/* PiUART_TXD */
.set PiUART_TXD__0__MASK, 0x01
.set PiUART_TXD__0__PC, CYREG_PRT3_PC0
.set PiUART_TXD__0__PORT, 3
.set PiUART_TXD__0__SHIFT, 0
.set PiUART_TXD__AG, CYREG_PRT3_AG
.set PiUART_TXD__AMUX, CYREG_PRT3_AMUX
.set PiUART_TXD__BIE, CYREG_PRT3_BIE
.set PiUART_TXD__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PiUART_TXD__BYP, CYREG_PRT3_BYP
.set PiUART_TXD__CTL, CYREG_PRT3_CTL
.set PiUART_TXD__DM0, CYREG_PRT3_DM0
.set PiUART_TXD__DM1, CYREG_PRT3_DM1
.set PiUART_TXD__DM2, CYREG_PRT3_DM2
.set PiUART_TXD__DR, CYREG_PRT3_DR
.set PiUART_TXD__INP_DIS, CYREG_PRT3_INP_DIS
.set PiUART_TXD__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PiUART_TXD__LCD_EN, CYREG_PRT3_LCD_EN
.set PiUART_TXD__MASK, 0x01
.set PiUART_TXD__PORT, 3
.set PiUART_TXD__PRT, CYREG_PRT3_PRT
.set PiUART_TXD__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PiUART_TXD__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PiUART_TXD__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PiUART_TXD__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PiUART_TXD__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PiUART_TXD__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PiUART_TXD__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PiUART_TXD__PS, CYREG_PRT3_PS
.set PiUART_TXD__SHIFT, 0
.set PiUART_TXD__SLW, CYREG_PRT3_SLW

/* SpiXmitDma */
.set SpiXmitDma__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set SpiXmitDma__DRQ_NUMBER, 1
.set SpiXmitDma__NUMBEROF_TDS, 0
.set SpiXmitDma__PRIORITY, 2
.set SpiXmitDma__TERMIN_EN, 0
.set SpiXmitDma__TERMIN_SEL, 0
.set SpiXmitDma__TERMOUT0_EN, 0
.set SpiXmitDma__TERMOUT0_SEL, 0
.set SpiXmitDma__TERMOUT1_EN, 0
.set SpiXmitDma__TERMOUT1_SEL, 0

/* PiSPI_CLK */
.set PiSPI_CLK__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set PiSPI_CLK__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set PiSPI_CLK__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set PiSPI_CLK__CFG2_SRC_SEL_MASK, 0x07
.set PiSPI_CLK__INDEX, 0x00
.set PiSPI_CLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set PiSPI_CLK__PM_ACT_MSK, 0x01
.set PiSPI_CLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set PiSPI_CLK__PM_STBY_MSK, 0x01

/* SerDrv_DY */
.set SerDrv_DY__0__MASK, 0x40
.set SerDrv_DY__0__PC, CYREG_PRT6_PC6
.set SerDrv_DY__0__PORT, 6
.set SerDrv_DY__0__SHIFT, 6
.set SerDrv_DY__AG, CYREG_PRT6_AG
.set SerDrv_DY__AMUX, CYREG_PRT6_AMUX
.set SerDrv_DY__BIE, CYREG_PRT6_BIE
.set SerDrv_DY__BIT_MASK, CYREG_PRT6_BIT_MASK
.set SerDrv_DY__BYP, CYREG_PRT6_BYP
.set SerDrv_DY__CTL, CYREG_PRT6_CTL
.set SerDrv_DY__DM0, CYREG_PRT6_DM0
.set SerDrv_DY__DM1, CYREG_PRT6_DM1
.set SerDrv_DY__DM2, CYREG_PRT6_DM2
.set SerDrv_DY__DR, CYREG_PRT6_DR
.set SerDrv_DY__INP_DIS, CYREG_PRT6_INP_DIS
.set SerDrv_DY__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set SerDrv_DY__LCD_EN, CYREG_PRT6_LCD_EN
.set SerDrv_DY__MASK, 0x40
.set SerDrv_DY__PORT, 6
.set SerDrv_DY__PRT, CYREG_PRT6_PRT
.set SerDrv_DY__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set SerDrv_DY__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set SerDrv_DY__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set SerDrv_DY__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set SerDrv_DY__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set SerDrv_DY__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set SerDrv_DY__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set SerDrv_DY__PS, CYREG_PRT6_PS
.set SerDrv_DY__SHIFT, 6
.set SerDrv_DY__SLW, CYREG_PRT6_SLW

/* SerDrv_DZ */
.set SerDrv_DZ__0__MASK, 0x80
.set SerDrv_DZ__0__PC, CYREG_PRT6_PC7
.set SerDrv_DZ__0__PORT, 6
.set SerDrv_DZ__0__SHIFT, 7
.set SerDrv_DZ__AG, CYREG_PRT6_AG
.set SerDrv_DZ__AMUX, CYREG_PRT6_AMUX
.set SerDrv_DZ__BIE, CYREG_PRT6_BIE
.set SerDrv_DZ__BIT_MASK, CYREG_PRT6_BIT_MASK
.set SerDrv_DZ__BYP, CYREG_PRT6_BYP
.set SerDrv_DZ__CTL, CYREG_PRT6_CTL
.set SerDrv_DZ__DM0, CYREG_PRT6_DM0
.set SerDrv_DZ__DM1, CYREG_PRT6_DM1
.set SerDrv_DZ__DM2, CYREG_PRT6_DM2
.set SerDrv_DZ__DR, CYREG_PRT6_DR
.set SerDrv_DZ__INP_DIS, CYREG_PRT6_INP_DIS
.set SerDrv_DZ__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set SerDrv_DZ__LCD_EN, CYREG_PRT6_LCD_EN
.set SerDrv_DZ__MASK, 0x80
.set SerDrv_DZ__PORT, 6
.set SerDrv_DZ__PRT, CYREG_PRT6_PRT
.set SerDrv_DZ__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set SerDrv_DZ__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set SerDrv_DZ__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set SerDrv_DZ__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set SerDrv_DZ__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set SerDrv_DZ__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set SerDrv_DZ__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set SerDrv_DZ__PS, CYREG_PRT6_PS
.set SerDrv_DZ__SHIFT, 7
.set SerDrv_DZ__SLW, CYREG_PRT6_SLW

/* SerDrv_RA */
.set SerDrv_RA__0__MASK, 0x10
.set SerDrv_RA__0__PC, CYREG_PRT6_PC4
.set SerDrv_RA__0__PORT, 6
.set SerDrv_RA__0__SHIFT, 4
.set SerDrv_RA__AG, CYREG_PRT6_AG
.set SerDrv_RA__AMUX, CYREG_PRT6_AMUX
.set SerDrv_RA__BIE, CYREG_PRT6_BIE
.set SerDrv_RA__BIT_MASK, CYREG_PRT6_BIT_MASK
.set SerDrv_RA__BYP, CYREG_PRT6_BYP
.set SerDrv_RA__CTL, CYREG_PRT6_CTL
.set SerDrv_RA__DM0, CYREG_PRT6_DM0
.set SerDrv_RA__DM1, CYREG_PRT6_DM1
.set SerDrv_RA__DM2, CYREG_PRT6_DM2
.set SerDrv_RA__DR, CYREG_PRT6_DR
.set SerDrv_RA__INP_DIS, CYREG_PRT6_INP_DIS
.set SerDrv_RA__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set SerDrv_RA__LCD_EN, CYREG_PRT6_LCD_EN
.set SerDrv_RA__MASK, 0x10
.set SerDrv_RA__PORT, 6
.set SerDrv_RA__PRT, CYREG_PRT6_PRT
.set SerDrv_RA__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set SerDrv_RA__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set SerDrv_RA__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set SerDrv_RA__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set SerDrv_RA__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set SerDrv_RA__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set SerDrv_RA__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set SerDrv_RA__PS, CYREG_PRT6_PS
.set SerDrv_RA__SHIFT, 4
.set SerDrv_RA__SLW, CYREG_PRT6_SLW

/* SerDrv_RB */
.set SerDrv_RB__0__MASK, 0x20
.set SerDrv_RB__0__PC, CYREG_PRT6_PC5
.set SerDrv_RB__0__PORT, 6
.set SerDrv_RB__0__SHIFT, 5
.set SerDrv_RB__AG, CYREG_PRT6_AG
.set SerDrv_RB__AMUX, CYREG_PRT6_AMUX
.set SerDrv_RB__BIE, CYREG_PRT6_BIE
.set SerDrv_RB__BIT_MASK, CYREG_PRT6_BIT_MASK
.set SerDrv_RB__BYP, CYREG_PRT6_BYP
.set SerDrv_RB__CTL, CYREG_PRT6_CTL
.set SerDrv_RB__DM0, CYREG_PRT6_DM0
.set SerDrv_RB__DM1, CYREG_PRT6_DM1
.set SerDrv_RB__DM2, CYREG_PRT6_DM2
.set SerDrv_RB__DR, CYREG_PRT6_DR
.set SerDrv_RB__INP_DIS, CYREG_PRT6_INP_DIS
.set SerDrv_RB__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set SerDrv_RB__LCD_EN, CYREG_PRT6_LCD_EN
.set SerDrv_RB__MASK, 0x20
.set SerDrv_RB__PORT, 6
.set SerDrv_RB__PRT, CYREG_PRT6_PRT
.set SerDrv_RB__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set SerDrv_RB__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set SerDrv_RB__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set SerDrv_RB__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set SerDrv_RB__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set SerDrv_RB__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set SerDrv_RB__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set SerDrv_RB__PS, CYREG_PRT6_PS
.set SerDrv_RB__SHIFT, 5
.set SerDrv_RB__SLW, CYREG_PRT6_SLW

/* SpiRcvDma */
.set SpiRcvDma__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set SpiRcvDma__DRQ_NUMBER, 0
.set SpiRcvDma__NUMBEROF_TDS, 0
.set SpiRcvDma__PRIORITY, 2
.set SpiRcvDma__TERMIN_EN, 0
.set SpiRcvDma__TERMIN_SEL, 0
.set SpiRcvDma__TERMOUT0_EN, 1
.set SpiRcvDma__TERMOUT0_SEL, 0
.set SpiRcvDma__TERMOUT1_EN, 0
.set SpiRcvDma__TERMOUT1_SEL, 0

/* PiSPI_SS */
.set PiSPI_SS__0__MASK, 0x10
.set PiSPI_SS__0__PC, CYREG_PRT3_PC4
.set PiSPI_SS__0__PORT, 3
.set PiSPI_SS__0__SHIFT, 4
.set PiSPI_SS__AG, CYREG_PRT3_AG
.set PiSPI_SS__AMUX, CYREG_PRT3_AMUX
.set PiSPI_SS__BIE, CYREG_PRT3_BIE
.set PiSPI_SS__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PiSPI_SS__BYP, CYREG_PRT3_BYP
.set PiSPI_SS__CTL, CYREG_PRT3_CTL
.set PiSPI_SS__DM0, CYREG_PRT3_DM0
.set PiSPI_SS__DM1, CYREG_PRT3_DM1
.set PiSPI_SS__DM2, CYREG_PRT3_DM2
.set PiSPI_SS__DR, CYREG_PRT3_DR
.set PiSPI_SS__INP_DIS, CYREG_PRT3_INP_DIS
.set PiSPI_SS__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PiSPI_SS__LCD_EN, CYREG_PRT3_LCD_EN
.set PiSPI_SS__MASK, 0x10
.set PiSPI_SS__PORT, 3
.set PiSPI_SS__PRT, CYREG_PRT3_PRT
.set PiSPI_SS__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PiSPI_SS__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PiSPI_SS__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PiSPI_SS__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PiSPI_SS__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PiSPI_SS__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PiSPI_SS__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PiSPI_SS__PS, CYREG_PRT3_PS
.set PiSPI_SS__SHIFT, 4
.set PiSPI_SS__SLW, CYREG_PRT3_SLW

/* Debug0 */
.set Debug0__0__MASK, 0x04
.set Debug0__0__PC, CYREG_PRT12_PC2
.set Debug0__0__PORT, 12
.set Debug0__0__SHIFT, 2
.set Debug0__AG, CYREG_PRT12_AG
.set Debug0__BIE, CYREG_PRT12_BIE
.set Debug0__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Debug0__BYP, CYREG_PRT12_BYP
.set Debug0__DM0, CYREG_PRT12_DM0
.set Debug0__DM1, CYREG_PRT12_DM1
.set Debug0__DM2, CYREG_PRT12_DM2
.set Debug0__DR, CYREG_PRT12_DR
.set Debug0__INP_DIS, CYREG_PRT12_INP_DIS
.set Debug0__MASK, 0x04
.set Debug0__PORT, 12
.set Debug0__PRT, CYREG_PRT12_PRT
.set Debug0__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Debug0__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Debug0__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Debug0__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Debug0__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Debug0__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Debug0__PS, CYREG_PRT12_PS
.set Debug0__SHIFT, 2
.set Debug0__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Debug0__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Debug0__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Debug0__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Debug0__SLW, CYREG_PRT12_SLW

/* Debug1 */
.set Debug1__0__MASK, 0x08
.set Debug1__0__PC, CYREG_PRT12_PC3
.set Debug1__0__PORT, 12
.set Debug1__0__SHIFT, 3
.set Debug1__AG, CYREG_PRT12_AG
.set Debug1__BIE, CYREG_PRT12_BIE
.set Debug1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Debug1__BYP, CYREG_PRT12_BYP
.set Debug1__DM0, CYREG_PRT12_DM0
.set Debug1__DM1, CYREG_PRT12_DM1
.set Debug1__DM2, CYREG_PRT12_DM2
.set Debug1__DR, CYREG_PRT12_DR
.set Debug1__INP_DIS, CYREG_PRT12_INP_DIS
.set Debug1__MASK, 0x08
.set Debug1__PORT, 12
.set Debug1__PRT, CYREG_PRT12_PRT
.set Debug1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Debug1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Debug1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Debug1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Debug1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Debug1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Debug1__PS, CYREG_PRT12_PS
.set Debug1__SHIFT, 3
.set Debug1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Debug1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Debug1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Debug1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Debug1__SLW, CYREG_PRT12_SLW

/* Debug2 */
.set Debug2__0__MASK, 0x10
.set Debug2__0__PC, CYREG_PRT4_PC4
.set Debug2__0__PORT, 4
.set Debug2__0__SHIFT, 4
.set Debug2__AG, CYREG_PRT4_AG
.set Debug2__AMUX, CYREG_PRT4_AMUX
.set Debug2__BIE, CYREG_PRT4_BIE
.set Debug2__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Debug2__BYP, CYREG_PRT4_BYP
.set Debug2__CTL, CYREG_PRT4_CTL
.set Debug2__DM0, CYREG_PRT4_DM0
.set Debug2__DM1, CYREG_PRT4_DM1
.set Debug2__DM2, CYREG_PRT4_DM2
.set Debug2__DR, CYREG_PRT4_DR
.set Debug2__INP_DIS, CYREG_PRT4_INP_DIS
.set Debug2__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Debug2__LCD_EN, CYREG_PRT4_LCD_EN
.set Debug2__MASK, 0x10
.set Debug2__PORT, 4
.set Debug2__PRT, CYREG_PRT4_PRT
.set Debug2__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Debug2__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Debug2__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Debug2__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Debug2__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Debug2__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Debug2__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Debug2__PS, CYREG_PRT4_PS
.set Debug2__SHIFT, 4
.set Debug2__SLW, CYREG_PRT4_SLW

/* Debug3 */
.set Debug3__0__MASK, 0x20
.set Debug3__0__PC, CYREG_PRT4_PC5
.set Debug3__0__PORT, 4
.set Debug3__0__SHIFT, 5
.set Debug3__AG, CYREG_PRT4_AG
.set Debug3__AMUX, CYREG_PRT4_AMUX
.set Debug3__BIE, CYREG_PRT4_BIE
.set Debug3__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Debug3__BYP, CYREG_PRT4_BYP
.set Debug3__CTL, CYREG_PRT4_CTL
.set Debug3__DM0, CYREG_PRT4_DM0
.set Debug3__DM1, CYREG_PRT4_DM1
.set Debug3__DM2, CYREG_PRT4_DM2
.set Debug3__DR, CYREG_PRT4_DR
.set Debug3__INP_DIS, CYREG_PRT4_INP_DIS
.set Debug3__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Debug3__LCD_EN, CYREG_PRT4_LCD_EN
.set Debug3__MASK, 0x20
.set Debug3__PORT, 4
.set Debug3__PRT, CYREG_PRT4_PRT
.set Debug3__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Debug3__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Debug3__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Debug3__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Debug3__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Debug3__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Debug3__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Debug3__PS, CYREG_PRT4_PS
.set Debug3__SHIFT, 5
.set Debug3__SLW, CYREG_PRT4_SLW

/* Debug4 */
.set Debug4__0__MASK, 0x40
.set Debug4__0__PC, CYREG_PRT4_PC6
.set Debug4__0__PORT, 4
.set Debug4__0__SHIFT, 6
.set Debug4__AG, CYREG_PRT4_AG
.set Debug4__AMUX, CYREG_PRT4_AMUX
.set Debug4__BIE, CYREG_PRT4_BIE
.set Debug4__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Debug4__BYP, CYREG_PRT4_BYP
.set Debug4__CTL, CYREG_PRT4_CTL
.set Debug4__DM0, CYREG_PRT4_DM0
.set Debug4__DM1, CYREG_PRT4_DM1
.set Debug4__DM2, CYREG_PRT4_DM2
.set Debug4__DR, CYREG_PRT4_DR
.set Debug4__INP_DIS, CYREG_PRT4_INP_DIS
.set Debug4__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Debug4__LCD_EN, CYREG_PRT4_LCD_EN
.set Debug4__MASK, 0x40
.set Debug4__PORT, 4
.set Debug4__PRT, CYREG_PRT4_PRT
.set Debug4__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Debug4__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Debug4__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Debug4__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Debug4__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Debug4__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Debug4__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Debug4__PS, CYREG_PRT4_PS
.set Debug4__SHIFT, 6
.set Debug4__SLW, CYREG_PRT4_SLW

/* Debug5 */
.set Debug5__0__MASK, 0x80
.set Debug5__0__PC, CYREG_PRT4_PC7
.set Debug5__0__PORT, 4
.set Debug5__0__SHIFT, 7
.set Debug5__AG, CYREG_PRT4_AG
.set Debug5__AMUX, CYREG_PRT4_AMUX
.set Debug5__BIE, CYREG_PRT4_BIE
.set Debug5__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Debug5__BYP, CYREG_PRT4_BYP
.set Debug5__CTL, CYREG_PRT4_CTL
.set Debug5__DM0, CYREG_PRT4_DM0
.set Debug5__DM1, CYREG_PRT4_DM1
.set Debug5__DM2, CYREG_PRT4_DM2
.set Debug5__DR, CYREG_PRT4_DR
.set Debug5__INP_DIS, CYREG_PRT4_INP_DIS
.set Debug5__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Debug5__LCD_EN, CYREG_PRT4_LCD_EN
.set Debug5__MASK, 0x80
.set Debug5__PORT, 4
.set Debug5__PRT, CYREG_PRT4_PRT
.set Debug5__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Debug5__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Debug5__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Debug5__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Debug5__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Debug5__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Debug5__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Debug5__PS, CYREG_PRT4_PS
.set Debug5__SHIFT, 7
.set Debug5__SLW, CYREG_PRT4_SLW

/* Debug6 */
.set Debug6__0__MASK, 0x01
.set Debug6__0__PC, CYREG_PRT6_PC0
.set Debug6__0__PORT, 6
.set Debug6__0__SHIFT, 0
.set Debug6__AG, CYREG_PRT6_AG
.set Debug6__AMUX, CYREG_PRT6_AMUX
.set Debug6__BIE, CYREG_PRT6_BIE
.set Debug6__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Debug6__BYP, CYREG_PRT6_BYP
.set Debug6__CTL, CYREG_PRT6_CTL
.set Debug6__DM0, CYREG_PRT6_DM0
.set Debug6__DM1, CYREG_PRT6_DM1
.set Debug6__DM2, CYREG_PRT6_DM2
.set Debug6__DR, CYREG_PRT6_DR
.set Debug6__INP_DIS, CYREG_PRT6_INP_DIS
.set Debug6__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Debug6__LCD_EN, CYREG_PRT6_LCD_EN
.set Debug6__MASK, 0x01
.set Debug6__PORT, 6
.set Debug6__PRT, CYREG_PRT6_PRT
.set Debug6__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Debug6__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Debug6__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Debug6__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Debug6__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Debug6__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Debug6__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Debug6__PS, CYREG_PRT6_PS
.set Debug6__SHIFT, 0
.set Debug6__SLW, CYREG_PRT6_SLW

/* Debug7 */
.set Debug7__0__MASK, 0x02
.set Debug7__0__PC, CYREG_PRT6_PC1
.set Debug7__0__PORT, 6
.set Debug7__0__SHIFT, 1
.set Debug7__AG, CYREG_PRT6_AG
.set Debug7__AMUX, CYREG_PRT6_AMUX
.set Debug7__BIE, CYREG_PRT6_BIE
.set Debug7__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Debug7__BYP, CYREG_PRT6_BYP
.set Debug7__CTL, CYREG_PRT6_CTL
.set Debug7__DM0, CYREG_PRT6_DM0
.set Debug7__DM1, CYREG_PRT6_DM1
.set Debug7__DM2, CYREG_PRT6_DM2
.set Debug7__DR, CYREG_PRT6_DR
.set Debug7__INP_DIS, CYREG_PRT6_INP_DIS
.set Debug7__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Debug7__LCD_EN, CYREG_PRT6_LCD_EN
.set Debug7__MASK, 0x02
.set Debug7__PORT, 6
.set Debug7__PRT, CYREG_PRT6_PRT
.set Debug7__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Debug7__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Debug7__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Debug7__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Debug7__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Debug7__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Debug7__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Debug7__PS, CYREG_PRT6_PS
.set Debug7__SHIFT, 1
.set Debug7__SLW, CYREG_PRT6_SLW

/* LDG1 */
.set LDG1__0__MASK, 0x10
.set LDG1__0__PC, CYREG_PRT5_PC4
.set LDG1__0__PORT, 5
.set LDG1__0__SHIFT, 4
.set LDG1__AG, CYREG_PRT5_AG
.set LDG1__AMUX, CYREG_PRT5_AMUX
.set LDG1__BIE, CYREG_PRT5_BIE
.set LDG1__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LDG1__BYP, CYREG_PRT5_BYP
.set LDG1__CTL, CYREG_PRT5_CTL
.set LDG1__DM0, CYREG_PRT5_DM0
.set LDG1__DM1, CYREG_PRT5_DM1
.set LDG1__DM2, CYREG_PRT5_DM2
.set LDG1__DR, CYREG_PRT5_DR
.set LDG1__INP_DIS, CYREG_PRT5_INP_DIS
.set LDG1__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LDG1__LCD_EN, CYREG_PRT5_LCD_EN
.set LDG1__MASK, 0x10
.set LDG1__PORT, 5
.set LDG1__PRT, CYREG_PRT5_PRT
.set LDG1__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LDG1__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LDG1__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LDG1__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LDG1__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LDG1__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LDG1__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LDG1__PS, CYREG_PRT5_PS
.set LDG1__SHIFT, 4
.set LDG1__SLW, CYREG_PRT5_SLW

/* LDG2 */
.set LDG2__0__MASK, 0x20
.set LDG2__0__PC, CYREG_PRT5_PC5
.set LDG2__0__PORT, 5
.set LDG2__0__SHIFT, 5
.set LDG2__AG, CYREG_PRT5_AG
.set LDG2__AMUX, CYREG_PRT5_AMUX
.set LDG2__BIE, CYREG_PRT5_BIE
.set LDG2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LDG2__BYP, CYREG_PRT5_BYP
.set LDG2__CTL, CYREG_PRT5_CTL
.set LDG2__DM0, CYREG_PRT5_DM0
.set LDG2__DM1, CYREG_PRT5_DM1
.set LDG2__DM2, CYREG_PRT5_DM2
.set LDG2__DR, CYREG_PRT5_DR
.set LDG2__INP_DIS, CYREG_PRT5_INP_DIS
.set LDG2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LDG2__LCD_EN, CYREG_PRT5_LCD_EN
.set LDG2__MASK, 0x20
.set LDG2__PORT, 5
.set LDG2__PRT, CYREG_PRT5_PRT
.set LDG2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LDG2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LDG2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LDG2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LDG2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LDG2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LDG2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LDG2__PS, CYREG_PRT5_PS
.set LDG2__SHIFT, 5
.set LDG2__SLW, CYREG_PRT5_SLW

/* LDV1 */
.set LDV1__0__MASK, 0x01
.set LDV1__0__PC, CYREG_PRT5_PC0
.set LDV1__0__PORT, 5
.set LDV1__0__SHIFT, 0
.set LDV1__AG, CYREG_PRT5_AG
.set LDV1__AMUX, CYREG_PRT5_AMUX
.set LDV1__BIE, CYREG_PRT5_BIE
.set LDV1__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LDV1__BYP, CYREG_PRT5_BYP
.set LDV1__CTL, CYREG_PRT5_CTL
.set LDV1__DM0, CYREG_PRT5_DM0
.set LDV1__DM1, CYREG_PRT5_DM1
.set LDV1__DM2, CYREG_PRT5_DM2
.set LDV1__DR, CYREG_PRT5_DR
.set LDV1__INP_DIS, CYREG_PRT5_INP_DIS
.set LDV1__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LDV1__LCD_EN, CYREG_PRT5_LCD_EN
.set LDV1__MASK, 0x01
.set LDV1__PORT, 5
.set LDV1__PRT, CYREG_PRT5_PRT
.set LDV1__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LDV1__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LDV1__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LDV1__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LDV1__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LDV1__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LDV1__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LDV1__PS, CYREG_PRT5_PS
.set LDV1__SHIFT, 0
.set LDV1__SLW, CYREG_PRT5_SLW

/* LDV2 */
.set LDV2__0__MASK, 0x02
.set LDV2__0__PC, CYREG_PRT5_PC1
.set LDV2__0__PORT, 5
.set LDV2__0__SHIFT, 1
.set LDV2__AG, CYREG_PRT5_AG
.set LDV2__AMUX, CYREG_PRT5_AMUX
.set LDV2__BIE, CYREG_PRT5_BIE
.set LDV2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LDV2__BYP, CYREG_PRT5_BYP
.set LDV2__CTL, CYREG_PRT5_CTL
.set LDV2__DM0, CYREG_PRT5_DM0
.set LDV2__DM1, CYREG_PRT5_DM1
.set LDV2__DM2, CYREG_PRT5_DM2
.set LDV2__DR, CYREG_PRT5_DR
.set LDV2__INP_DIS, CYREG_PRT5_INP_DIS
.set LDV2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LDV2__LCD_EN, CYREG_PRT5_LCD_EN
.set LDV2__MASK, 0x02
.set LDV2__PORT, 5
.set LDV2__PRT, CYREG_PRT5_PRT
.set LDV2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LDV2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LDV2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LDV2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LDV2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LDV2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LDV2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LDV2__PS, CYREG_PRT5_PS
.set LDV2__SHIFT, 1
.set LDV2__SLW, CYREG_PRT5_SLW

/* RDG1 */
.set RDG1__0__MASK, 0x40
.set RDG1__0__PC, CYREG_PRT5_PC6
.set RDG1__0__PORT, 5
.set RDG1__0__SHIFT, 6
.set RDG1__AG, CYREG_PRT5_AG
.set RDG1__AMUX, CYREG_PRT5_AMUX
.set RDG1__BIE, CYREG_PRT5_BIE
.set RDG1__BIT_MASK, CYREG_PRT5_BIT_MASK
.set RDG1__BYP, CYREG_PRT5_BYP
.set RDG1__CTL, CYREG_PRT5_CTL
.set RDG1__DM0, CYREG_PRT5_DM0
.set RDG1__DM1, CYREG_PRT5_DM1
.set RDG1__DM2, CYREG_PRT5_DM2
.set RDG1__DR, CYREG_PRT5_DR
.set RDG1__INP_DIS, CYREG_PRT5_INP_DIS
.set RDG1__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set RDG1__LCD_EN, CYREG_PRT5_LCD_EN
.set RDG1__MASK, 0x40
.set RDG1__PORT, 5
.set RDG1__PRT, CYREG_PRT5_PRT
.set RDG1__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set RDG1__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set RDG1__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set RDG1__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set RDG1__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set RDG1__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set RDG1__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set RDG1__PS, CYREG_PRT5_PS
.set RDG1__SHIFT, 6
.set RDG1__SLW, CYREG_PRT5_SLW

/* RDG2 */
.set RDG2__0__MASK, 0x80
.set RDG2__0__PC, CYREG_PRT5_PC7
.set RDG2__0__PORT, 5
.set RDG2__0__SHIFT, 7
.set RDG2__AG, CYREG_PRT5_AG
.set RDG2__AMUX, CYREG_PRT5_AMUX
.set RDG2__BIE, CYREG_PRT5_BIE
.set RDG2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set RDG2__BYP, CYREG_PRT5_BYP
.set RDG2__CTL, CYREG_PRT5_CTL
.set RDG2__DM0, CYREG_PRT5_DM0
.set RDG2__DM1, CYREG_PRT5_DM1
.set RDG2__DM2, CYREG_PRT5_DM2
.set RDG2__DR, CYREG_PRT5_DR
.set RDG2__INP_DIS, CYREG_PRT5_INP_DIS
.set RDG2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set RDG2__LCD_EN, CYREG_PRT5_LCD_EN
.set RDG2__MASK, 0x80
.set RDG2__PORT, 5
.set RDG2__PRT, CYREG_PRT5_PRT
.set RDG2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set RDG2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set RDG2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set RDG2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set RDG2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set RDG2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set RDG2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set RDG2__PS, CYREG_PRT5_PS
.set RDG2__SHIFT, 7
.set RDG2__SLW, CYREG_PRT5_SLW

/* RDV1 */
.set RDV1__0__MASK, 0x04
.set RDV1__0__PC, CYREG_PRT5_PC2
.set RDV1__0__PORT, 5
.set RDV1__0__SHIFT, 2
.set RDV1__AG, CYREG_PRT5_AG
.set RDV1__AMUX, CYREG_PRT5_AMUX
.set RDV1__BIE, CYREG_PRT5_BIE
.set RDV1__BIT_MASK, CYREG_PRT5_BIT_MASK
.set RDV1__BYP, CYREG_PRT5_BYP
.set RDV1__CTL, CYREG_PRT5_CTL
.set RDV1__DM0, CYREG_PRT5_DM0
.set RDV1__DM1, CYREG_PRT5_DM1
.set RDV1__DM2, CYREG_PRT5_DM2
.set RDV1__DR, CYREG_PRT5_DR
.set RDV1__INP_DIS, CYREG_PRT5_INP_DIS
.set RDV1__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set RDV1__LCD_EN, CYREG_PRT5_LCD_EN
.set RDV1__MASK, 0x04
.set RDV1__PORT, 5
.set RDV1__PRT, CYREG_PRT5_PRT
.set RDV1__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set RDV1__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set RDV1__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set RDV1__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set RDV1__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set RDV1__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set RDV1__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set RDV1__PS, CYREG_PRT5_PS
.set RDV1__SHIFT, 2
.set RDV1__SLW, CYREG_PRT5_SLW

/* RDV2 */
.set RDV2__0__MASK, 0x08
.set RDV2__0__PC, CYREG_PRT5_PC3
.set RDV2__0__PORT, 5
.set RDV2__0__SHIFT, 3
.set RDV2__AG, CYREG_PRT5_AG
.set RDV2__AMUX, CYREG_PRT5_AMUX
.set RDV2__BIE, CYREG_PRT5_BIE
.set RDV2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set RDV2__BYP, CYREG_PRT5_BYP
.set RDV2__CTL, CYREG_PRT5_CTL
.set RDV2__DM0, CYREG_PRT5_DM0
.set RDV2__DM1, CYREG_PRT5_DM1
.set RDV2__DM2, CYREG_PRT5_DM2
.set RDV2__DR, CYREG_PRT5_DR
.set RDV2__INP_DIS, CYREG_PRT5_INP_DIS
.set RDV2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set RDV2__LCD_EN, CYREG_PRT5_LCD_EN
.set RDV2__MASK, 0x08
.set RDV2__PORT, 5
.set RDV2__PRT, CYREG_PRT5_PRT
.set RDV2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set RDV2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set RDV2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set RDV2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set RDV2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set RDV2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set RDV2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set RDV2__PS, CYREG_PRT5_PS
.set RDV2__SHIFT, 3
.set RDV2__SLW, CYREG_PRT5_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_MEMBER_5B, 4
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 4
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PSOC5LP
.set BCLK__BUS_CLK__HZ, 66000000
.set BCLK__BUS_CLK__KHZ, 66000
.set BCLK__BUS_CLK__MHZ, 66
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 3
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E120069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO0_MV, 3300
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 3300
.set CYDEV_VDDIO3_MV, 3300
.set CYDEV_VIO0_MV, 3300
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 3300
.set CYDEV_VIO3_MV, 3300
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
