Timing Analyzer report for Robot
Thu Oct 26 18:39:28 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'IR_RECEIVE:u1|oDATA[0]'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'IR_RECEIVE:u1|oDATA[0]'
 16. Slow 1200mV 85C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'IR_RECEIVE:u1|oDATA[0]'
 26. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 27. Slow 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'IR_RECEIVE:u1|oDATA[0]'
 29. Slow 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'IR_RECEIVE:u1|oDATA[0]'
 38. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 39. Fast 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[0]'
 40. Fast 1200mV 0C Model Hold: 'IR_RECEIVE:u1|oDATA[0]'
 41. Fast 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Input Ports
 57. Unconstrained Output Ports
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Robot                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.8%      ;
;     Processors 3-4         ;   0.8%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; CLOCK_50                                       ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { CLOCK_50 }                                       ;
; IR_RECEIVE:u1|oDATA[0]                         ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { IR_RECEIVE:u1|oDATA[0] }                         ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; u0|altpll_component|auto_generated|pll1|inclk[0] ; { u0|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 145.41 MHz ; 145.41 MHz      ; u0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 174.09 MHz ; 174.09 MHz      ; IR_RECEIVE:u1|oDATA[0]                         ;      ;
; 189.93 MHz ; 189.93 MHz      ; CLOCK_50                                       ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; IR_RECEIVE:u1|oDATA[0]                         ; -5.423 ; -68.129       ;
; CLOCK_50                                       ; -1.968 ; -5.855        ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; 13.123 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; IR_RECEIVE:u1|oDATA[0]                         ; -4.321 ; -12.957       ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.402  ; 0.000         ;
; CLOCK_50                                       ; 0.403  ; 0.000         ;
+------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; IR_RECEIVE:u1|oDATA[0]                         ; 0.415 ; 0.000         ;
; CLOCK_50                                       ; 9.682 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; 9.707 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'IR_RECEIVE:u1|oDATA[0]'                                                                                                               ;
+--------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node       ; Launch Clock                                   ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+
; -5.423 ; IR_RECEIVE:u1|oDATA[7]  ; prev_data[7]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.557      ; 8.763      ;
; -5.210 ; IR_RECEIVE:u1|oDATA[8]  ; prev_data[8]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.369      ; 8.682      ;
; -5.091 ; IR_RECEIVE:u1|oDATA[3]  ; prev_data[3]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.531      ; 8.479      ;
; -5.075 ; IR_RECEIVE:u1|oDATA[17] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.540      ; 9.633      ;
; -5.005 ; IR_RECEIVE:u1|oDATA[25] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.534      ; 9.557      ;
; -4.986 ; IR_RECEIVE:u1|oDATA[27] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.641      ; 9.523      ;
; -4.904 ; IR_RECEIVE:u1|oDATA[10] ; prev_data[10] ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.553      ; 8.880      ;
; -4.893 ; IR_RECEIVE:u1|oDATA[24] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.541      ; 9.452      ;
; -4.705 ; IR_RECEIVE:u1|oDATA[24] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.539      ; 9.315      ;
; -4.642 ; IR_RECEIVE:u1|oDATA[20] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.541      ; 9.201      ;
; -4.636 ; IR_RECEIVE:u1|oDATA[22] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.541      ; 9.195      ;
; -4.629 ; IR_RECEIVE:u1|oDATA[24] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.539      ; 9.239      ;
; -4.626 ; IR_RECEIVE:u1|oDATA[17] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.647      ; 9.169      ;
; -4.596 ; IR_RECEIVE:u1|oDATA[17] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.540      ; 9.211      ;
; -4.590 ; IR_RECEIVE:u1|oDATA[20] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.648      ; 9.134      ;
; -4.587 ; IR_RECEIVE:u1|oDATA[24] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.541      ; 9.203      ;
; -4.584 ; IR_RECEIVE:u1|oDATA[22] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.648      ; 9.128      ;
; -4.583 ; IR_RECEIVE:u1|oDATA[22] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.539      ; 9.193      ;
; -4.580 ; IR_RECEIVE:u1|oDATA[20] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.539      ; 9.190      ;
; -4.561 ; IR_RECEIVE:u1|oDATA[20] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.539      ; 9.171      ;
; -4.555 ; IR_RECEIVE:u1|oDATA[22] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.539      ; 9.165      ;
; -4.546 ; IR_RECEIVE:u1|oDATA[4]  ; prev_data[4]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.553      ; 8.740      ;
; -4.534 ; IR_RECEIVE:u1|oDATA[20] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.541      ; 9.150      ;
; -4.528 ; IR_RECEIVE:u1|oDATA[22] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.541      ; 9.144      ;
; -4.526 ; IR_RECEIVE:u1|oDATA[25] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.534      ; 9.135      ;
; -4.469 ; IR_RECEIVE:u1|oDATA[26] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.540      ; 9.027      ;
; -4.461 ; IR_RECEIVE:u1|oDATA[26] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.538      ; 9.070      ;
; -4.456 ; IR_RECEIVE:u1|oDATA[23] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.541      ; 9.015      ;
; -4.444 ; IR_RECEIVE:u1|oDATA[16] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.540      ; 9.002      ;
; -4.433 ; IR_RECEIVE:u1|oDATA[24] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.648      ; 8.977      ;
; -4.428 ; IR_RECEIVE:u1|oDATA[27] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.534      ; 8.980      ;
; -4.404 ; IR_RECEIVE:u1|oDATA[23] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.648      ; 8.948      ;
; -4.386 ; IR_RECEIVE:u1|oDATA[23] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.539      ; 8.996      ;
; -4.377 ; IR_RECEIVE:u1|oDATA[6]  ; prev_data[6]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.554      ; 8.605      ;
; -4.375 ; IR_RECEIVE:u1|oDATA[23] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.539      ; 8.985      ;
; -4.367 ; IR_RECEIVE:u1|oDATA[24] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.645      ; 9.203      ;
; -4.348 ; IR_RECEIVE:u1|oDATA[23] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.541      ; 8.964      ;
; -4.338 ; IR_RECEIVE:u1|oDATA[21] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.541      ; 8.897      ;
; -4.286 ; IR_RECEIVE:u1|oDATA[21] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.648      ; 8.830      ;
; -4.272 ; IR_RECEIVE:u1|oDATA[27] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.532      ; 8.875      ;
; -4.265 ; IR_RECEIVE:u1|oDATA[18] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.540      ; 8.823      ;
; -4.259 ; IR_RECEIVE:u1|oDATA[21] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.539      ; 8.869      ;
; -4.257 ; IR_RECEIVE:u1|oDATA[21] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.539      ; 8.867      ;
; -4.256 ; IR_RECEIVE:u1|oDATA[16] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.538      ; 8.865      ;
; -4.249 ; IR_RECEIVE:u1|oDATA[22] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.645      ; 9.085      ;
; -4.246 ; IR_RECEIVE:u1|oDATA[20] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.645      ; 9.082      ;
; -4.230 ; IR_RECEIVE:u1|oDATA[21] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.541      ; 8.846      ;
; -4.217 ; IR_RECEIVE:u1|oDATA[18] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.538      ; 8.826      ;
; -4.190 ; IR_RECEIVE:u1|oDATA[27] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.532      ; 8.793      ;
; -4.180 ; IR_RECEIVE:u1|oDATA[16] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.538      ; 8.789      ;
; -4.147 ; IR_RECEIVE:u1|oDATA[18] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.647      ; 8.690      ;
; -4.145 ; IR_RECEIVE:u1|oDATA[19] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.648      ; 8.689      ;
; -4.138 ; IR_RECEIVE:u1|oDATA[16] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.540      ; 8.753      ;
; -4.138 ; IR_RECEIVE:u1|oDATA[16] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.647      ; 8.681      ;
; -4.127 ; IR_RECEIVE:u1|oDATA[17] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.538      ; 8.736      ;
; -4.120 ; IR_RECEIVE:u1|oDATA[25] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.641      ; 8.657      ;
; -4.081 ; IR_RECEIVE:u1|oDATA[17] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.538      ; 8.690      ;
; -4.081 ; IR_RECEIVE:u1|oDATA[19] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.541      ; 8.697      ;
; -4.052 ; IR_RECEIVE:u1|oDATA[23] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.645      ; 8.888      ;
; -3.990 ; IR_RECEIVE:u1|oDATA[26] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.540      ; 8.605      ;
; -3.976 ; IR_RECEIVE:u1|oDATA[27] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.534      ; 8.585      ;
; -3.937 ; IR_RECEIVE:u1|oDATA[2]  ; prev_data[2]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.531      ; 8.566      ;
; -3.925 ; IR_RECEIVE:u1|oDATA[21] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.645      ; 8.761      ;
; -3.918 ; IR_RECEIVE:u1|oDATA[16] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.644      ; 8.753      ;
; -3.911 ; IR_RECEIVE:u1|oDATA[1]  ; prev_data[1]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.770      ; 8.447      ;
; -3.910 ; IR_RECEIVE:u1|oDATA[18] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.644      ; 8.745      ;
; -3.900 ; IR_RECEIVE:u1|oDATA[27] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.638      ; 8.729      ;
; -3.833 ; IR_RECEIVE:u1|oDATA[19] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.541      ; 8.392      ;
; -3.814 ; IR_RECEIVE:u1|oDATA[25] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.638      ; 8.643      ;
; -3.786 ; IR_RECEIVE:u1|oDATA[18] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.540      ; 8.401      ;
; -3.764 ; IR_RECEIVE:u1|oDATA[18] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.538      ; 8.373      ;
; -3.738 ; IR_RECEIVE:u1|oDATA[19] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.539      ; 8.348      ;
; -3.642 ; IR_RECEIVE:u1|oDATA[26] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.538      ; 8.251      ;
; -3.641 ; IR_RECEIVE:u1|oDATA[17] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.644      ; 8.476      ;
; -3.633 ; IR_RECEIVE:u1|oDATA[25] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.532      ; 8.236      ;
; -3.621 ; IR_RECEIVE:u1|oDATA[26] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.647      ; 8.164      ;
; -3.617 ; IR_RECEIVE:u1|oDATA[19] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.539      ; 8.227      ;
; -3.605 ; IR_RECEIVE:u1|oDATA[25] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.532      ; 8.208      ;
; -3.324 ; IR_RECEIVE:u1|oDATA[26] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.644      ; 8.159      ;
; -3.269 ; IR_RECEIVE:u1|oDATA[19] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.645      ; 8.105      ;
; -2.372 ; IR_RECEIVE:u1|oDATA[0]  ; prev_data[0]  ; IR_RECEIVE:u1|oDATA[0]                         ; IR_RECEIVE:u1|oDATA[0] ; 0.500        ; 5.005      ; 6.618      ;
; -1.998 ; IR_RECEIVE:u1|oDATA[0]  ; prev_data[0]  ; IR_RECEIVE:u1|oDATA[0]                         ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 5.005      ; 6.744      ;
; 2.524  ; IR_RECEIVE:u1|oDATA[9]  ; prev_data[9]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.123      ; 0.641      ;
; 2.954  ; IR_RECEIVE:u1|oDATA[5]  ; prev_data[5]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.120      ; 0.641      ;
; 3.435  ; IR_RECEIVE:u1|oDATA[11] ; prev_data[11] ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.121      ; 0.641      ;
+--------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                       ;
+--------+-----------------------------+----------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+----------------------------------------+------------------------+-------------+--------------+------------+------------+
; -1.968 ; send[4]                     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.753     ; 1.203      ;
; -1.953 ; send[3]                     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.751     ; 1.190      ;
; -1.934 ; send[3]                     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.751     ; 1.171      ;
; -1.857 ; send[1]                     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.640     ; 1.205      ;
; -1.847 ; send[7]                     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.642     ; 1.193      ;
; -1.840 ; send[5]                     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.640     ; 1.188      ;
; -1.672 ; send[4]                     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.753     ; 0.907      ;
; -1.661 ; send[7]                     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.642     ; 1.007      ;
; -1.658 ; send[5]                     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.640     ; 1.006      ;
; -1.658 ; send[7]                     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.642     ; 1.004      ;
; -1.613 ; send[0]                     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.642     ; 0.959      ;
; -1.541 ; send[1]                     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.640     ; 0.889      ;
; -1.522 ; send[1]                     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.640     ; 0.870      ;
; -1.516 ; send[3]                     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.751     ; 0.753      ;
; -1.511 ; send[0]                     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.642     ; 0.857      ;
; -1.508 ; send[0]                     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.642     ; 0.854      ;
; -1.395 ; send[4]                     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.753     ; 0.630      ;
; -1.272 ; send[5]                     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.640     ; 0.620      ;
; 14.735 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[3]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.184      ;
; 14.735 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[12]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.184      ;
; 14.735 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[0]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.184      ;
; 14.735 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[1]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.184      ;
; 14.735 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[2]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.184      ;
; 14.735 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[4]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.184      ;
; 14.735 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[5]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.184      ;
; 14.735 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[6]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.184      ;
; 14.735 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[7]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.184      ;
; 14.735 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[8]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.184      ;
; 14.735 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[9]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.184      ;
; 14.735 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[10]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.184      ;
; 14.735 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[11]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.184      ;
; 14.735 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[13]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.184      ;
; 14.735 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[15]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.184      ;
; 14.735 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[14]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.184      ;
; 14.752 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 5.173      ;
; 14.752 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 5.173      ;
; 14.752 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 5.173      ;
; 14.752 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 5.173      ;
; 14.752 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 5.173      ;
; 14.752 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 5.173      ;
; 14.752 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 5.173      ;
; 14.752 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 5.173      ;
; 14.752 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 5.173      ;
; 14.752 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 5.173      ;
; 14.752 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 5.173      ;
; 14.752 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 5.173      ;
; 14.752 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 5.173      ;
; 14.752 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[29]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 5.173      ;
; 14.752 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 5.173      ;
; 14.752 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 5.173      ;
; 14.889 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[3]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.030      ;
; 14.889 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[12]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.030      ;
; 14.889 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[0]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.030      ;
; 14.889 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[1]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.030      ;
; 14.889 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[2]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.030      ;
; 14.889 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[4]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.030      ;
; 14.889 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[5]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.030      ;
; 14.889 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[6]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.030      ;
; 14.889 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[7]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.030      ;
; 14.889 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[8]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.030      ;
; 14.889 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[9]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.030      ;
; 14.889 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[10]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.030      ;
; 14.889 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[11]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.030      ;
; 14.889 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[13]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.030      ;
; 14.889 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[15]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.030      ;
; 14.889 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[14]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.030      ;
; 14.905 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 5.020      ;
; 14.905 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 5.020      ;
; 14.905 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 5.020      ;
; 14.905 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 5.020      ;
; 14.905 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 5.020      ;
; 14.905 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 5.020      ;
; 14.905 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 5.020      ;
; 14.905 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 5.020      ;
; 14.905 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 5.020      ;
; 14.905 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 5.020      ;
; 14.905 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 5.020      ;
; 14.905 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 5.020      ;
; 14.905 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 5.020      ;
; 14.905 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[29]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 5.020      ;
; 14.905 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 5.020      ;
; 14.905 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 5.020      ;
; 14.915 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[3]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.004      ;
; 14.915 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[12]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.004      ;
; 14.915 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[0]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.004      ;
; 14.915 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[1]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.004      ;
; 14.915 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[2]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.004      ;
; 14.915 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[4]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.004      ;
; 14.915 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[5]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.004      ;
; 14.915 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[6]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.004      ;
; 14.915 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[7]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.004      ;
; 14.915 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[8]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.004      ;
; 14.915 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[9]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.004      ;
; 14.915 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[10]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.004      ;
; 14.915 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[11]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.004      ;
; 14.915 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[13]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.004      ;
; 14.915 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[15]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.004      ;
; 14.915 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[14]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.079     ; 5.004      ;
; 14.932 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 4.993      ;
; 14.932 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.073     ; 4.993      ;
+--------+-----------------------------+----------------------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+--------+------------------------------+------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 13.123 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[14]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 6.779      ;
; 13.123 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[1]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 6.779      ;
; 13.123 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[23]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 6.779      ;
; 13.268 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[12]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 6.652      ;
; 13.268 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[13]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 6.652      ;
; 13.268 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[11]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 6.652      ;
; 13.268 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[8]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 6.652      ;
; 13.268 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[7]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 6.652      ;
; 13.419 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[14]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 6.483      ;
; 13.419 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[1]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 6.483      ;
; 13.419 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[23]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 6.483      ;
; 13.430 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[0]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 6.478      ;
; 13.564 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[12]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 6.356      ;
; 13.564 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[13]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 6.356      ;
; 13.564 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[11]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 6.356      ;
; 13.564 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[8]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 6.356      ;
; 13.564 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[7]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 6.356      ;
; 13.622 ; IR_RECEIVE:u1|state_count[2] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 6.300      ;
; 13.623 ; IR_RECEIVE:u1|state_count[2] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 6.299      ;
; 13.726 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[0]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 6.182      ;
; 13.776 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[4]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 6.141      ;
; 13.776 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[16]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 6.141      ;
; 13.776 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[25]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 6.141      ;
; 13.776 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[17]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 6.141      ;
; 13.776 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[24]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 6.141      ;
; 13.777 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[15]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 6.142      ;
; 13.777 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[6]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 6.142      ;
; 13.777 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[5]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 6.142      ;
; 13.777 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[2]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 6.142      ;
; 13.783 ; IR_RECEIVE:u1|state_count[3] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 6.139      ;
; 13.784 ; IR_RECEIVE:u1|state_count[3] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 6.138      ;
; 13.790 ; IR_RECEIVE:u1|state_count[2] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 6.133      ;
; 13.807 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[10]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 6.112      ;
; 13.807 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[9]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 6.112      ;
; 13.807 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[3]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 6.112      ;
; 13.807 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[18]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 6.112      ;
; 13.807 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[26]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 6.112      ;
; 13.807 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[19]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 6.112      ;
; 13.933 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[30]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.988      ;
; 13.944 ; IR_RECEIVE:u1|state_count[0] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 5.978      ;
; 13.945 ; IR_RECEIVE:u1|state_count[0] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 5.977      ;
; 13.951 ; IR_RECEIVE:u1|state_count[3] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 5.972      ;
; 13.957 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[28]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.964      ;
; 14.062 ; IR_RECEIVE:u1|data_count[2]  ; IR_RECEIVE:u1|data[30]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.859      ;
; 14.072 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[4]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.845      ;
; 14.072 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[16]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.845      ;
; 14.072 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[25]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.845      ;
; 14.072 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[17]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.845      ;
; 14.072 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[24]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.845      ;
; 14.073 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[15]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 5.846      ;
; 14.073 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[6]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 5.846      ;
; 14.073 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[5]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 5.846      ;
; 14.073 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[2]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 5.846      ;
; 14.086 ; IR_RECEIVE:u1|data_count[2]  ; IR_RECEIVE:u1|data[28]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.835      ;
; 14.103 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[10]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 5.816      ;
; 14.103 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[9]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 5.816      ;
; 14.103 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[3]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 5.816      ;
; 14.103 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[18]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 5.816      ;
; 14.103 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[26]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 5.816      ;
; 14.103 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[19]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 5.816      ;
; 14.104 ; IR_RECEIVE:u1|state_count[1] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 5.818      ;
; 14.105 ; IR_RECEIVE:u1|state_count[1] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 5.817      ;
; 14.112 ; IR_RECEIVE:u1|state_count[0] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 5.811      ;
; 14.146 ; IR_RECEIVE:u1|state_count[5] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 5.776      ;
; 14.147 ; IR_RECEIVE:u1|state_count[5] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 5.775      ;
; 14.149 ; IR_RECEIVE:u1|data_count[6]  ; IR_RECEIVE:u1|data[30]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.772      ;
; 14.173 ; IR_RECEIVE:u1|data_count[6]  ; IR_RECEIVE:u1|data[28]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.748      ;
; 14.176 ; IR_RECEIVE:u1|data_count[14] ; IR_RECEIVE:u1|data[30]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 5.742      ;
; 14.189 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[30]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.732      ;
; 14.200 ; IR_RECEIVE:u1|data_count[14] ; IR_RECEIVE:u1|data[28]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 5.718      ;
; 14.206 ; IR_RECEIVE:u1|state_count[4] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 5.716      ;
; 14.207 ; IR_RECEIVE:u1|state_count[4] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 5.715      ;
; 14.208 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[30]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 5.710      ;
; 14.213 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[28]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.708      ;
; 14.218 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[24]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.707      ;
; 14.225 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[14]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.700      ;
; 14.228 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[31]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 5.688      ;
; 14.228 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[29]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 5.688      ;
; 14.228 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[28]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 5.688      ;
; 14.228 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[27]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 5.688      ;
; 14.228 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[30]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 5.688      ;
; 14.228 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[21]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 5.688      ;
; 14.228 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[22]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 5.688      ;
; 14.228 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[20]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 5.688      ;
; 14.232 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[28]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 5.686      ;
; 14.243 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[8]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.682      ;
; 14.266 ; IR_RECEIVE:u1|data_count[7]  ; IR_RECEIVE:u1|data[30]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.655      ;
; 14.272 ; IR_RECEIVE:u1|state_count[1] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 5.651      ;
; 14.290 ; IR_RECEIVE:u1|data_count[7]  ; IR_RECEIVE:u1|data[28]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.631      ;
; 14.293 ; IR_RECEIVE:u1|state_count[6] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 5.629      ;
; 14.294 ; IR_RECEIVE:u1|state_count[6] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 5.628      ;
; 14.314 ; IR_RECEIVE:u1|state_count[5] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 5.609      ;
; 14.347 ; IR_RECEIVE:u1|data_count[2]  ; IR_RECEIVE:u1|data[24]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.578      ;
; 14.352 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[29]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.569      ;
; 14.354 ; IR_RECEIVE:u1|data_count[2]  ; IR_RECEIVE:u1|data[14]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.571      ;
; 14.372 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[27]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.549      ;
; 14.372 ; IR_RECEIVE:u1|data_count[2]  ; IR_RECEIVE:u1|data[8]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.553      ;
; 14.374 ; IR_RECEIVE:u1|state_count[4] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 5.549      ;
; 14.385 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[30]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.536      ;
; 14.387 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[30]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 5.531      ;
+--------+------------------------------+------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'IR_RECEIVE:u1|oDATA[0]'                                                                                                                ;
+--------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node       ; Launch Clock                                   ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+
; -4.321 ; IR_RECEIVE:u1|oDATA[9]  ; prev_data[9]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.844      ; 0.593      ;
; -4.319 ; IR_RECEIVE:u1|oDATA[11] ; prev_data[11] ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.842      ; 0.593      ;
; -4.317 ; IR_RECEIVE:u1|oDATA[5]  ; prev_data[5]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.840      ; 0.593      ;
; 1.013  ; IR_RECEIVE:u1|oDATA[0]  ; prev_data[0]  ; IR_RECEIVE:u1|oDATA[0]                         ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.239      ; 6.484      ;
; 1.371  ; IR_RECEIVE:u1|oDATA[0]  ; prev_data[0]  ; IR_RECEIVE:u1|oDATA[0]                         ; IR_RECEIVE:u1|oDATA[0] ; -0.500       ; 5.239      ; 6.362      ;
; 2.270  ; IR_RECEIVE:u1|oDATA[19] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.351      ; 7.691      ;
; 2.289  ; IR_RECEIVE:u1|oDATA[26] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.351      ; 7.710      ;
; 2.297  ; IR_RECEIVE:u1|oDATA[26] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.353      ; 7.720      ;
; 2.387  ; IR_RECEIVE:u1|oDATA[1]  ; prev_data[1]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.490      ; 7.947      ;
; 2.458  ; IR_RECEIVE:u1|oDATA[19] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.240      ; 7.768      ;
; 2.505  ; IR_RECEIVE:u1|oDATA[25] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.234      ; 7.809      ;
; 2.514  ; IR_RECEIVE:u1|oDATA[25] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.234      ; 7.818      ;
; 2.557  ; IR_RECEIVE:u1|oDATA[18] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.242      ; 7.869      ;
; 2.589  ; IR_RECEIVE:u1|oDATA[18] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.240      ; 7.899      ;
; 2.602  ; IR_RECEIVE:u1|oDATA[26] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.240      ; 7.912      ;
; 2.607  ; IR_RECEIVE:u1|oDATA[17] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.351      ; 8.028      ;
; 2.647  ; IR_RECEIVE:u1|oDATA[16] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.353      ; 8.070      ;
; 2.663  ; IR_RECEIVE:u1|oDATA[19] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.240      ; 7.973      ;
; 2.665  ; IR_RECEIVE:u1|oDATA[19] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.242      ; 7.977      ;
; 2.727  ; IR_RECEIVE:u1|oDATA[25] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.347      ; 8.144      ;
; 2.742  ; IR_RECEIVE:u1|oDATA[18] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.353      ; 8.165      ;
; 2.753  ; IR_RECEIVE:u1|oDATA[16] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.351      ; 8.174      ;
; 2.756  ; IR_RECEIVE:u1|oDATA[3]  ; prev_data[3]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.233      ; 8.059      ;
; 2.766  ; IR_RECEIVE:u1|oDATA[26] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.242      ; 8.078      ;
; 2.767  ; IR_RECEIVE:u1|oDATA[25] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.345      ; 8.182      ;
; 2.800  ; IR_RECEIVE:u1|oDATA[27] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.345      ; 8.215      ;
; 2.802  ; IR_RECEIVE:u1|oDATA[27] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.236      ; 8.108      ;
; 2.817  ; IR_RECEIVE:u1|oDATA[2]  ; prev_data[2]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.233      ; 8.120      ;
; 2.821  ; IR_RECEIVE:u1|oDATA[21] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.353      ; 8.244      ;
; 2.860  ; IR_RECEIVE:u1|oDATA[19] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.353      ; 8.283      ;
; 2.882  ; IR_RECEIVE:u1|oDATA[19] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.242      ; 8.194      ;
; 2.885  ; IR_RECEIVE:u1|oDATA[6]  ; prev_data[6]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.258      ; 8.213      ;
; 2.889  ; IR_RECEIVE:u1|oDATA[21] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.351      ; 8.310      ;
; 2.893  ; IR_RECEIVE:u1|oDATA[18] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.351      ; 8.314      ;
; 2.918  ; IR_RECEIVE:u1|oDATA[17] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.240      ; 8.228      ;
; 2.922  ; IR_RECEIVE:u1|oDATA[4]  ; prev_data[4]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.256      ; 8.248      ;
; 2.923  ; IR_RECEIVE:u1|oDATA[7]  ; prev_data[7]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.261      ; 8.254      ;
; 2.944  ; IR_RECEIVE:u1|oDATA[23] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.353      ; 8.367      ;
; 2.950  ; IR_RECEIVE:u1|oDATA[17] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.240      ; 8.260      ;
; 2.968  ; IR_RECEIVE:u1|oDATA[16] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.240      ; 8.278      ;
; 2.978  ; IR_RECEIVE:u1|oDATA[10] ; prev_data[10] ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.256      ; 8.304      ;
; 2.995  ; IR_RECEIVE:u1|oDATA[8]  ; prev_data[8]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.102      ; 8.167      ;
; 3.003  ; IR_RECEIVE:u1|oDATA[23] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.351      ; 8.424      ;
; 3.022  ; IR_RECEIVE:u1|oDATA[16] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.242      ; 8.334      ;
; 3.052  ; IR_RECEIVE:u1|oDATA[21] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.242      ; 8.364      ;
; 3.069  ; IR_RECEIVE:u1|oDATA[27] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.234      ; 8.373      ;
; 3.075  ; IR_RECEIVE:u1|oDATA[16] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.240      ; 8.385      ;
; 3.076  ; IR_RECEIVE:u1|oDATA[18] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.242      ; 8.388      ;
; 3.091  ; IR_RECEIVE:u1|oDATA[18] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.240      ; 8.401      ;
; 3.102  ; IR_RECEIVE:u1|oDATA[21] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.240      ; 8.412      ;
; 3.102  ; IR_RECEIVE:u1|oDATA[21] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.242      ; 8.414      ;
; 3.130  ; IR_RECEIVE:u1|oDATA[20] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.353      ; 8.553      ;
; 3.133  ; IR_RECEIVE:u1|oDATA[27] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.234      ; 8.437      ;
; 3.133  ; IR_RECEIVE:u1|oDATA[22] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.353      ; 8.556      ;
; 3.145  ; IR_RECEIVE:u1|oDATA[21] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.240      ; 8.455      ;
; 3.159  ; IR_RECEIVE:u1|oDATA[24] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.353      ; 8.582      ;
; 3.175  ; IR_RECEIVE:u1|oDATA[22] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.351      ; 8.596      ;
; 3.175  ; IR_RECEIVE:u1|oDATA[23] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.242      ; 8.487      ;
; 3.182  ; IR_RECEIVE:u1|oDATA[20] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.351      ; 8.603      ;
; 3.202  ; IR_RECEIVE:u1|oDATA[16] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.242      ; 8.514      ;
; 3.216  ; IR_RECEIVE:u1|oDATA[27] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.236      ; 8.522      ;
; 3.216  ; IR_RECEIVE:u1|oDATA[23] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.240      ; 8.526      ;
; 3.217  ; IR_RECEIVE:u1|oDATA[24] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.351      ; 8.638      ;
; 3.225  ; IR_RECEIVE:u1|oDATA[23] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.242      ; 8.537      ;
; 3.268  ; IR_RECEIVE:u1|oDATA[23] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.240      ; 8.578      ;
; 3.285  ; IR_RECEIVE:u1|oDATA[26] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.242      ; 8.597      ;
; 3.295  ; IR_RECEIVE:u1|oDATA[17] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.242      ; 8.607      ;
; 3.297  ; IR_RECEIVE:u1|oDATA[26] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.240      ; 8.607      ;
; 3.304  ; IR_RECEIVE:u1|oDATA[25] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.236      ; 8.610      ;
; 3.361  ; IR_RECEIVE:u1|oDATA[20] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.242      ; 8.673      ;
; 3.364  ; IR_RECEIVE:u1|oDATA[22] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.242      ; 8.676      ;
; 3.383  ; IR_RECEIVE:u1|oDATA[17] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.353      ; 8.806      ;
; 3.388  ; IR_RECEIVE:u1|oDATA[22] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.240      ; 8.698      ;
; 3.395  ; IR_RECEIVE:u1|oDATA[20] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.240      ; 8.705      ;
; 3.411  ; IR_RECEIVE:u1|oDATA[20] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.242      ; 8.723      ;
; 3.414  ; IR_RECEIVE:u1|oDATA[22] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.242      ; 8.726      ;
; 3.432  ; IR_RECEIVE:u1|oDATA[24] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.240      ; 8.742      ;
; 3.454  ; IR_RECEIVE:u1|oDATA[20] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.240      ; 8.764      ;
; 3.457  ; IR_RECEIVE:u1|oDATA[22] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.240      ; 8.767      ;
; 3.479  ; IR_RECEIVE:u1|oDATA[24] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.242      ; 8.791      ;
; 3.539  ; IR_RECEIVE:u1|oDATA[24] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.240      ; 8.849      ;
; 3.666  ; IR_RECEIVE:u1|oDATA[24] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.242      ; 8.978      ;
; 3.696  ; IR_RECEIVE:u1|oDATA[27] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.347      ; 9.113      ;
; 3.814  ; IR_RECEIVE:u1|oDATA[17] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.242      ; 9.126      ;
; 3.823  ; IR_RECEIVE:u1|oDATA[25] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 5.236      ; 9.129      ;
+--------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+-------+-------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.402 ; IR_RECEIVE:u1|data[15]        ; IR_RECEIVE:u1|data[15]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IR_RECEIVE:u1|data[6]         ; IR_RECEIVE:u1|data[6]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IR_RECEIVE:u1|data[5]         ; IR_RECEIVE:u1|data[5]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IR_RECEIVE:u1|data[2]         ; IR_RECEIVE:u1|data[2]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IR_RECEIVE:u1|data[30]        ; IR_RECEIVE:u1|data[30]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IR_RECEIVE:u1|data[29]        ; IR_RECEIVE:u1|data[29]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IR_RECEIVE:u1|data[28]        ; IR_RECEIVE:u1|data[28]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IR_RECEIVE:u1|data[27]        ; IR_RECEIVE:u1|data[27]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IR_RECEIVE:u1|data[25]        ; IR_RECEIVE:u1|data[25]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IR_RECEIVE:u1|data[16]        ; IR_RECEIVE:u1|data[16]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[12]        ; IR_RECEIVE:u1|data[12]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[13]        ; IR_RECEIVE:u1|data[13]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[14]        ; IR_RECEIVE:u1|data[14]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[10]        ; IR_RECEIVE:u1|data[10]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[11]        ; IR_RECEIVE:u1|data[11]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[8]         ; IR_RECEIVE:u1|data[8]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[9]         ; IR_RECEIVE:u1|data[9]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[7]         ; IR_RECEIVE:u1|data[7]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[4]         ; IR_RECEIVE:u1|data[4]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[3]         ; IR_RECEIVE:u1|data[3]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[0]         ; IR_RECEIVE:u1|data[0]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[1]         ; IR_RECEIVE:u1|data[1]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[31]        ; IR_RECEIVE:u1|data[31]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[23]        ; IR_RECEIVE:u1|data[23]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[22]        ; IR_RECEIVE:u1|data[22]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[21]        ; IR_RECEIVE:u1|data[21]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[20]        ; IR_RECEIVE:u1|data[20]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[19]        ; IR_RECEIVE:u1|data[19]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[26]        ; IR_RECEIVE:u1|data[26]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[18]        ; IR_RECEIVE:u1|data[18]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[17]        ; IR_RECEIVE:u1|data[17]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[24]        ; IR_RECEIVE:u1|data[24]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|state.DATAREAD  ; IR_RECEIVE:u1|state.DATAREAD   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|state.IDLE      ; IR_RECEIVE:u1|state.IDLE       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|state.GUIDANCE  ; IR_RECEIVE:u1|state.GUIDANCE   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.428 ; IR_RECEIVE:u1|idle_count[17]  ; IR_RECEIVE:u1|idle_count[17]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; IR_RECEIVE:u1|data[15]        ; IR_RECEIVE:u1|data_buf[15]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; IR_RECEIVE:u1|data[2]         ; IR_RECEIVE:u1|data_buf[2]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; IR_RECEIVE:u1|data[3]         ; IR_RECEIVE:u1|data_buf[3]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; IR_RECEIVE:u1|data[10]        ; IR_RECEIVE:u1|data_buf[10]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; IR_RECEIVE:u1|data[7]         ; IR_RECEIVE:u1|data_buf[7]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; IR_RECEIVE:u1|data[5]         ; IR_RECEIVE:u1|data_buf[5]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; IR_RECEIVE:u1|data[12]        ; IR_RECEIVE:u1|data_buf[12]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; IR_RECEIVE:u1|data[11]        ; IR_RECEIVE:u1|data_buf[11]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; IR_RECEIVE:u1|data[9]         ; IR_RECEIVE:u1|data_buf[9]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; IR_RECEIVE:u1|data[6]         ; IR_RECEIVE:u1|data_buf[6]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; IR_RECEIVE:u1|data[4]         ; IR_RECEIVE:u1|data_buf[4]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; IR_RECEIVE:u1|data[8]         ; IR_RECEIVE:u1|data_buf[8]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.435 ; IR_RECEIVE:u1|data[30]        ; IR_RECEIVE:u1|data_buf[30]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.702      ;
; 0.437 ; IR_RECEIVE:u1|data[26]        ; IR_RECEIVE:u1|data_buf[26]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.703      ;
; 0.439 ; IR_RECEIVE:u1|data[18]        ; IR_RECEIVE:u1|data_buf[18]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.705      ;
; 0.443 ; IR_RECEIVE:u1|state_count[17] ; IR_RECEIVE:u1|state_count[17]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.709      ;
; 0.450 ; IR_RECEIVE:u1|data_count[17]  ; IR_RECEIVE:u1|data_count[17]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.716      ;
; 0.451 ; IR_RECEIVE:u1|data[27]        ; IR_RECEIVE:u1|data_buf[27]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.556 ; IR_RECEIVE:u1|data[13]        ; IR_RECEIVE:u1|data_buf[13]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.822      ;
; 0.559 ; IR_RECEIVE:u1|data[28]        ; IR_RECEIVE:u1|data_buf[28]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.826      ;
; 0.560 ; IR_RECEIVE:u1|data[29]        ; IR_RECEIVE:u1|data_buf[29]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.560 ; IR_RECEIVE:u1|data[19]        ; IR_RECEIVE:u1|data_buf[19]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.826      ;
; 0.562 ; IR_RECEIVE:u1|data[17]        ; IR_RECEIVE:u1|data_buf[17]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.828      ;
; 0.592 ; IR_RECEIVE:u1|bitcount[5]     ; IR_RECEIVE:u1|bitcount[5]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.858      ;
; 0.601 ; IR_RECEIVE:u1|data[31]        ; IR_RECEIVE:u1|data_buf[31]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; IR_RECEIVE:u1|state.DATAREAD  ; IR_RECEIVE:u1|data_count_flag  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.866      ;
; 0.605 ; IR_RECEIVE:u1|data[24]        ; IR_RECEIVE:u1|data_buf[24]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.868      ;
; 0.606 ; IR_RECEIVE:u1|data[20]        ; IR_RECEIVE:u1|data_buf[20]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.872      ;
; 0.642 ; IR_RECEIVE:u1|idle_count[8]   ; IR_RECEIVE:u1|idle_count[8]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; IR_RECEIVE:u1|idle_count[7]   ; IR_RECEIVE:u1|idle_count[7]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.643 ; IR_RECEIVE:u1|idle_count[15]  ; IR_RECEIVE:u1|idle_count[15]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; IR_RECEIVE:u1|idle_count[12]  ; IR_RECEIVE:u1|idle_count[12]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; IR_RECEIVE:u1|idle_count[11]  ; IR_RECEIVE:u1|idle_count[11]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; IR_RECEIVE:u1|idle_count[6]   ; IR_RECEIVE:u1|idle_count[6]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; IR_RECEIVE:u1|idle_count[5]   ; IR_RECEIVE:u1|idle_count[5]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; IR_RECEIVE:u1|state_count[15] ; IR_RECEIVE:u1|state_count[15]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; IR_RECEIVE:u1|state_count[12] ; IR_RECEIVE:u1|state_count[12]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; IR_RECEIVE:u1|state_count[11] ; IR_RECEIVE:u1|state_count[11]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; IR_RECEIVE:u1|state_count[8]  ; IR_RECEIVE:u1|state_count[8]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.908      ;
; 0.643 ; IR_RECEIVE:u1|state_count[7]  ; IR_RECEIVE:u1|state_count[7]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.908      ;
; 0.643 ; IR_RECEIVE:u1|state_count[6]  ; IR_RECEIVE:u1|state_count[6]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.908      ;
; 0.643 ; IR_RECEIVE:u1|state.GUIDANCE  ; IR_RECEIVE:u1|state_count_flag ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.908      ;
; 0.644 ; IR_RECEIVE:u1|idle_count[14]  ; IR_RECEIVE:u1|idle_count[14]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; IR_RECEIVE:u1|idle_count[13]  ; IR_RECEIVE:u1|idle_count[13]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; IR_RECEIVE:u1|idle_count[4]   ; IR_RECEIVE:u1|idle_count[4]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; IR_RECEIVE:u1|idle_count[1]   ; IR_RECEIVE:u1|idle_count[1]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; IR_RECEIVE:u1|state_count[14] ; IR_RECEIVE:u1|state_count[14]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; IR_RECEIVE:u1|state_count[13] ; IR_RECEIVE:u1|state_count[13]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; IR_RECEIVE:u1|state_count[5]  ; IR_RECEIVE:u1|state_count[5]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; IR_RECEIVE:u1|state_count[4]  ; IR_RECEIVE:u1|state_count[4]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.909      ;
; 0.645 ; IR_RECEIVE:u1|state_count[10] ; IR_RECEIVE:u1|state_count[10]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; IR_RECEIVE:u1|state_count[3]  ; IR_RECEIVE:u1|state_count[3]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; IR_RECEIVE:u1|state_count[1]  ; IR_RECEIVE:u1|state_count[1]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.910      ;
; 0.647 ; IR_RECEIVE:u1|idle_count[2]   ; IR_RECEIVE:u1|idle_count[2]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.913      ;
; 0.649 ; IR_RECEIVE:u1|idle_count[16]  ; IR_RECEIVE:u1|idle_count[16]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.915      ;
; 0.651 ; IR_RECEIVE:u1|data_count[11]  ; IR_RECEIVE:u1|data_count[11]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.917      ;
; 0.653 ; IR_RECEIVE:u1|data_count[10]  ; IR_RECEIVE:u1|data_count[10]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.919      ;
; 0.655 ; IR_RECEIVE:u1|bitcount[5]     ; IR_RECEIVE:u1|data[31]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.920      ;
; 0.656 ; IR_RECEIVE:u1|data_count[8]   ; IR_RECEIVE:u1|data_count[8]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; IR_RECEIVE:u1|idle_count[9]   ; IR_RECEIVE:u1|idle_count[9]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; IR_RECEIVE:u1|state_count[9]  ; IR_RECEIVE:u1|state_count[9]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; IR_RECEIVE:u1|data_count[7]   ; IR_RECEIVE:u1|data_count[7]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; IR_RECEIVE:u1|data_count[6]   ; IR_RECEIVE:u1|data_count[6]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; IR_RECEIVE:u1|idle_count[3]   ; IR_RECEIVE:u1|idle_count[3]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
+-------+-------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; uart_tx:uart_tx_u|bit_index[1] ; uart_tx:uart_tx_u|bit_index[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_tx:uart_tx_u|bit_index[0] ; uart_tx:uart_tx_u|bit_index[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|state.DATA           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_tx:uart_tx_u|state.START  ; uart_tx:uart_tx_u|state.START          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_tx:uart_tx_u|bit_index[2] ; uart_tx:uart_tx_u|bit_index[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_tx:uart_tx_u|state.STOP   ; uart_tx:uart_tx_u|state.STOP           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.428 ; uart_tx:uart_tx_u|state.STOP   ; uart_tx:uart_tx_u|state.IDLE           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.694      ;
; 0.502 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|bit_index[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.768      ;
; 0.508 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|bit_index[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.774      ;
; 0.508 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|bit_index[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.774      ;
; 0.656 ; uart_tx:uart_tx_u|count[3]     ; uart_tx:uart_tx_u|count[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.921      ;
; 0.656 ; uart_tx:uart_tx_u|count[5]     ; uart_tx:uart_tx_u|count[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.921      ;
; 0.656 ; uart_tx:uart_tx_u|count[13]    ; uart_tx:uart_tx_u|count[13]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.921      ;
; 0.656 ; uart_tx:uart_tx_u|count[15]    ; uart_tx:uart_tx_u|count[15]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.921      ;
; 0.657 ; uart_tx:uart_tx_u|count[1]     ; uart_tx:uart_tx_u|count[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; uart_tx:uart_tx_u|count[11]    ; uart_tx:uart_tx_u|count[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; uart_tx:uart_tx_u|count[19]    ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; uart_tx:uart_tx_u|count[21]    ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; uart_tx:uart_tx_u|count[29]    ; uart_tx:uart_tx_u|count[29]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.922      ;
; 0.658 ; uart_tx:uart_tx_u|count[17]    ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; uart_tx:uart_tx_u|count[27]    ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; uart_tx:uart_tx_u|state.START  ; uart_tx:uart_tx_u|state.DATA           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; uart_tx:uart_tx_u|count[6]     ; uart_tx:uart_tx_u|count[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; uart_tx:uart_tx_u|count[7]     ; uart_tx:uart_tx_u|count[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; uart_tx:uart_tx_u|count[9]     ; uart_tx:uart_tx_u|count[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; uart_tx:uart_tx_u|count[22]    ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; uart_tx:uart_tx_u|count[31]    ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; uart_tx:uart_tx_u|count[23]    ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; uart_tx:uart_tx_u|count[25]    ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.925      ;
; 0.661 ; uart_tx:uart_tx_u|count[2]     ; uart_tx:uart_tx_u|count[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.926      ;
; 0.661 ; uart_tx:uart_tx_u|count[14]    ; uart_tx:uart_tx_u|count[14]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.926      ;
; 0.661 ; uart_tx:uart_tx_u|count[16]    ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.926      ;
; 0.662 ; uart_tx:uart_tx_u|count[12]    ; uart_tx:uart_tx_u|count[12]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; uart_tx:uart_tx_u|count[4]     ; uart_tx:uart_tx_u|count[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; uart_tx:uart_tx_u|count[8]     ; uart_tx:uart_tx_u|count[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; uart_tx:uart_tx_u|count[10]    ; uart_tx:uart_tx_u|count[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; uart_tx:uart_tx_u|count[18]    ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; uart_tx:uart_tx_u|count[20]    ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.927      ;
; 0.663 ; uart_tx:uart_tx_u|count[28]    ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; uart_tx:uart_tx_u|count[24]    ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; uart_tx:uart_tx_u|count[26]    ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; uart_tx:uart_tx_u|count[30]    ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.928      ;
; 0.679 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|bit_index[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.945      ;
; 0.683 ; uart_tx:uart_tx_u|count[0]     ; uart_tx:uart_tx_u|count[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.948      ;
; 0.687 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|bit_index[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.953      ;
; 0.699 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|bit_index[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.965      ;
; 0.702 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|state.STOP           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.968      ;
; 0.733 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|state.START          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.999      ;
; 0.818 ; uart_tx:uart_tx_u|bit_index[1] ; uart_tx:uart_tx_u|state.DATA           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.084      ;
; 0.827 ; uart_tx:uart_tx_u|bit_index[1] ; uart_tx:uart_tx_u|state.STOP           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.093      ;
; 0.913 ; uart_tx:uart_tx_u|bit_index[2] ; uart_tx:uart_tx_u|state.DATA           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.179      ;
; 0.922 ; uart_tx:uart_tx_u|bit_index[2] ; uart_tx:uart_tx_u|state.STOP           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.188      ;
; 0.968 ; uart_tx:uart_tx_u|count[15]    ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.239      ;
; 0.974 ; uart_tx:uart_tx_u|count[5]     ; uart_tx:uart_tx_u|count[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.239      ;
; 0.974 ; uart_tx:uart_tx_u|count[1]     ; uart_tx:uart_tx_u|count[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.239      ;
; 0.974 ; uart_tx:uart_tx_u|count[13]    ; uart_tx:uart_tx_u|count[14]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.239      ;
; 0.974 ; uart_tx:uart_tx_u|count[3]     ; uart_tx:uart_tx_u|count[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.239      ;
; 0.975 ; uart_tx:uart_tx_u|count[21]    ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; uart_tx:uart_tx_u|count[11]    ; uart_tx:uart_tx_u|count[12]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; uart_tx:uart_tx_u|count[17]    ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; uart_tx:uart_tx_u|count[19]    ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; uart_tx:uart_tx_u|count[29]    ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.240      ;
; 0.976 ; uart_tx:uart_tx_u|count[7]     ; uart_tx:uart_tx_u|count[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; uart_tx:uart_tx_u|count[9]     ; uart_tx:uart_tx_u|count[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; uart_tx:uart_tx_u|count[27]    ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.241      ;
; 0.977 ; uart_tx:uart_tx_u|count[23]    ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.242      ;
; 0.977 ; uart_tx:uart_tx_u|count[25]    ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.242      ;
; 0.986 ; uart_tx:uart_tx_u|count[6]     ; uart_tx:uart_tx_u|count[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.251      ;
; 0.986 ; uart_tx:uart_tx_u|count[22]    ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.251      ;
; 0.987 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|data_to_send_temp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.542      ; 1.715      ;
; 0.987 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|data_to_send_temp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.542      ; 1.715      ;
; 0.987 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|data_to_send_temp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.542      ; 1.715      ;
; 0.987 ; uart_tx:uart_tx_u|count[0]     ; uart_tx:uart_tx_u|count[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.252      ;
; 0.987 ; uart_tx:uart_tx_u|count[14]    ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.258      ;
; 0.988 ; uart_tx:uart_tx_u|count[2]     ; uart_tx:uart_tx_u|count[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.253      ;
; 0.988 ; uart_tx:uart_tx_u|count[14]    ; uart_tx:uart_tx_u|count[15]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.253      ;
; 0.988 ; uart_tx:uart_tx_u|count[16]    ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.253      ;
; 0.989 ; uart_tx:uart_tx_u|count[4]     ; uart_tx:uart_tx_u|count[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.254      ;
; 0.989 ; uart_tx:uart_tx_u|count[12]    ; uart_tx:uart_tx_u|count[13]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.254      ;
; 0.989 ; uart_tx:uart_tx_u|count[10]    ; uart_tx:uart_tx_u|count[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.254      ;
; 0.989 ; uart_tx:uart_tx_u|count[18]    ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.254      ;
; 0.989 ; uart_tx:uart_tx_u|count[20]    ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.254      ;
; 0.989 ; uart_tx:uart_tx_u|count[8]     ; uart_tx:uart_tx_u|count[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.254      ;
; 0.990 ; uart_tx:uart_tx_u|count[28]    ; uart_tx:uart_tx_u|count[29]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.255      ;
; 0.990 ; uart_tx:uart_tx_u|count[26]    ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.255      ;
; 0.990 ; uart_tx:uart_tx_u|count[30]    ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.255      ;
; 0.990 ; uart_tx:uart_tx_u|count[24]    ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.255      ;
; 0.991 ; uart_tx:uart_tx_u|count[6]     ; uart_tx:uart_tx_u|count[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.256      ;
; 0.991 ; uart_tx:uart_tx_u|count[22]    ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.256      ;
; 0.992 ; uart_tx:uart_tx_u|count[0]     ; uart_tx:uart_tx_u|count[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.257      ;
; 0.993 ; uart_tx:uart_tx_u|count[2]     ; uart_tx:uart_tx_u|count[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.258      ;
; 0.993 ; uart_tx:uart_tx_u|count[16]    ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.258      ;
; 0.994 ; uart_tx:uart_tx_u|count[4]     ; uart_tx:uart_tx_u|count[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.259      ;
; 0.994 ; uart_tx:uart_tx_u|count[12]    ; uart_tx:uart_tx_u|count[14]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.259      ;
; 0.994 ; uart_tx:uart_tx_u|count[20]    ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.259      ;
; 0.994 ; uart_tx:uart_tx_u|count[10]    ; uart_tx:uart_tx_u|count[12]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.259      ;
; 0.994 ; uart_tx:uart_tx_u|count[18]    ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.259      ;
; 0.994 ; uart_tx:uart_tx_u|count[8]     ; uart_tx:uart_tx_u|count[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.259      ;
; 0.995 ; uart_tx:uart_tx_u|count[28]    ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.260      ;
; 0.995 ; uart_tx:uart_tx_u|count[26]    ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.260      ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 157.04 MHz ; 157.04 MHz      ; u0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 195.01 MHz ; 195.01 MHz      ; IR_RECEIVE:u1|oDATA[0]                         ;      ;
; 207.25 MHz ; 207.25 MHz      ; CLOCK_50                                       ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; IR_RECEIVE:u1|oDATA[0]                         ; -5.072 ; -64.585       ;
; CLOCK_50                                       ; -1.690 ; -5.015        ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; 13.632 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; IR_RECEIVE:u1|oDATA[0]                         ; -3.828 ; -11.479       ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.354  ; 0.000         ;
; CLOCK_50                                       ; 0.355  ; 0.000         ;
+------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; IR_RECEIVE:u1|oDATA[0]                         ; 0.445 ; 0.000         ;
; CLOCK_50                                       ; 9.689 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; 9.701 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'IR_RECEIVE:u1|oDATA[0]'                                                                                                                ;
+--------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node       ; Launch Clock                                   ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+
; -5.072 ; IR_RECEIVE:u1|oDATA[7]  ; prev_data[7]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.046      ; 8.045      ;
; -5.024 ; IR_RECEIVE:u1|oDATA[8]  ; prev_data[8]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.875      ; 8.153      ;
; -4.939 ; IR_RECEIVE:u1|oDATA[3]  ; prev_data[3]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.022      ; 7.938      ;
; -4.847 ; IR_RECEIVE:u1|oDATA[17] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.029      ; 8.961      ;
; -4.836 ; IR_RECEIVE:u1|oDATA[25] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.023      ; 8.944      ;
; -4.782 ; IR_RECEIVE:u1|oDATA[27] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.121      ; 8.885      ;
; -4.626 ; IR_RECEIVE:u1|oDATA[24] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.029      ; 8.740      ;
; -4.534 ; IR_RECEIVE:u1|oDATA[10] ; prev_data[10] ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.042      ; 8.093      ;
; -4.465 ; IR_RECEIVE:u1|oDATA[20] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.029      ; 8.579      ;
; -4.461 ; IR_RECEIVE:u1|oDATA[22] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.029      ; 8.575      ;
; -4.435 ; IR_RECEIVE:u1|oDATA[17] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.127      ; 8.544      ;
; -4.420 ; IR_RECEIVE:u1|oDATA[20] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.127      ; 8.529      ;
; -4.416 ; IR_RECEIVE:u1|oDATA[22] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.127      ; 8.525      ;
; -4.411 ; IR_RECEIVE:u1|oDATA[24] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.027      ; 8.580      ;
; -4.388 ; IR_RECEIVE:u1|oDATA[17] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.029      ; 8.565      ;
; -4.379 ; IR_RECEIVE:u1|oDATA[20] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.027      ; 8.548      ;
; -4.377 ; IR_RECEIVE:u1|oDATA[25] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.023      ; 8.548      ;
; -4.375 ; IR_RECEIVE:u1|oDATA[22] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.027      ; 8.544      ;
; -4.370 ; IR_RECEIVE:u1|oDATA[24] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.029      ; 8.547      ;
; -4.339 ; IR_RECEIVE:u1|oDATA[26] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.029      ; 8.453      ;
; -4.335 ; IR_RECEIVE:u1|oDATA[20] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.029      ; 8.512      ;
; -4.331 ; IR_RECEIVE:u1|oDATA[22] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.029      ; 8.508      ;
; -4.308 ; IR_RECEIVE:u1|oDATA[24] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.027      ; 8.479      ;
; -4.308 ; IR_RECEIVE:u1|oDATA[23] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.029      ; 8.422      ;
; -4.307 ; IR_RECEIVE:u1|oDATA[26] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.027      ; 8.476      ;
; -4.275 ; IR_RECEIVE:u1|oDATA[4]  ; prev_data[4]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.042      ; 8.041      ;
; -4.272 ; IR_RECEIVE:u1|oDATA[20] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.027      ; 8.443      ;
; -4.268 ; IR_RECEIVE:u1|oDATA[27] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.023      ; 8.376      ;
; -4.268 ; IR_RECEIVE:u1|oDATA[24] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.127      ; 8.377      ;
; -4.268 ; IR_RECEIVE:u1|oDATA[22] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.027      ; 8.439      ;
; -4.263 ; IR_RECEIVE:u1|oDATA[23] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.127      ; 8.372      ;
; -4.238 ; IR_RECEIVE:u1|oDATA[6]  ; prev_data[6]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.043      ; 8.043      ;
; -4.222 ; IR_RECEIVE:u1|oDATA[23] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.027      ; 8.391      ;
; -4.197 ; IR_RECEIVE:u1|oDATA[21] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.029      ; 8.311      ;
; -4.178 ; IR_RECEIVE:u1|oDATA[23] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.029      ; 8.355      ;
; -4.176 ; IR_RECEIVE:u1|oDATA[16] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.029      ; 8.290      ;
; -4.152 ; IR_RECEIVE:u1|oDATA[21] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.127      ; 8.261      ;
; -4.129 ; IR_RECEIVE:u1|oDATA[18] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.029      ; 8.243      ;
; -4.115 ; IR_RECEIVE:u1|oDATA[23] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.027      ; 8.286      ;
; -4.111 ; IR_RECEIVE:u1|oDATA[21] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.027      ; 8.280      ;
; -4.067 ; IR_RECEIVE:u1|oDATA[24] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.125      ; 8.439      ;
; -4.067 ; IR_RECEIVE:u1|oDATA[21] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.029      ; 8.244      ;
; -4.059 ; IR_RECEIVE:u1|oDATA[27] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.021      ; 8.222      ;
; -4.036 ; IR_RECEIVE:u1|oDATA[27] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.021      ; 8.201      ;
; -4.034 ; IR_RECEIVE:u1|oDATA[20] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.125      ; 8.406      ;
; -4.030 ; IR_RECEIVE:u1|oDATA[22] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.125      ; 8.402      ;
; -4.019 ; IR_RECEIVE:u1|oDATA[16] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.127      ; 8.128      ;
; -4.017 ; IR_RECEIVE:u1|oDATA[18] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.127      ; 8.126      ;
; -4.004 ; IR_RECEIVE:u1|oDATA[21] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.027      ; 8.175      ;
; -4.003 ; IR_RECEIVE:u1|oDATA[17] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.027      ; 8.172      ;
; -3.992 ; IR_RECEIVE:u1|oDATA[25] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.121      ; 8.095      ;
; -3.983 ; IR_RECEIVE:u1|oDATA[18] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.027      ; 8.154      ;
; -3.962 ; IR_RECEIVE:u1|oDATA[19] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.127      ; 8.071      ;
; -3.961 ; IR_RECEIVE:u1|oDATA[16] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.027      ; 8.130      ;
; -3.921 ; IR_RECEIVE:u1|oDATA[19] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.029      ; 8.098      ;
; -3.920 ; IR_RECEIVE:u1|oDATA[16] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.029      ; 8.097      ;
; -3.898 ; IR_RECEIVE:u1|oDATA[17] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.027      ; 8.069      ;
; -3.880 ; IR_RECEIVE:u1|oDATA[26] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.029      ; 8.057      ;
; -3.877 ; IR_RECEIVE:u1|oDATA[23] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.125      ; 8.249      ;
; -3.858 ; IR_RECEIVE:u1|oDATA[16] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.027      ; 8.029      ;
; -3.855 ; IR_RECEIVE:u1|oDATA[2]  ; prev_data[2]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.022      ; 8.044      ;
; -3.781 ; IR_RECEIVE:u1|oDATA[1]  ; prev_data[1]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.246      ; 7.914      ;
; -3.779 ; IR_RECEIVE:u1|oDATA[18] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.125      ; 8.151      ;
; -3.766 ; IR_RECEIVE:u1|oDATA[21] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.125      ; 8.138      ;
; -3.731 ; IR_RECEIVE:u1|oDATA[27] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.023      ; 7.902      ;
; -3.708 ; IR_RECEIVE:u1|oDATA[27] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.119      ; 8.074      ;
; -3.670 ; IR_RECEIVE:u1|oDATA[18] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.029      ; 7.847      ;
; -3.646 ; IR_RECEIVE:u1|oDATA[19] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.029      ; 7.760      ;
; -3.646 ; IR_RECEIVE:u1|oDATA[25] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.119      ; 8.012      ;
; -3.617 ; IR_RECEIVE:u1|oDATA[16] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.125      ; 7.989      ;
; -3.577 ; IR_RECEIVE:u1|oDATA[18] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.027      ; 7.746      ;
; -3.506 ; IR_RECEIVE:u1|oDATA[19] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.027      ; 7.677      ;
; -3.448 ; IR_RECEIVE:u1|oDATA[19] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.027      ; 7.617      ;
; -3.448 ; IR_RECEIVE:u1|oDATA[25] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.021      ; 7.611      ;
; -3.441 ; IR_RECEIVE:u1|oDATA[26] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.027      ; 7.612      ;
; -3.404 ; IR_RECEIVE:u1|oDATA[17] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.125      ; 7.776      ;
; -3.388 ; IR_RECEIVE:u1|oDATA[26] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.127      ; 7.497      ;
; -3.343 ; IR_RECEIVE:u1|oDATA[25] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.021      ; 7.508      ;
; -3.169 ; IR_RECEIVE:u1|oDATA[26] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.125      ; 7.541      ;
; -3.086 ; IR_RECEIVE:u1|oDATA[19] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.125      ; 7.458      ;
; -2.064 ; IR_RECEIVE:u1|oDATA[0]  ; prev_data[0]  ; IR_RECEIVE:u1|oDATA[0]                         ; IR_RECEIVE:u1|oDATA[0] ; 0.500        ; 4.552      ; 5.961      ;
; -1.911 ; IR_RECEIVE:u1|oDATA[0]  ; prev_data[0]  ; IR_RECEIVE:u1|oDATA[0]                         ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.552      ; 6.308      ;
; 2.237  ; IR_RECEIVE:u1|oDATA[9]  ; prev_data[9]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.646      ; 0.579      ;
; 2.627  ; IR_RECEIVE:u1|oDATA[5]  ; prev_data[5]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.643      ; 0.579      ;
; 3.102  ; IR_RECEIVE:u1|oDATA[11] ; prev_data[11] ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.645      ; 0.579      ;
+--------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                        ;
+--------+-----------------------------+----------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+----------------------------------------+------------------------+-------------+--------------+------------+------------+
; -1.690 ; send[4]                     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.590     ; 1.089      ;
; -1.678 ; send[3]                     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.588     ; 1.079      ;
; -1.647 ; send[3]                     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.588     ; 1.048      ;
; -1.590 ; send[1]                     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.487     ; 1.092      ;
; -1.578 ; send[7]                     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.489     ; 1.078      ;
; -1.573 ; send[5]                     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.487     ; 1.075      ;
; -1.427 ; send[4]                     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.590     ; 0.826      ;
; -1.403 ; send[7]                     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.489     ; 0.903      ;
; -1.402 ; send[5]                     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.487     ; 0.904      ;
; -1.399 ; send[7]                     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.489     ; 0.899      ;
; -1.381 ; send[0]                     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.489     ; 0.881      ;
; -1.317 ; send[1]                     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.487     ; 0.819      ;
; -1.293 ; send[1]                     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.487     ; 0.795      ;
; -1.284 ; send[0]                     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.489     ; 0.784      ;
; -1.281 ; send[0]                     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.489     ; 0.781      ;
; -1.277 ; send[3]                     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.588     ; 0.678      ;
; -1.175 ; send[4]                     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.590     ; 0.574      ;
; -1.064 ; send[5]                     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.487     ; 0.566      ;
; 15.175 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[3]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.753      ;
; 15.175 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[12]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.753      ;
; 15.175 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[0]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.753      ;
; 15.175 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[1]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.753      ;
; 15.175 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[2]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.753      ;
; 15.175 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[4]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.753      ;
; 15.175 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[5]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.753      ;
; 15.175 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[6]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.753      ;
; 15.175 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[7]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.753      ;
; 15.175 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[8]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.753      ;
; 15.175 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[9]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.753      ;
; 15.175 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[10]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.753      ;
; 15.175 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[11]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.753      ;
; 15.175 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[13]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.753      ;
; 15.175 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[15]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.753      ;
; 15.175 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[14]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.753      ;
; 15.191 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.743      ;
; 15.191 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.743      ;
; 15.191 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.743      ;
; 15.191 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.743      ;
; 15.191 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.743      ;
; 15.191 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.743      ;
; 15.191 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.743      ;
; 15.191 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.743      ;
; 15.191 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.743      ;
; 15.191 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.743      ;
; 15.191 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.743      ;
; 15.191 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.743      ;
; 15.191 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.743      ;
; 15.191 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[29]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.743      ;
; 15.191 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.743      ;
; 15.191 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.743      ;
; 15.290 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[3]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.638      ;
; 15.290 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[12]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.638      ;
; 15.290 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[0]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.638      ;
; 15.290 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[1]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.638      ;
; 15.290 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[2]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.638      ;
; 15.290 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[4]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.638      ;
; 15.290 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[5]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.638      ;
; 15.290 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[6]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.638      ;
; 15.290 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[7]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.638      ;
; 15.290 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[8]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.638      ;
; 15.290 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[9]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.638      ;
; 15.290 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[10]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.638      ;
; 15.290 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[11]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.638      ;
; 15.290 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[13]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.638      ;
; 15.290 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[15]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.638      ;
; 15.290 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[14]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.638      ;
; 15.306 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.628      ;
; 15.306 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.628      ;
; 15.306 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.628      ;
; 15.306 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.628      ;
; 15.306 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.628      ;
; 15.306 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.628      ;
; 15.306 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.628      ;
; 15.306 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.628      ;
; 15.306 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.628      ;
; 15.306 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.628      ;
; 15.306 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.628      ;
; 15.306 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.628      ;
; 15.306 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.628      ;
; 15.306 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[29]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.628      ;
; 15.306 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.628      ;
; 15.306 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.628      ;
; 15.339 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[3]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.589      ;
; 15.339 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[12]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.589      ;
; 15.339 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[0]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.589      ;
; 15.339 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[1]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.589      ;
; 15.339 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[2]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.589      ;
; 15.339 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[4]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.589      ;
; 15.339 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[5]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.589      ;
; 15.339 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[6]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.589      ;
; 15.339 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[7]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.589      ;
; 15.339 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[8]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.589      ;
; 15.339 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[9]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.589      ;
; 15.339 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[10]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.589      ;
; 15.339 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[11]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.589      ;
; 15.339 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[13]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.589      ;
; 15.339 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[15]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.589      ;
; 15.339 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[14]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.589      ;
; 15.355 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.579      ;
; 15.355 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.065     ; 4.579      ;
+--------+-----------------------------+----------------------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+--------+------------------------------+------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 13.632 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[14]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 6.278      ;
; 13.632 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[1]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 6.278      ;
; 13.632 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[23]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 6.278      ;
; 13.770 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[12]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 6.159      ;
; 13.770 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[13]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 6.159      ;
; 13.770 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[11]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 6.159      ;
; 13.770 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[8]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 6.159      ;
; 13.770 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[7]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 6.159      ;
; 13.899 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[14]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 6.011      ;
; 13.899 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[1]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 6.011      ;
; 13.899 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[23]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 6.011      ;
; 13.924 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[0]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 5.991      ;
; 14.037 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[12]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.892      ;
; 14.037 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[13]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.892      ;
; 14.037 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[11]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.892      ;
; 14.037 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[8]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.892      ;
; 14.037 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[7]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.892      ;
; 14.175 ; IR_RECEIVE:u1|state_count[2] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.757      ;
; 14.175 ; IR_RECEIVE:u1|state_count[2] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.757      ;
; 14.191 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[0]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 5.724      ;
; 14.244 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[15]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.685      ;
; 14.244 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[6]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.685      ;
; 14.244 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[5]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.685      ;
; 14.244 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[2]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.685      ;
; 14.248 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[4]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 5.679      ;
; 14.248 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[16]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 5.679      ;
; 14.248 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[25]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 5.679      ;
; 14.248 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[17]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 5.679      ;
; 14.248 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[24]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 5.679      ;
; 14.276 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[10]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.652      ;
; 14.276 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[9]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.652      ;
; 14.276 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[3]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.652      ;
; 14.276 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[18]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.652      ;
; 14.276 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[26]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.652      ;
; 14.276 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[19]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.652      ;
; 14.334 ; IR_RECEIVE:u1|state_count[2] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.598      ;
; 14.357 ; IR_RECEIVE:u1|state_count[3] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.575      ;
; 14.357 ; IR_RECEIVE:u1|state_count[3] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.575      ;
; 14.488 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[30]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.444      ;
; 14.506 ; IR_RECEIVE:u1|state_count[0] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.426      ;
; 14.506 ; IR_RECEIVE:u1|state_count[0] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.426      ;
; 14.511 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[28]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.421      ;
; 14.511 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[15]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.418      ;
; 14.511 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[6]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.418      ;
; 14.511 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[5]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.418      ;
; 14.511 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[2]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.418      ;
; 14.515 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[4]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 5.412      ;
; 14.515 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[16]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 5.412      ;
; 14.515 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[25]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 5.412      ;
; 14.515 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[17]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 5.412      ;
; 14.515 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[24]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 5.412      ;
; 14.516 ; IR_RECEIVE:u1|state_count[3] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.416      ;
; 14.543 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[10]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.385      ;
; 14.543 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[9]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.385      ;
; 14.543 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[3]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.385      ;
; 14.543 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[18]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.385      ;
; 14.543 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[26]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.385      ;
; 14.543 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[19]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.385      ;
; 14.614 ; IR_RECEIVE:u1|data_count[2]  ; IR_RECEIVE:u1|data[30]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.318      ;
; 14.614 ; IR_RECEIVE:u1|data_count[2]  ; IR_RECEIVE:u1|data[28]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.318      ;
; 14.624 ; IR_RECEIVE:u1|state_count[1] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.308      ;
; 14.624 ; IR_RECEIVE:u1|state_count[1] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.308      ;
; 14.665 ; IR_RECEIVE:u1|state_count[0] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.267      ;
; 14.676 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[31]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.250      ;
; 14.676 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[29]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.250      ;
; 14.676 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[28]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.250      ;
; 14.676 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[27]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.250      ;
; 14.676 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[30]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.250      ;
; 14.676 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[21]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.250      ;
; 14.676 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[22]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.250      ;
; 14.676 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[20]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.250      ;
; 14.677 ; IR_RECEIVE:u1|data_count[6]  ; IR_RECEIVE:u1|data[30]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.255      ;
; 14.700 ; IR_RECEIVE:u1|state_count[5] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.232      ;
; 14.700 ; IR_RECEIVE:u1|state_count[5] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.232      ;
; 14.700 ; IR_RECEIVE:u1|data_count[6]  ; IR_RECEIVE:u1|data[28]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.232      ;
; 14.717 ; IR_RECEIVE:u1|data_count[14] ; IR_RECEIVE:u1|data[28]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.212      ;
; 14.720 ; IR_RECEIVE:u1|data_count[14] ; IR_RECEIVE:u1|data[30]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.209      ;
; 14.725 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[30]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.207      ;
; 14.738 ; IR_RECEIVE:u1|state_count[4] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.194      ;
; 14.738 ; IR_RECEIVE:u1|state_count[4] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.194      ;
; 14.738 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[28]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.191      ;
; 14.744 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[24]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 5.191      ;
; 14.747 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[30]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.182      ;
; 14.748 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[28]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.184      ;
; 14.751 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[14]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 5.184      ;
; 14.768 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[8]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 5.167      ;
; 14.783 ; IR_RECEIVE:u1|state_count[1] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.149      ;
; 14.788 ; IR_RECEIVE:u1|data_count[7]  ; IR_RECEIVE:u1|data[30]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.144      ;
; 14.811 ; IR_RECEIVE:u1|data_count[7]  ; IR_RECEIVE:u1|data[28]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.121      ;
; 14.836 ; IR_RECEIVE:u1|state_count[6] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.096      ;
; 14.836 ; IR_RECEIVE:u1|state_count[6] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.096      ;
; 14.859 ; IR_RECEIVE:u1|state_count[5] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.073      ;
; 14.870 ; IR_RECEIVE:u1|data_count[2]  ; IR_RECEIVE:u1|data[24]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 5.065      ;
; 14.872 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[29]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.060      ;
; 14.877 ; IR_RECEIVE:u1|data_count[2]  ; IR_RECEIVE:u1|data[14]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 5.058      ;
; 14.892 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[27]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.040      ;
; 14.893 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[30]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.039      ;
; 14.894 ; IR_RECEIVE:u1|data_count[2]  ; IR_RECEIVE:u1|data[8]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 5.041      ;
; 14.897 ; IR_RECEIVE:u1|state_count[4] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.035      ;
; 14.900 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[30]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.029      ;
+--------+------------------------------+------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'IR_RECEIVE:u1|oDATA[0]'                                                                                                                 ;
+--------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node       ; Launch Clock                                   ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+
; -3.828 ; IR_RECEIVE:u1|oDATA[9]  ; prev_data[9]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.290      ; 0.532      ;
; -3.826 ; IR_RECEIVE:u1|oDATA[11] ; prev_data[11] ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.288      ; 0.532      ;
; -3.825 ; IR_RECEIVE:u1|oDATA[5]  ; prev_data[5]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.287      ; 0.532      ;
; 1.089  ; IR_RECEIVE:u1|oDATA[0]  ; prev_data[0]  ; IR_RECEIVE:u1|oDATA[0]                         ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.763      ; 6.065      ;
; 1.234  ; IR_RECEIVE:u1|oDATA[0]  ; prev_data[0]  ; IR_RECEIVE:u1|oDATA[0]                         ; IR_RECEIVE:u1|oDATA[0] ; -0.500       ; 4.763      ; 5.730      ;
; 2.136  ; IR_RECEIVE:u1|oDATA[19] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.755      ; 6.961      ;
; 2.155  ; IR_RECEIVE:u1|oDATA[26] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.755      ; 6.980      ;
; 2.191  ; IR_RECEIVE:u1|oDATA[1]  ; prev_data[1]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.888      ; 7.149      ;
; 2.244  ; IR_RECEIVE:u1|oDATA[26] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.757      ; 7.071      ;
; 2.312  ; IR_RECEIVE:u1|oDATA[19] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.654      ; 7.036      ;
; 2.332  ; IR_RECEIVE:u1|oDATA[18] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.656      ; 7.058      ;
; 2.356  ; IR_RECEIVE:u1|oDATA[25] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.648      ; 7.074      ;
; 2.410  ; IR_RECEIVE:u1|oDATA[16] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.757      ; 7.237      ;
; 2.416  ; IR_RECEIVE:u1|oDATA[25] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.648      ; 7.134      ;
; 2.427  ; IR_RECEIVE:u1|oDATA[18] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.654      ; 7.151      ;
; 2.450  ; IR_RECEIVE:u1|oDATA[26] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.654      ; 7.174      ;
; 2.478  ; IR_RECEIVE:u1|oDATA[25] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.751      ; 7.299      ;
; 2.485  ; IR_RECEIVE:u1|oDATA[18] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.757      ; 7.312      ;
; 2.491  ; IR_RECEIVE:u1|oDATA[19] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.656      ; 7.217      ;
; 2.492  ; IR_RECEIVE:u1|oDATA[17] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.755      ; 7.317      ;
; 2.518  ; IR_RECEIVE:u1|oDATA[26] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.656      ; 7.244      ;
; 2.528  ; IR_RECEIVE:u1|oDATA[3]  ; prev_data[3]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.648      ; 7.246      ;
; 2.528  ; IR_RECEIVE:u1|oDATA[25] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.749      ; 7.347      ;
; 2.536  ; IR_RECEIVE:u1|oDATA[19] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.654      ; 7.260      ;
; 2.558  ; IR_RECEIVE:u1|oDATA[27] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.749      ; 7.377      ;
; 2.567  ; IR_RECEIVE:u1|oDATA[21] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.757      ; 7.394      ;
; 2.583  ; IR_RECEIVE:u1|oDATA[2]  ; prev_data[2]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.648      ; 7.301      ;
; 2.607  ; IR_RECEIVE:u1|oDATA[18] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.755      ; 7.432      ;
; 2.609  ; IR_RECEIVE:u1|oDATA[16] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.755      ; 7.434      ;
; 2.623  ; IR_RECEIVE:u1|oDATA[19] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.656      ; 7.349      ;
; 2.625  ; IR_RECEIVE:u1|oDATA[6]  ; prev_data[6]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.671      ; 7.366      ;
; 2.632  ; IR_RECEIVE:u1|oDATA[17] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.654      ; 7.356      ;
; 2.641  ; IR_RECEIVE:u1|oDATA[21] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.755      ; 7.466      ;
; 2.644  ; IR_RECEIVE:u1|oDATA[19] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.757      ; 7.471      ;
; 2.646  ; IR_RECEIVE:u1|oDATA[27] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.650      ; 7.366      ;
; 2.679  ; IR_RECEIVE:u1|oDATA[23] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.757      ; 7.506      ;
; 2.692  ; IR_RECEIVE:u1|oDATA[17] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.654      ; 7.416      ;
; 2.746  ; IR_RECEIVE:u1|oDATA[8]  ; prev_data[8]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.528      ; 7.344      ;
; 2.751  ; IR_RECEIVE:u1|oDATA[16] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.656      ; 7.477      ;
; 2.753  ; IR_RECEIVE:u1|oDATA[23] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.755      ; 7.578      ;
; 2.774  ; IR_RECEIVE:u1|oDATA[4]  ; prev_data[4]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.670      ; 7.514      ;
; 2.781  ; IR_RECEIVE:u1|oDATA[21] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.656      ; 7.507      ;
; 2.787  ; IR_RECEIVE:u1|oDATA[27] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.648      ; 7.505      ;
; 2.791  ; IR_RECEIVE:u1|oDATA[7]  ; prev_data[7]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.674      ; 7.535      ;
; 2.795  ; IR_RECEIVE:u1|oDATA[18] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.656      ; 7.521      ;
; 2.817  ; IR_RECEIVE:u1|oDATA[21] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.656      ; 7.543      ;
; 2.828  ; IR_RECEIVE:u1|oDATA[16] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.654      ; 7.552      ;
; 2.853  ; IR_RECEIVE:u1|oDATA[20] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.757      ; 7.680      ;
; 2.855  ; IR_RECEIVE:u1|oDATA[18] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.654      ; 7.579      ;
; 2.855  ; IR_RECEIVE:u1|oDATA[22] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.757      ; 7.682      ;
; 2.861  ; IR_RECEIVE:u1|oDATA[21] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.654      ; 7.585      ;
; 2.886  ; IR_RECEIVE:u1|oDATA[24] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.757      ; 7.713      ;
; 2.889  ; IR_RECEIVE:u1|oDATA[16] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.654      ; 7.613      ;
; 2.892  ; IR_RECEIVE:u1|oDATA[10] ; prev_data[10] ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.670      ; 7.632      ;
; 2.893  ; IR_RECEIVE:u1|oDATA[23] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.656      ; 7.619      ;
; 2.913  ; IR_RECEIVE:u1|oDATA[27] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.650      ; 7.633      ;
; 2.918  ; IR_RECEIVE:u1|oDATA[21] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.654      ; 7.642      ;
; 2.919  ; IR_RECEIVE:u1|oDATA[27] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.648      ; 7.637      ;
; 2.927  ; IR_RECEIVE:u1|oDATA[20] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.755      ; 7.752      ;
; 2.929  ; IR_RECEIVE:u1|oDATA[22] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.755      ; 7.754      ;
; 2.929  ; IR_RECEIVE:u1|oDATA[23] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.656      ; 7.655      ;
; 2.962  ; IR_RECEIVE:u1|oDATA[16] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.656      ; 7.688      ;
; 2.973  ; IR_RECEIVE:u1|oDATA[23] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.654      ; 7.697      ;
; 2.981  ; IR_RECEIVE:u1|oDATA[26] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.656      ; 7.707      ;
; 2.987  ; IR_RECEIVE:u1|oDATA[26] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.654      ; 7.711      ;
; 2.996  ; IR_RECEIVE:u1|oDATA[25] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.650      ; 7.716      ;
; 3.013  ; IR_RECEIVE:u1|oDATA[24] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.755      ; 7.838      ;
; 3.028  ; IR_RECEIVE:u1|oDATA[17] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.656      ; 7.754      ;
; 3.030  ; IR_RECEIVE:u1|oDATA[23] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.654      ; 7.754      ;
; 3.067  ; IR_RECEIVE:u1|oDATA[20] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.656      ; 7.793      ;
; 3.069  ; IR_RECEIVE:u1|oDATA[22] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.656      ; 7.795      ;
; 3.101  ; IR_RECEIVE:u1|oDATA[17] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.757      ; 7.928      ;
; 3.103  ; IR_RECEIVE:u1|oDATA[20] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.656      ; 7.829      ;
; 3.105  ; IR_RECEIVE:u1|oDATA[22] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.656      ; 7.831      ;
; 3.147  ; IR_RECEIVE:u1|oDATA[20] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.654      ; 7.871      ;
; 3.149  ; IR_RECEIVE:u1|oDATA[22] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.654      ; 7.873      ;
; 3.155  ; IR_RECEIVE:u1|oDATA[24] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.656      ; 7.881      ;
; 3.204  ; IR_RECEIVE:u1|oDATA[20] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.654      ; 7.928      ;
; 3.206  ; IR_RECEIVE:u1|oDATA[22] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.654      ; 7.930      ;
; 3.232  ; IR_RECEIVE:u1|oDATA[24] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.654      ; 7.956      ;
; 3.293  ; IR_RECEIVE:u1|oDATA[24] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.654      ; 8.017      ;
; 3.366  ; IR_RECEIVE:u1|oDATA[24] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.656      ; 8.092      ;
; 3.388  ; IR_RECEIVE:u1|oDATA[27] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.751      ; 8.209      ;
; 3.459  ; IR_RECEIVE:u1|oDATA[25] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.650      ; 8.179      ;
; 3.491  ; IR_RECEIVE:u1|oDATA[17] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.656      ; 8.217      ;
+--------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+-------+-------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.354 ; IR_RECEIVE:u1|data[12]        ; IR_RECEIVE:u1|data[12]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[13]        ; IR_RECEIVE:u1|data[13]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[14]        ; IR_RECEIVE:u1|data[14]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[15]        ; IR_RECEIVE:u1|data[15]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[10]        ; IR_RECEIVE:u1|data[10]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[11]        ; IR_RECEIVE:u1|data[11]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[8]         ; IR_RECEIVE:u1|data[8]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[9]         ; IR_RECEIVE:u1|data[9]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[6]         ; IR_RECEIVE:u1|data[6]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[7]         ; IR_RECEIVE:u1|data[7]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[5]         ; IR_RECEIVE:u1|data[5]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[2]         ; IR_RECEIVE:u1|data[2]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[3]         ; IR_RECEIVE:u1|data[3]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[0]         ; IR_RECEIVE:u1|data[0]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[23]        ; IR_RECEIVE:u1|data[23]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[30]        ; IR_RECEIVE:u1|data[30]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[29]        ; IR_RECEIVE:u1|data[29]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[28]        ; IR_RECEIVE:u1|data[28]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[27]        ; IR_RECEIVE:u1|data[27]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[19]        ; IR_RECEIVE:u1|data[19]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[26]        ; IR_RECEIVE:u1|data[26]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[18]        ; IR_RECEIVE:u1|data[18]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[25]        ; IR_RECEIVE:u1|data[25]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[24]        ; IR_RECEIVE:u1|data[24]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[16]        ; IR_RECEIVE:u1|data[16]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|state.IDLE      ; IR_RECEIVE:u1|state.IDLE       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; IR_RECEIVE:u1|data[4]         ; IR_RECEIVE:u1|data[4]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_RECEIVE:u1|data[1]         ; IR_RECEIVE:u1|data[1]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_RECEIVE:u1|data[31]        ; IR_RECEIVE:u1|data[31]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_RECEIVE:u1|data[22]        ; IR_RECEIVE:u1|data[22]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_RECEIVE:u1|data[21]        ; IR_RECEIVE:u1|data[21]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_RECEIVE:u1|data[20]        ; IR_RECEIVE:u1|data[20]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_RECEIVE:u1|data[17]        ; IR_RECEIVE:u1|data[17]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_RECEIVE:u1|state.DATAREAD  ; IR_RECEIVE:u1|state.DATAREAD   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_RECEIVE:u1|state.GUIDANCE  ; IR_RECEIVE:u1|state.GUIDANCE   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.387 ; IR_RECEIVE:u1|idle_count[17]  ; IR_RECEIVE:u1|idle_count[17]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.630      ;
; 0.395 ; IR_RECEIVE:u1|data[3]         ; IR_RECEIVE:u1|data_buf[3]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; IR_RECEIVE:u1|data[10]        ; IR_RECEIVE:u1|data_buf[10]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; IR_RECEIVE:u1|data[2]         ; IR_RECEIVE:u1|data_buf[2]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; IR_RECEIVE:u1|data[12]        ; IR_RECEIVE:u1|data_buf[12]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; IR_RECEIVE:u1|data[15]        ; IR_RECEIVE:u1|data_buf[15]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; IR_RECEIVE:u1|data[11]        ; IR_RECEIVE:u1|data_buf[11]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; IR_RECEIVE:u1|data[9]         ; IR_RECEIVE:u1|data_buf[9]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; IR_RECEIVE:u1|data[7]         ; IR_RECEIVE:u1|data_buf[7]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; IR_RECEIVE:u1|data[5]         ; IR_RECEIVE:u1|data_buf[5]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; IR_RECEIVE:u1|data[8]         ; IR_RECEIVE:u1|data_buf[8]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; IR_RECEIVE:u1|data[6]         ; IR_RECEIVE:u1|data_buf[6]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; IR_RECEIVE:u1|data[4]         ; IR_RECEIVE:u1|data_buf[4]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.401 ; IR_RECEIVE:u1|state_count[17] ; IR_RECEIVE:u1|state_count[17]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.643      ;
; 0.402 ; IR_RECEIVE:u1|data[30]        ; IR_RECEIVE:u1|data_buf[30]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; IR_RECEIVE:u1|data[26]        ; IR_RECEIVE:u1|data_buf[26]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.405 ; IR_RECEIVE:u1|data[18]        ; IR_RECEIVE:u1|data_buf[18]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.648      ;
; 0.407 ; IR_RECEIVE:u1|data_count[17]  ; IR_RECEIVE:u1|data_count[17]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.650      ;
; 0.416 ; IR_RECEIVE:u1|data[27]        ; IR_RECEIVE:u1|data_buf[27]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.510 ; IR_RECEIVE:u1|data[13]        ; IR_RECEIVE:u1|data_buf[13]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.753      ;
; 0.513 ; IR_RECEIVE:u1|data[19]        ; IR_RECEIVE:u1|data_buf[19]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.756      ;
; 0.514 ; IR_RECEIVE:u1|data[29]        ; IR_RECEIVE:u1|data_buf[29]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.757      ;
; 0.514 ; IR_RECEIVE:u1|data[28]        ; IR_RECEIVE:u1|data_buf[28]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.757      ;
; 0.516 ; IR_RECEIVE:u1|data[17]        ; IR_RECEIVE:u1|data_buf[17]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.758      ;
; 0.547 ; IR_RECEIVE:u1|bitcount[5]     ; IR_RECEIVE:u1|bitcount[5]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.789      ;
; 0.558 ; IR_RECEIVE:u1|data[31]        ; IR_RECEIVE:u1|data_buf[31]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.800      ;
; 0.559 ; IR_RECEIVE:u1|state.DATAREAD  ; IR_RECEIVE:u1|data_count_flag  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.800      ;
; 0.560 ; IR_RECEIVE:u1|data[24]        ; IR_RECEIVE:u1|data_buf[24]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.800      ;
; 0.562 ; IR_RECEIVE:u1|data[20]        ; IR_RECEIVE:u1|data_buf[20]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.804      ;
; 0.585 ; IR_RECEIVE:u1|state_count[6]  ; IR_RECEIVE:u1|state_count[6]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; IR_RECEIVE:u1|idle_count[12]  ; IR_RECEIVE:u1|idle_count[12]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; IR_RECEIVE:u1|idle_count[8]   ; IR_RECEIVE:u1|idle_count[8]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; IR_RECEIVE:u1|state_count[8]  ; IR_RECEIVE:u1|state_count[8]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; IR_RECEIVE:u1|idle_count[4]   ; IR_RECEIVE:u1|idle_count[4]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; IR_RECEIVE:u1|state_count[7]  ; IR_RECEIVE:u1|state_count[7]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; IR_RECEIVE:u1|state_count[4]  ; IR_RECEIVE:u1|state_count[4]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; IR_RECEIVE:u1|idle_count[15]  ; IR_RECEIVE:u1|idle_count[15]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; IR_RECEIVE:u1|idle_count[14]  ; IR_RECEIVE:u1|idle_count[14]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; IR_RECEIVE:u1|idle_count[11]  ; IR_RECEIVE:u1|idle_count[11]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; IR_RECEIVE:u1|idle_count[7]   ; IR_RECEIVE:u1|idle_count[7]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; IR_RECEIVE:u1|idle_count[6]   ; IR_RECEIVE:u1|idle_count[6]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; IR_RECEIVE:u1|state_count[14] ; IR_RECEIVE:u1|state_count[14]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; IR_RECEIVE:u1|state_count[12] ; IR_RECEIVE:u1|state_count[12]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; IR_RECEIVE:u1|state_count[5]  ; IR_RECEIVE:u1|state_count[5]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.831      ;
; 0.589 ; IR_RECEIVE:u1|idle_count[13]  ; IR_RECEIVE:u1|idle_count[13]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; IR_RECEIVE:u1|idle_count[5]   ; IR_RECEIVE:u1|idle_count[5]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; IR_RECEIVE:u1|state_count[15] ; IR_RECEIVE:u1|state_count[15]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; IR_RECEIVE:u1|state_count[11] ; IR_RECEIVE:u1|state_count[11]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; IR_RECEIVE:u1|state_count[3]  ; IR_RECEIVE:u1|state_count[3]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; IR_RECEIVE:u1|state_count[1]  ; IR_RECEIVE:u1|state_count[1]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; IR_RECEIVE:u1|idle_count[1]   ; IR_RECEIVE:u1|idle_count[1]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; IR_RECEIVE:u1|state_count[13] ; IR_RECEIVE:u1|state_count[13]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.832      ;
; 0.591 ; IR_RECEIVE:u1|state_count[10] ; IR_RECEIVE:u1|state_count[10]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.833      ;
; 0.592 ; IR_RECEIVE:u1|idle_count[2]   ; IR_RECEIVE:u1|idle_count[2]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.834      ;
; 0.592 ; IR_RECEIVE:u1|state.GUIDANCE  ; IR_RECEIVE:u1|state_count_flag ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.833      ;
; 0.593 ; IR_RECEIVE:u1|idle_count[16]  ; IR_RECEIVE:u1|idle_count[16]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.836      ;
; 0.594 ; IR_RECEIVE:u1|data_count[11]  ; IR_RECEIVE:u1|data_count[11]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.837      ;
; 0.596 ; IR_RECEIVE:u1|data_count[10]  ; IR_RECEIVE:u1|data_count[10]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.839      ;
; 0.598 ; IR_RECEIVE:u1|data_count[6]   ; IR_RECEIVE:u1|data_count[6]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.841      ;
; 0.599 ; IR_RECEIVE:u1|data_count[8]   ; IR_RECEIVE:u1|data_count[8]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; IR_RECEIVE:u1|data_count[7]   ; IR_RECEIVE:u1|data_count[7]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.842      ;
; 0.601 ; IR_RECEIVE:u1|idle_count[9]   ; IR_RECEIVE:u1|idle_count[9]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; IR_RECEIVE:u1|state_count[9]  ; IR_RECEIVE:u1|state_count[9]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.844      ;
; 0.603 ; IR_RECEIVE:u1|data_count[15]  ; IR_RECEIVE:u1|data_count[15]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; IR_RECEIVE:u1|data_count[13]  ; IR_RECEIVE:u1|data_count[13]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
+-------+-------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                 ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.355 ; uart_tx:uart_tx_u|bit_index[1] ; uart_tx:uart_tx_u|bit_index[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_tx:uart_tx_u|bit_index[0] ; uart_tx:uart_tx_u|bit_index[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|state.DATA           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_tx:uart_tx_u|state.START  ; uart_tx:uart_tx_u|state.START          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_tx:uart_tx_u|bit_index[2] ; uart_tx:uart_tx_u|bit_index[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_tx:uart_tx_u|state.STOP   ; uart_tx:uart_tx_u|state.STOP           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.387 ; uart_tx:uart_tx_u|state.STOP   ; uart_tx:uart_tx_u|state.IDLE           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.629      ;
; 0.463 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|bit_index[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.705      ;
; 0.469 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|bit_index[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.711      ;
; 0.470 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|bit_index[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.712      ;
; 0.599 ; uart_tx:uart_tx_u|count[3]     ; uart_tx:uart_tx_u|count[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.841      ;
; 0.599 ; uart_tx:uart_tx_u|count[13]    ; uart_tx:uart_tx_u|count[13]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.841      ;
; 0.599 ; uart_tx:uart_tx_u|count[15]    ; uart_tx:uart_tx_u|count[15]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.841      ;
; 0.600 ; uart_tx:uart_tx_u|count[5]     ; uart_tx:uart_tx_u|count[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; uart_tx:uart_tx_u|count[11]    ; uart_tx:uart_tx_u|count[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.601 ; uart_tx:uart_tx_u|count[6]     ; uart_tx:uart_tx_u|count[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; uart_tx:uart_tx_u|count[19]    ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; uart_tx:uart_tx_u|count[21]    ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; uart_tx:uart_tx_u|count[29]    ; uart_tx:uart_tx_u|count[29]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.842      ;
; 0.602 ; uart_tx:uart_tx_u|count[1]     ; uart_tx:uart_tx_u|count[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; uart_tx:uart_tx_u|count[27]    ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; uart_tx:uart_tx_u|count[31]    ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.843      ;
; 0.603 ; uart_tx:uart_tx_u|count[7]     ; uart_tx:uart_tx_u|count[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; uart_tx:uart_tx_u|count[9]     ; uart_tx:uart_tx_u|count[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; uart_tx:uart_tx_u|count[17]    ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.844      ;
; 0.603 ; uart_tx:uart_tx_u|count[22]    ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.844      ;
; 0.604 ; uart_tx:uart_tx_u|count[2]     ; uart_tx:uart_tx_u|count[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; uart_tx:uart_tx_u|count[14]    ; uart_tx:uart_tx_u|count[14]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; uart_tx:uart_tx_u|count[12]    ; uart_tx:uart_tx_u|count[12]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; uart_tx:uart_tx_u|count[4]     ; uart_tx:uart_tx_u|count[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; uart_tx:uart_tx_u|count[8]     ; uart_tx:uart_tx_u|count[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; uart_tx:uart_tx_u|count[10]    ; uart_tx:uart_tx_u|count[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; uart_tx:uart_tx_u|count[16]    ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; uart_tx:uart_tx_u|count[23]    ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; uart_tx:uart_tx_u|count[25]    ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.846      ;
; 0.606 ; uart_tx:uart_tx_u|count[18]    ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; uart_tx:uart_tx_u|count[20]    ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; uart_tx:uart_tx_u|count[30]    ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; uart_tx:uart_tx_u|state.START  ; uart_tx:uart_tx_u|state.DATA           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.848      ;
; 0.607 ; uart_tx:uart_tx_u|count[28]    ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.848      ;
; 0.607 ; uart_tx:uart_tx_u|count[24]    ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.848      ;
; 0.607 ; uart_tx:uart_tx_u|count[26]    ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.848      ;
; 0.624 ; uart_tx:uart_tx_u|count[0]     ; uart_tx:uart_tx_u|count[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.866      ;
; 0.626 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|bit_index[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.868      ;
; 0.635 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|bit_index[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.877      ;
; 0.646 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|bit_index[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.888      ;
; 0.651 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|state.STOP           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.893      ;
; 0.670 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|state.START          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.912      ;
; 0.748 ; uart_tx:uart_tx_u|bit_index[1] ; uart_tx:uart_tx_u|state.DATA           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.990      ;
; 0.764 ; uart_tx:uart_tx_u|bit_index[1] ; uart_tx:uart_tx_u|state.STOP           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.006      ;
; 0.834 ; uart_tx:uart_tx_u|bit_index[2] ; uart_tx:uart_tx_u|state.DATA           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.076      ;
; 0.850 ; uart_tx:uart_tx_u|bit_index[2] ; uart_tx:uart_tx_u|state.STOP           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.092      ;
; 0.880 ; uart_tx:uart_tx_u|count[15]    ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.127      ;
; 0.885 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|data_to_send_temp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.498      ; 1.554      ;
; 0.885 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|data_to_send_temp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.498      ; 1.554      ;
; 0.885 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|data_to_send_temp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.498      ; 1.554      ;
; 0.885 ; uart_tx:uart_tx_u|count[13]    ; uart_tx:uart_tx_u|count[14]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.127      ;
; 0.885 ; uart_tx:uart_tx_u|count[3]     ; uart_tx:uart_tx_u|count[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.127      ;
; 0.886 ; uart_tx:uart_tx_u|count[5]     ; uart_tx:uart_tx_u|count[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.128      ;
; 0.886 ; uart_tx:uart_tx_u|count[11]    ; uart_tx:uart_tx_u|count[12]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.128      ;
; 0.887 ; uart_tx:uart_tx_u|count[21]    ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.128      ;
; 0.887 ; uart_tx:uart_tx_u|count[19]    ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.128      ;
; 0.887 ; uart_tx:uart_tx_u|count[29]    ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.128      ;
; 0.888 ; uart_tx:uart_tx_u|count[27]    ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.129      ;
; 0.889 ; uart_tx:uart_tx_u|count[1]     ; uart_tx:uart_tx_u|count[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.131      ;
; 0.889 ; uart_tx:uart_tx_u|count[6]     ; uart_tx:uart_tx_u|count[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.131      ;
; 0.890 ; uart_tx:uart_tx_u|count[7]     ; uart_tx:uart_tx_u|count[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.132      ;
; 0.890 ; uart_tx:uart_tx_u|count[9]     ; uart_tx:uart_tx_u|count[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.132      ;
; 0.890 ; uart_tx:uart_tx_u|count[17]    ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.131      ;
; 0.891 ; uart_tx:uart_tx_u|count[0]     ; uart_tx:uart_tx_u|count[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.133      ;
; 0.891 ; uart_tx:uart_tx_u|count[22]    ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.132      ;
; 0.892 ; uart_tx:uart_tx_u|count[23]    ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.133      ;
; 0.892 ; uart_tx:uart_tx_u|count[25]    ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.133      ;
; 0.892 ; uart_tx:uart_tx_u|count[2]     ; uart_tx:uart_tx_u|count[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.134      ;
; 0.892 ; uart_tx:uart_tx_u|count[14]    ; uart_tx:uart_tx_u|count[15]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.134      ;
; 0.893 ; uart_tx:uart_tx_u|count[12]    ; uart_tx:uart_tx_u|count[13]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.135      ;
; 0.893 ; uart_tx:uart_tx_u|count[4]     ; uart_tx:uart_tx_u|count[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.135      ;
; 0.893 ; uart_tx:uart_tx_u|count[10]    ; uart_tx:uart_tx_u|count[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.135      ;
; 0.893 ; uart_tx:uart_tx_u|count[8]     ; uart_tx:uart_tx_u|count[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.135      ;
; 0.893 ; uart_tx:uart_tx_u|count[16]    ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.134      ;
; 0.894 ; uart_tx:uart_tx_u|count[18]    ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.135      ;
; 0.894 ; uart_tx:uart_tx_u|count[20]    ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.135      ;
; 0.894 ; uart_tx:uart_tx_u|count[30]    ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.135      ;
; 0.895 ; uart_tx:uart_tx_u|count[28]    ; uart_tx:uart_tx_u|count[29]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.136      ;
; 0.895 ; uart_tx:uart_tx_u|count[26]    ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.136      ;
; 0.895 ; uart_tx:uart_tx_u|count[24]    ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.136      ;
; 0.898 ; uart_tx:uart_tx_u|count[14]    ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.145      ;
; 0.900 ; uart_tx:uart_tx_u|count[6]     ; uart_tx:uart_tx_u|count[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.142      ;
; 0.902 ; uart_tx:uart_tx_u|count[0]     ; uart_tx:uart_tx_u|count[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.144      ;
; 0.902 ; uart_tx:uart_tx_u|count[22]    ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.143      ;
; 0.903 ; uart_tx:uart_tx_u|count[2]     ; uart_tx:uart_tx_u|count[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.145      ;
; 0.904 ; uart_tx:uart_tx_u|count[12]    ; uart_tx:uart_tx_u|count[14]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.146      ;
; 0.904 ; uart_tx:uart_tx_u|count[4]     ; uart_tx:uart_tx_u|count[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.146      ;
; 0.904 ; uart_tx:uart_tx_u|count[10]    ; uart_tx:uart_tx_u|count[12]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.146      ;
; 0.904 ; uart_tx:uart_tx_u|count[8]     ; uart_tx:uart_tx_u|count[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.146      ;
; 0.904 ; uart_tx:uart_tx_u|count[16]    ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.145      ;
; 0.905 ; uart_tx:uart_tx_u|count[20]    ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.146      ;
; 0.905 ; uart_tx:uart_tx_u|count[18]    ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.146      ;
; 0.906 ; uart_tx:uart_tx_u|count[28]    ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.147      ;
; 0.906 ; uart_tx:uart_tx_u|count[26]    ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.147      ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; IR_RECEIVE:u1|oDATA[0]                         ; -2.668 ; -32.043       ;
; CLOCK_50                                       ; -0.479 ; -1.429        ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; 16.575 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; IR_RECEIVE:u1|oDATA[0]                         ; -2.384 ; -7.148        ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.181  ; 0.000         ;
; CLOCK_50                                       ; 0.183  ; 0.000         ;
+------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; IR_RECEIVE:u1|oDATA[0]                         ; 0.292 ; 0.000         ;
; CLOCK_50                                       ; 9.240 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; 9.780 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'IR_RECEIVE:u1|oDATA[0]'                                                                                                                ;
+--------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node       ; Launch Clock                                   ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+
; -2.668 ; IR_RECEIVE:u1|oDATA[7]  ; prev_data[7]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.418      ; 4.909      ;
; -2.428 ; IR_RECEIVE:u1|oDATA[8]  ; prev_data[8]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.323      ; 4.757      ;
; -2.391 ; IR_RECEIVE:u1|oDATA[3]  ; prev_data[3]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.404      ; 4.683      ;
; -2.378 ; IR_RECEIVE:u1|oDATA[27] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.449      ; 5.246      ;
; -2.358 ; IR_RECEIVE:u1|oDATA[10] ; prev_data[10] ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.414      ; 4.946      ;
; -2.305 ; IR_RECEIVE:u1|oDATA[25] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.402      ; 5.180      ;
; -2.264 ; IR_RECEIVE:u1|oDATA[24] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.409      ; 5.146      ;
; -2.222 ; IR_RECEIVE:u1|oDATA[17] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.408      ; 5.103      ;
; -2.197 ; IR_RECEIVE:u1|oDATA[4]  ; prev_data[4]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.414      ; 4.889      ;
; -2.180 ; IR_RECEIVE:u1|oDATA[24] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.407      ; 5.087      ;
; -2.135 ; IR_RECEIVE:u1|oDATA[24] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.407      ; 5.040      ;
; -2.103 ; IR_RECEIVE:u1|oDATA[17] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.455      ; 4.977      ;
; -2.101 ; IR_RECEIVE:u1|oDATA[24] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.409      ; 5.009      ;
; -2.069 ; IR_RECEIVE:u1|oDATA[22] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.407      ; 4.976      ;
; -2.067 ; IR_RECEIVE:u1|oDATA[20] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.407      ; 4.974      ;
; -2.054 ; IR_RECEIVE:u1|oDATA[22] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.409      ; 4.936      ;
; -2.052 ; IR_RECEIVE:u1|oDATA[20] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.409      ; 4.934      ;
; -2.041 ; IR_RECEIVE:u1|oDATA[6]  ; prev_data[6]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.415      ; 4.748      ;
; -2.029 ; IR_RECEIVE:u1|oDATA[22] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.407      ; 4.934      ;
; -2.027 ; IR_RECEIVE:u1|oDATA[20] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.407      ; 4.932      ;
; -2.024 ; IR_RECEIVE:u1|oDATA[16] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.408      ; 4.905      ;
; -2.014 ; IR_RECEIVE:u1|oDATA[25] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.402      ; 4.915      ;
; -2.005 ; IR_RECEIVE:u1|oDATA[24] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.456      ; 4.880      ;
; -2.002 ; IR_RECEIVE:u1|oDATA[26] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.408      ; 4.883      ;
; -1.992 ; IR_RECEIVE:u1|oDATA[22] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.409      ; 4.900      ;
; -1.990 ; IR_RECEIVE:u1|oDATA[20] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.409      ; 4.898      ;
; -1.983 ; IR_RECEIVE:u1|oDATA[24] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.455      ; 5.007      ;
; -1.983 ; IR_RECEIVE:u1|oDATA[23] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.407      ; 4.890      ;
; -1.979 ; IR_RECEIVE:u1|oDATA[27] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.402      ; 4.854      ;
; -1.976 ; IR_RECEIVE:u1|oDATA[22] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.456      ; 4.851      ;
; -1.974 ; IR_RECEIVE:u1|oDATA[20] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.456      ; 4.849      ;
; -1.968 ; IR_RECEIVE:u1|oDATA[23] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.409      ; 4.850      ;
; -1.954 ; IR_RECEIVE:u1|oDATA[26] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.406      ; 4.858      ;
; -1.943 ; IR_RECEIVE:u1|oDATA[23] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.407      ; 4.848      ;
; -1.940 ; IR_RECEIVE:u1|oDATA[16] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.406      ; 4.846      ;
; -1.931 ; IR_RECEIVE:u1|oDATA[17] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.408      ; 4.838      ;
; -1.926 ; IR_RECEIVE:u1|oDATA[27] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.400      ; 4.826      ;
; -1.925 ; IR_RECEIVE:u1|oDATA[21] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.407      ; 4.832      ;
; -1.910 ; IR_RECEIVE:u1|oDATA[21] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.409      ; 4.792      ;
; -1.906 ; IR_RECEIVE:u1|oDATA[23] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.409      ; 4.814      ;
; -1.902 ; IR_RECEIVE:u1|oDATA[19] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.456      ; 4.777      ;
; -1.897 ; IR_RECEIVE:u1|oDATA[18] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.408      ; 4.778      ;
; -1.895 ; IR_RECEIVE:u1|oDATA[16] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.406      ; 4.799      ;
; -1.890 ; IR_RECEIVE:u1|oDATA[23] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.456      ; 4.765      ;
; -1.885 ; IR_RECEIVE:u1|oDATA[21] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.407      ; 4.790      ;
; -1.875 ; IR_RECEIVE:u1|oDATA[22] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.455      ; 4.899      ;
; -1.873 ; IR_RECEIVE:u1|oDATA[20] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.455      ; 4.897      ;
; -1.861 ; IR_RECEIVE:u1|oDATA[16] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.408      ; 4.768      ;
; -1.861 ; IR_RECEIVE:u1|oDATA[18] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.406      ; 4.767      ;
; -1.848 ; IR_RECEIVE:u1|oDATA[21] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.409      ; 4.756      ;
; -1.841 ; IR_RECEIVE:u1|oDATA[27] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.400      ; 4.739      ;
; -1.832 ; IR_RECEIVE:u1|oDATA[21] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.456      ; 4.707      ;
; -1.801 ; IR_RECEIVE:u1|oDATA[2]  ; prev_data[2]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.404      ; 4.718      ;
; -1.789 ; IR_RECEIVE:u1|oDATA[23] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.455      ; 4.813      ;
; -1.769 ; IR_RECEIVE:u1|oDATA[17] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.406      ; 4.675      ;
; -1.762 ; IR_RECEIVE:u1|oDATA[25] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.449      ; 4.630      ;
; -1.761 ; IR_RECEIVE:u1|oDATA[19] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.409      ; 4.669      ;
; -1.758 ; IR_RECEIVE:u1|oDATA[18] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.455      ; 4.632      ;
; -1.743 ; IR_RECEIVE:u1|oDATA[16] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.454      ; 4.766      ;
; -1.733 ; IR_RECEIVE:u1|oDATA[1]  ; prev_data[1]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.513      ; 4.596      ;
; -1.731 ; IR_RECEIVE:u1|oDATA[21] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.455      ; 4.755      ;
; -1.726 ; IR_RECEIVE:u1|oDATA[17] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.406      ; 4.630      ;
; -1.725 ; IR_RECEIVE:u1|oDATA[16] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.455      ; 4.599      ;
; -1.711 ; IR_RECEIVE:u1|oDATA[26] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.408      ; 4.618      ;
; -1.706 ; IR_RECEIVE:u1|oDATA[18] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.454      ; 4.729      ;
; -1.696 ; IR_RECEIVE:u1|oDATA[27] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.448      ; 4.713      ;
; -1.662 ; IR_RECEIVE:u1|oDATA[25] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.448      ; 4.679      ;
; -1.606 ; IR_RECEIVE:u1|oDATA[18] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.408      ; 4.513      ;
; -1.551 ; IR_RECEIVE:u1|oDATA[27] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.402      ; 4.452      ;
; -1.492 ; IR_RECEIVE:u1|oDATA[19] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.409      ; 4.374      ;
; -1.482 ; IR_RECEIVE:u1|oDATA[19] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.407      ; 4.389      ;
; -1.437 ; IR_RECEIVE:u1|oDATA[26] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.406      ; 4.343      ;
; -1.414 ; IR_RECEIVE:u1|oDATA[25] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.400      ; 4.314      ;
; -1.409 ; IR_RECEIVE:u1|oDATA[18] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.406      ; 4.313      ;
; -1.395 ; IR_RECEIVE:u1|oDATA[17] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.454      ; 4.418      ;
; -1.371 ; IR_RECEIVE:u1|oDATA[25] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.400      ; 4.269      ;
; -1.348 ; IR_RECEIVE:u1|oDATA[19] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.407      ; 4.253      ;
; -1.344 ; IR_RECEIVE:u1|oDATA[0]  ; prev_data[0]  ; IR_RECEIVE:u1|oDATA[0]                         ; IR_RECEIVE:u1|oDATA[0] ; 0.500        ; 2.504      ; 3.702      ;
; -1.325 ; IR_RECEIVE:u1|oDATA[26] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.455      ; 4.199      ;
; -1.249 ; IR_RECEIVE:u1|oDATA[26] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.454      ; 4.272      ;
; -1.209 ; IR_RECEIVE:u1|oDATA[19] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.455      ; 4.233      ;
; -0.450 ; IR_RECEIVE:u1|oDATA[0]  ; prev_data[0]  ; IR_RECEIVE:u1|oDATA[0]                         ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.504      ; 3.308      ;
; 1.872  ; IR_RECEIVE:u1|oDATA[9]  ; prev_data[9]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.213      ; 0.300      ;
; 2.093  ; IR_RECEIVE:u1|oDATA[5]  ; prev_data[5]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.210      ; 0.300      ;
; 2.347  ; IR_RECEIVE:u1|oDATA[11] ; prev_data[11] ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.211      ; 0.300      ;
+--------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                        ;
+--------+-----------------------------+----------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+----------------------------------------+------------------------+-------------+--------------+------------+------------+
; -0.479 ; send[4]                     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -0.884     ; 0.572      ;
; -0.476 ; send[3]                     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -0.883     ; 0.570      ;
; -0.474 ; send[3]                     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -0.883     ; 0.568      ;
; -0.431 ; send[1]                     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -0.833     ; 0.575      ;
; -0.427 ; send[5]                     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -0.833     ; 0.571      ;
; -0.426 ; send[7]                     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -0.835     ; 0.568      ;
; -0.354 ; send[4]                     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -0.884     ; 0.447      ;
; -0.343 ; send[7]                     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -0.835     ; 0.485      ;
; -0.342 ; send[5]                     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -0.833     ; 0.486      ;
; -0.341 ; send[7]                     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -0.835     ; 0.483      ;
; -0.332 ; send[0]                     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -0.835     ; 0.474      ;
; -0.281 ; send[1]                     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -0.833     ; 0.425      ;
; -0.273 ; send[3]                     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -0.883     ; 0.367      ;
; -0.272 ; send[1]                     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -0.833     ; 0.416      ;
; -0.252 ; send[0]                     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -0.835     ; 0.394      ;
; -0.250 ; send[0]                     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -0.835     ; 0.392      ;
; -0.201 ; send[4]                     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -0.884     ; 0.294      ;
; -0.147 ; send[5]                     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -0.833     ; 0.291      ;
; 17.486 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[3]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.461      ;
; 17.486 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[12]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.461      ;
; 17.486 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[0]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.461      ;
; 17.486 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[1]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.461      ;
; 17.486 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[2]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.461      ;
; 17.486 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[4]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.461      ;
; 17.486 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[5]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.461      ;
; 17.486 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[6]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.461      ;
; 17.486 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[7]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.461      ;
; 17.486 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[8]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.461      ;
; 17.486 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[9]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.461      ;
; 17.486 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[10]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.461      ;
; 17.486 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[11]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.461      ;
; 17.486 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[13]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.461      ;
; 17.486 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[15]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.461      ;
; 17.486 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[14]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.461      ;
; 17.498 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.036     ; 2.453      ;
; 17.498 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.036     ; 2.453      ;
; 17.498 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.036     ; 2.453      ;
; 17.498 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.036     ; 2.453      ;
; 17.498 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.036     ; 2.453      ;
; 17.498 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.036     ; 2.453      ;
; 17.498 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.036     ; 2.453      ;
; 17.498 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.036     ; 2.453      ;
; 17.498 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.036     ; 2.453      ;
; 17.498 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.036     ; 2.453      ;
; 17.498 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.036     ; 2.453      ;
; 17.498 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.036     ; 2.453      ;
; 17.498 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.036     ; 2.453      ;
; 17.498 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[29]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.036     ; 2.453      ;
; 17.498 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.036     ; 2.453      ;
; 17.498 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.036     ; 2.453      ;
; 17.499 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[3]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.448      ;
; 17.499 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[12]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.448      ;
; 17.499 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[0]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.448      ;
; 17.499 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[1]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.448      ;
; 17.499 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[2]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.448      ;
; 17.499 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[4]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.448      ;
; 17.499 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[5]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.448      ;
; 17.499 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[6]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.448      ;
; 17.499 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[7]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.448      ;
; 17.499 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[8]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.448      ;
; 17.499 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[9]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.448      ;
; 17.499 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[10]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.448      ;
; 17.499 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[11]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.448      ;
; 17.499 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[13]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.448      ;
; 17.499 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[15]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.448      ;
; 17.499 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[14]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.448      ;
; 17.511 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.036     ; 2.440      ;
; 17.511 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.036     ; 2.440      ;
; 17.511 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.036     ; 2.440      ;
; 17.511 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.036     ; 2.440      ;
; 17.511 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.036     ; 2.440      ;
; 17.511 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.036     ; 2.440      ;
; 17.511 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.036     ; 2.440      ;
; 17.511 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.036     ; 2.440      ;
; 17.511 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.036     ; 2.440      ;
; 17.511 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.036     ; 2.440      ;
; 17.511 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.036     ; 2.440      ;
; 17.511 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.036     ; 2.440      ;
; 17.511 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.036     ; 2.440      ;
; 17.511 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[29]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.036     ; 2.440      ;
; 17.511 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.036     ; 2.440      ;
; 17.511 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.036     ; 2.440      ;
; 17.569 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[3]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.378      ;
; 17.569 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[12]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.378      ;
; 17.569 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[0]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.378      ;
; 17.569 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[1]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.378      ;
; 17.569 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[2]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.378      ;
; 17.569 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[4]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.378      ;
; 17.569 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[5]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.378      ;
; 17.569 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[6]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.378      ;
; 17.569 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[7]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.378      ;
; 17.569 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[8]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.378      ;
; 17.569 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[9]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.378      ;
; 17.569 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[10]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.378      ;
; 17.569 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[11]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.378      ;
; 17.569 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[13]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.378      ;
; 17.569 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[15]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.378      ;
; 17.569 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[14]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.378      ;
; 17.578 ; uart_tx:uart_tx_u|count[3]  ; uart_tx:uart_tx_u|count[3]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.369      ;
; 17.578 ; uart_tx:uart_tx_u|count[3]  ; uart_tx:uart_tx_u|count[12]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.369      ;
+--------+-----------------------------+----------------------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+--------+------------------------------+------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 16.575 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[14]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 3.354      ;
; 16.575 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[1]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 3.354      ;
; 16.575 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[23]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 3.354      ;
; 16.691 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[12]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 3.257      ;
; 16.691 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[13]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 3.257      ;
; 16.691 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[11]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 3.257      ;
; 16.691 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[8]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 3.257      ;
; 16.691 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[7]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 3.257      ;
; 16.726 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[14]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 3.203      ;
; 16.726 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[1]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 3.203      ;
; 16.726 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[23]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 3.203      ;
; 16.758 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[0]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 3.177      ;
; 16.842 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[12]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 3.106      ;
; 16.842 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[13]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 3.106      ;
; 16.842 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[11]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 3.106      ;
; 16.842 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[8]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 3.106      ;
; 16.842 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[7]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 3.106      ;
; 16.843 ; IR_RECEIVE:u1|state_count[2] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.107      ;
; 16.843 ; IR_RECEIVE:u1|state_count[2] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.107      ;
; 16.909 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[0]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 3.026      ;
; 16.930 ; IR_RECEIVE:u1|state_count[2] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.020      ;
; 16.930 ; IR_RECEIVE:u1|state_count[3] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.020      ;
; 16.930 ; IR_RECEIVE:u1|state_count[3] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.020      ;
; 16.944 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[15]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.002      ;
; 16.944 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[6]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.002      ;
; 16.944 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[5]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.002      ;
; 16.944 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[2]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.002      ;
; 16.958 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[4]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.987      ;
; 16.958 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[16]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.987      ;
; 16.958 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[25]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.987      ;
; 16.958 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[17]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.987      ;
; 16.958 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[24]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.987      ;
; 16.960 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[10]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.986      ;
; 16.960 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[9]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.986      ;
; 16.960 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[3]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.986      ;
; 16.960 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[18]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.986      ;
; 16.960 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[26]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.986      ;
; 16.960 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[19]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.986      ;
; 17.012 ; IR_RECEIVE:u1|state_count[0] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.938      ;
; 17.012 ; IR_RECEIVE:u1|state_count[0] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.938      ;
; 17.015 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[30]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.936      ;
; 17.017 ; IR_RECEIVE:u1|state_count[3] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.933      ;
; 17.029 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[28]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.922      ;
; 17.072 ; IR_RECEIVE:u1|data_count[2]  ; IR_RECEIVE:u1|data[30]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.879      ;
; 17.084 ; IR_RECEIVE:u1|state_count[1] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.866      ;
; 17.084 ; IR_RECEIVE:u1|state_count[1] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.866      ;
; 17.086 ; IR_RECEIVE:u1|data_count[2]  ; IR_RECEIVE:u1|data[28]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.865      ;
; 17.095 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[15]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.851      ;
; 17.095 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[6]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.851      ;
; 17.095 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[5]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.851      ;
; 17.095 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[2]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.851      ;
; 17.099 ; IR_RECEIVE:u1|state_count[0] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.851      ;
; 17.100 ; IR_RECEIVE:u1|state_count[5] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.850      ;
; 17.100 ; IR_RECEIVE:u1|state_count[5] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.850      ;
; 17.109 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[4]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.836      ;
; 17.109 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[16]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.836      ;
; 17.109 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[25]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.836      ;
; 17.109 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[17]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.836      ;
; 17.109 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[24]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.836      ;
; 17.111 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[10]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.835      ;
; 17.111 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[9]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.835      ;
; 17.111 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[3]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.835      ;
; 17.111 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[18]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.835      ;
; 17.111 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[26]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.835      ;
; 17.111 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[19]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.835      ;
; 17.132 ; IR_RECEIVE:u1|state_count[4] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.818      ;
; 17.132 ; IR_RECEIVE:u1|state_count[4] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.818      ;
; 17.135 ; IR_RECEIVE:u1|data_count[6]  ; IR_RECEIVE:u1|data[30]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.816      ;
; 17.139 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[30]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.812      ;
; 17.141 ; IR_RECEIVE:u1|data_count[14] ; IR_RECEIVE:u1|data[30]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 2.807      ;
; 17.149 ; IR_RECEIVE:u1|data_count[6]  ; IR_RECEIVE:u1|data[28]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.802      ;
; 17.153 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[28]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.798      ;
; 17.155 ; IR_RECEIVE:u1|data_count[14] ; IR_RECEIVE:u1|data[28]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 2.793      ;
; 17.157 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[30]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 2.791      ;
; 17.171 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[24]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 2.783      ;
; 17.171 ; IR_RECEIVE:u1|state_count[1] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.779      ;
; 17.171 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[28]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 2.777      ;
; 17.176 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[31]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.769      ;
; 17.176 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[29]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.769      ;
; 17.176 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[28]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.769      ;
; 17.176 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[27]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.769      ;
; 17.176 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[30]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.769      ;
; 17.176 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[21]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.769      ;
; 17.176 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[22]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.769      ;
; 17.176 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[20]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.769      ;
; 17.177 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[14]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 2.777      ;
; 17.180 ; IR_RECEIVE:u1|state_count[6] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.770      ;
; 17.180 ; IR_RECEIVE:u1|state_count[6] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.770      ;
; 17.186 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[8]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 2.768      ;
; 17.187 ; IR_RECEIVE:u1|state_count[5] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.763      ;
; 17.188 ; IR_RECEIVE:u1|data_count[7]  ; IR_RECEIVE:u1|data[30]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.763      ;
; 17.202 ; IR_RECEIVE:u1|data_count[7]  ; IR_RECEIVE:u1|data[28]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.749      ;
; 17.219 ; IR_RECEIVE:u1|state_count[4] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.731      ;
; 17.228 ; IR_RECEIVE:u1|data_count[2]  ; IR_RECEIVE:u1|data[24]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 2.726      ;
; 17.234 ; IR_RECEIVE:u1|data_count[2]  ; IR_RECEIVE:u1|data[14]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 2.720      ;
; 17.243 ; IR_RECEIVE:u1|data_count[2]  ; IR_RECEIVE:u1|data[8]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 2.711      ;
; 17.249 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[30]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.702      ;
; 17.254 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[30]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 2.694      ;
; 17.255 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[29]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.696      ;
; 17.255 ; IR_RECEIVE:u1|state_count[9] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.691      ;
+--------+------------------------------+------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'IR_RECEIVE:u1|oDATA[0]'                                                                                                                 ;
+--------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node       ; Launch Clock                                   ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+
; -2.384 ; IR_RECEIVE:u1|oDATA[9]  ; prev_data[9]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.590      ; 0.276      ;
; -2.383 ; IR_RECEIVE:u1|oDATA[11] ; prev_data[11] ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.589      ; 0.276      ;
; -2.381 ; IR_RECEIVE:u1|oDATA[5]  ; prev_data[5]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.587      ; 0.276      ;
; 0.454  ; IR_RECEIVE:u1|oDATA[0]  ; prev_data[0]  ; IR_RECEIVE:u1|oDATA[0]                         ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.621      ; 3.180      ;
; 0.910  ; IR_RECEIVE:u1|oDATA[19] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.826      ; 3.806      ;
; 0.962  ; IR_RECEIVE:u1|oDATA[26] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.825      ; 3.857      ;
; 0.970  ; IR_RECEIVE:u1|oDATA[1]  ; prev_data[1]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.888      ; 3.928      ;
; 1.011  ; IR_RECEIVE:u1|oDATA[18] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.777      ; 3.858      ;
; 1.032  ; IR_RECEIVE:u1|oDATA[25] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.819      ; 3.921      ;
; 1.052  ; IR_RECEIVE:u1|oDATA[25] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.769      ; 3.891      ;
; 1.053  ; IR_RECEIVE:u1|oDATA[27] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.819      ; 3.942      ;
; 1.054  ; IR_RECEIVE:u1|oDATA[19] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.776      ; 3.900      ;
; 1.069  ; IR_RECEIVE:u1|oDATA[16] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.826      ; 3.965      ;
; 1.070  ; IR_RECEIVE:u1|oDATA[18] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.825      ; 3.965      ;
; 1.071  ; IR_RECEIVE:u1|oDATA[25] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.820      ; 3.961      ;
; 1.071  ; IR_RECEIVE:u1|oDATA[18] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.826      ; 3.967      ;
; 1.072  ; IR_RECEIVE:u1|oDATA[25] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.769      ; 3.911      ;
; 1.073  ; IR_RECEIVE:u1|oDATA[26] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.775      ; 3.918      ;
; 1.078  ; IR_RECEIVE:u1|oDATA[17] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.825      ; 3.973      ;
; 1.080  ; IR_RECEIVE:u1|oDATA[16] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.825      ; 3.975      ;
; 1.085  ; IR_RECEIVE:u1|oDATA[17] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.775      ; 3.930      ;
; 1.093  ; IR_RECEIVE:u1|oDATA[26] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.777      ; 3.940      ;
; 1.094  ; IR_RECEIVE:u1|oDATA[19] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.776      ; 3.940      ;
; 1.105  ; IR_RECEIVE:u1|oDATA[17] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.775      ; 3.950      ;
; 1.112  ; IR_RECEIVE:u1|oDATA[19] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.778      ; 3.960      ;
; 1.117  ; IR_RECEIVE:u1|oDATA[18] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.775      ; 3.962      ;
; 1.119  ; IR_RECEIVE:u1|oDATA[19] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.778      ; 3.967      ;
; 1.124  ; IR_RECEIVE:u1|oDATA[26] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.826      ; 4.020      ;
; 1.132  ; IR_RECEIVE:u1|oDATA[3]  ; prev_data[3]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.772      ; 3.974      ;
; 1.141  ; IR_RECEIVE:u1|oDATA[21] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.826      ; 4.037      ;
; 1.152  ; IR_RECEIVE:u1|oDATA[6]  ; prev_data[6]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.784      ; 4.006      ;
; 1.154  ; IR_RECEIVE:u1|oDATA[19] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.827      ; 4.051      ;
; 1.156  ; IR_RECEIVE:u1|oDATA[18] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.775      ; 4.001      ;
; 1.171  ; IR_RECEIVE:u1|oDATA[2]  ; prev_data[2]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.772      ; 4.013      ;
; 1.176  ; IR_RECEIVE:u1|oDATA[21] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.827      ; 4.073      ;
; 1.177  ; IR_RECEIVE:u1|oDATA[16] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.777      ; 4.024      ;
; 1.190  ; IR_RECEIVE:u1|oDATA[23] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.826      ; 4.086      ;
; 1.196  ; IR_RECEIVE:u1|oDATA[27] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.771      ; 4.037      ;
; 1.204  ; IR_RECEIVE:u1|oDATA[16] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.775      ; 4.049      ;
; 1.210  ; IR_RECEIVE:u1|oDATA[27] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.769      ; 4.049      ;
; 1.215  ; IR_RECEIVE:u1|oDATA[18] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.777      ; 4.062      ;
; 1.218  ; IR_RECEIVE:u1|oDATA[27] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.769      ; 4.057      ;
; 1.222  ; IR_RECEIVE:u1|oDATA[16] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.775      ; 4.067      ;
; 1.225  ; IR_RECEIVE:u1|oDATA[23] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.827      ; 4.122      ;
; 1.237  ; IR_RECEIVE:u1|oDATA[21] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.778      ; 4.085      ;
; 1.252  ; IR_RECEIVE:u1|oDATA[21] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.778      ; 4.100      ;
; 1.255  ; IR_RECEIVE:u1|oDATA[27] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.771      ; 4.096      ;
; 1.260  ; IR_RECEIVE:u1|oDATA[4]  ; prev_data[4]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.783      ; 4.113      ;
; 1.262  ; IR_RECEIVE:u1|oDATA[21] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.776      ; 4.108      ;
; 1.278  ; IR_RECEIVE:u1|oDATA[24] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.826      ; 4.174      ;
; 1.280  ; IR_RECEIVE:u1|oDATA[16] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.777      ; 4.127      ;
; 1.282  ; IR_RECEIVE:u1|oDATA[7]  ; prev_data[7]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.787      ; 4.139      ;
; 1.284  ; IR_RECEIVE:u1|oDATA[21] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.776      ; 4.130      ;
; 1.284  ; IR_RECEIVE:u1|oDATA[22] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.826      ; 4.180      ;
; 1.285  ; IR_RECEIVE:u1|oDATA[10] ; prev_data[10] ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.783      ; 4.138      ;
; 1.286  ; IR_RECEIVE:u1|oDATA[20] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.826      ; 4.182      ;
; 1.286  ; IR_RECEIVE:u1|oDATA[23] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.778      ; 4.134      ;
; 1.297  ; IR_RECEIVE:u1|oDATA[26] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.777      ; 4.144      ;
; 1.298  ; IR_RECEIVE:u1|oDATA[8]  ; prev_data[8]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.705      ; 4.073      ;
; 1.301  ; IR_RECEIVE:u1|oDATA[23] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.778      ; 4.149      ;
; 1.303  ; IR_RECEIVE:u1|oDATA[26] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.775      ; 4.148      ;
; 1.311  ; IR_RECEIVE:u1|oDATA[23] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.776      ; 4.157      ;
; 1.313  ; IR_RECEIVE:u1|oDATA[0]  ; prev_data[0]  ; IR_RECEIVE:u1|oDATA[0]                         ; IR_RECEIVE:u1|oDATA[0] ; -0.500       ; 2.621      ; 3.559      ;
; 1.319  ; IR_RECEIVE:u1|oDATA[22] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.827      ; 4.216      ;
; 1.321  ; IR_RECEIVE:u1|oDATA[20] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.827      ; 4.218      ;
; 1.324  ; IR_RECEIVE:u1|oDATA[24] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.827      ; 4.221      ;
; 1.333  ; IR_RECEIVE:u1|oDATA[23] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.776      ; 4.179      ;
; 1.348  ; IR_RECEIVE:u1|oDATA[25] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.771      ; 4.189      ;
; 1.375  ; IR_RECEIVE:u1|oDATA[24] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.778      ; 4.223      ;
; 1.380  ; IR_RECEIVE:u1|oDATA[22] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.778      ; 4.228      ;
; 1.382  ; IR_RECEIVE:u1|oDATA[20] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.778      ; 4.230      ;
; 1.395  ; IR_RECEIVE:u1|oDATA[22] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.778      ; 4.243      ;
; 1.397  ; IR_RECEIVE:u1|oDATA[20] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.778      ; 4.245      ;
; 1.402  ; IR_RECEIVE:u1|oDATA[24] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.776      ; 4.248      ;
; 1.405  ; IR_RECEIVE:u1|oDATA[22] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.776      ; 4.251      ;
; 1.407  ; IR_RECEIVE:u1|oDATA[20] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.776      ; 4.253      ;
; 1.419  ; IR_RECEIVE:u1|oDATA[17] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.777      ; 4.266      ;
; 1.420  ; IR_RECEIVE:u1|oDATA[24] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.776      ; 4.266      ;
; 1.422  ; IR_RECEIVE:u1|oDATA[17] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.826      ; 4.318      ;
; 1.427  ; IR_RECEIVE:u1|oDATA[22] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.776      ; 4.273      ;
; 1.429  ; IR_RECEIVE:u1|oDATA[20] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.776      ; 4.275      ;
; 1.478  ; IR_RECEIVE:u1|oDATA[24] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.778      ; 4.326      ;
; 1.545  ; IR_RECEIVE:u1|oDATA[27] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.820      ; 4.435      ;
; 1.552  ; IR_RECEIVE:u1|oDATA[25] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.771      ; 4.393      ;
; 1.623  ; IR_RECEIVE:u1|oDATA[17] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.777      ; 4.470      ;
+--------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+-------+-------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.181 ; IR_RECEIVE:u1|data[22]        ; IR_RECEIVE:u1|data[22]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IR_RECEIVE:u1|data[21]        ; IR_RECEIVE:u1|data[21]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[12]        ; IR_RECEIVE:u1|data[12]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[13]        ; IR_RECEIVE:u1|data[13]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[14]        ; IR_RECEIVE:u1|data[14]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[15]        ; IR_RECEIVE:u1|data[15]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[10]        ; IR_RECEIVE:u1|data[10]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[11]        ; IR_RECEIVE:u1|data[11]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[8]         ; IR_RECEIVE:u1|data[8]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[9]         ; IR_RECEIVE:u1|data[9]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[6]         ; IR_RECEIVE:u1|data[6]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[7]         ; IR_RECEIVE:u1|data[7]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[4]         ; IR_RECEIVE:u1|data[4]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[5]         ; IR_RECEIVE:u1|data[5]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[2]         ; IR_RECEIVE:u1|data[2]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[3]         ; IR_RECEIVE:u1|data[3]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[0]         ; IR_RECEIVE:u1|data[0]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[1]         ; IR_RECEIVE:u1|data[1]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[31]        ; IR_RECEIVE:u1|data[31]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[23]        ; IR_RECEIVE:u1|data[23]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[30]        ; IR_RECEIVE:u1|data[30]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[29]        ; IR_RECEIVE:u1|data[29]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[28]        ; IR_RECEIVE:u1|data[28]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[20]        ; IR_RECEIVE:u1|data[20]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[27]        ; IR_RECEIVE:u1|data[27]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[19]        ; IR_RECEIVE:u1|data[19]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[26]        ; IR_RECEIVE:u1|data[26]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[18]        ; IR_RECEIVE:u1|data[18]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[25]        ; IR_RECEIVE:u1|data[25]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[17]        ; IR_RECEIVE:u1|data[17]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[24]        ; IR_RECEIVE:u1|data[24]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[16]        ; IR_RECEIVE:u1|data[16]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|state.DATAREAD  ; IR_RECEIVE:u1|state.DATAREAD   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|state.IDLE      ; IR_RECEIVE:u1|state.IDLE       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|state.GUIDANCE  ; IR_RECEIVE:u1|state.GUIDANCE   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; IR_RECEIVE:u1|data[3]         ; IR_RECEIVE:u1|data_buf[3]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; IR_RECEIVE:u1|data[10]        ; IR_RECEIVE:u1|data_buf[10]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; IR_RECEIVE:u1|data[7]         ; IR_RECEIVE:u1|data_buf[7]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; IR_RECEIVE:u1|data[2]         ; IR_RECEIVE:u1|data_buf[2]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; IR_RECEIVE:u1|data[12]        ; IR_RECEIVE:u1|data_buf[12]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; IR_RECEIVE:u1|data[15]        ; IR_RECEIVE:u1|data_buf[15]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; IR_RECEIVE:u1|data[11]        ; IR_RECEIVE:u1|data_buf[11]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; IR_RECEIVE:u1|data[9]         ; IR_RECEIVE:u1|data_buf[9]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; IR_RECEIVE:u1|data[4]         ; IR_RECEIVE:u1|data_buf[4]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; IR_RECEIVE:u1|data[5]         ; IR_RECEIVE:u1|data_buf[5]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; IR_RECEIVE:u1|data[8]         ; IR_RECEIVE:u1|data_buf[8]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; IR_RECEIVE:u1|data[6]         ; IR_RECEIVE:u1|data_buf[6]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; IR_RECEIVE:u1|data[30]        ; IR_RECEIVE:u1|data_buf[30]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; IR_RECEIVE:u1|data[26]        ; IR_RECEIVE:u1|data_buf[26]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; IR_RECEIVE:u1|idle_count[17]  ; IR_RECEIVE:u1|idle_count[17]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.196 ; IR_RECEIVE:u1|data[18]        ; IR_RECEIVE:u1|data_buf[18]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.321      ;
; 0.199 ; IR_RECEIVE:u1|state_count[17] ; IR_RECEIVE:u1|state_count[17]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; IR_RECEIVE:u1|data[27]        ; IR_RECEIVE:u1|data_buf[27]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.204 ; IR_RECEIVE:u1|data_count[17]  ; IR_RECEIVE:u1|data_count[17]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.329      ;
; 0.251 ; IR_RECEIVE:u1|data[13]        ; IR_RECEIVE:u1|data_buf[13]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.376      ;
; 0.252 ; IR_RECEIVE:u1|data[19]        ; IR_RECEIVE:u1|data_buf[19]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.377      ;
; 0.253 ; IR_RECEIVE:u1|data[29]        ; IR_RECEIVE:u1|data_buf[29]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.378      ;
; 0.253 ; IR_RECEIVE:u1|data[28]        ; IR_RECEIVE:u1|data_buf[28]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.378      ;
; 0.254 ; IR_RECEIVE:u1|data[17]        ; IR_RECEIVE:u1|data_buf[17]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.379      ;
; 0.260 ; IR_RECEIVE:u1|state.DATAREAD  ; IR_RECEIVE:u1|data_count_flag  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.385      ;
; 0.261 ; IR_RECEIVE:u1|data[31]        ; IR_RECEIVE:u1|data_buf[31]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.386      ;
; 0.262 ; IR_RECEIVE:u1|bitcount[5]     ; IR_RECEIVE:u1|bitcount[5]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.388      ;
; 0.264 ; IR_RECEIVE:u1|data[20]        ; IR_RECEIVE:u1|data_buf[20]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.389      ;
; 0.266 ; IR_RECEIVE:u1|data[24]        ; IR_RECEIVE:u1|data_buf[24]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.388      ;
; 0.277 ; IR_RECEIVE:u1|state.GUIDANCE  ; IR_RECEIVE:u1|state_count_flag ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.402      ;
; 0.287 ; IR_RECEIVE:u1|bitcount[5]     ; IR_RECEIVE:u1|data[31]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.412      ;
; 0.292 ; IR_RECEIVE:u1|idle_count[8]   ; IR_RECEIVE:u1|idle_count[8]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; IR_RECEIVE:u1|idle_count[7]   ; IR_RECEIVE:u1|idle_count[7]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; IR_RECEIVE:u1|state_count[11] ; IR_RECEIVE:u1|state_count[11]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; IR_RECEIVE:u1|state_count[10] ; IR_RECEIVE:u1|state_count[10]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; IR_RECEIVE:u1|state_count[8]  ; IR_RECEIVE:u1|state_count[8]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; IR_RECEIVE:u1|state_count[7]  ; IR_RECEIVE:u1|state_count[7]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.417      ;
; 0.293 ; IR_RECEIVE:u1|idle_count[12]  ; IR_RECEIVE:u1|idle_count[12]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; IR_RECEIVE:u1|idle_count[5]   ; IR_RECEIVE:u1|idle_count[5]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; IR_RECEIVE:u1|idle_count[1]   ; IR_RECEIVE:u1|idle_count[1]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; IR_RECEIVE:u1|state_count[15] ; IR_RECEIVE:u1|state_count[15]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; IR_RECEIVE:u1|state_count[14] ; IR_RECEIVE:u1|state_count[14]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; IR_RECEIVE:u1|state_count[12] ; IR_RECEIVE:u1|state_count[12]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; IR_RECEIVE:u1|state_count[6]  ; IR_RECEIVE:u1|state_count[6]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; IR_RECEIVE:u1|state_count[1]  ; IR_RECEIVE:u1|state_count[1]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.418      ;
; 0.294 ; IR_RECEIVE:u1|idle_count[15]  ; IR_RECEIVE:u1|idle_count[15]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; IR_RECEIVE:u1|idle_count[11]  ; IR_RECEIVE:u1|idle_count[11]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; IR_RECEIVE:u1|idle_count[6]   ; IR_RECEIVE:u1|idle_count[6]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; IR_RECEIVE:u1|idle_count[4]   ; IR_RECEIVE:u1|idle_count[4]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; IR_RECEIVE:u1|state_count[13] ; IR_RECEIVE:u1|state_count[13]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; IR_RECEIVE:u1|state_count[5]  ; IR_RECEIVE:u1|state_count[5]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; IR_RECEIVE:u1|state_count[4]  ; IR_RECEIVE:u1|state_count[4]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; IR_RECEIVE:u1|state_count[3]  ; IR_RECEIVE:u1|state_count[3]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; IR_RECEIVE:u1|idle_count[14]  ; IR_RECEIVE:u1|idle_count[14]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; IR_RECEIVE:u1|idle_count[13]  ; IR_RECEIVE:u1|idle_count[13]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; IR_RECEIVE:u1|idle_count[2]   ; IR_RECEIVE:u1|idle_count[2]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.420      ;
; 0.296 ; IR_RECEIVE:u1|idle_count[16]  ; IR_RECEIVE:u1|idle_count[16]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.421      ;
; 0.298 ; IR_RECEIVE:u1|data_count[11]  ; IR_RECEIVE:u1|data_count[11]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.423      ;
; 0.298 ; IR_RECEIVE:u1|data_count[10]  ; IR_RECEIVE:u1|data_count[10]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.423      ;
; 0.299 ; IR_RECEIVE:u1|state_count[9]  ; IR_RECEIVE:u1|state_count[9]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; IR_RECEIVE:u1|idle_count[9]   ; IR_RECEIVE:u1|idle_count[9]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; IR_RECEIVE:u1|data_count[7]   ; IR_RECEIVE:u1|data_count[7]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; IR_RECEIVE:u1|idle_count[10]  ; IR_RECEIVE:u1|idle_count[10]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; IR_RECEIVE:u1|idle_count[3]   ; IR_RECEIVE:u1|idle_count[3]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; IR_RECEIVE:u1|state_count[16] ; IR_RECEIVE:u1|state_count[16]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
+-------+-------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                 ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.183 ; uart_tx:uart_tx_u|bit_index[1] ; uart_tx:uart_tx_u|bit_index[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_tx:uart_tx_u|bit_index[0] ; uart_tx:uart_tx_u|bit_index[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|state.DATA           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_tx:uart_tx_u|state.START  ; uart_tx:uart_tx_u|state.START          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_tx:uart_tx_u|bit_index[2] ; uart_tx:uart_tx_u|bit_index[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_tx:uart_tx_u|state.STOP   ; uart_tx:uart_tx_u|state.STOP           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.198 ; uart_tx:uart_tx_u|state.STOP   ; uart_tx:uart_tx_u|state.IDLE           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.322      ;
; 0.228 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|bit_index[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.352      ;
; 0.234 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|bit_index[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.358      ;
; 0.234 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|bit_index[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.358      ;
; 0.299 ; uart_tx:uart_tx_u|count[15]    ; uart_tx:uart_tx_u|count[15]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.423      ;
; 0.299 ; uart_tx:uart_tx_u|count[31]    ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; uart_tx:uart_tx_u|state.START  ; uart_tx:uart_tx_u|state.DATA           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.423      ;
; 0.300 ; uart_tx:uart_tx_u|count[3]     ; uart_tx:uart_tx_u|count[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; uart_tx:uart_tx_u|count[5]     ; uart_tx:uart_tx_u|count[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; uart_tx:uart_tx_u|count[13]    ; uart_tx:uart_tx_u|count[13]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; uart_tx:uart_tx_u|count[17]    ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; uart_tx:uart_tx_u|count[19]    ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; uart_tx:uart_tx_u|count[21]    ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; uart_tx:uart_tx_u|count[27]    ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; uart_tx:uart_tx_u|count[29]    ; uart_tx:uart_tx_u|count[29]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; uart_tx:uart_tx_u|count[1]     ; uart_tx:uart_tx_u|count[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; uart_tx:uart_tx_u|count[6]     ; uart_tx:uart_tx_u|count[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; uart_tx:uart_tx_u|count[7]     ; uart_tx:uart_tx_u|count[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; uart_tx:uart_tx_u|count[11]    ; uart_tx:uart_tx_u|count[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; uart_tx:uart_tx_u|count[16]    ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; uart_tx:uart_tx_u|count[22]    ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; uart_tx:uart_tx_u|count[23]    ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; uart_tx:uart_tx_u|count[25]    ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; uart_tx:uart_tx_u|count[2]     ; uart_tx:uart_tx_u|count[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; uart_tx:uart_tx_u|count[8]     ; uart_tx:uart_tx_u|count[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; uart_tx:uart_tx_u|count[9]     ; uart_tx:uart_tx_u|count[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; uart_tx:uart_tx_u|count[14]    ; uart_tx:uart_tx_u|count[14]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; uart_tx:uart_tx_u|count[18]    ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; uart_tx:uart_tx_u|count[20]    ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; uart_tx:uart_tx_u|count[24]    ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; uart_tx:uart_tx_u|count[30]    ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; uart_tx:uart_tx_u|count[12]    ; uart_tx:uart_tx_u|count[12]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; uart_tx:uart_tx_u|count[4]     ; uart_tx:uart_tx_u|count[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; uart_tx:uart_tx_u|count[10]    ; uart_tx:uart_tx_u|count[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; uart_tx:uart_tx_u|count[28]    ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; uart_tx:uart_tx_u|count[26]    ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.428      ;
; 0.312 ; uart_tx:uart_tx_u|count[0]     ; uart_tx:uart_tx_u|count[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.436      ;
; 0.317 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|bit_index[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.441      ;
; 0.325 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|bit_index[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.449      ;
; 0.326 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|bit_index[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.450      ;
; 0.330 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|state.STOP           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.454      ;
; 0.341 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|state.START          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.465      ;
; 0.370 ; uart_tx:uart_tx_u|bit_index[1] ; uart_tx:uart_tx_u|state.STOP           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.494      ;
; 0.374 ; uart_tx:uart_tx_u|bit_index[1] ; uart_tx:uart_tx_u|state.DATA           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.498      ;
; 0.415 ; uart_tx:uart_tx_u|bit_index[2] ; uart_tx:uart_tx_u|state.STOP           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.539      ;
; 0.419 ; uart_tx:uart_tx_u|bit_index[2] ; uart_tx:uart_tx_u|state.DATA           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.543      ;
; 0.443 ; uart_tx:uart_tx_u|count[15]    ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.572      ;
; 0.445 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|data_to_send_temp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.255      ; 0.784      ;
; 0.445 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|data_to_send_temp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.255      ; 0.784      ;
; 0.445 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|data_to_send_temp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.255      ; 0.784      ;
; 0.449 ; uart_tx:uart_tx_u|count[5]     ; uart_tx:uart_tx_u|count[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.573      ;
; 0.449 ; uart_tx:uart_tx_u|count[21]    ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; uart_tx:uart_tx_u|count[13]    ; uart_tx:uart_tx_u|count[14]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.573      ;
; 0.449 ; uart_tx:uart_tx_u|count[17]    ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; uart_tx:uart_tx_u|count[19]    ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; uart_tx:uart_tx_u|count[29]    ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; uart_tx:uart_tx_u|count[3]     ; uart_tx:uart_tx_u|count[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.573      ;
; 0.449 ; uart_tx:uart_tx_u|count[27]    ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; uart_tx:uart_tx_u|count[1]     ; uart_tx:uart_tx_u|count[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.574      ;
; 0.450 ; uart_tx:uart_tx_u|count[7]     ; uart_tx:uart_tx_u|count[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.574      ;
; 0.450 ; uart_tx:uart_tx_u|count[23]    ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; uart_tx:uart_tx_u|count[11]    ; uart_tx:uart_tx_u|count[12]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.574      ;
; 0.450 ; uart_tx:uart_tx_u|count[25]    ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.451 ; uart_tx:uart_tx_u|count[9]     ; uart_tx:uart_tx_u|count[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.575      ;
; 0.458 ; uart_tx:uart_tx_u|count[14]    ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.587      ;
; 0.459 ; uart_tx:uart_tx_u|count[16]    ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; uart_tx:uart_tx_u|count[0]     ; uart_tx:uart_tx_u|count[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.583      ;
; 0.459 ; uart_tx:uart_tx_u|count[6]     ; uart_tx:uart_tx_u|count[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.583      ;
; 0.459 ; uart_tx:uart_tx_u|count[22]    ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.460 ; uart_tx:uart_tx_u|count[14]    ; uart_tx:uart_tx_u|count[15]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.584      ;
; 0.460 ; uart_tx:uart_tx_u|count[30]    ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; uart_tx:uart_tx_u|count[2]     ; uart_tx:uart_tx_u|count[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.584      ;
; 0.460 ; uart_tx:uart_tx_u|count[18]    ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; uart_tx:uart_tx_u|count[20]    ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; uart_tx:uart_tx_u|count[24]    ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; uart_tx:uart_tx_u|count[8]     ; uart_tx:uart_tx_u|count[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.584      ;
; 0.461 ; uart_tx:uart_tx_u|count[4]     ; uart_tx:uart_tx_u|count[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.585      ;
; 0.461 ; uart_tx:uart_tx_u|count[12]    ; uart_tx:uart_tx_u|count[13]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.585      ;
; 0.461 ; uart_tx:uart_tx_u|count[26]    ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.586      ;
; 0.461 ; uart_tx:uart_tx_u|count[28]    ; uart_tx:uart_tx_u|count[29]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.586      ;
; 0.461 ; uart_tx:uart_tx_u|count[10]    ; uart_tx:uart_tx_u|count[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.585      ;
; 0.462 ; uart_tx:uart_tx_u|count[16]    ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.587      ;
; 0.462 ; uart_tx:uart_tx_u|count[0]     ; uart_tx:uart_tx_u|count[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.586      ;
; 0.462 ; uart_tx:uart_tx_u|count[6]     ; uart_tx:uart_tx_u|count[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.586      ;
; 0.462 ; uart_tx:uart_tx_u|count[22]    ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.587      ;
; 0.463 ; uart_tx:uart_tx_u|count[20]    ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; uart_tx:uart_tx_u|count[18]    ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; uart_tx:uart_tx_u|count[2]     ; uart_tx:uart_tx_u|count[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.587      ;
; 0.463 ; uart_tx:uart_tx_u|count[24]    ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; uart_tx:uart_tx_u|count[8]     ; uart_tx:uart_tx_u|count[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.587      ;
; 0.464 ; uart_tx:uart_tx_u|count[4]     ; uart_tx:uart_tx_u|count[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.588      ;
; 0.464 ; uart_tx:uart_tx_u|count[12]    ; uart_tx:uart_tx_u|count[14]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.588      ;
; 0.464 ; uart_tx:uart_tx_u|count[28]    ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.589      ;
; 0.464 ; uart_tx:uart_tx_u|count[26]    ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.589      ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+-------------------------------------------------+---------+---------+----------+---------+---------------------+
; Clock                                           ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack                                ; -5.423  ; -4.321  ; N/A      ; N/A     ; 0.292               ;
;  CLOCK_50                                       ; -1.968  ; 0.183   ; N/A      ; N/A     ; 9.240               ;
;  IR_RECEIVE:u1|oDATA[0]                         ; -5.423  ; -4.321  ; N/A      ; N/A     ; 0.292               ;
;  u0|altpll_component|auto_generated|pll1|clk[0] ; 13.123  ; 0.181   ; N/A      ; N/A     ; 9.701               ;
; Design-wide TNS                                 ; -73.984 ; -12.957 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                       ; -5.855  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  IR_RECEIVE:u1|oDATA[0]                         ; -68.129 ; -12.957 ; N/A      ; N/A     ; 0.000               ;
;  u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+---------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_IO[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; EX_IO[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                       ; CLOCK_50                                       ; 1840     ; 0        ; 0        ; 0        ;
; IR_RECEIVE:u1|oDATA[0]                         ; CLOCK_50                                       ; 18       ; 0        ; 0        ; 0        ;
; IR_RECEIVE:u1|oDATA[0]                         ; IR_RECEIVE:u1|oDATA[0]                         ; 1        ; 1        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0]                         ; 83       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 2764     ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                       ; CLOCK_50                                       ; 1840     ; 0        ; 0        ; 0        ;
; IR_RECEIVE:u1|oDATA[0]                         ; CLOCK_50                                       ; 18       ; 0        ; 0        ; 0        ;
; IR_RECEIVE:u1|oDATA[0]                         ; IR_RECEIVE:u1|oDATA[0]                         ; 1        ; 1        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0]                         ; 83       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 2764     ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 170   ; 170  ;
; Unconstrained Output Ports      ; 18    ; 18   ;
; Unconstrained Output Port Paths ; 43    ; 43   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                      ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+
; Target                                         ; Clock                                          ; Type      ; Status      ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+
; CLOCK_50                                       ; CLOCK_50                                       ; Base      ; Constrained ;
; IR_RECEIVE:u1|oDATA[0]                         ; IR_RECEIVE:u1|oDATA[0]                         ; Base      ; Constrained ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; IRDA_RXD   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; EX_IO[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; IRDA_RXD   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; EX_IO[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Oct 26 18:39:25 2023
Info: Command: quartus_sta Robot -c Robot
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Robot.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {u0|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {u0|altpll_component|auto_generated|pll1|clk[0]} {u0|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name IR_RECEIVE:u1|oDATA[0] IR_RECEIVE:u1|oDATA[0]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Equal0~0  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.423             -68.129 IR_RECEIVE:u1|oDATA[0] 
    Info (332119):    -1.968              -5.855 CLOCK_50 
    Info (332119):    13.123               0.000 u0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -4.321
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.321             -12.957 IR_RECEIVE:u1|oDATA[0] 
    Info (332119):     0.402               0.000 u0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.403               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.415
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.415               0.000 IR_RECEIVE:u1|oDATA[0] 
    Info (332119):     9.682               0.000 CLOCK_50 
    Info (332119):     9.707               0.000 u0|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 31 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Equal0~0  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.072
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.072             -64.585 IR_RECEIVE:u1|oDATA[0] 
    Info (332119):    -1.690              -5.015 CLOCK_50 
    Info (332119):    13.632               0.000 u0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -3.828
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.828             -11.479 IR_RECEIVE:u1|oDATA[0] 
    Info (332119):     0.354               0.000 u0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.355               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.445
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.445               0.000 IR_RECEIVE:u1|oDATA[0] 
    Info (332119):     9.689               0.000 CLOCK_50 
    Info (332119):     9.701               0.000 u0|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 31 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Equal0~0  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.668
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.668             -32.043 IR_RECEIVE:u1|oDATA[0] 
    Info (332119):    -0.479              -1.429 CLOCK_50 
    Info (332119):    16.575               0.000 u0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -2.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.384              -7.148 IR_RECEIVE:u1|oDATA[0] 
    Info (332119):     0.181               0.000 u0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.183               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.292
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.292               0.000 IR_RECEIVE:u1|oDATA[0] 
    Info (332119):     9.240               0.000 CLOCK_50 
    Info (332119):     9.780               0.000 u0|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 31 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4843 megabytes
    Info: Processing ended: Thu Oct 26 18:39:28 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


