// SPDX-License-Identifier: (GPL-2.0-or-later OR MIT)
/*
 * Copyright 2024 Ezurio LLC
 */

/dts-v1/;

#include <dt-bindings/usb/pd.h>
#include <dt-bindings/leds/common.h>
#include "imx91.dtsi"

/ {
	aliases {
		eth0 = &eqos;
		eth1 = &fec;
		spi0 = &lpspi3;
		spi1 = &lpspi1;
	};

	chosen {
		stdout-path = &lpuart1;
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			alloc-ranges = <0 0x80000000 0 0x40000000>;
			size = <0 0x10000000>;
			linux,cma-default;
		};

		ele_reserved: ele-reserved@a4120000 {
			compatible = "shared-dma-pool";
			reg = <0 0xa4120000 0 0x100000>;
			no-map;
		};
	};

	reg_usdhc2_vmmc: regulator-usdhc2 {
		compatible = "regulator-fixed";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>;
		regulator-name = "VSD_3V3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&gpio3 7 GPIO_ACTIVE_HIGH>;
		off-on-delay-us = <12000>;
		enable-active-high;
	};

	reg_vref_5v0: regulator-5v0 {
		compatible = "regulator-fixed";
		regulator-name = "VDD_5V0";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
	};

	reg_vdd_3v3: regulator-vdd {
		compatible = "regulator-fixed";
		regulator-name = "VDD_3V3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
	};

	reg_vref_1v8: regulator-adc-vref {
		compatible = "regulator-fixed";
		regulator-name = "vref_1v8";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
	};

	reg_wlan_vmmc: regulator-wlan-vmmc {
		compatible = "regulator-fixed";
		regulator-name = "reg_wlan_vmmc";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&pcal6534 2 GPIO_ACTIVE_HIGH>;
		startup-delay-us = <70000>;
		enable-active-high;
	};

	usdhc3_pwrseq: usdhc3_pwrseq {
		compatible = "mmc-pwrseq-simple";
		reset-gpios = <&gpio1 10 GPIO_ACTIVE_LOW>;
	};

	reg_usb_otg_vbus: regulator-usb-otg-vbus {
		compatible = "regulator-fixed";
		regulator-name = "usb_otg_vbus";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		gpio = <&pcal6534 14 GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};

	reg_usb_2_vbus: regulator-usb-2-vbus {
		compatible = "regulator-fixed";
		regulator-name = "usb_2_vbus";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		gpio = <&pcal6534 13 GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};
};

&adc1 {
	vref-supply = <&reg_vref_1v8>;
	status = "okay";
};

&ele_fw2 {
	memory-region = <&ele_reserved>;
};

&eqos {
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_eqos>;
	pinctrl-1 = <&pinctrl_eqos_sleep>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy1>;
	status = "okay";

	mdio {
		compatible = "snps,dwmac-mdio";
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy1: ethernet-phy@7 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <7>;
			eee-broken-1000t;
			interrupts-extended = <&gpio2 29 IRQ_TYPE_LEVEL_LOW>;
			reset-gpios =<&pcal6534 1 GPIO_ACTIVE_LOW>;
			reset-assert-us = <10000>;
			reset-deassert-us = <80000>;
		};
	};
};

&fec {
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_fec>;
	pinctrl-1 = <&pinctrl_fec_sleep>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy2>;
	fsl,magic-packet;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy2: ethernet-phy@7 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <7>;
			eee-broken-1000t;
			interrupts-extended = <&gpio2 18 IRQ_TYPE_LEVEL_LOW>;
			reset-gpios = <&pcal6534 0 GPIO_ACTIVE_LOW>;
			reset-assert-us = <10000>;
			reset-deassert-us = <80000>;
		};
	};
};

&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_can1>;
	status = "disabled";
};

&flexcan2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_can2>;
	status = "disabled";
};

&lpi2c1 { /* PMIC I2C */
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <400000>;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpi2c1>;
	pinctrl-1 = <&pinctrl_lpi2c1>;
	status = "okay";
};

&lpi2c2 {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <400000>;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpi2c2>;
	pinctrl-1 = <&pinctrl_lpi2c2>;
	status = "okay";

	pmic@25 {
		compatible = "nxp,pca9451a";
		reg = <0x25>;
		interrupt-parent = <&pcal6534>;
		interrupts = <28 IRQ_TYPE_EDGE_FALLING>;

		regulators {
			buck1: BUCK1 {
				regulator-name = "BUCK1";
				regulator-min-microvolt = <650000>;
				regulator-max-microvolt = <2237500>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <3125>;
			};

			buck2: BUCK2 {
				regulator-name = "BUCK2";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <2187500>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <3125>;
			};

			buck4: BUCK4{
				regulator-name = "BUCK4";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck5: BUCK5{
				regulator-name = "BUCK5";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck6: BUCK6 {
				regulator-name = "BUCK6";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo1: LDO1 {
				regulator-name = "LDO1";
				regulator-min-microvolt = <1600000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo4: LDO4 {
				regulator-name = "LDO4";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo5: LDO5 {
				regulator-name = "LDO5";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};
		};
	};

	pcal6534: gpio@22 {
		compatible = "nxp,pcal6534";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_pcal6534>;
		reg = <0x22>;
		vcc-supply = <&reg_vref_1v8>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
		interrupt-parent = <&gpio2>;
		interrupts = <21 IRQ_TYPE_LEVEL_LOW>;
		reset-gpios = <&gpio2 28 GPIO_ACTIVE_LOW>;
		gpio-line-names = "P0_0 ENET2", "P0_1 ENET1", "P0_2 WL_EN",
					"P0_3 WIFI_SDIO_WAKE", "P0_4 BT_EN",
					"P0_5 EMMC_RESET", "P0_6 BT_HOST_WAKE",
					"P0_7 ESPI1_CS1",
					"P1_0 CHARGER_PRESENT", "P1_1 ESPI_ALERT0",
					"P1_2 TEST", "P1_3 ETH1_SPEED",
					"P1_4 SD2_WP", "P1_5 USB2_PWR_EN_OC",
					"P1_6 USB1_PWR_EN_OC", "P1_7 GPIO_4",
					"P2_0 LCD0_BCKL_EN", "P2_1 LCD0_VDD_EN",
					"P2_2 CARRIER_STBY", "P2_3 LCD1_BCKL_EN",
					"P2_4 CHARGING", "P2_5 SLEEP",
					"P2_6 BAT_LOW", "P2_7 SMBUS_IRQ",
					"P3_0 GPIO_8", "P3_1 RESET_OUT",
					"P3_2 GPIO_10", "P3_3 GPIO_11",
					"P3_4 PMIC_IRQ", "P3_5 GPIO_13",
					"P3_6 ETH0_SPEED", "P3_7 CARRIER_PWR_ON",
					"P4_0 I2C_HUB_RESET", "P4_1 GPIO_9";
	};

	i2c_mux_som@71 {
		pinctrl-names = "default";
		compatible = "nxp,pca9546";
		reg = <0x71>;
		vdd-supply = <&reg_vref_1v8>;
		reset-gpios = <&pcal6534 32 GPIO_ACTIVE_LOW>;
		#address-cells = <1>;
		#size-cells = <0>;

		i2c_mux_som_csi0: i2cmuxsom@csi0 {
			/* CSI0 I2C */
			clock-frequency = <100000>;
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <0>;
		};

		i2c_mux_som_lcd: i2cmuxsom@lcd {
			/* LCD I2C */
			clock-frequency = <100000>;
			reg = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
		};

		i2c_mux_som_csi1: i2cmuxsom@csi1 {
			/* CSI1 I2C */
			clock-frequency = <100000>;
			reg = <2>;
			#address-cells = <1>;
			#size-cells = <0>;
		};
	};
};

&lpi2c3 { /* SM_I2C_GP */
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <100000>;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpi2c3>;
	pinctrl-1 = <&pinctrl_lpi2c3>;
	status = "disabled";
};

&lpm {
	soc-supply = <&buck1>;
	status = "okay";
};

&lpspi1 { /* SPI1 */
	fsl,spi-num-chipselects = <2>;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpspi1>;
	pinctrl-1 = <&pinctrl_lpspi1>;
	cs-gpios = <0>, <&pcal6534 7 GPIO_ACTIVE_HIGH>;
	status = "disabled";
};

&lpspi3 { /* SPI0 */
	fsl,spi-num-chipselects = <2>;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpspi3>;
	pinctrl-1 = <&pinctrl_lpspi3>;
	status = "disabled";
};

&lpuart1 { /* console SER1 */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&lpuart2 { /* SER2 */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&lpuart5 {
	/* BT */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	uart-has-rtscts;
	status = "okay";

	bluetooth {
		shutdown-gpios = <&pcal6534 4 GPIO_ACTIVE_HIGH>;
		compatible = "infineon,cyw55572-bt";
		brcm,requires-autobaud-mode;
		max-speed = <921600>;
	};
};

&lpuart6 { /* SER3 */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart6>;
	status = "okay";
};

&lpuart8 { /* SER0 */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart8>;
	uart-has-rtscts;
	status = "okay";
};

&tempsense0 {
	status = "okay";
};

&usbotg1 { /* USB0 */
	vbus-supply = <&reg_usb_otg_vbus>;
	samsung,picophy-pre-emp-curr-control = <3>;
	samsung,picophy-dc-vol-level-adjust = <7>;
	status = "disabled";
};

&usbotg2 { /* USB1 */
	vbus-supply = <&reg_usb_2_vbus>;
	disable-over-current;
	samsung,picophy-pre-emp-curr-control = <3>;
	samsung,picophy-dc-vol-level-adjust = <7>;
	status = "disabled";
};

&usdhc1 { /* eMMC */
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1>;
	pinctrl-2 = <&pinctrl_usdhc1>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

&usdhc2 { /* SDIO */
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	pinctrl-1 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	pinctrl-2 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	cd-gpios = <&gpio3 00 GPIO_ACTIVE_LOW>;
	fsl,cd-gpio-wakeup-disable;
	vmmc-supply = <&reg_usdhc2_vmmc>;
	bus-width = <4>;
	status = "disabled";
};

&usdhc3 { /* WiFi / Bluetooth */
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc3>;
	pinctrl-1 = <&pinctrl_usdhc3>;
	pinctrl-2 = <&pinctrl_usdhc3>;
	mmc-pwrseq = <&usdhc3_pwrseq>;
	pinctrl-assert-gpios = <&pcal6534 2 GPIO_ACTIVE_HIGH>;
	bus-width = <4>;
	keep-power-in-suspend;
	non-removable;
	wakeup-source;
	pm-ignore-notify;
	fsl,sdio-async-interrupt-enabled;
	vmmc-supply = <&reg_wlan_vmmc>;
	vqmmc-1-8-v;
	vqmmc-supply = <&reg_vref_1v8>;
	status = "okay";
	#address-cells = <1>;
	#size-cells = <0>;

	wifi_wake_host {
		compatible = "nxp,wifi-wake-host";
		interrupt-parent = <&pcal6534>;
		interrupts = <3 IRQ_TYPE_EDGE_FALLING>;
		interrupt-names = "host-wake";
	};

	wifi@1 {
		reg = <1>;
		compatible = "brcm,bcm4329-fmac";
		laird,regdomain = "US";
	};
};

&wdog3 {
	status = "okay";
};

&iomuxc {
	pinctrl_eqos: eqosgrp {
		fsl,pins = <
			MX91_PAD_CCM_CLKO1__GPIO3_IO26                          0x31e /* CSI0_EN */
			MX91_PAD_ENET1_MDC__ENET1_MDC				0x57e
			MX91_PAD_ENET1_MDIO__ENET_QOS_MDIO			0x57e
			MX91_PAD_ENET1_RD0__ENET_QOS_RGMII_RD0			0x37e
			MX91_PAD_ENET1_RD1__ENET_QOS_RGMII_RD1			0x37e
			MX91_PAD_ENET1_RD2__ENET_QOS_RGMII_RD2			0x37e
			MX91_PAD_ENET1_RD3__ENET_QOS_RGMII_RD3			0x37e
			MX91_PAD_ENET1_RXC__ENET_QOS_RGMII_RXC			0x3fe
			MX91_PAD_ENET1_RX_CTL__ENET_QOS_RGMII_RX_CTL		0x57e
			MX91_PAD_ENET1_TD0__ENET_QOS_RGMII_TD0			0x57e
			MX91_PAD_ENET1_TD1__ENET1_RGMII_TD1			0x57e
			MX91_PAD_ENET1_TD2__ENET_QOS_RGMII_TD2			0x57e
			MX91_PAD_ENET1_TD3__ENET_QOS_RGMII_TD3			0x57e
			MX91_PAD_ENET1_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK	0x5fe
			MX91_PAD_ENET1_TX_CTL__ENET_QOS_RGMII_TX_CTL		0x57e
			MX91_PAD_GPIO_IO29__GPIO2_IO29				0x31e
		>;
	};

	pinctrl_eqos_sleep: eqosgrpsleep {
		fsl,pins = <
			MX91_PAD_ENET1_MDC__GPIO4_IO0				0x31e
			MX91_PAD_ENET1_MDIO__GPIO4_IO1				0x31e
			MX91_PAD_ENET1_RD0__GPIO4_IO10				0x31e
			MX91_PAD_ENET1_RD1__GPIO4_IO11				0x31e
			MX91_PAD_ENET1_RD2__GPIO4_IO12				0x31e
			MX91_PAD_ENET1_RD3__GPIO4_IO13				0x31e
			MX91_PAD_ENET1_RXC__GPIO4_IO9				0x31e
			MX91_PAD_ENET1_RX_CTL__GPIO4_IO8			0x31e
			MX91_PAD_ENET1_TD0__GPIO4_IO5				0x31e
			MX91_PAD_ENET1_TD1__GPIO4_IO4				0x31e
			MX91_PAD_ENET1_TD2__GPIO4_IO3				0x31e
			MX91_PAD_ENET1_TD3__GPIO4_IO3				0x31e
			MX91_PAD_ENET1_TXC__GPIO4_IO7				0x31e
			MX91_PAD_ENET1_TX_CTL__GPIO4_IO6			0x31e
		>;
	};

	pinctrl_fec: fecgrp {
		fsl,pins = <
			MX91_PAD_ENET2_MDC__ENET2_MDC				0x57e
			MX91_PAD_ENET2_MDIO__ENET2_MDIO				0x57e
			MX91_PAD_ENET2_RD0__ENET2_RGMII_RD0			0x37e
			MX91_PAD_ENET2_RD1__ENET2_RGMII_RD1			0x37e
			MX91_PAD_ENET2_RD2__ENET2_RGMII_RD2			0x37e
			MX91_PAD_ENET2_RD3__ENET2_RGMII_RD3			0x37e
			MX91_PAD_ENET2_RXC__ENET2_RGMII_RXC			0x37e
			MX91_PAD_ENET2_RX_CTL__ENET2_RGMII_RX_CTL		0x57e
			MX91_PAD_ENET2_TD0__ENET2_RGMII_TD0			0x57e
			MX91_PAD_ENET2_TD1__ENET2_RGMII_TD1			0x57e
			MX91_PAD_ENET2_TD2__ENET2_RGMII_TD2			0x57e
			MX91_PAD_ENET2_TD3__ENET2_RGMII_TD3			0x57e
			MX91_PAD_ENET2_TXC__ENET2_RGMII_TXC			0x57e
			MX91_PAD_ENET2_TX_CTL__ENET2_RGMII_TX_CTL		0x57e
			MX91_PAD_GPIO_IO18__GPIO2_IO18				0x31e
		>;
	};

	pinctrl_fec_sleep: fecsleepgrp {
		fsl,pins = <
			MX91_PAD_ENET2_MDC__GPIO4_IO14				0x51e
			MX91_PAD_ENET2_MDIO__GPIO4_IO15				0x51e
			MX91_PAD_ENET2_RD0__GPIO4_IO24				0x51e
			MX91_PAD_ENET2_RD1__GPIO4_IO25				0x51e
			MX91_PAD_ENET2_RD2__GPIO4_IO26				0x51e
			MX91_PAD_ENET2_RD3__GPIO4_IO27				0x51e
			MX91_PAD_ENET2_RXC__GPIO4_IO23				0x51e
			MX91_PAD_ENET2_RX_CTL__GPIO4_IO22			0x51e
			MX91_PAD_ENET2_TD0__GPIO4_IO19				0x51e
			MX91_PAD_ENET2_TD1__GPIO4_IO18				0x51e
			MX91_PAD_ENET2_TD2__GPIO4_IO17				0x51e
			MX91_PAD_ENET2_TD3__GPIO4_IO16				0x51e
			MX91_PAD_ENET2_TXC__GPIO4_IO21				0x51e
			MX91_PAD_ENET2_TX_CTL__GPIO4_IO20			0x51e
		>;
	};
	pinctrl_lpi2c1: lpi2c1grp {
		fsl,pins = <
			MX91_PAD_I2C1_SCL__LPI2C1_SCL				0x40000b9e
			MX91_PAD_I2C1_SDA__LPI2C1_SDA				0x40000b9e
		>;
	};

	pinctrl_lpi2c2: lpi2c2grp {
		fsl,pins = <
			MX91_PAD_I2C2_SCL__LPI2C2_SCL				0x40000b9e
			MX91_PAD_I2C2_SDA__LPI2C2_SDA				0x40000b9e
		>;
	};

	pinctrl_lpi2c3: lpi2c3grp {
		fsl,pins = <
			MX91_PAD_GPIO_IO00__LPI2C3_SDA				0x40000b9e
			MX91_PAD_GPIO_IO01__LPI2C3_SCL				0x40000b9e
			MX91_PAD_GPIO_IO02__GPIO2_IO2				0x31e
		>;
	};

	pinctrl_can1: can1grp {
		fsl,pins = <
			MX91_PAD_PDM_CLK__CAN1_TX				0x139e
			MX91_PAD_PDM_BIT_STREAM0__CAN1_RX			0x139e
		>;
	};

	pinctrl_can2: can2grp {
		fsl,pins = <
			MX91_PAD_GPIO_IO25__CAN2_TX				0x139e
			MX91_PAD_GPIO_IO27__CAN2_RX				0x139e
		>;
	};

	pinctrl_pcal6534: pcal6534grp {
		fsl,pins = <
			MX91_PAD_GPIO_IO28__GPIO2_IO28				0x31e
			MX91_PAD_GPIO_IO21__GPIO2_IO21				0x31e
		>;
	};

	pinctrl_lpspi1: lpspi1grp {
		fsl,pins = <
			MX91_PAD_SAI1_TXFS__LPSPI1_PCS0				0x3fe
			MX91_PAD_SAI1_TXC__LPSPI1_SIN				0x3fe
			MX91_PAD_SAI1_TXD0__LPSPI1_SCK				0x3fe
			MX91_PAD_SAI1_RXD0__LPSPI1_SOUT				0x3fe
		>;
	};

	pinctrl_lpspi3: lpspi3grp {
		fsl,pins = <
			MX91_PAD_GPIO_IO07__LPSPI3_PCS1				0x3fe
			MX91_PAD_GPIO_IO08__LPSPI3_PCS0				0x3fe
			MX91_PAD_GPIO_IO09__LPSPI3_SIN				0x3fe
			MX91_PAD_GPIO_IO10__LPSPI3_SOUT				0x3fe
			MX91_PAD_GPIO_IO11__LPSPI3_SCK				0x3fe
		>;
	};

	pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX91_PAD_UART1_RXD__LPUART1_RX				0x31e
			MX91_PAD_UART1_TXD__LPUART1_TX				0x31e
		>;
	};

	pinctrl_uart2: uart2grp {
		fsl,pins = <
			MX91_PAD_UART2_RXD__LPUART2_RX				0x31e
			MX91_PAD_UART2_TXD__LPUART2_TX				0x31e
		>;
	};

	pinctrl_uart5: uart5grp {
		fsl,pins = <
			MX91_PAD_DAP_TDO_TRACESWO__LPUART5_TX			0x31e
			MX91_PAD_DAP_TDI__LPUART5_RX				0x31e
			MX91_PAD_DAP_TMS_SWDIO__LPUART5_RTS_B			0x31e
			MX91_PAD_DAP_TCLK_SWCLK__LPUART5_CTS_B			0x31e
		>;
	};

	pinctrl_uart6: uart6grp {
		fsl,pins = <
			MX91_PAD_GPIO_IO05__LPUART6_RX				0x31e
			MX91_PAD_GPIO_IO04__LPUART6_TX				0x31e
		>;
	};

	pinctrl_uart8: uart8grp {
		fsl,pins = <
			MX91_PAD_GPIO_IO13__LPUART8_RX				0x31e
			MX91_PAD_GPIO_IO12__LPUART8_TX				0x31e
			MX91_PAD_GPIO_IO14__LPUART8_CTS_B			0x31e
			MX91_PAD_GPIO_IO15__LPUART8_RTS_B			0x31e
		>;
	};

	pinctrl_usdhc1: usdhc1grp {
		fsl,pins = <
			MX91_PAD_SD1_CLK__USDHC1_CLK				0x15fe
			MX91_PAD_SD1_CMD__USDHC1_CMD				0x13fe
			MX91_PAD_SD1_DATA0__USDHC1_DATA0			0x13fe
			MX91_PAD_SD1_DATA1__USDHC1_DATA1			0x13fe
			MX91_PAD_SD1_DATA2__USDHC1_DATA2			0x13fe
			MX91_PAD_SD1_DATA3__USDHC1_DATA3			0x13fe
			MX91_PAD_SD1_DATA4__USDHC1_DATA4			0x13fe
			MX91_PAD_SD1_DATA5__USDHC1_DATA5			0x13fe
			MX91_PAD_SD1_DATA6__USDHC1_DATA6			0x13fe
			MX91_PAD_SD1_DATA7__USDHC1_DATA7			0x13fe
			MX91_PAD_SD1_STROBE__USDHC1_STROBE			0x15fe
		>;
	};

	pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp {
		fsl,pins = <
			MX91_PAD_SD2_RESET_B__GPIO3_IO7				0x31e
		>;
	};

	pinctrl_usdhc2_gpio: usdhc2gpiogrp {
		fsl,pins = <
			MX91_PAD_SD2_CD_B__GPIO3_IO0				0x31e
		>;
	};

	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
			MX91_PAD_SD2_CLK__USDHC2_CLK				0x15fe
			MX91_PAD_SD2_CMD__USDHC2_CMD				0x13fe
			MX91_PAD_SD2_DATA0__USDHC2_DATA0			0x13fe
			MX91_PAD_SD2_DATA1__USDHC2_DATA1			0x13fe
			MX91_PAD_SD2_DATA2__USDHC2_DATA2			0x13fe
			MX91_PAD_SD2_DATA3__USDHC2_DATA3			0x13fe
			MX91_PAD_SD2_VSELECT__USDHC2_VSELECT			0x51e
		>;
	};

	pinctrl_usdhc3: usdhc3grp {
		fsl,pins = <
			MX91_PAD_SD3_CLK__USDHC3_CLK				0x15fe
			MX91_PAD_SD3_CMD__USDHC3_CMD				0x13fe
			MX91_PAD_SD3_DATA0__USDHC3_DATA0			0x13fe
			MX91_PAD_SD3_DATA1__USDHC3_DATA1			0x13fe
			MX91_PAD_SD3_DATA2__USDHC3_DATA2			0x13fe
			MX91_PAD_SD3_DATA3__USDHC3_DATA3			0x13fe
			MX91_PAD_PDM_BIT_STREAM1__GPIO1_IO10			0x31e
		>;
	};

	pinctrl_sai3: sai3grp {
		fsl,pins = <
			MX91_PAD_GPIO_IO16__SAI3_TX_BCLK			0x31e
			MX91_PAD_GPIO_IO17__SAI3_MCLK				0x31e
			MX91_PAD_GPIO_IO19__SAI3_TX_DATA0			0x31e
			MX91_PAD_GPIO_IO20__SAI3_RX_DATA0			0x31e
			MX91_PAD_GPIO_IO26__SAI3_TX_SYNC			0x31e
		>;
	};
};
