library IEEE;
use IEEE.std_logic_1164.all;

-- 32 bit register

entity reg32 is 
port(
	-- input
	from_the_bus : in std_logic_vector (31 downto 0);
	clear, clock, enable : in std_logic;
	
	-- output
	to_the_bus : out std_logic_vector (31 downto 0)
);
end entity reg32;

architecture behavioral of reg32 is
begin
	reg32_process : process (clock, from_the_bus, enable, clear) is 
	begin
		if (clear = '1') then
			to_the_bus <= x"00000000";
		elsif ( clock = '1') then
			if (enable = '1') then
				-- store bus data into register
				to_the_bus <= from_the_bus;
			end if;
		end if;
	end process reg32_process;
end architecture behavioral;
