# âš¡ RTL2GDS_Alchemy

<div align="center">

![RTL2GDS](https://img.shields.io/badge/RTL%20to%20GDSII-Physical%20Design-purple?style=for-the-badge&logo=chip)
![VSD-IAT](https://img.shields.io/badge/VSD--IAT-SoC%20Tapeout-blue?style=for-the-badge)
![OpenSource](https://img.shields.io/badge/Open%20Source-EDA%20Tools-green?style=for-the-badge&logo=opensourceinitiative)

</div>

`RTL2GDS_Alchemy` is a collection of modules and experiments that document my journey through the **VSD-IAT SoC Tapeout Program**, demonstrating hands-on proficiency in the **RTL-to-GDSII physical design flow** using open-source tools.

This repository is a practical showcase of how a digital design moves from **RTL (Register Transfer Level)** all the way to a **GDSII layout**, ready for fabrication.

<div align="center">

```
ğŸ“ RTL Design â†’ ğŸ”„ Synthesis â†’ ğŸ“ Floorplan â†’ ğŸ“ Placement â†’ ğŸŒ³ CTS â†’ ğŸ›¤ï¸ Routing â†’ ğŸ¯ GDSII
```

</div>

---

## ğŸš€ **Key Highlights**

<details>
<summary><b>Complete ASIC Design Flow Coverage</b></summary>

This repository demonstrates proficiency across all stages of digital ASIC design, from initial RTL specification to final GDSII generation.

</details>

<div align="center">

| Stage | Description | Status |
|-------|-------------|--------|
| ğŸ¯ **ASIC Physical Design Flow** | Complete flow using **OpenLane** | âœ… Complete |
| ğŸ”„ **RTL Design & Synthesis** | Logic design, synthesis, floorplanning, placement | âœ… Complete |
| ğŸŒ³ **Clock Tree Synthesis** | Clock distribution and timing optimization | âœ… Complete |
| ğŸ›¤ï¸ **Place & Route** | Physical implementation and routing | âœ… Complete |
| ğŸ” **Physical Verification** | DRC/LVS checks and validation | âœ… Complete |
| ğŸ¯ **GDSII Generation** | Tapeout-ready layouts for standard designs | âœ… Complete |
| ğŸ† **VSD-IAT Methodology** | Industry-aligned SoC Tapeout approach | âœ… Complete |

</div>

---

## ğŸ› ï¸ **Tools & Frameworks**

<details>
<summary><b>Open-Source EDA Ecosystem</b></summary>

This repository leverages a comprehensive suite of open-source Electronic Design Automation tools, providing a complete alternative to commercial EDA solutions.

</details>

This repo makes extensive use of **open-source EDA tools** such as:

<div align="center">

### **Synthesis & Design Tools**
| Tool | Purpose | Category |
|------|---------|----------|
| ğŸ§  **Yosys** | Logic synthesis | Synthesis |
| ğŸŒŠ **OpenLane** | End-to-end RTL-to-GDS flow automation | Flow Management |
| ğŸ›£ï¸ **OpenROAD** | PnR (Placement & Routing) | Physical Design |

### **Verification & Layout Tools**
| Tool | Purpose | Category |
|------|---------|----------|
| ğŸ¨ **Magic VLSI** | Layout & DRC | Physical Verification |
| ğŸ”— **Netgen** | LVS verification | Verification |
| ğŸ“Š **KLayout** | GDS visualization | Layout Analysis |

</div>

---

<div align="center">

## ğŸ¯ **Design Flow Overview**

```mermaid
graph TD
    A[ğŸ“ RTL Design] --> B[ğŸ”„ Synthesis with Yosys]
    B --> C[ğŸ“ Floorplanning]
    C --> D[ğŸ“ Placement]
    D --> E[ğŸŒ³ Clock Tree Synthesis]
    E --> F[ğŸ›¤ï¸ Routing]
    F --> G[ğŸ” DRC/LVS Verification]
    G --> H[ğŸ¯ GDSII Generation]
    
    style A fill:#e3f2fd
    style H fill:#c8e6c9
    style G fill:#fff3e0
```

</div>

---

<div align="center">

## ğŸ† **Program Achievements**

![Completion](https://img.shields.io/badge/Program-VSD--IAT%20SoC%20Tapeout-success?style=flat-square)
![Skills](https://img.shields.io/badge/Skills-Physical%20Design-blue?style=flat-square)
![Tools](https://img.shields.io/badge/Tools-Open%20Source%20EDA-green?style=flat-square)

### **Industry-Ready ASIC Design Skills**

</div>

> ğŸ’¡ **Professional Impact:** This repository demonstrates practical experience with the complete ASIC design flow, showcasing skills directly applicable to semicond
