/*
 * Generated by Bluespec Compiler, version 2023.07 (build 0eb551d)
 * 
 * On Sun Apr 14 16:49:59 CEST 2024
 * 
 */

/* Generation options: */
#ifndef __mkCache32_h__
#define __mkCache32_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkCache32 module */
class MOD_mkCache32 : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cacheData_memory;
  MOD_Reg<tUInt8> INST_cacheData_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cacheData_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cacheData_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cacheData_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cacheData_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cacheData_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cacheData_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cacheData_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cacheData_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cacheData_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cacheData_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cacheData_serverAdapter_writeWithResp;
  MOD_Reg<tUInt8> INST_cacheStates_0;
  MOD_Reg<tUInt8> INST_cacheStates_1;
  MOD_Reg<tUInt8> INST_cacheStates_10;
  MOD_Reg<tUInt8> INST_cacheStates_100;
  MOD_Reg<tUInt8> INST_cacheStates_101;
  MOD_Reg<tUInt8> INST_cacheStates_102;
  MOD_Reg<tUInt8> INST_cacheStates_103;
  MOD_Reg<tUInt8> INST_cacheStates_104;
  MOD_Reg<tUInt8> INST_cacheStates_105;
  MOD_Reg<tUInt8> INST_cacheStates_106;
  MOD_Reg<tUInt8> INST_cacheStates_107;
  MOD_Reg<tUInt8> INST_cacheStates_108;
  MOD_Reg<tUInt8> INST_cacheStates_109;
  MOD_Reg<tUInt8> INST_cacheStates_11;
  MOD_Reg<tUInt8> INST_cacheStates_110;
  MOD_Reg<tUInt8> INST_cacheStates_111;
  MOD_Reg<tUInt8> INST_cacheStates_112;
  MOD_Reg<tUInt8> INST_cacheStates_113;
  MOD_Reg<tUInt8> INST_cacheStates_114;
  MOD_Reg<tUInt8> INST_cacheStates_115;
  MOD_Reg<tUInt8> INST_cacheStates_116;
  MOD_Reg<tUInt8> INST_cacheStates_117;
  MOD_Reg<tUInt8> INST_cacheStates_118;
  MOD_Reg<tUInt8> INST_cacheStates_119;
  MOD_Reg<tUInt8> INST_cacheStates_12;
  MOD_Reg<tUInt8> INST_cacheStates_120;
  MOD_Reg<tUInt8> INST_cacheStates_121;
  MOD_Reg<tUInt8> INST_cacheStates_122;
  MOD_Reg<tUInt8> INST_cacheStates_123;
  MOD_Reg<tUInt8> INST_cacheStates_124;
  MOD_Reg<tUInt8> INST_cacheStates_125;
  MOD_Reg<tUInt8> INST_cacheStates_126;
  MOD_Reg<tUInt8> INST_cacheStates_127;
  MOD_Reg<tUInt8> INST_cacheStates_13;
  MOD_Reg<tUInt8> INST_cacheStates_14;
  MOD_Reg<tUInt8> INST_cacheStates_15;
  MOD_Reg<tUInt8> INST_cacheStates_16;
  MOD_Reg<tUInt8> INST_cacheStates_17;
  MOD_Reg<tUInt8> INST_cacheStates_18;
  MOD_Reg<tUInt8> INST_cacheStates_19;
  MOD_Reg<tUInt8> INST_cacheStates_2;
  MOD_Reg<tUInt8> INST_cacheStates_20;
  MOD_Reg<tUInt8> INST_cacheStates_21;
  MOD_Reg<tUInt8> INST_cacheStates_22;
  MOD_Reg<tUInt8> INST_cacheStates_23;
  MOD_Reg<tUInt8> INST_cacheStates_24;
  MOD_Reg<tUInt8> INST_cacheStates_25;
  MOD_Reg<tUInt8> INST_cacheStates_26;
  MOD_Reg<tUInt8> INST_cacheStates_27;
  MOD_Reg<tUInt8> INST_cacheStates_28;
  MOD_Reg<tUInt8> INST_cacheStates_29;
  MOD_Reg<tUInt8> INST_cacheStates_3;
  MOD_Reg<tUInt8> INST_cacheStates_30;
  MOD_Reg<tUInt8> INST_cacheStates_31;
  MOD_Reg<tUInt8> INST_cacheStates_32;
  MOD_Reg<tUInt8> INST_cacheStates_33;
  MOD_Reg<tUInt8> INST_cacheStates_34;
  MOD_Reg<tUInt8> INST_cacheStates_35;
  MOD_Reg<tUInt8> INST_cacheStates_36;
  MOD_Reg<tUInt8> INST_cacheStates_37;
  MOD_Reg<tUInt8> INST_cacheStates_38;
  MOD_Reg<tUInt8> INST_cacheStates_39;
  MOD_Reg<tUInt8> INST_cacheStates_4;
  MOD_Reg<tUInt8> INST_cacheStates_40;
  MOD_Reg<tUInt8> INST_cacheStates_41;
  MOD_Reg<tUInt8> INST_cacheStates_42;
  MOD_Reg<tUInt8> INST_cacheStates_43;
  MOD_Reg<tUInt8> INST_cacheStates_44;
  MOD_Reg<tUInt8> INST_cacheStates_45;
  MOD_Reg<tUInt8> INST_cacheStates_46;
  MOD_Reg<tUInt8> INST_cacheStates_47;
  MOD_Reg<tUInt8> INST_cacheStates_48;
  MOD_Reg<tUInt8> INST_cacheStates_49;
  MOD_Reg<tUInt8> INST_cacheStates_5;
  MOD_Reg<tUInt8> INST_cacheStates_50;
  MOD_Reg<tUInt8> INST_cacheStates_51;
  MOD_Reg<tUInt8> INST_cacheStates_52;
  MOD_Reg<tUInt8> INST_cacheStates_53;
  MOD_Reg<tUInt8> INST_cacheStates_54;
  MOD_Reg<tUInt8> INST_cacheStates_55;
  MOD_Reg<tUInt8> INST_cacheStates_56;
  MOD_Reg<tUInt8> INST_cacheStates_57;
  MOD_Reg<tUInt8> INST_cacheStates_58;
  MOD_Reg<tUInt8> INST_cacheStates_59;
  MOD_Reg<tUInt8> INST_cacheStates_6;
  MOD_Reg<tUInt8> INST_cacheStates_60;
  MOD_Reg<tUInt8> INST_cacheStates_61;
  MOD_Reg<tUInt8> INST_cacheStates_62;
  MOD_Reg<tUInt8> INST_cacheStates_63;
  MOD_Reg<tUInt8> INST_cacheStates_64;
  MOD_Reg<tUInt8> INST_cacheStates_65;
  MOD_Reg<tUInt8> INST_cacheStates_66;
  MOD_Reg<tUInt8> INST_cacheStates_67;
  MOD_Reg<tUInt8> INST_cacheStates_68;
  MOD_Reg<tUInt8> INST_cacheStates_69;
  MOD_Reg<tUInt8> INST_cacheStates_7;
  MOD_Reg<tUInt8> INST_cacheStates_70;
  MOD_Reg<tUInt8> INST_cacheStates_71;
  MOD_Reg<tUInt8> INST_cacheStates_72;
  MOD_Reg<tUInt8> INST_cacheStates_73;
  MOD_Reg<tUInt8> INST_cacheStates_74;
  MOD_Reg<tUInt8> INST_cacheStates_75;
  MOD_Reg<tUInt8> INST_cacheStates_76;
  MOD_Reg<tUInt8> INST_cacheStates_77;
  MOD_Reg<tUInt8> INST_cacheStates_78;
  MOD_Reg<tUInt8> INST_cacheStates_79;
  MOD_Reg<tUInt8> INST_cacheStates_8;
  MOD_Reg<tUInt8> INST_cacheStates_80;
  MOD_Reg<tUInt8> INST_cacheStates_81;
  MOD_Reg<tUInt8> INST_cacheStates_82;
  MOD_Reg<tUInt8> INST_cacheStates_83;
  MOD_Reg<tUInt8> INST_cacheStates_84;
  MOD_Reg<tUInt8> INST_cacheStates_85;
  MOD_Reg<tUInt8> INST_cacheStates_86;
  MOD_Reg<tUInt8> INST_cacheStates_87;
  MOD_Reg<tUInt8> INST_cacheStates_88;
  MOD_Reg<tUInt8> INST_cacheStates_89;
  MOD_Reg<tUInt8> INST_cacheStates_9;
  MOD_Reg<tUInt8> INST_cacheStates_90;
  MOD_Reg<tUInt8> INST_cacheStates_91;
  MOD_Reg<tUInt8> INST_cacheStates_92;
  MOD_Reg<tUInt8> INST_cacheStates_93;
  MOD_Reg<tUInt8> INST_cacheStates_94;
  MOD_Reg<tUInt8> INST_cacheStates_95;
  MOD_Reg<tUInt8> INST_cacheStates_96;
  MOD_Reg<tUInt8> INST_cacheStates_97;
  MOD_Reg<tUInt8> INST_cacheStates_98;
  MOD_Reg<tUInt8> INST_cacheStates_99;
  MOD_Reg<tUInt32> INST_cacheTags_0;
  MOD_Reg<tUInt32> INST_cacheTags_1;
  MOD_Reg<tUInt32> INST_cacheTags_10;
  MOD_Reg<tUInt32> INST_cacheTags_100;
  MOD_Reg<tUInt32> INST_cacheTags_101;
  MOD_Reg<tUInt32> INST_cacheTags_102;
  MOD_Reg<tUInt32> INST_cacheTags_103;
  MOD_Reg<tUInt32> INST_cacheTags_104;
  MOD_Reg<tUInt32> INST_cacheTags_105;
  MOD_Reg<tUInt32> INST_cacheTags_106;
  MOD_Reg<tUInt32> INST_cacheTags_107;
  MOD_Reg<tUInt32> INST_cacheTags_108;
  MOD_Reg<tUInt32> INST_cacheTags_109;
  MOD_Reg<tUInt32> INST_cacheTags_11;
  MOD_Reg<tUInt32> INST_cacheTags_110;
  MOD_Reg<tUInt32> INST_cacheTags_111;
  MOD_Reg<tUInt32> INST_cacheTags_112;
  MOD_Reg<tUInt32> INST_cacheTags_113;
  MOD_Reg<tUInt32> INST_cacheTags_114;
  MOD_Reg<tUInt32> INST_cacheTags_115;
  MOD_Reg<tUInt32> INST_cacheTags_116;
  MOD_Reg<tUInt32> INST_cacheTags_117;
  MOD_Reg<tUInt32> INST_cacheTags_118;
  MOD_Reg<tUInt32> INST_cacheTags_119;
  MOD_Reg<tUInt32> INST_cacheTags_12;
  MOD_Reg<tUInt32> INST_cacheTags_120;
  MOD_Reg<tUInt32> INST_cacheTags_121;
  MOD_Reg<tUInt32> INST_cacheTags_122;
  MOD_Reg<tUInt32> INST_cacheTags_123;
  MOD_Reg<tUInt32> INST_cacheTags_124;
  MOD_Reg<tUInt32> INST_cacheTags_125;
  MOD_Reg<tUInt32> INST_cacheTags_126;
  MOD_Reg<tUInt32> INST_cacheTags_127;
  MOD_Reg<tUInt32> INST_cacheTags_13;
  MOD_Reg<tUInt32> INST_cacheTags_14;
  MOD_Reg<tUInt32> INST_cacheTags_15;
  MOD_Reg<tUInt32> INST_cacheTags_16;
  MOD_Reg<tUInt32> INST_cacheTags_17;
  MOD_Reg<tUInt32> INST_cacheTags_18;
  MOD_Reg<tUInt32> INST_cacheTags_19;
  MOD_Reg<tUInt32> INST_cacheTags_2;
  MOD_Reg<tUInt32> INST_cacheTags_20;
  MOD_Reg<tUInt32> INST_cacheTags_21;
  MOD_Reg<tUInt32> INST_cacheTags_22;
  MOD_Reg<tUInt32> INST_cacheTags_23;
  MOD_Reg<tUInt32> INST_cacheTags_24;
  MOD_Reg<tUInt32> INST_cacheTags_25;
  MOD_Reg<tUInt32> INST_cacheTags_26;
  MOD_Reg<tUInt32> INST_cacheTags_27;
  MOD_Reg<tUInt32> INST_cacheTags_28;
  MOD_Reg<tUInt32> INST_cacheTags_29;
  MOD_Reg<tUInt32> INST_cacheTags_3;
  MOD_Reg<tUInt32> INST_cacheTags_30;
  MOD_Reg<tUInt32> INST_cacheTags_31;
  MOD_Reg<tUInt32> INST_cacheTags_32;
  MOD_Reg<tUInt32> INST_cacheTags_33;
  MOD_Reg<tUInt32> INST_cacheTags_34;
  MOD_Reg<tUInt32> INST_cacheTags_35;
  MOD_Reg<tUInt32> INST_cacheTags_36;
  MOD_Reg<tUInt32> INST_cacheTags_37;
  MOD_Reg<tUInt32> INST_cacheTags_38;
  MOD_Reg<tUInt32> INST_cacheTags_39;
  MOD_Reg<tUInt32> INST_cacheTags_4;
  MOD_Reg<tUInt32> INST_cacheTags_40;
  MOD_Reg<tUInt32> INST_cacheTags_41;
  MOD_Reg<tUInt32> INST_cacheTags_42;
  MOD_Reg<tUInt32> INST_cacheTags_43;
  MOD_Reg<tUInt32> INST_cacheTags_44;
  MOD_Reg<tUInt32> INST_cacheTags_45;
  MOD_Reg<tUInt32> INST_cacheTags_46;
  MOD_Reg<tUInt32> INST_cacheTags_47;
  MOD_Reg<tUInt32> INST_cacheTags_48;
  MOD_Reg<tUInt32> INST_cacheTags_49;
  MOD_Reg<tUInt32> INST_cacheTags_5;
  MOD_Reg<tUInt32> INST_cacheTags_50;
  MOD_Reg<tUInt32> INST_cacheTags_51;
  MOD_Reg<tUInt32> INST_cacheTags_52;
  MOD_Reg<tUInt32> INST_cacheTags_53;
  MOD_Reg<tUInt32> INST_cacheTags_54;
  MOD_Reg<tUInt32> INST_cacheTags_55;
  MOD_Reg<tUInt32> INST_cacheTags_56;
  MOD_Reg<tUInt32> INST_cacheTags_57;
  MOD_Reg<tUInt32> INST_cacheTags_58;
  MOD_Reg<tUInt32> INST_cacheTags_59;
  MOD_Reg<tUInt32> INST_cacheTags_6;
  MOD_Reg<tUInt32> INST_cacheTags_60;
  MOD_Reg<tUInt32> INST_cacheTags_61;
  MOD_Reg<tUInt32> INST_cacheTags_62;
  MOD_Reg<tUInt32> INST_cacheTags_63;
  MOD_Reg<tUInt32> INST_cacheTags_64;
  MOD_Reg<tUInt32> INST_cacheTags_65;
  MOD_Reg<tUInt32> INST_cacheTags_66;
  MOD_Reg<tUInt32> INST_cacheTags_67;
  MOD_Reg<tUInt32> INST_cacheTags_68;
  MOD_Reg<tUInt32> INST_cacheTags_69;
  MOD_Reg<tUInt32> INST_cacheTags_7;
  MOD_Reg<tUInt32> INST_cacheTags_70;
  MOD_Reg<tUInt32> INST_cacheTags_71;
  MOD_Reg<tUInt32> INST_cacheTags_72;
  MOD_Reg<tUInt32> INST_cacheTags_73;
  MOD_Reg<tUInt32> INST_cacheTags_74;
  MOD_Reg<tUInt32> INST_cacheTags_75;
  MOD_Reg<tUInt32> INST_cacheTags_76;
  MOD_Reg<tUInt32> INST_cacheTags_77;
  MOD_Reg<tUInt32> INST_cacheTags_78;
  MOD_Reg<tUInt32> INST_cacheTags_79;
  MOD_Reg<tUInt32> INST_cacheTags_8;
  MOD_Reg<tUInt32> INST_cacheTags_80;
  MOD_Reg<tUInt32> INST_cacheTags_81;
  MOD_Reg<tUInt32> INST_cacheTags_82;
  MOD_Reg<tUInt32> INST_cacheTags_83;
  MOD_Reg<tUInt32> INST_cacheTags_84;
  MOD_Reg<tUInt32> INST_cacheTags_85;
  MOD_Reg<tUInt32> INST_cacheTags_86;
  MOD_Reg<tUInt32> INST_cacheTags_87;
  MOD_Reg<tUInt32> INST_cacheTags_88;
  MOD_Reg<tUInt32> INST_cacheTags_89;
  MOD_Reg<tUInt32> INST_cacheTags_9;
  MOD_Reg<tUInt32> INST_cacheTags_90;
  MOD_Reg<tUInt32> INST_cacheTags_91;
  MOD_Reg<tUInt32> INST_cacheTags_92;
  MOD_Reg<tUInt32> INST_cacheTags_93;
  MOD_Reg<tUInt32> INST_cacheTags_94;
  MOD_Reg<tUInt32> INST_cacheTags_95;
  MOD_Reg<tUInt32> INST_cacheTags_96;
  MOD_Reg<tUInt32> INST_cacheTags_97;
  MOD_Reg<tUInt32> INST_cacheTags_98;
  MOD_Reg<tUInt32> INST_cacheTags_99;
  MOD_CReg<tUInt64> INST_hitQ_rv;
  MOD_Fifo<tUWide> INST_memReqQ;
  MOD_Fifo<tUWide> INST_memRespQ;
  MOD_Reg<tUWide> INST_missReq;
  MOD_Wire<tUInt8> INST_mshr_port_0;
  MOD_Wire<tUInt8> INST_mshr_port_1;
  MOD_Reg<tUInt8> INST_mshr_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_mshr_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_mshr_register;
  MOD_Reg<tUInt32> INST_reqToAnswer;
 
 /* Constructor */
 public:
  MOD_mkCache32(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_putFromProc_e;
  tUWide PORT_putFromMem_e;
  tUWide PORT_getToMem;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_cacheData_serverAdapter_outData_ff_i_notEmpty____d4;
  tUInt8 DEF_cacheData_serverAdapter_cnt_5_SLT_3___d191;
  tUInt8 DEF__read_index__h23987;
  tUWide DEF_missReq___d206;
  tUInt64 DEF_hitQ_rv_port1__read____d1227;
  tUInt32 DEF_reqToAnswer___d186;
  tUInt8 DEF_mshr_register__h23485;
  tUInt8 DEF_b__h4597;
  tUInt8 DEF_cacheStates_127__h28106;
  tUInt8 DEF_cacheStates_126__h28104;
  tUInt8 DEF_cacheStates_125__h28102;
  tUInt8 DEF_cacheStates_124__h28100;
  tUInt8 DEF_cacheStates_123__h28098;
  tUInt8 DEF_cacheStates_122__h28096;
  tUInt8 DEF_cacheStates_121__h28094;
  tUInt8 DEF_cacheStates_120__h28092;
  tUInt8 DEF_cacheStates_119__h28090;
  tUInt8 DEF_cacheStates_118__h28088;
  tUInt8 DEF_cacheStates_117__h28086;
  tUInt8 DEF_cacheStates_116__h28084;
  tUInt8 DEF_cacheStates_115__h28082;
  tUInt8 DEF_cacheStates_114__h28080;
  tUInt8 DEF_cacheStates_113__h28078;
  tUInt8 DEF_cacheStates_112__h28076;
  tUInt8 DEF_cacheStates_111__h28074;
  tUInt8 DEF_cacheStates_110__h28072;
  tUInt8 DEF_cacheStates_109__h28070;
  tUInt8 DEF_cacheStates_108__h28068;
  tUInt8 DEF_cacheStates_107__h28066;
  tUInt8 DEF_cacheStates_106__h28064;
  tUInt8 DEF_cacheStates_105__h28062;
  tUInt8 DEF_cacheStates_104__h28060;
  tUInt8 DEF_cacheStates_103__h28058;
  tUInt8 DEF_cacheStates_102__h28056;
  tUInt8 DEF_cacheStates_101__h28054;
  tUInt8 DEF_cacheStates_100__h28052;
  tUInt8 DEF_cacheStates_99__h28050;
  tUInt8 DEF_cacheStates_98__h28048;
  tUInt8 DEF_cacheStates_97__h28046;
  tUInt8 DEF_cacheStates_96__h28044;
  tUInt8 DEF_cacheStates_95__h28042;
  tUInt8 DEF_cacheStates_94__h28040;
  tUInt8 DEF_cacheStates_93__h28038;
  tUInt8 DEF_cacheStates_92__h28036;
  tUInt8 DEF_cacheStates_91__h28034;
  tUInt8 DEF_cacheStates_90__h28032;
  tUInt8 DEF_cacheStates_89__h28030;
  tUInt8 DEF_cacheStates_88__h28028;
  tUInt8 DEF_cacheStates_87__h28026;
  tUInt8 DEF_cacheStates_86__h28024;
  tUInt8 DEF_cacheStates_85__h28022;
  tUInt8 DEF_cacheStates_84__h28020;
  tUInt8 DEF_cacheStates_83__h28018;
  tUInt8 DEF_cacheStates_82__h28016;
  tUInt8 DEF_cacheStates_81__h28014;
  tUInt8 DEF_cacheStates_80__h28012;
  tUInt8 DEF_cacheStates_79__h28010;
  tUInt8 DEF_cacheStates_78__h28008;
  tUInt8 DEF_cacheStates_77__h28006;
  tUInt8 DEF_cacheStates_76__h28004;
  tUInt8 DEF_cacheStates_75__h28002;
  tUInt8 DEF_cacheStates_74__h28000;
  tUInt8 DEF_cacheStates_73__h27998;
  tUInt8 DEF_cacheStates_72__h27996;
  tUInt8 DEF_cacheStates_71__h27994;
  tUInt8 DEF_cacheStates_70__h27992;
  tUInt8 DEF_cacheStates_69__h27990;
  tUInt8 DEF_cacheStates_68__h27988;
  tUInt8 DEF_cacheStates_67__h27986;
  tUInt8 DEF_cacheStates_66__h27984;
  tUInt8 DEF_cacheStates_65__h27982;
  tUInt8 DEF_cacheStates_64__h27980;
  tUInt8 DEF_cacheStates_63__h27978;
  tUInt8 DEF_cacheStates_62__h27976;
  tUInt8 DEF_cacheStates_61__h27974;
  tUInt8 DEF_cacheStates_60__h27972;
  tUInt8 DEF_cacheStates_59__h27970;
  tUInt8 DEF_cacheStates_58__h27968;
  tUInt8 DEF_cacheStates_57__h27966;
  tUInt8 DEF_cacheStates_56__h27964;
  tUInt8 DEF_cacheStates_55__h27962;
  tUInt8 DEF_cacheStates_54__h27960;
  tUInt8 DEF_cacheStates_53__h27958;
  tUInt8 DEF_cacheStates_52__h27956;
  tUInt8 DEF_cacheStates_51__h27954;
  tUInt8 DEF_cacheStates_50__h27952;
  tUInt8 DEF_cacheStates_49__h27950;
  tUInt8 DEF_cacheStates_48__h27948;
  tUInt8 DEF_cacheStates_47__h27946;
  tUInt8 DEF_cacheStates_46__h27944;
  tUInt8 DEF_cacheStates_45__h27942;
  tUInt8 DEF_cacheStates_44__h27940;
  tUInt8 DEF_cacheStates_43__h27938;
  tUInt8 DEF_cacheStates_42__h27936;
  tUInt8 DEF_cacheStates_41__h27934;
  tUInt8 DEF_cacheStates_40__h27932;
  tUInt8 DEF_cacheStates_39__h27930;
  tUInt8 DEF_cacheStates_38__h27928;
  tUInt8 DEF_cacheStates_37__h27926;
  tUInt8 DEF_cacheStates_36__h27924;
  tUInt8 DEF_cacheStates_35__h27922;
  tUInt8 DEF_cacheStates_34__h27920;
  tUInt8 DEF_cacheStates_33__h27918;
  tUInt8 DEF_cacheStates_32__h27916;
  tUInt8 DEF_cacheStates_31__h27914;
  tUInt8 DEF_cacheStates_30__h27912;
  tUInt8 DEF_cacheStates_29__h27910;
  tUInt8 DEF_cacheStates_28__h27908;
  tUInt8 DEF_cacheStates_27__h27906;
  tUInt8 DEF_cacheStates_26__h27904;
  tUInt8 DEF_cacheStates_25__h27902;
  tUInt8 DEF_cacheStates_24__h27900;
  tUInt8 DEF_cacheStates_23__h27898;
  tUInt8 DEF_cacheStates_22__h27896;
  tUInt8 DEF_cacheStates_21__h27894;
  tUInt8 DEF_cacheStates_20__h27892;
  tUInt8 DEF_cacheStates_19__h27890;
  tUInt8 DEF_cacheStates_18__h27888;
  tUInt8 DEF_cacheStates_17__h27886;
  tUInt8 DEF_cacheStates_16__h27884;
  tUInt8 DEF_cacheStates_15__h27882;
  tUInt8 DEF_cacheStates_14__h27880;
  tUInt8 DEF_cacheStates_13__h27878;
  tUInt8 DEF_cacheStates_12__h27876;
  tUInt8 DEF_cacheStates_11__h27874;
  tUInt8 DEF_cacheStates_10__h27872;
  tUInt8 DEF_cacheStates_9__h27870;
  tUInt8 DEF_cacheStates_8__h27868;
  tUInt8 DEF_cacheStates_7__h27866;
  tUInt8 DEF_cacheStates_6__h27864;
  tUInt8 DEF_cacheStates_5__h27862;
  tUInt8 DEF_cacheStates_4__h27860;
  tUInt8 DEF_cacheStates_3__h27858;
  tUInt8 DEF_cacheStates_2__h27856;
  tUInt8 DEF_cacheStates_1__h27854;
  tUInt8 DEF_cacheStates_0__h27852;
  tUInt8 DEF_cacheData_serverAdapter_s1___d34;
  tUInt8 DEF_cacheData_serverAdapter_cnt_3_whas____d12;
  tUInt8 DEF_cacheData_serverAdapter_cnt_2_whas____d10;
  tUInt8 DEF_cacheData_serverAdapter_cnt_1_whas____d9;
  tUInt8 DEF__read_word_byte__h37059;
  tUInt8 DEF_cacheData_serverAdapter_s1_4_BIT_0___d35;
  tUInt8 DEF_SEL_ARR_cacheStates_0_7_cacheStates_1_8_cacheS_ETC___d188;
  tUInt8 DEF_missReq_06_BITS_67_TO_64_07_EQ_0___d208;
  tUInt8 DEF_IF_mshr_port_0_whas__2_THEN_mshr_port_0_wget___ETC___d55;
  tUInt8 DEF_IF_mshr_readBeforeLaterWrites_1_read__93_THEN__ETC___d194;
  tUInt8 DEF_SEL_ARR_cacheStates_0_7_cacheStates_1_8_cacheS_ETC___d189;
  tUInt8 DEF_NOT_missReq_06_BITS_67_TO_64_07_EQ_0_08___d209;
 
 /* Local definitions */
 private:
  tUInt8 DEF_x__h39745;
  tUInt8 DEF_mshr_readBeforeLaterWrites_1_read____d193;
  tUWide DEF_cacheData_serverAdapter_outData_enqw_wget____d7;
  tUWide DEF_cacheData_serverAdapter_outData_ff_first____d692;
  tUWide DEF_cacheData_memory_read____d41;
  tUWide DEF_memRespQ_first____d475;
  tUInt32 DEF__read__h14539;
  tUInt32 DEF__read__h14508;
  tUInt32 DEF__read__h14477;
  tUInt32 DEF__read__h14446;
  tUInt32 DEF__read__h14415;
  tUInt32 DEF__read__h14384;
  tUInt32 DEF__read__h14353;
  tUInt32 DEF__read__h14322;
  tUInt32 DEF__read__h14291;
  tUInt32 DEF__read__h14260;
  tUInt32 DEF__read__h14229;
  tUInt32 DEF__read__h14198;
  tUInt32 DEF__read__h14167;
  tUInt32 DEF__read__h14136;
  tUInt32 DEF__read__h14105;
  tUInt32 DEF__read__h14074;
  tUInt32 DEF__read__h14043;
  tUInt32 DEF__read__h14012;
  tUInt32 DEF__read__h13981;
  tUInt32 DEF__read__h13950;
  tUInt32 DEF__read__h13919;
  tUInt32 DEF__read__h13888;
  tUInt32 DEF__read__h13857;
  tUInt32 DEF__read__h13826;
  tUInt32 DEF__read__h13795;
  tUInt32 DEF__read__h13764;
  tUInt32 DEF__read__h13733;
  tUInt32 DEF__read__h13702;
  tUInt32 DEF__read__h13671;
  tUInt32 DEF__read__h13640;
  tUInt32 DEF__read__h13609;
  tUInt32 DEF__read__h13578;
  tUInt32 DEF__read__h13547;
  tUInt32 DEF__read__h13516;
  tUInt32 DEF__read__h13485;
  tUInt32 DEF__read__h13454;
  tUInt32 DEF__read__h13423;
  tUInt32 DEF__read__h13392;
  tUInt32 DEF__read__h13361;
  tUInt32 DEF__read__h13330;
  tUInt32 DEF__read__h13299;
  tUInt32 DEF__read__h13268;
  tUInt32 DEF__read__h13237;
  tUInt32 DEF__read__h13206;
  tUInt32 DEF__read__h13175;
  tUInt32 DEF__read__h13144;
  tUInt32 DEF__read__h13113;
  tUInt32 DEF__read__h13082;
  tUInt32 DEF__read__h13051;
  tUInt32 DEF__read__h13020;
  tUInt32 DEF__read__h12989;
  tUInt32 DEF__read__h12958;
  tUInt32 DEF__read__h12927;
  tUInt32 DEF__read__h12896;
  tUInt32 DEF__read__h12865;
  tUInt32 DEF__read__h12834;
  tUInt32 DEF__read__h12803;
  tUInt32 DEF__read__h12772;
  tUInt32 DEF__read__h12741;
  tUInt32 DEF__read__h12710;
  tUInt32 DEF__read__h12679;
  tUInt32 DEF__read__h12648;
  tUInt32 DEF__read__h12617;
  tUInt32 DEF__read__h12586;
  tUInt32 DEF__read__h12555;
  tUInt32 DEF__read__h12524;
  tUInt32 DEF__read__h12493;
  tUInt32 DEF__read__h12462;
  tUInt32 DEF__read__h12431;
  tUInt32 DEF__read__h12400;
  tUInt32 DEF__read__h12369;
  tUInt32 DEF__read__h12338;
  tUInt32 DEF__read__h12307;
  tUInt32 DEF__read__h12276;
  tUInt32 DEF__read__h12245;
  tUInt32 DEF__read__h12214;
  tUInt32 DEF__read__h12183;
  tUInt32 DEF__read__h12152;
  tUInt32 DEF__read__h12121;
  tUInt32 DEF__read__h12090;
  tUInt32 DEF__read__h12059;
  tUInt32 DEF__read__h12028;
  tUInt32 DEF__read__h11997;
  tUInt32 DEF__read__h11966;
  tUInt32 DEF__read__h11935;
  tUInt32 DEF__read__h11904;
  tUInt32 DEF__read__h11873;
  tUInt32 DEF__read__h11842;
  tUInt32 DEF__read__h11811;
  tUInt32 DEF__read__h11780;
  tUInt32 DEF__read__h11749;
  tUInt32 DEF__read__h11718;
  tUInt32 DEF__read__h11687;
  tUInt32 DEF__read__h11656;
  tUInt32 DEF__read__h11625;
  tUInt32 DEF__read__h11594;
  tUInt32 DEF__read__h11563;
  tUInt32 DEF__read__h11532;
  tUInt32 DEF__read__h11501;
  tUInt32 DEF__read__h11470;
  tUInt32 DEF__read__h11439;
  tUInt32 DEF__read__h11408;
  tUInt32 DEF__read__h11377;
  tUInt32 DEF__read__h11346;
  tUInt32 DEF__read__h11315;
  tUInt32 DEF__read__h11284;
  tUInt32 DEF__read__h11253;
  tUInt32 DEF__read__h11222;
  tUInt32 DEF__read__h11191;
  tUInt32 DEF__read__h11160;
  tUInt32 DEF__read__h11129;
  tUInt32 DEF__read__h11098;
  tUInt32 DEF__read__h11067;
  tUInt32 DEF__read__h11036;
  tUInt32 DEF__read__h11005;
  tUInt32 DEF__read__h10974;
  tUInt32 DEF__read__h10943;
  tUInt32 DEF__read__h10912;
  tUInt32 DEF__read__h10881;
  tUInt32 DEF__read__h10850;
  tUInt32 DEF__read__h10819;
  tUInt32 DEF__read__h10788;
  tUInt32 DEF__read__h10757;
  tUInt32 DEF__read__h10726;
  tUInt32 DEF__read__h10695;
  tUInt32 DEF__read__h10664;
  tUInt32 DEF__read__h10633;
  tUInt32 DEF__read__h10602;
  tUInt8 DEF_mshr_readBeforeLaterWrites_0_read____d687;
  tUWide DEF_IF_putFromProc_e_BITS_67_TO_64_00_EQ_0_01_THEN_ETC___d962;
  tUWide DEF_IF_putFromProc_e_BITS_37_TO_34_17_EQ_15_21_THE_ETC___d961;
  tUWide DEF_x_data__h48428;
  tUWide DEF_IF_cacheData_serverAdapter_outData_enqw_whas_T_ETC___d895;
  tUWide DEF_IF_missReq_06_BITS_67_TO_64_07_EQ_0_08_THEN_me_ETC___d683;
  tUWide DEF_IF_reqToAnswer_86_BITS_3_TO_0_93_EQ_15_25_THEN_ETC___d682;
  tUWide DEF__1_CONCAT_SEL_ARR_cacheTags_0_64_cacheTags_1_65_ETC___d897;
  tUWide DEF__0_CONCAT_reqToAnswer_86_CONCAT_DONTCARE___d203;
  tUWide DEF_IF_reqToAnswer_86_BITS_3_TO_0_93_EQ_15_25_THEN_ETC___d677;
  tUWide DEF_IF_putFromProc_e_BITS_37_TO_34_17_EQ_15_21_THE_ETC___d956;
  tUWide DEF_IF_reqToAnswer_86_BITS_3_TO_0_93_EQ_15_25_THEN_ETC___d672;
  tUWide DEF_IF_putFromProc_e_BITS_37_TO_34_17_EQ_15_21_THE_ETC___d951;
  tUWide DEF_IF_reqToAnswer_86_BITS_3_TO_0_93_EQ_15_25_THEN_ETC___d667;
  tUWide DEF_IF_putFromProc_e_BITS_37_TO_34_17_EQ_15_21_THE_ETC___d946;
  tUWide DEF_IF_reqToAnswer_86_BITS_3_TO_0_93_EQ_15_25_THEN_ETC___d662;
  tUWide DEF_IF_putFromProc_e_BITS_37_TO_34_17_EQ_15_21_THE_ETC___d941;
  tUWide DEF_IF_reqToAnswer_86_BITS_3_TO_0_93_EQ_15_25_THEN_ETC___d657;
  tUWide DEF_IF_putFromProc_e_BITS_37_TO_34_17_EQ_15_21_THE_ETC___d936;
  tUWide DEF_IF_reqToAnswer_86_BITS_3_TO_0_93_EQ_15_25_THEN_ETC___d652;
  tUWide DEF_IF_putFromProc_e_BITS_37_TO_34_17_EQ_15_21_THE_ETC___d931;
  tUWide DEF_getToMem__avValue1;
 
 /* Rules */
 public:
  void RL_cacheData_serverAdapter_outData_enqueue();
  void RL_cacheData_serverAdapter_outData_dequeue();
  void RL_cacheData_serverAdapter_cnt_finalAdd();
  void RL_cacheData_serverAdapter_s1__dreg_update();
  void RL_cacheData_serverAdapter_stageReadResponseAlways();
  void RL_cacheData_serverAdapter_moveToOutFIFO();
  void RL_cacheData_serverAdapter_overRun();
  void RL_mshr_canonicalize();
  void RL_startMiss();
  void RL_sendFillReq();
  void RL_waitFillResp();
  void RL_processLoadRequest();
  void RL_processStoreRequest();
 
 /* Methods */
 public:
  void METH_putFromProc(tUWide ARG_putFromProc_e);
  tUInt8 METH_RDY_putFromProc();
  tUInt32 METH_getToProc();
  tUInt8 METH_RDY_getToProc();
  tUWide METH_getToMem();
  tUInt8 METH_RDY_getToMem();
  void METH_putFromMem(tUWide ARG_putFromMem_e);
  tUInt8 METH_RDY_putFromMem();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkCache32 &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkCache32 &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkCache32 &backing);
};

#endif /* ifndef __mkCache32_h__ */
