TimeQuest Timing Analyzer report for i2c
Fri Oct 31 12:27:57 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'SCL'
 13. Slow 1200mV 85C Model Hold: 'SCL'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'SCL'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Output Enable Times
 20. Minimum Output Enable Times
 21. Output Disable Times
 22. Minimum Output Disable Times
 23. Slow 1200mV 85C Model Metastability Report
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'SCL'
 31. Slow 1200mV 0C Model Hold: 'SCL'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'SCL'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Output Enable Times
 38. Minimum Output Enable Times
 39. Output Disable Times
 40. Minimum Output Disable Times
 41. Slow 1200mV 0C Model Metastability Report
 42. Fast 1200mV 0C Model Setup Summary
 43. Fast 1200mV 0C Model Hold Summary
 44. Fast 1200mV 0C Model Recovery Summary
 45. Fast 1200mV 0C Model Removal Summary
 46. Fast 1200mV 0C Model Minimum Pulse Width Summary
 47. Fast 1200mV 0C Model Setup: 'SCL'
 48. Fast 1200mV 0C Model Hold: 'SCL'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'SCL'
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Output Enable Times
 55. Minimum Output Enable Times
 56. Output Disable Times
 57. Minimum Output Disable Times
 58. Fast 1200mV 0C Model Metastability Report
 59. Multicorner Timing Analysis Summary
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Slow Corner Signal Integrity Metrics
 67. Fast Corner Signal Integrity Metrics
 68. Setup Transfers
 69. Hold Transfers
 70. Report TCCS
 71. Report RSKM
 72. Unconstrained Paths
 73. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; i2c                                                               ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C120F780C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; SCL        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SCL } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 176.34 MHz ; 176.34 MHz      ; SCL        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; SCL   ; -4.671 ; -53.721            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; SCL   ; 0.370 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; SCL   ; -3.000 ; -47.975                          ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SCL'                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.671 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Guardar_Dato                                                                ; SCL          ; SCL         ; 1.000        ; -2.775     ; 2.894      ;
; -4.586 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Guardar_Dato                                                                ; SCL          ; SCL         ; 1.000        ; -2.775     ; 2.809      ;
; -4.539 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Guardar_Dato                                                                ; SCL          ; SCL         ; 1.000        ; -2.775     ; 2.762      ;
; -4.437 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Guardar_Dato                                                                ; SCL          ; SCL         ; 1.000        ; -2.775     ; 2.660      ;
; -4.393 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Guardar_Dato                                                                ; SCL          ; SCL         ; 1.000        ; -2.775     ; 2.616      ;
; -4.307 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Guardar_Dato                                                                ; SCL          ; SCL         ; 1.000        ; -2.775     ; 2.530      ;
; -4.284 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -1.605     ; 3.677      ;
; -4.260 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; i2c:maquina|fstate.Guardar_Dato                                                                ; SCL          ; SCL         ; 1.000        ; -2.775     ; 2.483      ;
; -4.229 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Guardar_dir                                                                 ; SCL          ; SCL         ; 1.000        ; -2.444     ; 2.783      ;
; -4.199 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -1.605     ; 3.592      ;
; -4.185 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Guardar_dir                                                                 ; SCL          ; SCL         ; 1.000        ; -2.444     ; 2.739      ;
; -4.171 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Guardar_Dato                                                                ; SCL          ; SCL         ; 1.000        ; -2.775     ; 2.394      ;
; -4.152 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -1.605     ; 3.545      ;
; -4.087 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Guardar_dir                                                                 ; SCL          ; SCL         ; 1.000        ; -2.444     ; 2.641      ;
; -4.056 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Guardar_dir                                                                 ; SCL          ; SCL         ; 1.000        ; -2.444     ; 2.610      ;
; -4.050 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -1.605     ; 3.443      ;
; -4.006 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -1.605     ; 3.399      ;
; -3.955 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Guardar_dir                                                                 ; SCL          ; SCL         ; 1.000        ; -2.444     ; 2.509      ;
; -3.937 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Guardar_dir                                                                 ; SCL          ; SCL         ; 1.000        ; -2.444     ; 2.491      ;
; -3.920 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -1.605     ; 3.313      ;
; -3.873 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -1.605     ; 3.266      ;
; -3.837 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.ROW                                                                         ; SCL          ; SCL         ; 1.000        ; -1.071     ; 3.764      ;
; -3.831 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -1.071     ; 3.758      ;
; -3.818 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Guardar_dir                                                                 ; SCL          ; SCL         ; 1.000        ; -2.444     ; 2.372      ;
; -3.798 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.ROW                                                                         ; SCL          ; SCL         ; 1.000        ; -1.071     ; 3.725      ;
; -3.784 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -1.605     ; 3.177      ;
; -3.744 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -1.071     ; 3.671      ;
; -3.695 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.ROW                                                                         ; SCL          ; SCL         ; 1.000        ; -1.071     ; 3.622      ;
; -3.689 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -1.071     ; 3.616      ;
; -3.669 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.ROW                                                                         ; SCL          ; SCL         ; 1.000        ; -1.071     ; 3.596      ;
; -3.615 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -1.071     ; 3.542      ;
; -3.563 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.ROW                                                                         ; SCL          ; SCL         ; 1.000        ; -1.071     ; 3.490      ;
; -3.557 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -1.071     ; 3.484      ;
; -3.550 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.ROW                                                                         ; SCL          ; SCL         ; 1.000        ; -1.071     ; 3.477      ;
; -3.496 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -1.071     ; 3.423      ;
; -3.426 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.ROW                                                                         ; SCL          ; SCL         ; 1.000        ; -1.071     ; 3.353      ;
; -3.420 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -1.071     ; 3.347      ;
; -2.475 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.392      ;
; -2.475 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.392      ;
; -2.475 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.392      ;
; -2.475 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.392      ;
; -2.475 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.392      ;
; -2.475 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.392      ;
; -2.475 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.392      ;
; -2.475 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.392      ;
; -2.453 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; i2c:maquina|fstate.ROW                                                                         ; SCL          ; SCL         ; 1.000        ; -1.469     ; 1.982      ;
; -2.451 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; i2c:maquina|fstate.ROW                                                                         ; SCL          ; SCL         ; 1.000        ; -1.469     ; 1.980      ;
; -2.449 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -1.469     ; 1.978      ;
; -2.447 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -1.469     ; 1.976      ;
; -2.390 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.307      ;
; -2.390 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.307      ;
; -2.390 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.307      ;
; -2.390 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.307      ;
; -2.390 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.307      ;
; -2.390 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.307      ;
; -2.390 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.307      ;
; -2.390 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.307      ;
; -2.380 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.297      ;
; -2.380 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.297      ;
; -2.380 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.297      ;
; -2.380 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.297      ;
; -2.380 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.297      ;
; -2.380 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.297      ;
; -2.380 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.297      ;
; -2.343 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.260      ;
; -2.343 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.260      ;
; -2.343 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.260      ;
; -2.343 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.260      ;
; -2.343 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.260      ;
; -2.343 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.260      ;
; -2.343 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.260      ;
; -2.343 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.260      ;
; -2.323 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.240      ;
; -2.323 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.240      ;
; -2.323 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.240      ;
; -2.323 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.240      ;
; -2.323 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.240      ;
; -2.323 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.240      ;
; -2.323 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.240      ;
; -2.241 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.158      ;
; -2.241 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.158      ;
; -2.241 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.158      ;
; -2.241 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.158      ;
; -2.241 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.158      ;
; -2.241 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.158      ;
; -2.241 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.158      ;
; -2.241 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.158      ;
; -2.238 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.155      ;
; -2.238 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.155      ;
; -2.238 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.155      ;
; -2.238 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.155      ;
; -2.238 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.155      ;
; -2.238 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.155      ;
; -2.238 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.155      ;
; -2.197 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.114      ;
; -2.197 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.114      ;
; -2.197 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.114      ;
; -2.197 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.114      ;
; -2.197 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.114      ;
; -2.197 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 3.114      ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SCL'                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.370 ; i2c:maquina|fstate.Guardar_dir                                                                 ; i2c:maquina|fstate.ROW                                                                         ; SCL          ; SCL         ; 0.000        ; 1.487      ; 2.043      ;
; 0.419 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; SCL          ; SCL         ; 0.000        ; 0.097      ; 0.702      ;
; 0.420 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; SCL          ; SCL         ; 0.000        ; 0.097      ; 0.703      ;
; 0.421 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; SCL          ; SCL         ; 0.000        ; 0.097      ; 0.704      ;
; 0.427 ; i2c:maquina|fstate.ROW                                                                         ; i2c:maquina|fstate.ACK_Estado                                                                  ; SCL          ; SCL         ; 0.000        ; 0.082      ; 0.695      ;
; 0.430 ; i2c:maquina|fstate.Guardar_dir                                                                 ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 0.000        ; 1.487      ; 2.103      ;
; 0.440 ; i2c:maquina|fstate.Guardar_Dato                                                                ; i2c:maquina|fstate.Guardar_Dato                                                                ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; i2c:maquina|fstate.Guardar_dir                                                                 ; i2c:maquina|fstate.Guardar_dir                                                                 ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.669      ;
; 0.448 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; SCL          ; SCL         ; 0.000        ; 0.082      ; 0.716      ;
; 0.449 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; SCL          ; SCL         ; 0.000        ; 0.082      ; 0.717      ;
; 0.449 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; SCL          ; SCL         ; 0.000        ; 0.082      ; 0.717      ;
; 0.449 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; SCL          ; SCL         ; 0.000        ; 0.082      ; 0.717      ;
; 0.449 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; SCL          ; SCL         ; 0.000        ; 0.082      ; 0.717      ;
; 0.450 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; SCL          ; SCL         ; 0.000        ; 0.082      ; 0.718      ;
; 0.450 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; SCL          ; SCL         ; 0.000        ; 0.082      ; 0.718      ;
; 0.590 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; SCL          ; SCL         ; 0.000        ; 0.097      ; 0.873      ;
; 0.591 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; SCL          ; SCL         ; 0.000        ; 0.097      ; 0.874      ;
; 0.591 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; SCL          ; SCL         ; 0.000        ; 0.097      ; 0.874      ;
; 0.632 ; i2c:maquina|fstate.Guardar_Dato                                                                ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 0.000        ; 1.284      ; 2.102      ;
; 0.640 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.907      ;
; 0.640 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.907      ;
; 0.641 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.909      ;
; 0.643 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.910      ;
; 0.645 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.912      ;
; 0.646 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.913      ;
; 0.646 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.913      ;
; 0.646 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.913      ;
; 0.646 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.913      ;
; 0.656 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.924      ;
; 0.675 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.942      ;
; 0.676 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.943      ;
; 0.800 ; i2c:maquina|fstate.Oscioso                                                                     ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 0.000        ; 0.082      ; 1.068      ;
; 0.958 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.225      ;
; 0.959 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.226      ;
; 0.960 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.227      ;
; 0.972 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.239      ;
; 0.973 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.241      ;
; 0.978 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.245      ;
; 0.978 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.245      ;
; 0.978 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.245      ;
; 0.978 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.245      ;
; 0.983 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.250      ;
; 0.984 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.251      ;
; 0.988 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.255      ;
; 0.989 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.256      ;
; 1.079 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.346      ;
; 1.080 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.347      ;
; 1.081 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.348      ;
; 1.085 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.352      ;
; 1.086 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.353      ;
; 1.095 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.362      ;
; 1.095 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.362      ;
; 1.099 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.366      ;
; 1.099 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.366      ;
; 1.099 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.366      ;
; 1.100 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.367      ;
; 1.100 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.367      ;
; 1.104 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.371      ;
; 1.104 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.371      ;
; 1.109 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.376      ;
; 1.110 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.377      ;
; 1.114 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.381      ;
; 1.115 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.382      ;
; 1.206 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.473      ;
; 1.211 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.478      ;
; 1.221 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.488      ;
; 1.221 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.488      ;
; 1.225 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.492      ;
; 1.226 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.493      ;
; 1.235 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.502      ;
; 1.236 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.503      ;
; 1.240 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.507      ;
; 1.241 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.508      ;
; 1.347 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.614      ;
; 1.362 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.629      ;
; 1.714 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.981      ;
; 1.714 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.981      ;
; 1.714 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.981      ;
; 1.763 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 2.030      ;
; 1.763 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 2.030      ;
; 1.763 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 2.030      ;
; 1.763 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 2.030      ;
; 1.763 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 2.030      ;
; 1.763 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 2.030      ;
; 1.877 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 2.144      ;
; 1.877 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 2.144      ;
; 1.877 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 2.144      ;
; 1.877 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 2.144      ;
; 1.877 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 2.144      ;
; 1.877 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 2.144      ;
; 1.877 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 2.144      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCL'                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SCL   ; Rise       ; SCL                                                                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; i2c:maquina|fstate.ACK_Estado                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; i2c:maquina|fstate.Guardar_Dato                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; i2c:maquina|fstate.Guardar_dir                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; i2c:maquina|fstate.Oscioso                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; i2c:maquina|fstate.ROW                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; 0.187  ; 0.375        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; i2c:maquina|fstate.Guardar_Dato                                                                ;
; 0.208  ; 0.396        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; i2c:maquina|fstate.Guardar_dir                                                                 ;
; 0.224  ; 0.412        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; 0.224  ; 0.412        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; 0.224  ; 0.412        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; 0.224  ; 0.412        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; 0.224  ; 0.412        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; 0.224  ; 0.412        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; 0.224  ; 0.412        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; 0.224  ; 0.412        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ;
; 0.225  ; 0.413        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ;
; 0.225  ; 0.413        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ;
; 0.225  ; 0.413        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ;
; 0.225  ; 0.413        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ;
; 0.225  ; 0.413        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ;
; 0.225  ; 0.413        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ;
; 0.225  ; 0.413        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ;
; 0.225  ; 0.413        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ;
; 0.247  ; 0.435        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ;
; 0.247  ; 0.435        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ;
; 0.247  ; 0.435        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ;
; 0.247  ; 0.435        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ;
; 0.247  ; 0.435        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ;
; 0.247  ; 0.435        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ;
; 0.247  ; 0.435        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; i2c:maquina|fstate.ACK_Estado                                                                  ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; i2c:maquina|fstate.Oscioso                                                                     ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; i2c:maquina|fstate.ROW                                                                         ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; i2c:maquina|fstate.ACK_Estado                                                                  ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; i2c:maquina|fstate.Oscioso                                                                     ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; i2c:maquina|fstate.ROW                                                                         ;
; 0.336  ; 0.556        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; 0.336  ; 0.556        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; 0.336  ; 0.556        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; 0.336  ; 0.556        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; 0.336  ; 0.556        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; 0.336  ; 0.556        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; 0.336  ; 0.556        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; maquina|fstate.Guardar_Dato|clk                                                                ;
; 0.344  ; 0.564        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ;
; 0.344  ; 0.564        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ;
; 0.344  ; 0.564        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ;
; 0.344  ; 0.564        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ;
; 0.344  ; 0.564        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ;
; 0.344  ; 0.564        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ;
; 0.344  ; 0.564        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst10|datac                                                                                   ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst10|combout                                                                                 ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; maquina|fstate.Guardar_dir|clk                                                                 ;
; 0.365  ; 0.585        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ;
; 0.365  ; 0.585        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ;
; 0.365  ; 0.585        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ;
; 0.365  ; 0.585        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ;
; 0.365  ; 0.585        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ;
; 0.365  ; 0.585        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ;
; 0.365  ; 0.585        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ;
; 0.365  ; 0.585        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; SCL        ; 2.897 ; 3.170 ; Rise       ; SCL             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; SCL        ; 0.927 ; 0.625 ; Rise       ; SCL             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; DATO[*]    ; SCL        ; 7.911 ; 7.912 ; Rise       ; SCL             ;
;  DATO[0]   ; SCL        ; 7.911 ; 7.912 ; Rise       ; SCL             ;
;  DATO[1]   ; SCL        ; 7.734 ; 7.737 ; Rise       ; SCL             ;
;  DATO[2]   ; SCL        ; 7.594 ; 7.618 ; Rise       ; SCL             ;
;  DATO[3]   ; SCL        ; 7.812 ; 7.825 ; Rise       ; SCL             ;
;  DATO[4]   ; SCL        ; 7.594 ; 7.622 ; Rise       ; SCL             ;
;  DATO[5]   ; SCL        ; 7.572 ; 7.598 ; Rise       ; SCL             ;
;  DATO[6]   ; SCL        ; 7.898 ; 7.911 ; Rise       ; SCL             ;
;  DATO[7]   ; SCL        ; 7.579 ; 7.605 ; Rise       ; SCL             ;
; SALIDA_ACK ; SCL        ; 6.640 ; 6.627 ; Rise       ; SCL             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; DATO[*]    ; SCL        ; 7.380 ; 7.404 ; Rise       ; SCL             ;
;  DATO[0]   ; SCL        ; 7.706 ; 7.706 ; Rise       ; SCL             ;
;  DATO[1]   ; SCL        ; 7.535 ; 7.537 ; Rise       ; SCL             ;
;  DATO[2]   ; SCL        ; 7.402 ; 7.424 ; Rise       ; SCL             ;
;  DATO[3]   ; SCL        ; 7.606 ; 7.619 ; Rise       ; SCL             ;
;  DATO[4]   ; SCL        ; 7.402 ; 7.428 ; Rise       ; SCL             ;
;  DATO[5]   ; SCL        ; 7.380 ; 7.404 ; Rise       ; SCL             ;
;  DATO[6]   ; SCL        ; 7.693 ; 7.705 ; Rise       ; SCL             ;
;  DATO[7]   ; SCL        ; 7.388 ; 7.413 ; Rise       ; SCL             ;
; SALIDA_ACK ; SCL        ; 6.486 ; 6.473 ; Rise       ; SCL             ;
+------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; SCL        ; 6.778 ; 6.778 ; Rise       ; SCL             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; SCL        ; 6.266 ; 6.296 ; Rise       ; SCL             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; SDA       ; SCL        ; 6.657     ; 6.775     ; Rise       ; SCL             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; SDA       ; SCL        ; 6.263     ; 6.263     ; Rise       ; SCL             ;
+-----------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 196.73 MHz ; 196.73 MHz      ; SCL        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; SCL   ; -4.083 ; -46.378           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; SCL   ; 0.380 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; SCL   ; -3.000 ; -47.975                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SCL'                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.083 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Guardar_Dato                                                                ; SCL          ; SCL         ; 1.000        ; -2.495     ; 2.587      ;
; -4.009 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Guardar_Dato                                                                ; SCL          ; SCL         ; 1.000        ; -2.495     ; 2.513      ;
; -3.967 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Guardar_Dato                                                                ; SCL          ; SCL         ; 1.000        ; -2.495     ; 2.471      ;
; -3.876 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Guardar_Dato                                                                ; SCL          ; SCL         ; 1.000        ; -2.495     ; 2.380      ;
; -3.837 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Guardar_Dato                                                                ; SCL          ; SCL         ; 1.000        ; -2.495     ; 2.341      ;
; -3.762 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Guardar_Dato                                                                ; SCL          ; SCL         ; 1.000        ; -2.495     ; 2.266      ;
; -3.742 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -1.471     ; 3.270      ;
; -3.739 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -1.471     ; 3.267      ;
; -3.717 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; i2c:maquina|fstate.Guardar_Dato                                                                ; SCL          ; SCL         ; 1.000        ; -2.495     ; 2.221      ;
; -3.692 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Guardar_dir                                                                 ; SCL          ; SCL         ; 1.000        ; -2.180     ; 2.511      ;
; -3.642 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Guardar_Dato                                                                ; SCL          ; SCL         ; 1.000        ; -2.495     ; 2.146      ;
; -3.628 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Guardar_dir                                                                 ; SCL          ; SCL         ; 1.000        ; -2.180     ; 2.447      ;
; -3.626 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -1.471     ; 3.154      ;
; -3.616 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -1.471     ; 3.144      ;
; -3.567 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Guardar_dir                                                                 ; SCL          ; SCL         ; 1.000        ; -2.180     ; 2.386      ;
; -3.516 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Guardar_dir                                                                 ; SCL          ; SCL         ; 1.000        ; -2.180     ; 2.335      ;
; -3.500 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -1.471     ; 3.028      ;
; -3.496 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -1.471     ; 3.024      ;
; -3.453 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Guardar_dir                                                                 ; SCL          ; SCL         ; 1.000        ; -2.180     ; 2.272      ;
; -3.426 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.ROW                                                                         ; SCL          ; SCL         ; 1.000        ; -0.976     ; 3.449      ;
; -3.419 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -0.976     ; 3.442      ;
; -3.412 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Guardar_dir                                                                 ; SCL          ; SCL         ; 1.000        ; -2.180     ; 2.231      ;
; -3.382 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -1.471     ; 2.910      ;
; -3.376 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -1.471     ; 2.904      ;
; -3.332 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Guardar_dir                                                                 ; SCL          ; SCL         ; 1.000        ; -2.180     ; 2.151      ;
; -3.301 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.ROW                                                                         ; SCL          ; SCL         ; 1.000        ; -0.976     ; 3.324      ;
; -3.294 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -0.976     ; 3.317      ;
; -3.288 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.ROW                                                                         ; SCL          ; SCL         ; 1.000        ; -0.976     ; 3.311      ;
; -3.263 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -0.976     ; 3.286      ;
; -3.187 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.ROW                                                                         ; SCL          ; SCL         ; 1.000        ; -0.976     ; 3.210      ;
; -3.180 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -0.976     ; 3.203      ;
; -3.176 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.ROW                                                                         ; SCL          ; SCL         ; 1.000        ; -0.976     ; 3.199      ;
; -3.154 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -0.976     ; 3.177      ;
; -3.072 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.ROW                                                                         ; SCL          ; SCL         ; 1.000        ; -0.976     ; 3.095      ;
; -3.066 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.ROW                                                                         ; SCL          ; SCL         ; 1.000        ; -0.976     ; 3.089      ;
; -3.059 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -0.976     ; 3.082      ;
; -3.051 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -0.976     ; 3.074      ;
; -2.135 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; i2c:maquina|fstate.ROW                                                                         ; SCL          ; SCL         ; 1.000        ; -1.337     ; 1.797      ;
; -2.134 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; i2c:maquina|fstate.ROW                                                                         ; SCL          ; SCL         ; 1.000        ; -1.337     ; 1.796      ;
; -2.130 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -1.337     ; 1.792      ;
; -2.129 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -1.337     ; 1.791      ;
; -2.126 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 3.052      ;
; -2.126 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 3.052      ;
; -2.126 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 3.052      ;
; -2.126 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 3.052      ;
; -2.126 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 3.052      ;
; -2.126 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 3.052      ;
; -2.126 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 3.052      ;
; -2.126 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 3.052      ;
; -2.061 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 2.986      ;
; -2.061 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 2.986      ;
; -2.061 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 2.986      ;
; -2.061 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 2.986      ;
; -2.061 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 2.986      ;
; -2.061 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 2.986      ;
; -2.061 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 2.986      ;
; -2.052 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.978      ;
; -2.052 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.978      ;
; -2.052 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.978      ;
; -2.052 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.978      ;
; -2.052 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.978      ;
; -2.052 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.978      ;
; -2.052 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.978      ;
; -2.052 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.978      ;
; -2.010 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.936      ;
; -2.010 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.936      ;
; -2.010 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.936      ;
; -2.010 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.936      ;
; -2.010 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.936      ;
; -2.010 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.936      ;
; -2.010 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.936      ;
; -2.010 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.936      ;
; -1.987 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 2.912      ;
; -1.987 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 2.912      ;
; -1.987 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 2.912      ;
; -1.987 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 2.912      ;
; -1.987 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 2.912      ;
; -1.987 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 2.912      ;
; -1.987 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 2.912      ;
; -1.936 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 2.861      ;
; -1.936 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 2.861      ;
; -1.936 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 2.861      ;
; -1.936 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 2.861      ;
; -1.936 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 2.861      ;
; -1.936 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 2.861      ;
; -1.936 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 2.861      ;
; -1.919 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.845      ;
; -1.919 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.845      ;
; -1.919 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.845      ;
; -1.919 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.845      ;
; -1.919 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.845      ;
; -1.919 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.845      ;
; -1.919 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.845      ;
; -1.919 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.845      ;
; -1.880 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.806      ;
; -1.880 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.806      ;
; -1.880 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.806      ;
; -1.880 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.806      ;
; -1.880 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.806      ;
; -1.880 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.806      ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SCL'                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.380 ; i2c:maquina|fstate.Guardar_dir                                                                 ; i2c:maquina|fstate.ROW                                                                         ; SCL          ; SCL         ; 0.000        ; 1.305      ; 1.856      ;
; 0.387 ; i2c:maquina|fstate.Guardar_Dato                                                                ; i2c:maquina|fstate.Guardar_Dato                                                                ; SCL          ; SCL         ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; i2c:maquina|fstate.Guardar_dir                                                                 ; i2c:maquina|fstate.Guardar_dir                                                                 ; SCL          ; SCL         ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; SCL          ; SCL         ; 0.000        ; 0.088      ; 0.646      ;
; 0.387 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; SCL          ; SCL         ; 0.000        ; 0.088      ; 0.646      ;
; 0.387 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; SCL          ; SCL         ; 0.000        ; 0.088      ; 0.646      ;
; 0.395 ; i2c:maquina|fstate.ROW                                                                         ; i2c:maquina|fstate.ACK_Estado                                                                  ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.639      ;
; 0.413 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.657      ;
; 0.414 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.658      ;
; 0.414 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.658      ;
; 0.415 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.659      ;
; 0.416 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.660      ;
; 0.428 ; i2c:maquina|fstate.Guardar_dir                                                                 ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 0.000        ; 1.305      ; 1.904      ;
; 0.539 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; SCL          ; SCL         ; 0.000        ; 0.088      ; 0.798      ;
; 0.540 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; SCL          ; SCL         ; 0.000        ; 0.088      ; 0.799      ;
; 0.541 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; SCL          ; SCL         ; 0.000        ; 0.088      ; 0.800      ;
; 0.578 ; i2c:maquina|fstate.Guardar_Dato                                                                ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 0.000        ; 1.125      ; 1.874      ;
; 0.582 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 0.827      ;
; 0.584 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.828      ;
; 0.585 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 0.830      ;
; 0.586 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.830      ;
; 0.588 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 0.833      ;
; 0.588 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 0.833      ;
; 0.589 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.833      ;
; 0.590 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 0.835      ;
; 0.591 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.835      ;
; 0.591 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.835      ;
; 0.600 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 0.846      ;
; 0.601 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.845      ;
; 0.615 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 0.860      ;
; 0.616 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.860      ;
; 0.728 ; i2c:maquina|fstate.Oscioso                                                                     ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.972      ;
; 0.868 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 1.113      ;
; 0.872 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.116      ;
; 0.875 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 1.120      ;
; 0.876 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 1.121      ;
; 0.877 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.121      ;
; 0.878 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 1.123      ;
; 0.879 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.123      ;
; 0.879 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.123      ;
; 0.884 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 1.129      ;
; 0.885 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.129      ;
; 0.887 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 1.132      ;
; 0.887 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.131      ;
; 0.888 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 1.133      ;
; 0.888 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.132      ;
; 0.889 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 1.134      ;
; 0.890 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.134      ;
; 0.890 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.134      ;
; 0.895 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 1.140      ;
; 0.896 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.140      ;
; 0.967 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 1.212      ;
; 0.971 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.215      ;
; 0.974 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 1.219      ;
; 0.978 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 1.223      ;
; 0.985 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 1.230      ;
; 0.986 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 1.231      ;
; 0.986 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.230      ;
; 0.987 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.231      ;
; 0.989 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.233      ;
; 0.989 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.233      ;
; 0.994 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 1.239      ;
; 0.995 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.239      ;
; 0.997 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 1.242      ;
; 0.997 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.241      ;
; 0.998 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.242      ;
; 1.000 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.244      ;
; 1.005 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 1.250      ;
; 1.006 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.250      ;
; 1.077 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 1.322      ;
; 1.088 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 1.333      ;
; 1.096 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.340      ;
; 1.097 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.341      ;
; 1.099 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.343      ;
; 1.104 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 1.349      ;
; 1.105 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.349      ;
; 1.107 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.351      ;
; 1.115 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 1.360      ;
; 1.116 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.360      ;
; 1.206 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.450      ;
; 1.215 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.459      ;
; 1.575 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 1.820      ;
; 1.575 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 1.820      ;
; 1.575 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 1.820      ;
; 1.605 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.849      ;
; 1.605 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.849      ;
; 1.605 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.849      ;
; 1.605 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.849      ;
; 1.605 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.849      ;
; 1.605 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.849      ;
; 1.708 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.952      ;
; 1.708 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.952      ;
; 1.718 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.962      ;
; 1.718 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.962      ;
; 1.718 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.962      ;
; 1.718 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.962      ;
; 1.718 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.962      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCL'                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SCL   ; Rise       ; SCL                                                                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; i2c:maquina|fstate.ACK_Estado                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; i2c:maquina|fstate.Guardar_Dato                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; i2c:maquina|fstate.Guardar_dir                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; i2c:maquina|fstate.Oscioso                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; i2c:maquina|fstate.ROW                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; 0.161  ; 0.347        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; i2c:maquina|fstate.Guardar_Dato                                                                ;
; 0.198  ; 0.384        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; i2c:maquina|fstate.Guardar_dir                                                                 ;
; 0.217  ; 0.403        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ;
; 0.217  ; 0.403        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ;
; 0.217  ; 0.403        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ;
; 0.217  ; 0.403        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ;
; 0.217  ; 0.403        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ;
; 0.217  ; 0.403        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ;
; 0.217  ; 0.403        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ;
; 0.217  ; 0.403        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ;
; 0.217  ; 0.403        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; 0.217  ; 0.403        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; 0.217  ; 0.403        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; 0.217  ; 0.403        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; 0.217  ; 0.403        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; 0.217  ; 0.403        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; 0.217  ; 0.403        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; 0.217  ; 0.403        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ;
; 0.239  ; 0.425        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ;
; 0.239  ; 0.425        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ;
; 0.239  ; 0.425        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ;
; 0.239  ; 0.425        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ;
; 0.239  ; 0.425        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ;
; 0.239  ; 0.425        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ;
; 0.239  ; 0.425        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ;
; 0.256  ; 0.442        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; 0.256  ; 0.442        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; 0.256  ; 0.442        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; 0.256  ; 0.442        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; 0.256  ; 0.442        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; 0.256  ; 0.442        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; 0.256  ; 0.442        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; i2c:maquina|fstate.ACK_Estado                                                                  ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; i2c:maquina|fstate.Oscioso                                                                     ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; i2c:maquina|fstate.ROW                                                                         ;
; 0.307  ; 0.307        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; maquina|fstate.Guardar_Dato|clk                                                                ;
; 0.311  ; 0.311        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst10|datac                                                                                   ;
; 0.322  ; 0.322        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst10|combout                                                                                 ;
; 0.335  ; 0.553        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; i2c:maquina|fstate.ACK_Estado                                                                  ;
; 0.335  ; 0.553        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; i2c:maquina|fstate.Oscioso                                                                     ;
; 0.335  ; 0.553        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; i2c:maquina|fstate.ROW                                                                         ;
; 0.339  ; 0.557        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; 0.339  ; 0.557        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; 0.339  ; 0.557        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; 0.339  ; 0.557        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; 0.339  ; 0.557        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; 0.339  ; 0.557        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; 0.339  ; 0.557        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; maquina|fstate.Guardar_dir|clk                                                                 ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst9|datad                                                                                    ;
; 0.356  ; 0.574        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ;
; 0.356  ; 0.574        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ;
; 0.356  ; 0.574        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ;
; 0.356  ; 0.574        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ;
; 0.356  ; 0.574        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ;
; 0.356  ; 0.574        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ;
; 0.356  ; 0.574        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst10~clkctrl|inclk[0]                                                                        ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst10~clkctrl|outclk                                                                          ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; shift8|LPM_SHIFTREG_component|dffs[0]|clk                                                      ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; shift8|LPM_SHIFTREG_component|dffs[1]|clk                                                      ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; shift8|LPM_SHIFTREG_component|dffs[2]|clk                                                      ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; shift8|LPM_SHIFTREG_component|dffs[3]|clk                                                      ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; shift8|LPM_SHIFTREG_component|dffs[4]|clk                                                      ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; SCL        ; 2.524 ; 2.695 ; Rise       ; SCL             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; SCL        ; 0.929 ; 0.709 ; Rise       ; SCL             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; DATO[*]    ; SCL        ; 7.447 ; 7.417 ; Rise       ; SCL             ;
;  DATO[0]   ; SCL        ; 7.447 ; 7.417 ; Rise       ; SCL             ;
;  DATO[1]   ; SCL        ; 7.297 ; 7.261 ; Rise       ; SCL             ;
;  DATO[2]   ; SCL        ; 7.154 ; 7.158 ; Rise       ; SCL             ;
;  DATO[3]   ; SCL        ; 7.351 ; 7.338 ; Rise       ; SCL             ;
;  DATO[4]   ; SCL        ; 7.154 ; 7.160 ; Rise       ; SCL             ;
;  DATO[5]   ; SCL        ; 7.133 ; 7.137 ; Rise       ; SCL             ;
;  DATO[6]   ; SCL        ; 7.436 ; 7.417 ; Rise       ; SCL             ;
;  DATO[7]   ; SCL        ; 7.142 ; 7.146 ; Rise       ; SCL             ;
; SALIDA_ACK ; SCL        ; 6.296 ; 6.231 ; Rise       ; SCL             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; DATO[*]    ; SCL        ; 6.959 ; 6.963 ; Rise       ; SCL             ;
;  DATO[0]   ; SCL        ; 7.261 ; 7.232 ; Rise       ; SCL             ;
;  DATO[1]   ; SCL        ; 7.116 ; 7.082 ; Rise       ; SCL             ;
;  DATO[2]   ; SCL        ; 6.980 ; 6.983 ; Rise       ; SCL             ;
;  DATO[3]   ; SCL        ; 7.165 ; 7.152 ; Rise       ; SCL             ;
;  DATO[4]   ; SCL        ; 6.980 ; 6.986 ; Rise       ; SCL             ;
;  DATO[5]   ; SCL        ; 6.959 ; 6.963 ; Rise       ; SCL             ;
;  DATO[6]   ; SCL        ; 7.251 ; 7.232 ; Rise       ; SCL             ;
;  DATO[7]   ; SCL        ; 6.969 ; 6.972 ; Rise       ; SCL             ;
; SALIDA_ACK ; SCL        ; 6.157 ; 6.095 ; Rise       ; SCL             ;
+------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; SCL        ; 6.138 ; 6.137 ; Rise       ; SCL             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; SCL        ; 5.771 ; 5.771 ; Rise       ; SCL             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; SDA       ; SCL        ; 6.083     ; 6.083     ; Rise       ; SCL             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; SDA       ; SCL        ; 5.719     ; 5.824     ; Rise       ; SCL             ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; SCL   ; -1.871 ; -16.196           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+--------+------------------+
; Clock ; Slack  ; End Point TNS    ;
+-------+--------+------------------+
; SCL   ; -0.021 ; -0.021           ;
+-------+--------+------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; SCL   ; -3.000 ; -40.658                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SCL'                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.871 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Guardar_Dato                                                                ; SCL          ; SCL         ; 1.000        ; -1.461     ; 1.397      ;
; -1.823 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Guardar_Dato                                                                ; SCL          ; SCL         ; 1.000        ; -1.461     ; 1.349      ;
; -1.803 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Guardar_Dato                                                                ; SCL          ; SCL         ; 1.000        ; -1.461     ; 1.329      ;
; -1.748 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Guardar_Dato                                                                ; SCL          ; SCL         ; 1.000        ; -1.461     ; 1.274      ;
; -1.725 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Guardar_Dato                                                                ; SCL          ; SCL         ; 1.000        ; -1.461     ; 1.251      ;
; -1.682 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Guardar_Dato                                                                ; SCL          ; SCL         ; 1.000        ; -1.461     ; 1.208      ;
; -1.657 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; i2c:maquina|fstate.Guardar_Dato                                                                ; SCL          ; SCL         ; 1.000        ; -1.461     ; 1.183      ;
; -1.650 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Guardar_dir                                                                 ; SCL          ; SCL         ; 1.000        ; -1.309     ; 1.328      ;
; -1.629 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Guardar_dir                                                                 ; SCL          ; SCL         ; 1.000        ; -1.309     ; 1.307      ;
; -1.612 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Guardar_Dato                                                                ; SCL          ; SCL         ; 1.000        ; -1.461     ; 1.138      ;
; -1.593 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -0.774     ; 1.806      ;
; -1.584 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Guardar_dir                                                                 ; SCL          ; SCL         ; 1.000        ; -1.309     ; 1.262      ;
; -1.554 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Guardar_dir                                                                 ; SCL          ; SCL         ; 1.000        ; -1.309     ; 1.232      ;
; -1.545 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -0.774     ; 1.758      ;
; -1.525 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -0.774     ; 1.738      ;
; -1.523 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Guardar_dir                                                                 ; SCL          ; SCL         ; 1.000        ; -1.309     ; 1.201      ;
; -1.486 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Guardar_dir                                                                 ; SCL          ; SCL         ; 1.000        ; -1.309     ; 1.164      ;
; -1.470 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -0.774     ; 1.683      ;
; -1.447 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -0.774     ; 1.660      ;
; -1.418 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Guardar_dir                                                                 ; SCL          ; SCL         ; 1.000        ; -1.309     ; 1.096      ;
; -1.404 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -0.774     ; 1.617      ;
; -1.379 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -0.774     ; 1.592      ;
; -1.357 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.ROW                                                                         ; SCL          ; SCL         ; 1.000        ; -0.515     ; 1.829      ;
; -1.334 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -0.774     ; 1.547      ;
; -1.329 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -0.515     ; 1.801      ;
; -1.317 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.ROW                                                                         ; SCL          ; SCL         ; 1.000        ; -0.515     ; 1.789      ;
; -1.291 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.ROW                                                                         ; SCL          ; SCL         ; 1.000        ; -0.515     ; 1.763      ;
; -1.289 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -0.515     ; 1.761      ;
; -1.263 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -0.515     ; 1.735      ;
; -1.244 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.ROW                                                                         ; SCL          ; SCL         ; 1.000        ; -0.515     ; 1.716      ;
; -1.230 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.ROW                                                                         ; SCL          ; SCL         ; 1.000        ; -0.515     ; 1.702      ;
; -1.216 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -0.515     ; 1.688      ;
; -1.202 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -0.515     ; 1.674      ;
; -1.177 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.ROW                                                                         ; SCL          ; SCL         ; 1.000        ; -0.515     ; 1.649      ;
; -1.149 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -0.515     ; 1.621      ;
; -1.107 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.ROW                                                                         ; SCL          ; SCL         ; 1.000        ; -0.515     ; 1.579      ;
; -1.079 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -0.515     ; 1.551      ;
; -0.681 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.626      ;
; -0.681 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.626      ;
; -0.681 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.626      ;
; -0.681 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.626      ;
; -0.681 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.626      ;
; -0.681 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.626      ;
; -0.681 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.626      ;
; -0.681 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.626      ;
; -0.646 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; i2c:maquina|fstate.ROW                                                                         ; SCL          ; SCL         ; 1.000        ; -0.703     ; 0.930      ;
; -0.644 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -0.703     ; 0.928      ;
; -0.644 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; i2c:maquina|fstate.ROW                                                                         ; SCL          ; SCL         ; 1.000        ; -0.703     ; 0.928      ;
; -0.642 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 1.000        ; -0.703     ; 0.926      ;
; -0.633 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.578      ;
; -0.633 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.578      ;
; -0.633 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.578      ;
; -0.633 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.578      ;
; -0.633 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.578      ;
; -0.633 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.578      ;
; -0.633 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.578      ;
; -0.633 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.578      ;
; -0.613 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.558      ;
; -0.613 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.558      ;
; -0.613 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.558      ;
; -0.613 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.558      ;
; -0.613 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.558      ;
; -0.613 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.558      ;
; -0.613 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.558      ;
; -0.613 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.558      ;
; -0.611 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.043     ; 1.555      ;
; -0.611 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.043     ; 1.555      ;
; -0.611 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.043     ; 1.555      ;
; -0.611 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.043     ; 1.555      ;
; -0.611 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 1.000        ; -0.043     ; 1.555      ;
; -0.611 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 1.000        ; -0.043     ; 1.555      ;
; -0.611 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 1.000        ; -0.043     ; 1.555      ;
; -0.590 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.043     ; 1.534      ;
; -0.590 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.043     ; 1.534      ;
; -0.590 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.043     ; 1.534      ;
; -0.590 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.043     ; 1.534      ;
; -0.590 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 1.000        ; -0.043     ; 1.534      ;
; -0.590 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 1.000        ; -0.043     ; 1.534      ;
; -0.590 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 1.000        ; -0.043     ; 1.534      ;
; -0.558 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.503      ;
; -0.558 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.503      ;
; -0.558 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.503      ;
; -0.558 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.503      ;
; -0.558 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.503      ;
; -0.558 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.503      ;
; -0.558 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.503      ;
; -0.558 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.503      ;
; -0.545 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.043     ; 1.489      ;
; -0.545 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.043     ; 1.489      ;
; -0.545 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.043     ; 1.489      ;
; -0.545 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.043     ; 1.489      ;
; -0.545 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 1.000        ; -0.043     ; 1.489      ;
; -0.545 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 1.000        ; -0.043     ; 1.489      ;
; -0.545 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 1.000        ; -0.043     ; 1.489      ;
; -0.535 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.480      ;
; -0.535 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.480      ;
; -0.535 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.480      ;
; -0.535 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.480      ;
; -0.535 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.480      ;
; -0.535 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.480      ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SCL'                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.021 ; i2c:maquina|fstate.Guardar_dir                                                                 ; i2c:maquina|fstate.ROW                                                                         ; SCL          ; SCL         ; 0.000        ; 0.856      ; 0.919      ;
; 0.006  ; i2c:maquina|fstate.Guardar_dir                                                                 ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 0.000        ; 0.856      ; 0.946      ;
; 0.110  ; i2c:maquina|fstate.Guardar_Dato                                                                ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 0.000        ; 0.749      ; 0.943      ;
; 0.185  ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; SCL          ; SCL         ; 0.000        ; 0.049      ; 0.318      ;
; 0.185  ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; SCL          ; SCL         ; 0.000        ; 0.049      ; 0.318      ;
; 0.185  ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; SCL          ; SCL         ; 0.000        ; 0.049      ; 0.318      ;
; 0.188  ; i2c:maquina|fstate.ROW                                                                         ; i2c:maquina|fstate.ACK_Estado                                                                  ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.314      ;
; 0.198  ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.324      ;
; 0.199  ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.325      ;
; 0.199  ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.325      ;
; 0.199  ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.325      ;
; 0.199  ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.325      ;
; 0.200  ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.326      ;
; 0.201  ; i2c:maquina|fstate.Guardar_Dato                                                                ; i2c:maquina|fstate.Guardar_Dato                                                                ; SCL          ; SCL         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; i2c:maquina|fstate.Guardar_dir                                                                 ; i2c:maquina|fstate.Guardar_dir                                                                 ; SCL          ; SCL         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.327      ;
; 0.258  ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; SCL          ; SCL         ; 0.000        ; 0.049      ; 0.391      ;
; 0.258  ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; SCL          ; SCL         ; 0.000        ; 0.049      ; 0.391      ;
; 0.259  ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; SCL          ; SCL         ; 0.000        ; 0.049      ; 0.392      ;
; 0.290  ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.417      ;
; 0.291  ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.418      ;
; 0.291  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.417      ;
; 0.292  ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.419      ;
; 0.292  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.418      ;
; 0.293  ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.420      ;
; 0.293  ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.420      ;
; 0.293  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.419      ;
; 0.293  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.419      ;
; 0.294  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.420      ;
; 0.299  ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.426      ;
; 0.299  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.425      ;
; 0.300  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.426      ;
; 0.307  ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.434      ;
; 0.308  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.434      ;
; 0.375  ; i2c:maquina|fstate.Oscioso                                                                     ; i2c:maquina|fstate.Oscioso                                                                     ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.501      ;
; 0.439  ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.566      ;
; 0.440  ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.567      ;
; 0.441  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.567      ;
; 0.448  ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.575      ;
; 0.448  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.574      ;
; 0.449  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.575      ;
; 0.451  ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.578      ;
; 0.451  ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.578      ;
; 0.451  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.577      ;
; 0.451  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.577      ;
; 0.452  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.578      ;
; 0.454  ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.581      ;
; 0.454  ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.581      ;
; 0.454  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.580      ;
; 0.455  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.581      ;
; 0.456  ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.583      ;
; 0.457  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.583      ;
; 0.459  ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.586      ;
; 0.460  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.586      ;
; 0.502  ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.629      ;
; 0.503  ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.630      ;
; 0.504  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.630      ;
; 0.505  ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.632      ;
; 0.506  ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.633      ;
; 0.511  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.637      ;
; 0.512  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.638      ;
; 0.514  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.640      ;
; 0.515  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.641      ;
; 0.517  ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.644      ;
; 0.517  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.643      ;
; 0.518  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.644      ;
; 0.520  ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.647      ;
; 0.520  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.646      ;
; 0.522  ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.649      ;
; 0.523  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.649      ;
; 0.525  ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.652      ;
; 0.526  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.652      ;
; 0.568  ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.695      ;
; 0.571  ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.698      ;
; 0.577  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.703      ;
; 0.578  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.704      ;
; 0.580  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.706      ;
; 0.583  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.709      ;
; 0.588  ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.715      ;
; 0.589  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.715      ;
; 0.591  ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.718      ;
; 0.592  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.718      ;
; 0.643  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.769      ;
; 0.655  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.781      ;
; 0.778  ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.905      ;
; 0.778  ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.905      ;
; 0.778  ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.905      ;
; 0.812  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.938      ;
; 0.812  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.938      ;
; 0.812  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.938      ;
; 0.812  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.938      ;
; 0.812  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.938      ;
; 0.812  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.938      ;
; 0.863  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.989      ;
; 0.863  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.989      ;
; 0.863  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.989      ;
; 0.863  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.989      ;
; 0.863  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.989      ;
; 0.863  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.989      ;
; 0.863  ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.989      ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCL'                                                                                                                                ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                         ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; SCL   ; Rise       ; SCL                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; i2c:maquina|fstate.ACK_Estado                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; i2c:maquina|fstate.Guardar_Dato                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; i2c:maquina|fstate.Guardar_dir                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; i2c:maquina|fstate.Oscioso                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; i2c:maquina|fstate.ROW                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; -0.080 ; 0.104        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ;
; -0.080 ; 0.104        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ;
; -0.080 ; 0.104        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ;
; -0.080 ; 0.104        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ;
; -0.080 ; 0.104        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ;
; -0.080 ; 0.104        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ;
; -0.080 ; 0.104        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ;
; -0.080 ; 0.104        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ;
; -0.079 ; 0.105        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; -0.079 ; 0.105        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; -0.079 ; 0.105        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; -0.079 ; 0.105        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; -0.079 ; 0.105        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; -0.079 ; 0.105        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; -0.079 ; 0.105        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; -0.079 ; 0.105        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; i2c:maquina|fstate.ACK_Estado                                                                  ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; i2c:maquina|fstate.Oscioso                                                                     ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; i2c:maquina|fstate.ROW                                                                         ;
; -0.054 ; 0.130        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; i2c:maquina|fstate.Guardar_dir                                                                 ;
; -0.048 ; 0.136        ; 0.184          ; Low Pulse Width ; SCL   ; Rise       ; i2c:maquina|fstate.Guardar_Dato                                                                ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width ; SCL   ; Rise       ; shift7|LPM_SHIFTREG_component|dffs[0]|clk                                                      ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width ; SCL   ; Rise       ; shift7|LPM_SHIFTREG_component|dffs[1]|clk                                                      ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width ; SCL   ; Rise       ; shift7|LPM_SHIFTREG_component|dffs[2]|clk                                                      ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width ; SCL   ; Rise       ; shift7|LPM_SHIFTREG_component|dffs[3]|clk                                                      ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width ; SCL   ; Rise       ; shift7|LPM_SHIFTREG_component|dffs[4]|clk                                                      ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width ; SCL   ; Rise       ; shift7|LPM_SHIFTREG_component|dffs[5]|clk                                                      ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width ; SCL   ; Rise       ; shift7|LPM_SHIFTREG_component|dffs[6]|clk                                                      ;
; 0.099  ; 0.099        ; 0.000          ; Low Pulse Width ; SCL   ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.099  ; 0.099        ; 0.000          ; Low Pulse Width ; SCL   ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.099  ; 0.099        ; 0.000          ; Low Pulse Width ; SCL   ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.099  ; 0.099        ; 0.000          ; Low Pulse Width ; SCL   ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.099  ; 0.099        ; 0.000          ; Low Pulse Width ; SCL   ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.099  ; 0.099        ; 0.000          ; Low Pulse Width ; SCL   ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.099  ; 0.099        ; 0.000          ; Low Pulse Width ; SCL   ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.099  ; 0.099        ; 0.000          ; Low Pulse Width ; SCL   ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.099  ; 0.099        ; 0.000          ; Low Pulse Width ; SCL   ; Rise       ; shift8|LPM_SHIFTREG_component|dffs[0]|clk                                                      ;
; 0.099  ; 0.099        ; 0.000          ; Low Pulse Width ; SCL   ; Rise       ; shift8|LPM_SHIFTREG_component|dffs[1]|clk                                                      ;
; 0.099  ; 0.099        ; 0.000          ; Low Pulse Width ; SCL   ; Rise       ; shift8|LPM_SHIFTREG_component|dffs[2]|clk                                                      ;
; 0.099  ; 0.099        ; 0.000          ; Low Pulse Width ; SCL   ; Rise       ; shift8|LPM_SHIFTREG_component|dffs[3]|clk                                                      ;
; 0.099  ; 0.099        ; 0.000          ; Low Pulse Width ; SCL   ; Rise       ; shift8|LPM_SHIFTREG_component|dffs[4]|clk                                                      ;
; 0.099  ; 0.099        ; 0.000          ; Low Pulse Width ; SCL   ; Rise       ; shift8|LPM_SHIFTREG_component|dffs[5]|clk                                                      ;
; 0.099  ; 0.099        ; 0.000          ; Low Pulse Width ; SCL   ; Rise       ; shift8|LPM_SHIFTREG_component|dffs[6]|clk                                                      ;
; 0.099  ; 0.099        ; 0.000          ; Low Pulse Width ; SCL   ; Rise       ; shift8|LPM_SHIFTREG_component|dffs[7]|clk                                                      ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width ; SCL   ; Rise       ; con7|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width ; SCL   ; Rise       ; con7|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width ; SCL   ; Rise       ; con7|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width ; SCL   ; Rise       ; con7|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width ; SCL   ; Rise       ; con7|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width ; SCL   ; Rise       ; con7|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; SCL        ; 1.453 ; 2.003 ; Rise       ; SCL             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Hold Times                                                             ;
+-----------+------------+-------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+--------+------------+-----------------+
; SDA       ; SCL        ; 0.506 ; -0.048 ; Rise       ; SCL             ;
+-----------+------------+-------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; DATO[*]    ; SCL        ; 4.168 ; 4.252 ; Rise       ; SCL             ;
;  DATO[0]   ; SCL        ; 4.168 ; 4.251 ; Rise       ; SCL             ;
;  DATO[1]   ; SCL        ; 4.065 ; 4.142 ; Rise       ; SCL             ;
;  DATO[2]   ; SCL        ; 4.018 ; 4.088 ; Rise       ; SCL             ;
;  DATO[3]   ; SCL        ; 4.111 ; 4.182 ; Rise       ; SCL             ;
;  DATO[4]   ; SCL        ; 4.018 ; 4.090 ; Rise       ; SCL             ;
;  DATO[5]   ; SCL        ; 3.997 ; 4.068 ; Rise       ; SCL             ;
;  DATO[6]   ; SCL        ; 4.164 ; 4.252 ; Rise       ; SCL             ;
;  DATO[7]   ; SCL        ; 4.015 ; 4.087 ; Rise       ; SCL             ;
; SALIDA_ACK ; SCL        ; 3.548 ; 3.655 ; Rise       ; SCL             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; DATO[*]    ; SCL        ; 3.898 ; 3.967 ; Rise       ; SCL             ;
;  DATO[0]   ; SCL        ; 4.063 ; 4.144 ; Rise       ; SCL             ;
;  DATO[1]   ; SCL        ; 3.964 ; 4.038 ; Rise       ; SCL             ;
;  DATO[2]   ; SCL        ; 3.918 ; 3.988 ; Rise       ; SCL             ;
;  DATO[3]   ; SCL        ; 4.005 ; 4.073 ; Rise       ; SCL             ;
;  DATO[4]   ; SCL        ; 3.919 ; 3.989 ; Rise       ; SCL             ;
;  DATO[5]   ; SCL        ; 3.898 ; 3.967 ; Rise       ; SCL             ;
;  DATO[6]   ; SCL        ; 4.058 ; 4.145 ; Rise       ; SCL             ;
;  DATO[7]   ; SCL        ; 3.916 ; 3.987 ; Rise       ; SCL             ;
; SALIDA_ACK ; SCL        ; 3.468 ; 3.572 ; Rise       ; SCL             ;
+------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; SCL        ; 4.366 ; 4.362 ; Rise       ; SCL             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; SCL        ; 3.443 ; 3.443 ; Rise       ; SCL             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; SDA       ; SCL        ; 4.440     ; 4.440     ; Rise       ; SCL             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; SDA       ; SCL        ; 3.514     ; 3.572     ; Rise       ; SCL             ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+---------+--------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack ; -4.671  ; -0.021 ; N/A      ; N/A     ; -3.000              ;
;  SCL             ; -4.671  ; -0.021 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -53.721 ; -0.021 ; 0.0      ; 0.0     ; -47.975             ;
;  SCL             ; -53.721 ; -0.021 ; N/A      ; N/A     ; -47.975             ;
+------------------+---------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; SCL        ; 2.897 ; 3.170 ; Rise       ; SCL             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; SCL        ; 0.929 ; 0.709 ; Rise       ; SCL             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; DATO[*]    ; SCL        ; 7.911 ; 7.912 ; Rise       ; SCL             ;
;  DATO[0]   ; SCL        ; 7.911 ; 7.912 ; Rise       ; SCL             ;
;  DATO[1]   ; SCL        ; 7.734 ; 7.737 ; Rise       ; SCL             ;
;  DATO[2]   ; SCL        ; 7.594 ; 7.618 ; Rise       ; SCL             ;
;  DATO[3]   ; SCL        ; 7.812 ; 7.825 ; Rise       ; SCL             ;
;  DATO[4]   ; SCL        ; 7.594 ; 7.622 ; Rise       ; SCL             ;
;  DATO[5]   ; SCL        ; 7.572 ; 7.598 ; Rise       ; SCL             ;
;  DATO[6]   ; SCL        ; 7.898 ; 7.911 ; Rise       ; SCL             ;
;  DATO[7]   ; SCL        ; 7.579 ; 7.605 ; Rise       ; SCL             ;
; SALIDA_ACK ; SCL        ; 6.640 ; 6.627 ; Rise       ; SCL             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; DATO[*]    ; SCL        ; 3.898 ; 3.967 ; Rise       ; SCL             ;
;  DATO[0]   ; SCL        ; 4.063 ; 4.144 ; Rise       ; SCL             ;
;  DATO[1]   ; SCL        ; 3.964 ; 4.038 ; Rise       ; SCL             ;
;  DATO[2]   ; SCL        ; 3.918 ; 3.988 ; Rise       ; SCL             ;
;  DATO[3]   ; SCL        ; 4.005 ; 4.073 ; Rise       ; SCL             ;
;  DATO[4]   ; SCL        ; 3.919 ; 3.989 ; Rise       ; SCL             ;
;  DATO[5]   ; SCL        ; 3.898 ; 3.967 ; Rise       ; SCL             ;
;  DATO[6]   ; SCL        ; 4.058 ; 4.145 ; Rise       ; SCL             ;
;  DATO[7]   ; SCL        ; 3.916 ; 3.987 ; Rise       ; SCL             ;
; SALIDA_ACK ; SCL        ; 3.468 ; 3.572 ; Rise       ; SCL             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SALIDA_ACK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATO[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATO[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATO[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATO[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATO[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATO[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATO[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATO[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDA           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SDA                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SCL                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SALIDA_ACK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATO[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATO[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATO[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATO[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATO[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.36 V              ; -0.00376 V          ; 0.11 V                               ; 0.005 V                              ; 4.55e-10 s                  ; 4.36e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.36 V             ; -0.00376 V         ; 0.11 V                              ; 0.005 V                             ; 4.55e-10 s                 ; 4.36e-10 s                 ; Yes                       ; Yes                       ;
; DATO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDA           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-07 V                   ; 2.35 V              ; -0.0133 V           ; 0.084 V                              ; 0.028 V                              ; 4.31e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-07 V                  ; 2.35 V             ; -0.0133 V          ; 0.084 V                             ; 0.028 V                             ; 4.31e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.8e-07 V                    ; 2.35 V              ; -0.00679 V          ; 0.09 V                               ; 0.045 V                              ; 6.2e-10 s                   ; 7.91e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.8e-07 V                   ; 2.35 V             ; -0.00679 V         ; 0.09 V                              ; 0.045 V                             ; 6.2e-10 s                  ; 7.91e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SALIDA_ACK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATO[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATO[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATO[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATO[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATO[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; DATO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; SDA           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0121 V           ; 0.274 V                              ; 0.034 V                              ; 3.18e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0121 V          ; 0.274 V                             ; 0.034 V                             ; 3.18e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; SCL        ; SCL      ; 400      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; SCL        ; SCL      ; 400      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Oct 31 12:27:55 2025
Info: Command: quartus_sta i2c -c i2c
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'i2c.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name SCL SCL
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.671
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.671       -53.721 SCL 
Info (332146): Worst-case hold slack is 0.370
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.370         0.000 SCL 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -47.975 SCL 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.083
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.083       -46.378 SCL 
Info (332146): Worst-case hold slack is 0.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.380         0.000 SCL 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -47.975 SCL 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.871
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.871       -16.196 SCL 
Info (332146): Worst-case hold slack is -0.021
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.021        -0.021 SCL 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -40.658 SCL 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4648 megabytes
    Info: Processing ended: Fri Oct 31 12:27:57 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


