$date
	Mon Nov 28 17:41:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_turing $end
$var wire 19 ! seq [18:0] $end
$var wire 4 " c [3:0] $end
$var reg 3 # a [2:0] $end
$var reg 3 $ b [2:0] $end
$var reg 1 % clk $end
$var reg 1 & rst $end
$scope module u_turing $end
$var wire 3 ' a [2:0] $end
$var wire 3 ( b [2:0] $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var wire 8 ) db [7:0] $end
$var wire 8 * da [7:0] $end
$var reg 4 + c [3:0] $end
$var reg 19 , seq [18:0] $end
$var reg 3 - state [2:0] $end
$var integer 32 . k [31:0] $end
$scope module U1 $end
$var wire 3 / a [2:0] $end
$var reg 8 0 band [7:0] $end
$upscope $end
$scope module U2 $end
$var wire 3 1 b [2:0] $end
$var reg 8 2 band [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111100 2
b101 1
b111111 0
b101 /
b1000 .
b1 -
b0xxxxxxxx0xxxxxxxx0 ,
bx +
b111111 *
b11111100 )
b101 (
b101 '
0&
0%
b101 $
b101 #
bx "
b0xxxxxxxx0xxxxxxxx0 !
$end
#5000
b1111110111111000 !
b1111110111111000 ,
b11 .
1%
#10000
0%
#15000
1%
#20000
0%
1&
#25000
b1111110111110000 !
b1111110111110000 ,
b0 -
1%
#30000
0%
#35000
b100 .
b11 -
1%
#40000
0%
#45000
b101 .
1%
#50000
0%
#55000
b110 .
1%
#60000
0%
#65000
b111 .
1%
#70000
0%
#75000
b1000 .
1%
#80000
0%
#85000
b1001 .
1%
#90000
0%
#95000
b10 -
1%
#100000
0%
#105000
b1111111111110000 !
b1111111111110000 ,
b101 -
1%
#110000
0%
#115000
b1010 .
1%
#120000
0%
#125000
b1011 .
1%
#130000
0%
#135000
b1100 .
1%
#140000
0%
#145000
b1101 .
1%
#150000
0%
#155000
b1110 .
1%
#160000
0%
#165000
b1111 .
1%
#170000
0%
#175000
b10000 .
1%
#180000
0%
#185000
b100 -
1%
#190000
0%
#195000
b111 -
b1111 .
1%
#200000
0%
