
*** Running vivado
    with args -log CheminDeDonnees.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CheminDeDonnees.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source CheminDeDonnees.tcl -notrace
Command: synth_design -top CheminDeDonnees -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9336 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1255.273 ; gain = 83.828 ; free physical = 11464 ; free virtual = 22589
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CheminDeDonnees' [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'CheminDeDonnees' (1#1) [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd:45]
WARNING: [Synth 8-3330] design CheminDeDonnees has an empty top module
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port S_W
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port RST
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port CLK
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port C[7]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port C[6]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port C[5]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port C[4]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port C[3]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port C[2]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port C[1]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port C[0]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port OP[7]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port OP[6]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port OP[5]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port OP[4]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port OP[3]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port OP[2]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port OP[1]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port OP[0]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port B[7]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port B[6]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port B[5]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port B[4]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port B[3]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port B[2]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port B[1]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port B[0]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port A[7]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port A[6]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port A[5]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port A[4]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port A[3]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port A[2]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port A[1]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port A[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1299.898 ; gain = 128.453 ; free physical = 11477 ; free virtual = 22602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1299.898 ; gain = 128.453 ; free physical = 11476 ; free virtual = 22600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1307.902 ; gain = 136.457 ; free physical = 11474 ; free virtual = 22599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1315.910 ; gain = 144.465 ; free physical = 11474 ; free virtual = 22599
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design CheminDeDonnees has an empty top module
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port S_W
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port RST
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port CLK
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port C[7]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port C[6]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port C[5]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port C[4]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port C[3]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port C[2]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port C[1]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port C[0]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port OP[7]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port OP[6]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port OP[5]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port OP[4]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port OP[3]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port OP[2]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port OP[1]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port OP[0]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port B[7]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port B[6]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port B[5]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port B[4]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port B[3]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port B[2]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port B[1]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port B[0]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port A[7]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port A[6]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port A[5]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port A[4]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port A[3]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port A[2]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port A[1]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port A[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1396.980 ; gain = 225.535 ; free physical = 11338 ; free virtual = 22464
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1396.980 ; gain = 225.535 ; free physical = 11337 ; free virtual = 22463
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1396.980 ; gain = 225.535 ; free physical = 11337 ; free virtual = 22463
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1396.980 ; gain = 225.535 ; free physical = 11337 ; free virtual = 22462
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1396.980 ; gain = 225.535 ; free physical = 11337 ; free virtual = 22462
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1396.980 ; gain = 225.535 ; free physical = 11337 ; free virtual = 22462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1396.980 ; gain = 225.535 ; free physical = 11337 ; free virtual = 22462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1396.980 ; gain = 225.535 ; free physical = 11337 ; free virtual = 22462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1396.980 ; gain = 225.535 ; free physical = 11337 ; free virtual = 22462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1396.980 ; gain = 225.535 ; free physical = 11337 ; free virtual = 22462
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 72 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1396.980 ; gain = 225.535 ; free physical = 11337 ; free virtual = 22462
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1396.988 ; gain = 225.535 ; free physical = 11346 ; free virtual = 22472
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1489.051 ; gain = 329.230 ; free physical = 11300 ; free virtual = 22426
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.runs/synth_1/CheminDeDonnees.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CheminDeDonnees_utilization_synth.rpt -pb CheminDeDonnees_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1513.062 ; gain = 0.000 ; free physical = 11300 ; free virtual = 22426
INFO: [Common 17-206] Exiting Vivado at Mon May 23 10:13:21 2022...
