# generated on Thu Dec  9 15:10:13
# Top Cell: EMC08

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.374  | -0.374  |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -0.448  | -0.448  |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    2    |    2    |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|  1430   |  1430   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+----------------------+---------+
|                |        Real          |  Total  |
|    DRVs        +---------+------------+---------|
|                |    Nr   | Worst Vio  |    Nr   |
+----------------+---------+------------+---------+
|   max_cap      |    2    |   -0.001   |    2    |
|   max_tran     |    0    |   0.000    |    0    |
|   max_fanout   |    0    |     0      |    0    |
+----------------+---------+------------+---------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
