// Seed: 2681868702
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2
);
  assign id_2 = id_1;
endmodule
