1. Which contributes to the wiring capacitance?
a) fringing fields
b) interlayer capacitance
c) peripheral capacitance
d) all of the mentioned
d
2. What does the value d in fringing field capacitance measures?
a) thickness of wire
b) length of the wire
c) wire to substrate separation
d) wire to wire separation
c
3. Total wire capacitance is equal to ___________
a) area capacitance
b) fringing field capacitance
c) area capacitance + fringing field capacitance
d) peripheral capacitance
c
4. Interlayer capacitance occurs due to ___________
a) separation between plates
b) electric field between plates
c) charges between plates
d) parallel plate effect
d
5. Which capacitance must be higher?
a) metal to polysilicon capacitance
b) metal to substrate capacitance
c) metal to metal capacitance
d) diffusion capacitance
a
6. Peripheral capacitance is given in _________ eper unit length.
a) nano farad
b) pico farad
c) micro farad
d) farad
b
7. For greater relative value of peripheral capacitance ___________ should be small.
a) source area
b) drain area
c) source & drain area
d) none of the mentioned
c
8. Diffusion capacitance is equal to ___________
a) area capacitance
b) peripheral capacitance
c) fringing field capacitance
d) area capacitance + peripheral capacitance
d
9. Polysilicon is suitable for ___________
a) small distance
b) large distance
c) all of the mentioned’
d) none of the mentioned
a
10. Which has a high voltage drop?
a) metal layer
b) polysilicon layer
c) diffusion layer
d) silicide layer
b
11. Which layer has high capacitance value?
a) metal
b) diffusion
c) silicide
d) polysilicon
b
12. Which layer has high resistance value?
a) polysilicon
b) silicide
c) diffusion
d) metal
a
13. While measuring the output load capacitance Cgs, n and Cgs, p is not considered. Why?
a) Because Cgs, n and Cgs, p are the capacitances at the input nodes
b) Because Cgs, n and Cgs, p does not exist during the operation of CMOS inverter
c) Because Cgs, n and Cgs, p are storing opposite charges and cancel out each other during the calculation of load capacitance
d) None of the mentioned
a
14. During the calculation of load capacitance of a 1st stage CMOS inverter, the input node capacitances, Cgs, n and Cgs, p of the 2nd stage CMOS inverter is also considered.
a) True
b) False
b
Sanfoundry Global Education & Learning Series – VLSI.
To practice all areas of VLSI, here is complete set of 1000+ Multiple Choice Questions and Answers.
Participate in the Sanfoundry Certification contest to get free Certificate of Merit. Join our social networks below and stay updated with latest contests, videos, internships and jobs!
Telegram | Youtube | LinkedIn | Instagram | Facebook | Twitter | Pinterest
Youtube | LinkedIn | Instagram | Facebook | Twitter | Pinterest
« Prev - VLSI Questions and Answers – Propagation Delays» Next - VLSI Questions and Answers – Sheet Resistance of MOS Transistors and Inverters 
