--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/CMC/tools/xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 5 -n 3 -fastpaths -xml Cache.twx Cache.ncd -o Cache.twr Cache.pcf

Design file:              Cache.ncd
Physical constraint file: Cache.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
CPU_WR_RD    |    1.252(R)|    0.205(R)|Clk_BUFGP         |   0.000|
CS           |    1.563(R)|    0.631(R)|Clk_BUFGP         |   0.000|
SDRAM_Dout<0>|    0.869(R)|    0.434(R)|Clk_BUFGP         |   0.000|
SDRAM_Dout<1>|    0.130(R)|    1.025(R)|Clk_BUFGP         |   0.000|
SDRAM_Dout<2>|    0.171(R)|    0.991(R)|Clk_BUFGP         |   0.000|
SDRAM_Dout<3>|    0.395(R)|    0.812(R)|Clk_BUFGP         |   0.000|
SDRAM_Dout<4>|    0.874(R)|    0.428(R)|Clk_BUFGP         |   0.000|
SDRAM_Dout<5>|    0.162(R)|    0.997(R)|Clk_BUFGP         |   0.000|
SDRAM_Dout<6>|    0.386(R)|    0.818(R)|Clk_BUFGP         |   0.000|
SDRAM_Dout<7>|   -0.176(R)|    1.268(R)|Clk_BUFGP         |   0.000|
-------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
CPU_Din<0>  |    6.713(R)|Clk_BUFGP         |   0.000|
CPU_Din<1>  |    7.547(R)|Clk_BUFGP         |   0.000|
CPU_Din<2>  |    7.254(R)|Clk_BUFGP         |   0.000|
CPU_Din<3>  |    7.476(R)|Clk_BUFGP         |   0.000|
CPU_Din<4>  |    7.456(R)|Clk_BUFGP         |   0.000|
CPU_Din<5>  |    7.171(R)|Clk_BUFGP         |   0.000|
CPU_Din<6>  |    7.441(R)|Clk_BUFGP         |   0.000|
CPU_Din<7>  |    6.997(R)|Clk_BUFGP         |   0.000|
SDRAM_Din<0>|    7.221(R)|Clk_BUFGP         |   0.000|
SDRAM_Din<1>|    6.954(R)|Clk_BUFGP         |   0.000|
SDRAM_Din<2>|    6.999(R)|Clk_BUFGP         |   0.000|
SDRAM_Din<3>|    6.714(R)|Clk_BUFGP         |   0.000|
SDRAM_Din<4>|    6.518(R)|Clk_BUFGP         |   0.000|
SDRAM_Din<5>|    6.714(R)|Clk_BUFGP         |   0.000|
SDRAM_Din<6>|    6.707(R)|Clk_BUFGP         |   0.000|
SDRAM_Din<7>|    6.943(R)|Clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    3.637|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov  6 12:43:00 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 373 MB



