/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [10:0] _02_;
  reg [4:0] _03_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [3:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  reg [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [8:0] celloutsig_0_26z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire [17:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire [8:0] celloutsig_1_16z;
  wire [9:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = !(celloutsig_1_12z ? celloutsig_1_8z : celloutsig_1_4z[1]);
  assign celloutsig_0_1z = !(celloutsig_0_0z[3] ? celloutsig_0_0z[2] : celloutsig_0_0z[2]);
  assign celloutsig_0_35z = ~((celloutsig_0_17z[1] | celloutsig_0_20z) & _00_);
  assign celloutsig_0_12z = ~((celloutsig_0_0z[0] | celloutsig_0_4z) & (celloutsig_0_1z | _01_));
  assign celloutsig_0_5z = ~(celloutsig_0_0z[1] ^ celloutsig_0_3z);
  reg [10:0] _09_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _09_ <= 11'h000;
    else _09_ <= { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z };
  assign { _02_[10:6], _01_, _02_[4], _00_, _02_[2:0] } = _09_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _03_ <= 5'h00;
    else _03_ <= { celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_1_4z = { celloutsig_1_2z[2:1], celloutsig_1_3z } & { celloutsig_1_2z[0], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_6z = { in_data[138:127], celloutsig_1_1z, celloutsig_1_1z } & { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_16z[6:4], celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_8z } / { 1'h1, celloutsig_1_9z[8:0] };
  assign celloutsig_0_2z = { in_data[12:1], celloutsig_0_1z } / { 1'h1, in_data[34:29], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[174:157] == in_data[130:113];
  assign celloutsig_0_15z = { celloutsig_0_2z[12:10], celloutsig_0_10z } == celloutsig_0_2z[8:5];
  assign celloutsig_0_23z = { _02_[8:6], _01_, _02_[4], _00_, _02_[2], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_8z } == { celloutsig_0_2z[6:1], celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_1_8z = { celloutsig_1_4z[2], celloutsig_1_2z } === { celloutsig_1_5z[2:1], celloutsig_1_4z };
  assign celloutsig_0_10z = celloutsig_0_2z[5:0] === in_data[76:71];
  assign celloutsig_0_13z = { celloutsig_0_2z[4:2], celloutsig_0_3z } === { in_data[67], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_16z = { _02_[10:6], _01_, _02_[4], _00_, _02_[2:0], celloutsig_0_12z, celloutsig_0_9z } === { _02_[9:6], _01_, _02_[4], _00_, _02_[2:1], celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_8z = celloutsig_0_7z[17:15] > { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_19z = { in_data[128:125], celloutsig_1_13z } && in_data[135:131];
  assign celloutsig_0_14z = { _02_[8:7], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_13z } || { celloutsig_0_2z[10:2], celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_1_14z = { celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z } < celloutsig_1_6z[12:6];
  assign celloutsig_0_9z = { celloutsig_0_7z[13:12], celloutsig_0_1z } % { 1'h1, _02_[9], celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[13:9] % { 1'h1, in_data[5:2] };
  assign celloutsig_1_2z = in_data[174:171] % { 1'h1, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_51z = { celloutsig_0_7z[11:10], celloutsig_0_9z, celloutsig_0_23z } != { celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_35z };
  assign celloutsig_1_3z = in_data[131:123] != in_data[140:132];
  assign celloutsig_1_7z = in_data[114:110] != { celloutsig_1_6z[4:1], celloutsig_1_3z };
  assign celloutsig_1_12z = celloutsig_1_7z & celloutsig_1_4z[2];
  assign celloutsig_0_3z = ~^ { in_data[52:22], celloutsig_0_2z };
  assign celloutsig_0_52z = ~^ celloutsig_0_26z[6:4];
  assign celloutsig_1_1z = ~^ in_data[130:128];
  assign celloutsig_0_20z = ~^ { celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_0_4z = ^ { celloutsig_0_2z[10:8], celloutsig_0_3z };
  assign celloutsig_1_5z = { in_data[121:119], celloutsig_1_3z } >>> in_data[116:113];
  assign celloutsig_1_9z = { celloutsig_1_6z[5:1], celloutsig_1_8z, celloutsig_1_5z } >>> { celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_15z = celloutsig_1_2z[2:0] >>> { celloutsig_1_5z[3:2], celloutsig_1_0z };
  assign celloutsig_1_16z = { celloutsig_1_4z[2], celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_15z } >>> { celloutsig_1_4z[1:0], celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_26z = { _02_[8:6], _01_, _02_[4], celloutsig_0_23z, celloutsig_0_22z } >>> { in_data[8], celloutsig_0_10z, celloutsig_0_12z, _03_, celloutsig_0_13z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_17z = 4'h0;
    else if (!clkin_data[64]) celloutsig_0_17z = { in_data[41:39], celloutsig_0_14z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_22z = 3'h0;
    else if (!clkin_data[64]) celloutsig_0_22z = celloutsig_0_7z[8:6];
  assign { celloutsig_0_7z[14:13], celloutsig_0_7z[17], celloutsig_0_7z[12], celloutsig_0_7z[16], celloutsig_0_7z[11], celloutsig_0_7z[15], celloutsig_0_7z[10:1] } = { celloutsig_0_5z, celloutsig_0_2z[12:11], celloutsig_0_2z[11:10], celloutsig_0_2z[10:9], celloutsig_0_2z[9:0] } ~^ { in_data[60:59], in_data[63], in_data[58], in_data[62], in_data[57], in_data[61], in_data[56:48], celloutsig_0_3z };
  assign { _02_[5], _02_[3] } = { _01_, _00_ };
  assign celloutsig_0_7z[0] = 1'h1;
  assign { out_data[137:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
