<stg><name>loadDDR_data.22</name>


<trans_list>

<trans id="46" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32">
<![CDATA[
entry:1 %muxLogicCE_to_len_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_len_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
entry:2 %len_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %len

]]></Node>
<StgValue><ssdm name="len_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="32">
<![CDATA[
entry:5 %muxLogicData_to_write_ln0 = muxlogic i32 %len_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:6 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %n_c1, i32 %len_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %icmp_ln58 = icmp_sgt  i32 %len_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="31" op_0_bw="32">
<![CDATA[
entry:10 %trunc_ln58 = trunc i32 %len_read

]]></Node>
<StgValue><ssdm name="trunc_ln58"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:14 %empty = select i1 %icmp_ln58, i31 %trunc_ln58, i31 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64">
<![CDATA[
entry:3 %muxLogicCE_to_mem_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_mem_read"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
entry:4 %mem_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mem

]]></Node>
<StgValue><ssdm name="mem_read"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:11 %trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %mem_read, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="58">
<![CDATA[
entry:12 %sext_ln58 = sext i58 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln58"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
entry:13 %gmem4_addr = getelementptr i512 %gmem4, i64 %sext_ln58

]]></Node>
<StgValue><ssdm name="gmem4_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="31">
<![CDATA[
entry:15 %zext_ln58 = zext i31 %empty

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
entry:16 %empty_243 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem4_addr, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
entry:16 %empty_243 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem4_addr, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="30" st_id="4" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
entry:16 %empty_243 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem4_addr, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="31" st_id="5" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
entry:16 %empty_243 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem4_addr, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="32" st_id="6" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
entry:16 %empty_243 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem4_addr, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="33" st_id="7" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
entry:16 %empty_243 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem4_addr, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="34" st_id="8" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
entry:16 %empty_243 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem4_addr, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="35" st_id="9" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
entry:16 %empty_243 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem4_addr, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="36" st_id="10" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
entry:16 %empty_243 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem4_addr, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="37" st_id="11" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
entry:16 %empty_243 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem4_addr, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="38" st_id="12" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
entry:16 %empty_243 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem4_addr, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="39" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:17 %empty_244 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>

<operation id="40" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="512" op_3_bw="58" op_4_bw="512" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:18 %call_ln58 = call void @loadDDR_data.22_Pipeline_loadDDR_data, i32 %len_read, i512 %gmem4, i58 %trunc_ln, i512 %colScale_fifo

]]></Node>
<StgValue><ssdm name="call_ln58"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="41" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %colScale_fifo, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem4, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_32, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="512" op_3_bw="58" op_4_bw="512" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:18 %call_ln58 = call void @loadDDR_data.22_Pipeline_loadDDR_data, i32 %len_read, i512 %gmem4, i58 %trunc_ln, i512 %colScale_fifo

]]></Node>
<StgValue><ssdm name="call_ln58"/></StgValue>
</operation>

<operation id="45" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0">
<![CDATA[
entry:19 %ret_ln63 = ret

]]></Node>
<StgValue><ssdm name="ret_ln63"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="59" name="gmem4" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem4"/></StgValue>
</port>
<port id="60" name="mem" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mem"/></StgValue>
</port>
<port id="61" name="colScale_fifo" dir="1" iftype="3">
<core>NULL</core><StgValue><ssdm name="colScale_fifo"/></StgValue>
</port>
<port id="62" name="len" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="len"/></StgValue>
</port>
<port id="63" name="n_c1" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="n_c1"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="65" from="_ssdm_op_Read.ap_auto.i32" to="len_read" fromId="64" toId="16">
</dataflow>
<dataflow id="66" from="len" to="len_read" fromId="62" toId="16">
</dataflow>
<dataflow id="67" from="len_read" to="muxLogicData_to_write_ln0" fromId="16" toId="17">
</dataflow>
<dataflow id="69" from="_ssdm_op_Write.ap_fifo.i32P0A" to="write_ln0" fromId="68" toId="18">
</dataflow>
<dataflow id="70" from="n_c1" to="write_ln0" fromId="63" toId="18">
</dataflow>
<dataflow id="71" from="len_read" to="write_ln0" fromId="16" toId="18">
</dataflow>
<dataflow id="72" from="len_read" to="icmp_ln58" fromId="16" toId="19">
</dataflow>
<dataflow id="74" from="StgValue_73" to="icmp_ln58" fromId="73" toId="19">
</dataflow>
<dataflow id="75" from="len_read" to="trunc_ln58" fromId="16" toId="20">
</dataflow>
<dataflow id="76" from="icmp_ln58" to="empty" fromId="19" toId="21">
</dataflow>
<dataflow id="77" from="trunc_ln58" to="empty" fromId="20" toId="21">
</dataflow>
<dataflow id="79" from="StgValue_78" to="empty" fromId="78" toId="21">
</dataflow>
<dataflow id="81" from="_ssdm_op_Read.ap_auto.i64" to="mem_read" fromId="80" toId="23">
</dataflow>
<dataflow id="82" from="mem" to="mem_read" fromId="60" toId="23">
</dataflow>
<dataflow id="84" from="_ssdm_op_PartSelect.i58.i64.i32.i32" to="trunc_ln" fromId="83" toId="24">
</dataflow>
<dataflow id="85" from="mem_read" to="trunc_ln" fromId="23" toId="24">
</dataflow>
<dataflow id="87" from="StgValue_86" to="trunc_ln" fromId="86" toId="24">
</dataflow>
<dataflow id="89" from="StgValue_88" to="trunc_ln" fromId="88" toId="24">
</dataflow>
<dataflow id="90" from="trunc_ln" to="sext_ln58" fromId="24" toId="25">
</dataflow>
<dataflow id="91" from="gmem4" to="gmem4_addr" fromId="59" toId="26">
</dataflow>
<dataflow id="92" from="sext_ln58" to="gmem4_addr" fromId="25" toId="26">
</dataflow>
<dataflow id="93" from="empty" to="zext_ln58" fromId="21" toId="27">
</dataflow>
<dataflow id="95" from="_ssdm_op_ReadReq.m_axi.p1i512" to="empty_243" fromId="94" toId="28">
</dataflow>
<dataflow id="96" from="gmem4_addr" to="empty_243" fromId="26" toId="28">
</dataflow>
<dataflow id="97" from="zext_ln58" to="empty_243" fromId="27" toId="28">
</dataflow>
<dataflow id="98" from="_ssdm_op_ReadReq.m_axi.p1i512" to="empty_243" fromId="94" toId="29">
</dataflow>
<dataflow id="99" from="gmem4_addr" to="empty_243" fromId="26" toId="29">
</dataflow>
<dataflow id="100" from="zext_ln58" to="empty_243" fromId="27" toId="29">
</dataflow>
<dataflow id="101" from="_ssdm_op_ReadReq.m_axi.p1i512" to="empty_243" fromId="94" toId="30">
</dataflow>
<dataflow id="102" from="gmem4_addr" to="empty_243" fromId="26" toId="30">
</dataflow>
<dataflow id="103" from="zext_ln58" to="empty_243" fromId="27" toId="30">
</dataflow>
<dataflow id="104" from="_ssdm_op_ReadReq.m_axi.p1i512" to="empty_243" fromId="94" toId="31">
</dataflow>
<dataflow id="105" from="gmem4_addr" to="empty_243" fromId="26" toId="31">
</dataflow>
<dataflow id="106" from="zext_ln58" to="empty_243" fromId="27" toId="31">
</dataflow>
<dataflow id="107" from="_ssdm_op_ReadReq.m_axi.p1i512" to="empty_243" fromId="94" toId="32">
</dataflow>
<dataflow id="108" from="gmem4_addr" to="empty_243" fromId="26" toId="32">
</dataflow>
<dataflow id="109" from="zext_ln58" to="empty_243" fromId="27" toId="32">
</dataflow>
<dataflow id="110" from="_ssdm_op_ReadReq.m_axi.p1i512" to="empty_243" fromId="94" toId="33">
</dataflow>
<dataflow id="111" from="gmem4_addr" to="empty_243" fromId="26" toId="33">
</dataflow>
<dataflow id="112" from="zext_ln58" to="empty_243" fromId="27" toId="33">
</dataflow>
<dataflow id="113" from="_ssdm_op_ReadReq.m_axi.p1i512" to="empty_243" fromId="94" toId="34">
</dataflow>
<dataflow id="114" from="gmem4_addr" to="empty_243" fromId="26" toId="34">
</dataflow>
<dataflow id="115" from="zext_ln58" to="empty_243" fromId="27" toId="34">
</dataflow>
<dataflow id="116" from="_ssdm_op_ReadReq.m_axi.p1i512" to="empty_243" fromId="94" toId="35">
</dataflow>
<dataflow id="117" from="gmem4_addr" to="empty_243" fromId="26" toId="35">
</dataflow>
<dataflow id="118" from="zext_ln58" to="empty_243" fromId="27" toId="35">
</dataflow>
<dataflow id="119" from="_ssdm_op_ReadReq.m_axi.p1i512" to="empty_243" fromId="94" toId="36">
</dataflow>
<dataflow id="120" from="gmem4_addr" to="empty_243" fromId="26" toId="36">
</dataflow>
<dataflow id="121" from="zext_ln58" to="empty_243" fromId="27" toId="36">
</dataflow>
<dataflow id="122" from="_ssdm_op_ReadReq.m_axi.p1i512" to="empty_243" fromId="94" toId="37">
</dataflow>
<dataflow id="123" from="gmem4_addr" to="empty_243" fromId="26" toId="37">
</dataflow>
<dataflow id="124" from="zext_ln58" to="empty_243" fromId="27" toId="37">
</dataflow>
<dataflow id="125" from="_ssdm_op_ReadReq.m_axi.p1i512" to="empty_243" fromId="94" toId="38">
</dataflow>
<dataflow id="126" from="gmem4_addr" to="empty_243" fromId="26" toId="38">
</dataflow>
<dataflow id="127" from="zext_ln58" to="empty_243" fromId="27" toId="38">
</dataflow>
<dataflow id="129" from="_ssdm_op_Wait" to="empty_244" fromId="128" toId="39">
</dataflow>
<dataflow id="131" from="loadDDR_data.22_Pipeline_loadDDR_data" to="call_ln58" fromId="130" toId="40">
</dataflow>
<dataflow id="132" from="len_read" to="call_ln58" fromId="16" toId="40">
</dataflow>
<dataflow id="133" from="gmem4" to="call_ln58" fromId="59" toId="40">
</dataflow>
<dataflow id="134" from="trunc_ln" to="call_ln58" fromId="24" toId="40">
</dataflow>
<dataflow id="135" from="colScale_fifo" to="call_ln58" fromId="61" toId="40">
</dataflow>
<dataflow id="137" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="136" toId="41">
</dataflow>
<dataflow id="138" from="n_c1" to="specinterface_ln0" fromId="63" toId="41">
</dataflow>
<dataflow id="140" from="ap_fifo_str" to="specinterface_ln0" fromId="139" toId="41">
</dataflow>
<dataflow id="141" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="41">
</dataflow>
<dataflow id="142" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="41">
</dataflow>
<dataflow id="144" from="p_str" to="specinterface_ln0" fromId="143" toId="41">
</dataflow>
<dataflow id="145" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="41">
</dataflow>
<dataflow id="146" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="41">
</dataflow>
<dataflow id="147" from="p_str" to="specinterface_ln0" fromId="143" toId="41">
</dataflow>
<dataflow id="148" from="p_str" to="specinterface_ln0" fromId="143" toId="41">
</dataflow>
<dataflow id="149" from="p_str" to="specinterface_ln0" fromId="143" toId="41">
</dataflow>
<dataflow id="151" from="StgValue_150" to="specinterface_ln0" fromId="150" toId="41">
</dataflow>
<dataflow id="152" from="StgValue_150" to="specinterface_ln0" fromId="150" toId="41">
</dataflow>
<dataflow id="154" from="StgValue_153" to="specinterface_ln0" fromId="153" toId="41">
</dataflow>
<dataflow id="155" from="StgValue_153" to="specinterface_ln0" fromId="153" toId="41">
</dataflow>
<dataflow id="156" from="p_str" to="specinterface_ln0" fromId="143" toId="41">
</dataflow>
<dataflow id="158" from="ScalarProp_str" to="specinterface_ln0" fromId="157" toId="41">
</dataflow>
<dataflow id="160" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="41">
</dataflow>
<dataflow id="161" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="41">
</dataflow>
<dataflow id="162" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="41">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="136" toId="42">
</dataflow>
<dataflow id="164" from="colScale_fifo" to="specinterface_ln0" fromId="61" toId="42">
</dataflow>
<dataflow id="166" from="empty_14" to="specinterface_ln0" fromId="165" toId="42">
</dataflow>
<dataflow id="167" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="42">
</dataflow>
<dataflow id="168" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="42">
</dataflow>
<dataflow id="170" from="empty_3" to="specinterface_ln0" fromId="169" toId="42">
</dataflow>
<dataflow id="171" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="42">
</dataflow>
<dataflow id="172" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="42">
</dataflow>
<dataflow id="173" from="empty_3" to="specinterface_ln0" fromId="169" toId="42">
</dataflow>
<dataflow id="174" from="empty_3" to="specinterface_ln0" fromId="169" toId="42">
</dataflow>
<dataflow id="175" from="empty_3" to="specinterface_ln0" fromId="169" toId="42">
</dataflow>
<dataflow id="176" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="42">
</dataflow>
<dataflow id="177" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="42">
</dataflow>
<dataflow id="178" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="42">
</dataflow>
<dataflow id="179" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="42">
</dataflow>
<dataflow id="180" from="empty_3" to="specinterface_ln0" fromId="169" toId="42">
</dataflow>
<dataflow id="181" from="empty_3" to="specinterface_ln0" fromId="169" toId="42">
</dataflow>
<dataflow id="182" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="42">
</dataflow>
<dataflow id="183" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="42">
</dataflow>
<dataflow id="184" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="42">
</dataflow>
<dataflow id="185" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="136" toId="43">
</dataflow>
<dataflow id="186" from="gmem4" to="specinterface_ln0" fromId="59" toId="43">
</dataflow>
<dataflow id="188" from="empty_28" to="specinterface_ln0" fromId="187" toId="43">
</dataflow>
<dataflow id="189" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="43">
</dataflow>
<dataflow id="190" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="43">
</dataflow>
<dataflow id="191" from="empty_3" to="specinterface_ln0" fromId="169" toId="43">
</dataflow>
<dataflow id="192" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="43">
</dataflow>
<dataflow id="193" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="43">
</dataflow>
<dataflow id="195" from="empty_32" to="specinterface_ln0" fromId="194" toId="43">
</dataflow>
<dataflow id="197" from="empty_48" to="specinterface_ln0" fromId="196" toId="43">
</dataflow>
<dataflow id="198" from="empty_3" to="specinterface_ln0" fromId="169" toId="43">
</dataflow>
<dataflow id="200" from="StgValue_199" to="specinterface_ln0" fromId="199" toId="43">
</dataflow>
<dataflow id="201" from="StgValue_153" to="specinterface_ln0" fromId="153" toId="43">
</dataflow>
<dataflow id="202" from="StgValue_199" to="specinterface_ln0" fromId="199" toId="43">
</dataflow>
<dataflow id="203" from="StgValue_153" to="specinterface_ln0" fromId="153" toId="43">
</dataflow>
<dataflow id="204" from="empty_3" to="specinterface_ln0" fromId="169" toId="43">
</dataflow>
<dataflow id="205" from="empty_3" to="specinterface_ln0" fromId="169" toId="43">
</dataflow>
<dataflow id="206" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="43">
</dataflow>
<dataflow id="207" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="43">
</dataflow>
<dataflow id="208" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="43">
</dataflow>
<dataflow id="209" from="loadDDR_data.22_Pipeline_loadDDR_data" to="call_ln58" fromId="130" toId="44">
</dataflow>
<dataflow id="210" from="len_read" to="call_ln58" fromId="16" toId="44">
</dataflow>
<dataflow id="211" from="gmem4" to="call_ln58" fromId="59" toId="44">
</dataflow>
<dataflow id="212" from="trunc_ln" to="call_ln58" fromId="24" toId="44">
</dataflow>
<dataflow id="213" from="colScale_fifo" to="call_ln58" fromId="61" toId="44">
</dataflow>
</dataflows>


</stg>
