<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_n_v_i_c___type" xml:lang="en-US">
<title>NVIC_Type Struct Reference</title>
<indexterm><primary>NVIC_Type</primary></indexterm>
<para>

<para>Structure type to access the Nested Vectored Interrupt Controller (NVIC). </para>
 
</para>
<para>
<computeroutput>#include &lt;core_armv81mml.h&gt;</computeroutput>
</para>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga040b60157eb7348b9325cb804333c48f">ISER</link> [16U]</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4e715edc749310cecbc19fa91c81fc7f">RESERVED0</link> [16U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae7aedd01fc75b7b98c6ef887cc21245b">ICER</link> [16U]</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga3323ebb4ecad890dcf5e5dc126205312">RSERVED1</link> [16U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga19081cde0360514d37cefa9b5fdfc0fe">ISPR</link> [16U]</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7743c8252af4b0bd8a8440f66d859cf5">RESERVED2</link> [16U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaf27404125e8333bfac9a13da10f924ca">ICPR</link> [16U]</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa4bffe09d298bc1210833fde1d290086">RESERVED3</link> [16U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga12dfc70e0aa06804ff91817c6a3c7d6e">IABR</link> [16U]</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga0701d75c5b133d8d5a4436097a202236">RESERVED4</link> [16U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaddfcdde1da9ca4b87b4b8068b5df0dda">ITNS</link> [16U]</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabd5ef8d9e3caace25094ac684840b270">RESERVED5</link> [16U]</para>
</listitem>
            <listitem><para>__IOM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga05eb0e8297dff88c314d42ab3d91320f">IPR</link> [496U]</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga438158c308a5c50a2d80c21adb72228d">RESERVED6</link> [580U]</para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gada9cbba14ab1cc3fddd585f870932db8">STIR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s___core___sys_tick_functions_1ga5a3763fa8e079c90b6a8e09c0587eef4">IPR</link> [124U]</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s___core___sys_tick_functions_1gaf9ad019f87b73c544bb2acf1a5623737">RESERVED1</link> [31U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s___core___sys_tick_functions_1ga1787506107747d2dedae05295d3532da">IP</link> [8U]</para>
</listitem>
            <listitem><para>__IOM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4fda947a8fd3237a89d43b7d5a1057cb">IP</link> [240U]</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Structure type to access the Nested Vectored Interrupt Controller (NVIC). </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00475">475</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
<para>
The documentation for this struct was generated from the following files:</para>
Inc/<link linkend="_core__armv81mml_8h">core_armv81mml.h</link>Inc/<link linkend="_core__armv8mbl_8h">core_armv8mbl.h</link>Inc/<link linkend="_core__armv8mml_8h">core_armv8mml.h</link>Inc/<link linkend="_core__cm0_8h">core_cm0.h</link>Inc/<link linkend="_core__cm0plus_8h">core_cm0plus.h</link>Inc/<link linkend="_core__cm1_8h">core_cm1.h</link>Inc/<link linkend="_core__cm23_8h">core_cm23.h</link>Inc/<link linkend="_core__cm3_8h">core_cm3.h</link>Inc/<link linkend="_core__cm33_8h">core_cm33.h</link>Inc/<link linkend="_core__cm35p_8h">core_cm35p.h</link>Inc/<link linkend="_core__cm4_8h">core_cm4.h</link>Inc/<link linkend="_core__cm55_8h">core_cm55.h</link>Inc/<link linkend="_core__cm7_8h">core_cm7.h</link>Inc/<link linkend="_core__cm85_8h">core_cm85.h</link>Inc/<link linkend="_core__sc000_8h">core_sc000.h</link>Inc/<link linkend="_core__sc300_8h">core_sc300.h</link>Inc/<link linkend="_core__starmc1_8h">core_starmc1.h</link></section>
</section>
