Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec 11 18:00:31 2019
| Host         : DESKTOP-243D5JF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 35 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.309        0.000                      0                   78        0.043        0.000                      0                   78        2.898        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk                      {0.000 5.000}        10.000          100.000         
  clk_out1_clk_147MHz    {0.000 3.398}        6.796           147.138         
  clkfbout_clk_147MHz    {0.000 45.000}       90.000          11.111          
sys_clk_pin              {0.000 5.000}        10.000          100.000         
  clk_out1_clk_147MHz_1  {0.000 3.398}        6.796           147.138         
  clkfbout_clk_147MHz_1  {0.000 45.000}       90.000          11.111          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_147MHz          2.309        0.000                      0                   78        0.315        0.000                      0                   78        2.898        0.000                       0                    37  
  clkfbout_clk_147MHz                                                                                                                                                     10.000        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_147MHz_1        2.311        0.000                      0                   78        0.315        0.000                      0                   78        2.898        0.000                       0                    37  
  clkfbout_clk_147MHz_1                                                                                                                                                   10.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_147MHz_1  clk_out1_clk_147MHz          2.309        0.000                      0                   78        0.043        0.000                      0                   78  
clk_out1_clk_147MHz    clk_out1_clk_147MHz_1        2.309        0.000                      0                   78        0.043        0.000                      0                   78  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_147MHz
  To Clock:  clk_out1_clk_147MHz

Setup :            0  Failing Endpoints,  Worst Slack        2.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.315ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.898ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 hvsync/CounterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterX_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.940ns (24.989%)  route 2.822ns (75.011%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 5.315 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.633    -0.879    hvsync/CLK
    SLICE_X1Y35          FDRE                                         r  hvsync/CounterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  hvsync/CounterX_reg[6]/Q
                         net (fo=14, routed)          1.166     0.743    hvsync/CounterX[6]
    SLICE_X0Y35          LUT4 (Prop_lut4_I2_O)        0.152     0.895 f  hvsync/CounterX[0]_i_3/O
                         net (fo=2, routed)           0.840     1.735    hvsync/CounterX[0]_i_3_n_0
    SLICE_X0Y34          LUT5 (Prop_lut5_I0_O)        0.332     2.067 r  hvsync/CounterX[0]_i_1/O
                         net (fo=23, routed)          0.816     2.883    hvsync/CounterXmaxed
    SLICE_X1Y36          FDRE                                         r  hvsync/CounterX_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.514     5.315    hvsync/CLK
    SLICE_X1Y36          FDRE                                         r  hvsync/CounterX_reg[10]/C
                         clock pessimism              0.578     5.893    
                         clock uncertainty           -0.271     5.621    
    SLICE_X1Y36          FDRE (Setup_fdre_C_R)       -0.429     5.192    hvsync/CounterX_reg[10]
  -------------------------------------------------------------------
                         required time                          5.192    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 hvsync/CounterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterX_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.940ns (24.989%)  route 2.822ns (75.011%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 5.315 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.633    -0.879    hvsync/CLK
    SLICE_X1Y35          FDRE                                         r  hvsync/CounterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  hvsync/CounterX_reg[6]/Q
                         net (fo=14, routed)          1.166     0.743    hvsync/CounterX[6]
    SLICE_X0Y35          LUT4 (Prop_lut4_I2_O)        0.152     0.895 f  hvsync/CounterX[0]_i_3/O
                         net (fo=2, routed)           0.840     1.735    hvsync/CounterX[0]_i_3_n_0
    SLICE_X0Y34          LUT5 (Prop_lut5_I0_O)        0.332     2.067 r  hvsync/CounterX[0]_i_1/O
                         net (fo=23, routed)          0.816     2.883    hvsync/CounterXmaxed
    SLICE_X1Y36          FDRE                                         r  hvsync/CounterX_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.514     5.315    hvsync/CLK
    SLICE_X1Y36          FDRE                                         r  hvsync/CounterX_reg[11]/C
                         clock pessimism              0.578     5.893    
                         clock uncertainty           -0.271     5.621    
    SLICE_X1Y36          FDRE (Setup_fdre_C_R)       -0.429     5.192    hvsync/CounterX_reg[11]
  -------------------------------------------------------------------
                         required time                          5.192    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 hvsync/CounterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterX_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.940ns (24.989%)  route 2.822ns (75.011%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 5.315 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.633    -0.879    hvsync/CLK
    SLICE_X1Y35          FDRE                                         r  hvsync/CounterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  hvsync/CounterX_reg[6]/Q
                         net (fo=14, routed)          1.166     0.743    hvsync/CounterX[6]
    SLICE_X0Y35          LUT4 (Prop_lut4_I2_O)        0.152     0.895 f  hvsync/CounterX[0]_i_3/O
                         net (fo=2, routed)           0.840     1.735    hvsync/CounterX[0]_i_3_n_0
    SLICE_X0Y34          LUT5 (Prop_lut5_I0_O)        0.332     2.067 r  hvsync/CounterX[0]_i_1/O
                         net (fo=23, routed)          0.816     2.883    hvsync/CounterXmaxed
    SLICE_X1Y36          FDRE                                         r  hvsync/CounterX_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.514     5.315    hvsync/CLK
    SLICE_X1Y36          FDRE                                         r  hvsync/CounterX_reg[8]/C
                         clock pessimism              0.578     5.893    
                         clock uncertainty           -0.271     5.621    
    SLICE_X1Y36          FDRE (Setup_fdre_C_R)       -0.429     5.192    hvsync/CounterX_reg[8]
  -------------------------------------------------------------------
                         required time                          5.192    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 hvsync/CounterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterX_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.940ns (24.989%)  route 2.822ns (75.011%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 5.315 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.633    -0.879    hvsync/CLK
    SLICE_X1Y35          FDRE                                         r  hvsync/CounterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  hvsync/CounterX_reg[6]/Q
                         net (fo=14, routed)          1.166     0.743    hvsync/CounterX[6]
    SLICE_X0Y35          LUT4 (Prop_lut4_I2_O)        0.152     0.895 f  hvsync/CounterX[0]_i_3/O
                         net (fo=2, routed)           0.840     1.735    hvsync/CounterX[0]_i_3_n_0
    SLICE_X0Y34          LUT5 (Prop_lut5_I0_O)        0.332     2.067 r  hvsync/CounterX[0]_i_1/O
                         net (fo=23, routed)          0.816     2.883    hvsync/CounterXmaxed
    SLICE_X1Y36          FDRE                                         r  hvsync/CounterX_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.514     5.315    hvsync/CLK
    SLICE_X1Y36          FDRE                                         r  hvsync/CounterX_reg[9]/C
                         clock pessimism              0.578     5.893    
                         clock uncertainty           -0.271     5.621    
    SLICE_X1Y36          FDRE (Setup_fdre_C_R)       -0.429     5.192    hvsync/CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                          5.192    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.897ns (25.251%)  route 2.655ns (74.749%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.317 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.634    -0.878    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  hvsync/CounterY_reg[1]/Q
                         net (fo=8, routed)           1.291     0.891    hvsync/CounterY_reg_n_0_[1]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.295     1.186 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.816     2.002    hvsync/CounterY[10]_i_3_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.126 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.548     2.675    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.516     5.317    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[10]/C
                         clock pessimism              0.578     5.895    
                         clock uncertainty           -0.271     5.623    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524     5.099    hvsync/CounterY_reg[10]
  -------------------------------------------------------------------
                         required time                          5.099    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.897ns (25.251%)  route 2.655ns (74.749%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.317 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.634    -0.878    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  hvsync/CounterY_reg[1]/Q
                         net (fo=8, routed)           1.291     0.891    hvsync/CounterY_reg_n_0_[1]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.295     1.186 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.816     2.002    hvsync/CounterY[10]_i_3_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.126 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.548     2.675    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.516     5.317    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[8]/C
                         clock pessimism              0.578     5.895    
                         clock uncertainty           -0.271     5.623    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524     5.099    hvsync/CounterY_reg[8]
  -------------------------------------------------------------------
                         required time                          5.099    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.897ns (25.251%)  route 2.655ns (74.749%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.317 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.634    -0.878    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  hvsync/CounterY_reg[1]/Q
                         net (fo=8, routed)           1.291     0.891    hvsync/CounterY_reg_n_0_[1]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.295     1.186 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.816     2.002    hvsync/CounterY[10]_i_3_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.126 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.548     2.675    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.516     5.317    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[9]/C
                         clock pessimism              0.578     5.895    
                         clock uncertainty           -0.271     5.623    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524     5.099    hvsync/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          5.099    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.897ns (25.106%)  route 2.676ns (74.894%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 5.316 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.634    -0.878    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  hvsync/CounterY_reg[1]/Q
                         net (fo=8, routed)           1.291     0.891    hvsync/CounterY_reg_n_0_[1]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.295     1.186 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.816     2.002    hvsync/CounterY[10]_i_3_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.126 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.569     2.695    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.515     5.316    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[0]/C
                         clock pessimism              0.603     5.919    
                         clock uncertainty           -0.271     5.647    
    SLICE_X2Y37          FDRE (Setup_fdre_C_R)       -0.524     5.123    hvsync/CounterY_reg[0]
  -------------------------------------------------------------------
                         required time                          5.123    
                         arrival time                          -2.695    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.897ns (25.106%)  route 2.676ns (74.894%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 5.316 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.634    -0.878    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  hvsync/CounterY_reg[1]/Q
                         net (fo=8, routed)           1.291     0.891    hvsync/CounterY_reg_n_0_[1]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.295     1.186 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.816     2.002    hvsync/CounterY[10]_i_3_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.126 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.569     2.695    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.515     5.316    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
                         clock pessimism              0.603     5.919    
                         clock uncertainty           -0.271     5.647    
    SLICE_X2Y37          FDRE (Setup_fdre_C_R)       -0.524     5.123    hvsync/CounterY_reg[1]
  -------------------------------------------------------------------
                         required time                          5.123    
                         arrival time                          -2.695    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.897ns (25.106%)  route 2.676ns (74.894%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 5.316 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.634    -0.878    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  hvsync/CounterY_reg[1]/Q
                         net (fo=8, routed)           1.291     0.891    hvsync/CounterY_reg_n_0_[1]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.295     1.186 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.816     2.002    hvsync/CounterY[10]_i_3_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.126 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.569     2.695    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.515     5.316    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[2]/C
                         clock pessimism              0.603     5.919    
                         clock uncertainty           -0.271     5.647    
    SLICE_X2Y37          FDRE (Setup_fdre_C_R)       -0.524     5.123    hvsync/CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                          5.123    
                         arrival time                          -2.695    
  -------------------------------------------------------------------
                         slack                                  2.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 hvsync/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            pixelB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.323%)  route 0.234ns (55.677%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.590    hvsync/CLK
    SLICE_X1Y35          FDRE                                         r  hvsync/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  hvsync/CounterX_reg[7]/Q
                         net (fo=14, routed)          0.234    -0.216    hvsync/CounterX[7]
    SLICE_X0Y35          LUT4 (Prop_lut4_I1_O)        0.045    -0.171 r  hvsync/pixelB[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    selector0_out[7]
    SLICE_X0Y35          FDRE                                         r  pixelB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.861    -0.829    clk_147
    SLICE_X0Y35          FDRE                                         r  pixelB_reg[1]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.092    -0.485    pixelB_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.247ns (48.846%)  route 0.259ns (51.154%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  hvsync/CounterY_reg[3]/Q
                         net (fo=6, routed)           0.259    -0.183    hvsync/CounterY_reg_n_0_[3]
    SLICE_X2Y37          LUT4 (Prop_lut4_I0_O)        0.099    -0.084 r  hvsync/CounterY[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    hvsync/p_0_in[3]
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[3]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.131    -0.458    hvsync/CounterY_reg[3]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.249ns (42.738%)  route 0.334ns (57.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  hvsync/CounterY_reg[1]/Q
                         net (fo=8, routed)           0.334    -0.108    hvsync/CounterY_reg_n_0_[1]
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.101    -0.007 r  hvsync/CounterY[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.007    hvsync/p_0_in[1]
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.131    -0.458    hvsync/CounterY_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/inDisplayArea_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.291ns (51.577%)  route 0.273ns (48.423%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  hvsync/CounterY_reg[4]/Q
                         net (fo=5, routed)           0.191    -0.250    hvsync/CounterY_reg_n_0_[4]
    SLICE_X3Y37          LUT4 (Prop_lut4_I0_O)        0.098    -0.152 r  hvsync/inDisplayArea_inv_i_2/O
                         net (fo=1, routed)           0.082    -0.070    hvsync/inDisplayArea_inv_i_2_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.045    -0.025 r  hvsync/inDisplayArea_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.025    hvsync/inDisplayArea0
    SLICE_X3Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    hvsync/CLK
    SLICE_X3Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/C
                         clock pessimism              0.251    -0.576    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.092    -0.484    hvsync/inDisplayArea_reg_inv
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.246ns (42.151%)  route 0.338ns (57.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  hvsync/CounterY_reg[1]/Q
                         net (fo=8, routed)           0.338    -0.104    hvsync/CounterY_reg_n_0_[1]
    SLICE_X2Y37          LUT3 (Prop_lut3_I0_O)        0.098    -0.006 r  hvsync/CounterY[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.006    hvsync/p_0_in[2]
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[2]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.121    -0.468    hvsync/CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.227ns (37.389%)  route 0.380ns (62.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.593    -0.588    hvsync/CLK
    SLICE_X1Y38          FDRE                                         r  hvsync/CounterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  hvsync/CounterY_reg[7]/Q
                         net (fo=6, routed)           0.380    -0.080    hvsync/CounterY_reg_n_0_[7]
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.099     0.019 r  hvsync/CounterY[10]_i_2/O
                         net (fo=1, routed)           0.000     0.019    hvsync/p_0_in[10]
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.826    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[10]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.121    -0.451    hvsync/CounterY_reg[10]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 hvsync/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.252ns (43.251%)  route 0.331ns (56.749%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.590    hvsync/CLK
    SLICE_X1Y34          FDRE                                         r  hvsync/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  hvsync/CounterX_reg[2]/Q
                         net (fo=3, routed)           0.331    -0.119    hvsync/CounterX_reg_n_0_[2]
    SLICE_X1Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.008 r  hvsync/CounterX_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.008    hvsync/CounterX_reg[0]_i_2_n_5
    SLICE_X1Y34          FDRE                                         r  hvsync/CounterX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.860    -0.830    hvsync/CLK
    SLICE_X1Y34          FDRE                                         r  hvsync/CounterX_reg[2]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.105    -0.485    hvsync/CounterX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.245ns (40.211%)  route 0.364ns (59.789%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.593    -0.588    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  hvsync/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.364    -0.076    hvsync/CounterY_reg_n_0_[9]
    SLICE_X2Y38          LUT5 (Prop_lut5_I0_O)        0.097     0.021 r  hvsync/CounterY[9]_i_1/O
                         net (fo=1, routed)           0.000     0.021    hvsync/p_0_in[9]
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.826    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[9]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.131    -0.457    hvsync/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.243ns (49.286%)  route 0.250ns (50.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  hvsync/CounterY_reg[4]/Q
                         net (fo=5, routed)           0.191    -0.250    hvsync/CounterY_reg_n_0_[4]
    SLICE_X3Y37          LUT5 (Prop_lut5_I0_O)        0.095    -0.155 r  hvsync/CounterY[4]_i_1/O
                         net (fo=1, routed)           0.059    -0.096    hvsync/CounterY[4]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[4]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.002    -0.587    hvsync/CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.209ns (33.939%)  route 0.407ns (66.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           0.407    -0.019    hvsync/CounterY_reg_n_0_[0]
    SLICE_X2Y37          LUT6 (Prop_lut6_I4_O)        0.045     0.026 r  hvsync/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000     0.026    hvsync/p_0_in[5]
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[5]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.121    -0.468    hvsync/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.495    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_147MHz
Waveform(ns):       { 0.000 3.398 }
Period(ns):         6.796
Sources:            { clk_video/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.796       4.641      BUFGCTRL_X0Y0    clk_video/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.796       5.547      MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X1Y34      hvsync/CounterX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X1Y36      hvsync/CounterX_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X1Y36      hvsync/CounterX_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X1Y34      hvsync/CounterX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X1Y34      hvsync/CounterX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X1Y34      hvsync/CounterX_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X1Y35      hvsync/CounterX_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X1Y35      hvsync/CounterX_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.796       206.564    MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X2Y38      hvsync/CounterY_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y38      hvsync/CounterY_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y38      hvsync/CounterY_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X2Y38      hvsync/CounterY_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X2Y38      hvsync/CounterY_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y34      hvsync/CounterX_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y34      hvsync/CounterX_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y36      hvsync/CounterX_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y36      hvsync/CounterX_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y34      hvsync/CounterX_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y34      hvsync/CounterX_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y34      hvsync/CounterX_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y36      hvsync/CounterX_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y36      hvsync/CounterX_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y36      hvsync/CounterX_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y36      hvsync/CounterX_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y34      hvsync/CounterX_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y34      hvsync/CounterX_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y34      hvsync/CounterX_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y34      hvsync/CounterX_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_147MHz
  To Clock:  clkfbout_clk_147MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_147MHz
Waveform(ns):       { 0.000 45.000 }
Period(ns):         90.000
Sources:            { clk_video/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         90.000      87.845     BUFGCTRL_X0Y1    clk_video/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         90.000      88.751     MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         90.000      88.751     MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       90.000      10.000     MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       90.000      123.360    MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_147MHz_1
  To Clock:  clk_out1_clk_147MHz_1

Setup :            0  Failing Endpoints,  Worst Slack        2.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.315ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.898ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 hvsync/CounterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterX_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.940ns (24.989%)  route 2.822ns (75.011%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 5.315 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.534ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.633    -0.879    hvsync/CLK
    SLICE_X1Y35          FDRE                                         r  hvsync/CounterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  hvsync/CounterX_reg[6]/Q
                         net (fo=14, routed)          1.166     0.743    hvsync/CounterX[6]
    SLICE_X0Y35          LUT4 (Prop_lut4_I2_O)        0.152     0.895 f  hvsync/CounterX[0]_i_3/O
                         net (fo=2, routed)           0.840     1.735    hvsync/CounterX[0]_i_3_n_0
    SLICE_X0Y34          LUT5 (Prop_lut5_I0_O)        0.332     2.067 r  hvsync/CounterX[0]_i_1/O
                         net (fo=23, routed)          0.816     2.883    hvsync/CounterXmaxed
    SLICE_X1Y36          FDRE                                         r  hvsync/CounterX_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.514     5.315    hvsync/CLK
    SLICE_X1Y36          FDRE                                         r  hvsync/CounterX_reg[10]/C
                         clock pessimism              0.578     5.893    
                         clock uncertainty           -0.269     5.623    
    SLICE_X1Y36          FDRE (Setup_fdre_C_R)       -0.429     5.194    hvsync/CounterX_reg[10]
  -------------------------------------------------------------------
                         required time                          5.194    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 hvsync/CounterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterX_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.940ns (24.989%)  route 2.822ns (75.011%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 5.315 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.534ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.633    -0.879    hvsync/CLK
    SLICE_X1Y35          FDRE                                         r  hvsync/CounterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  hvsync/CounterX_reg[6]/Q
                         net (fo=14, routed)          1.166     0.743    hvsync/CounterX[6]
    SLICE_X0Y35          LUT4 (Prop_lut4_I2_O)        0.152     0.895 f  hvsync/CounterX[0]_i_3/O
                         net (fo=2, routed)           0.840     1.735    hvsync/CounterX[0]_i_3_n_0
    SLICE_X0Y34          LUT5 (Prop_lut5_I0_O)        0.332     2.067 r  hvsync/CounterX[0]_i_1/O
                         net (fo=23, routed)          0.816     2.883    hvsync/CounterXmaxed
    SLICE_X1Y36          FDRE                                         r  hvsync/CounterX_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.514     5.315    hvsync/CLK
    SLICE_X1Y36          FDRE                                         r  hvsync/CounterX_reg[11]/C
                         clock pessimism              0.578     5.893    
                         clock uncertainty           -0.269     5.623    
    SLICE_X1Y36          FDRE (Setup_fdre_C_R)       -0.429     5.194    hvsync/CounterX_reg[11]
  -------------------------------------------------------------------
                         required time                          5.194    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 hvsync/CounterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterX_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.940ns (24.989%)  route 2.822ns (75.011%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 5.315 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.534ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.633    -0.879    hvsync/CLK
    SLICE_X1Y35          FDRE                                         r  hvsync/CounterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  hvsync/CounterX_reg[6]/Q
                         net (fo=14, routed)          1.166     0.743    hvsync/CounterX[6]
    SLICE_X0Y35          LUT4 (Prop_lut4_I2_O)        0.152     0.895 f  hvsync/CounterX[0]_i_3/O
                         net (fo=2, routed)           0.840     1.735    hvsync/CounterX[0]_i_3_n_0
    SLICE_X0Y34          LUT5 (Prop_lut5_I0_O)        0.332     2.067 r  hvsync/CounterX[0]_i_1/O
                         net (fo=23, routed)          0.816     2.883    hvsync/CounterXmaxed
    SLICE_X1Y36          FDRE                                         r  hvsync/CounterX_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.514     5.315    hvsync/CLK
    SLICE_X1Y36          FDRE                                         r  hvsync/CounterX_reg[8]/C
                         clock pessimism              0.578     5.893    
                         clock uncertainty           -0.269     5.623    
    SLICE_X1Y36          FDRE (Setup_fdre_C_R)       -0.429     5.194    hvsync/CounterX_reg[8]
  -------------------------------------------------------------------
                         required time                          5.194    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 hvsync/CounterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterX_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.940ns (24.989%)  route 2.822ns (75.011%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 5.315 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.534ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.633    -0.879    hvsync/CLK
    SLICE_X1Y35          FDRE                                         r  hvsync/CounterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  hvsync/CounterX_reg[6]/Q
                         net (fo=14, routed)          1.166     0.743    hvsync/CounterX[6]
    SLICE_X0Y35          LUT4 (Prop_lut4_I2_O)        0.152     0.895 f  hvsync/CounterX[0]_i_3/O
                         net (fo=2, routed)           0.840     1.735    hvsync/CounterX[0]_i_3_n_0
    SLICE_X0Y34          LUT5 (Prop_lut5_I0_O)        0.332     2.067 r  hvsync/CounterX[0]_i_1/O
                         net (fo=23, routed)          0.816     2.883    hvsync/CounterXmaxed
    SLICE_X1Y36          FDRE                                         r  hvsync/CounterX_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.514     5.315    hvsync/CLK
    SLICE_X1Y36          FDRE                                         r  hvsync/CounterX_reg[9]/C
                         clock pessimism              0.578     5.893    
                         clock uncertainty           -0.269     5.623    
    SLICE_X1Y36          FDRE (Setup_fdre_C_R)       -0.429     5.194    hvsync/CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                          5.194    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.897ns (25.251%)  route 2.655ns (74.749%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.317 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.534ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.634    -0.878    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  hvsync/CounterY_reg[1]/Q
                         net (fo=8, routed)           1.291     0.891    hvsync/CounterY_reg_n_0_[1]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.295     1.186 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.816     2.002    hvsync/CounterY[10]_i_3_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.126 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.548     2.675    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.516     5.317    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[10]/C
                         clock pessimism              0.578     5.895    
                         clock uncertainty           -0.269     5.625    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524     5.101    hvsync/CounterY_reg[10]
  -------------------------------------------------------------------
                         required time                          5.101    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.897ns (25.251%)  route 2.655ns (74.749%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.317 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.534ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.634    -0.878    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  hvsync/CounterY_reg[1]/Q
                         net (fo=8, routed)           1.291     0.891    hvsync/CounterY_reg_n_0_[1]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.295     1.186 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.816     2.002    hvsync/CounterY[10]_i_3_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.126 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.548     2.675    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.516     5.317    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[8]/C
                         clock pessimism              0.578     5.895    
                         clock uncertainty           -0.269     5.625    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524     5.101    hvsync/CounterY_reg[8]
  -------------------------------------------------------------------
                         required time                          5.101    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.897ns (25.251%)  route 2.655ns (74.749%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.317 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.534ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.634    -0.878    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  hvsync/CounterY_reg[1]/Q
                         net (fo=8, routed)           1.291     0.891    hvsync/CounterY_reg_n_0_[1]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.295     1.186 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.816     2.002    hvsync/CounterY[10]_i_3_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.126 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.548     2.675    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.516     5.317    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[9]/C
                         clock pessimism              0.578     5.895    
                         clock uncertainty           -0.269     5.625    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524     5.101    hvsync/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          5.101    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.897ns (25.106%)  route 2.676ns (74.894%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 5.316 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.534ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.634    -0.878    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  hvsync/CounterY_reg[1]/Q
                         net (fo=8, routed)           1.291     0.891    hvsync/CounterY_reg_n_0_[1]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.295     1.186 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.816     2.002    hvsync/CounterY[10]_i_3_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.126 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.569     2.695    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.515     5.316    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[0]/C
                         clock pessimism              0.603     5.919    
                         clock uncertainty           -0.269     5.649    
    SLICE_X2Y37          FDRE (Setup_fdre_C_R)       -0.524     5.125    hvsync/CounterY_reg[0]
  -------------------------------------------------------------------
                         required time                          5.125    
                         arrival time                          -2.695    
  -------------------------------------------------------------------
                         slack                                  2.430    

Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.897ns (25.106%)  route 2.676ns (74.894%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 5.316 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.534ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.634    -0.878    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  hvsync/CounterY_reg[1]/Q
                         net (fo=8, routed)           1.291     0.891    hvsync/CounterY_reg_n_0_[1]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.295     1.186 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.816     2.002    hvsync/CounterY[10]_i_3_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.126 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.569     2.695    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.515     5.316    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
                         clock pessimism              0.603     5.919    
                         clock uncertainty           -0.269     5.649    
    SLICE_X2Y37          FDRE (Setup_fdre_C_R)       -0.524     5.125    hvsync/CounterY_reg[1]
  -------------------------------------------------------------------
                         required time                          5.125    
                         arrival time                          -2.695    
  -------------------------------------------------------------------
                         slack                                  2.430    

Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.897ns (25.106%)  route 2.676ns (74.894%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 5.316 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.534ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.634    -0.878    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  hvsync/CounterY_reg[1]/Q
                         net (fo=8, routed)           1.291     0.891    hvsync/CounterY_reg_n_0_[1]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.295     1.186 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.816     2.002    hvsync/CounterY[10]_i_3_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.126 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.569     2.695    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.515     5.316    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[2]/C
                         clock pessimism              0.603     5.919    
                         clock uncertainty           -0.269     5.649    
    SLICE_X2Y37          FDRE (Setup_fdre_C_R)       -0.524     5.125    hvsync/CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                          5.125    
                         arrival time                          -2.695    
  -------------------------------------------------------------------
                         slack                                  2.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 hvsync/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            pixelB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.323%)  route 0.234ns (55.677%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.590    hvsync/CLK
    SLICE_X1Y35          FDRE                                         r  hvsync/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  hvsync/CounterX_reg[7]/Q
                         net (fo=14, routed)          0.234    -0.216    hvsync/CounterX[7]
    SLICE_X0Y35          LUT4 (Prop_lut4_I1_O)        0.045    -0.171 r  hvsync/pixelB[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    selector0_out[7]
    SLICE_X0Y35          FDRE                                         r  pixelB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.861    -0.829    clk_147
    SLICE_X0Y35          FDRE                                         r  pixelB_reg[1]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.092    -0.485    pixelB_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.247ns (48.846%)  route 0.259ns (51.154%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  hvsync/CounterY_reg[3]/Q
                         net (fo=6, routed)           0.259    -0.183    hvsync/CounterY_reg_n_0_[3]
    SLICE_X2Y37          LUT4 (Prop_lut4_I0_O)        0.099    -0.084 r  hvsync/CounterY[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    hvsync/p_0_in[3]
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[3]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.131    -0.458    hvsync/CounterY_reg[3]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.249ns (42.738%)  route 0.334ns (57.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  hvsync/CounterY_reg[1]/Q
                         net (fo=8, routed)           0.334    -0.108    hvsync/CounterY_reg_n_0_[1]
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.101    -0.007 r  hvsync/CounterY[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.007    hvsync/p_0_in[1]
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.131    -0.458    hvsync/CounterY_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/inDisplayArea_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.291ns (51.577%)  route 0.273ns (48.423%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  hvsync/CounterY_reg[4]/Q
                         net (fo=5, routed)           0.191    -0.250    hvsync/CounterY_reg_n_0_[4]
    SLICE_X3Y37          LUT4 (Prop_lut4_I0_O)        0.098    -0.152 r  hvsync/inDisplayArea_inv_i_2/O
                         net (fo=1, routed)           0.082    -0.070    hvsync/inDisplayArea_inv_i_2_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.045    -0.025 r  hvsync/inDisplayArea_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.025    hvsync/inDisplayArea0
    SLICE_X3Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    hvsync/CLK
    SLICE_X3Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/C
                         clock pessimism              0.251    -0.576    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.092    -0.484    hvsync/inDisplayArea_reg_inv
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.246ns (42.151%)  route 0.338ns (57.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  hvsync/CounterY_reg[1]/Q
                         net (fo=8, routed)           0.338    -0.104    hvsync/CounterY_reg_n_0_[1]
    SLICE_X2Y37          LUT3 (Prop_lut3_I0_O)        0.098    -0.006 r  hvsync/CounterY[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.006    hvsync/p_0_in[2]
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[2]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.121    -0.468    hvsync/CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.227ns (37.389%)  route 0.380ns (62.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.593    -0.588    hvsync/CLK
    SLICE_X1Y38          FDRE                                         r  hvsync/CounterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  hvsync/CounterY_reg[7]/Q
                         net (fo=6, routed)           0.380    -0.080    hvsync/CounterY_reg_n_0_[7]
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.099     0.019 r  hvsync/CounterY[10]_i_2/O
                         net (fo=1, routed)           0.000     0.019    hvsync/p_0_in[10]
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.826    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[10]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.121    -0.451    hvsync/CounterY_reg[10]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 hvsync/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.252ns (43.251%)  route 0.331ns (56.749%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.590    hvsync/CLK
    SLICE_X1Y34          FDRE                                         r  hvsync/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  hvsync/CounterX_reg[2]/Q
                         net (fo=3, routed)           0.331    -0.119    hvsync/CounterX_reg_n_0_[2]
    SLICE_X1Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.008 r  hvsync/CounterX_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.008    hvsync/CounterX_reg[0]_i_2_n_5
    SLICE_X1Y34          FDRE                                         r  hvsync/CounterX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.860    -0.830    hvsync/CLK
    SLICE_X1Y34          FDRE                                         r  hvsync/CounterX_reg[2]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.105    -0.485    hvsync/CounterX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.245ns (40.211%)  route 0.364ns (59.789%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.593    -0.588    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  hvsync/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.364    -0.076    hvsync/CounterY_reg_n_0_[9]
    SLICE_X2Y38          LUT5 (Prop_lut5_I0_O)        0.097     0.021 r  hvsync/CounterY[9]_i_1/O
                         net (fo=1, routed)           0.000     0.021    hvsync/p_0_in[9]
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.826    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[9]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.131    -0.457    hvsync/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.243ns (49.286%)  route 0.250ns (50.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  hvsync/CounterY_reg[4]/Q
                         net (fo=5, routed)           0.191    -0.250    hvsync/CounterY_reg_n_0_[4]
    SLICE_X3Y37          LUT5 (Prop_lut5_I0_O)        0.095    -0.155 r  hvsync/CounterY[4]_i_1/O
                         net (fo=1, routed)           0.059    -0.096    hvsync/CounterY[4]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[4]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.002    -0.587    hvsync/CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.209ns (33.939%)  route 0.407ns (66.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           0.407    -0.019    hvsync/CounterY_reg_n_0_[0]
    SLICE_X2Y37          LUT6 (Prop_lut6_I4_O)        0.045     0.026 r  hvsync/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000     0.026    hvsync/p_0_in[5]
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[5]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.121    -0.468    hvsync/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.495    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_147MHz_1
Waveform(ns):       { 0.000 3.398 }
Period(ns):         6.796
Sources:            { clk_video/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.796       4.641      BUFGCTRL_X0Y0    clk_video/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.796       5.547      MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X1Y34      hvsync/CounterX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X1Y36      hvsync/CounterX_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X1Y36      hvsync/CounterX_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X1Y34      hvsync/CounterX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X1Y34      hvsync/CounterX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X1Y34      hvsync/CounterX_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X1Y35      hvsync/CounterX_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X1Y35      hvsync/CounterX_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.796       206.564    MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X2Y38      hvsync/CounterY_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y38      hvsync/CounterY_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y38      hvsync/CounterY_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X2Y38      hvsync/CounterY_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X2Y38      hvsync/CounterY_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y34      hvsync/CounterX_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y34      hvsync/CounterX_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y36      hvsync/CounterX_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y36      hvsync/CounterX_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y34      hvsync/CounterX_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y34      hvsync/CounterX_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y34      hvsync/CounterX_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y36      hvsync/CounterX_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y36      hvsync/CounterX_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y36      hvsync/CounterX_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y36      hvsync/CounterX_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y34      hvsync/CounterX_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y34      hvsync/CounterX_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y34      hvsync/CounterX_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y34      hvsync/CounterX_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_147MHz_1
  To Clock:  clkfbout_clk_147MHz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_147MHz_1
Waveform(ns):       { 0.000 45.000 }
Period(ns):         90.000
Sources:            { clk_video/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         90.000      87.845     BUFGCTRL_X0Y1    clk_video/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         90.000      88.751     MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         90.000      88.751     MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       90.000      10.000     MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       90.000      123.360    MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_147MHz_1
  To Clock:  clk_out1_clk_147MHz

Setup :            0  Failing Endpoints,  Worst Slack        2.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 hvsync/CounterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterX_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.940ns (24.989%)  route 2.822ns (75.011%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 5.315 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.633    -0.879    hvsync/CLK
    SLICE_X1Y35          FDRE                                         r  hvsync/CounterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  hvsync/CounterX_reg[6]/Q
                         net (fo=14, routed)          1.166     0.743    hvsync/CounterX[6]
    SLICE_X0Y35          LUT4 (Prop_lut4_I2_O)        0.152     0.895 f  hvsync/CounterX[0]_i_3/O
                         net (fo=2, routed)           0.840     1.735    hvsync/CounterX[0]_i_3_n_0
    SLICE_X0Y34          LUT5 (Prop_lut5_I0_O)        0.332     2.067 r  hvsync/CounterX[0]_i_1/O
                         net (fo=23, routed)          0.816     2.883    hvsync/CounterXmaxed
    SLICE_X1Y36          FDRE                                         r  hvsync/CounterX_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.514     5.315    hvsync/CLK
    SLICE_X1Y36          FDRE                                         r  hvsync/CounterX_reg[10]/C
                         clock pessimism              0.578     5.893    
                         clock uncertainty           -0.271     5.621    
    SLICE_X1Y36          FDRE (Setup_fdre_C_R)       -0.429     5.192    hvsync/CounterX_reg[10]
  -------------------------------------------------------------------
                         required time                          5.192    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 hvsync/CounterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterX_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.940ns (24.989%)  route 2.822ns (75.011%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 5.315 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.633    -0.879    hvsync/CLK
    SLICE_X1Y35          FDRE                                         r  hvsync/CounterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  hvsync/CounterX_reg[6]/Q
                         net (fo=14, routed)          1.166     0.743    hvsync/CounterX[6]
    SLICE_X0Y35          LUT4 (Prop_lut4_I2_O)        0.152     0.895 f  hvsync/CounterX[0]_i_3/O
                         net (fo=2, routed)           0.840     1.735    hvsync/CounterX[0]_i_3_n_0
    SLICE_X0Y34          LUT5 (Prop_lut5_I0_O)        0.332     2.067 r  hvsync/CounterX[0]_i_1/O
                         net (fo=23, routed)          0.816     2.883    hvsync/CounterXmaxed
    SLICE_X1Y36          FDRE                                         r  hvsync/CounterX_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.514     5.315    hvsync/CLK
    SLICE_X1Y36          FDRE                                         r  hvsync/CounterX_reg[11]/C
                         clock pessimism              0.578     5.893    
                         clock uncertainty           -0.271     5.621    
    SLICE_X1Y36          FDRE (Setup_fdre_C_R)       -0.429     5.192    hvsync/CounterX_reg[11]
  -------------------------------------------------------------------
                         required time                          5.192    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 hvsync/CounterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterX_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.940ns (24.989%)  route 2.822ns (75.011%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 5.315 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.633    -0.879    hvsync/CLK
    SLICE_X1Y35          FDRE                                         r  hvsync/CounterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  hvsync/CounterX_reg[6]/Q
                         net (fo=14, routed)          1.166     0.743    hvsync/CounterX[6]
    SLICE_X0Y35          LUT4 (Prop_lut4_I2_O)        0.152     0.895 f  hvsync/CounterX[0]_i_3/O
                         net (fo=2, routed)           0.840     1.735    hvsync/CounterX[0]_i_3_n_0
    SLICE_X0Y34          LUT5 (Prop_lut5_I0_O)        0.332     2.067 r  hvsync/CounterX[0]_i_1/O
                         net (fo=23, routed)          0.816     2.883    hvsync/CounterXmaxed
    SLICE_X1Y36          FDRE                                         r  hvsync/CounterX_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.514     5.315    hvsync/CLK
    SLICE_X1Y36          FDRE                                         r  hvsync/CounterX_reg[8]/C
                         clock pessimism              0.578     5.893    
                         clock uncertainty           -0.271     5.621    
    SLICE_X1Y36          FDRE (Setup_fdre_C_R)       -0.429     5.192    hvsync/CounterX_reg[8]
  -------------------------------------------------------------------
                         required time                          5.192    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 hvsync/CounterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterX_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.940ns (24.989%)  route 2.822ns (75.011%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 5.315 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.633    -0.879    hvsync/CLK
    SLICE_X1Y35          FDRE                                         r  hvsync/CounterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  hvsync/CounterX_reg[6]/Q
                         net (fo=14, routed)          1.166     0.743    hvsync/CounterX[6]
    SLICE_X0Y35          LUT4 (Prop_lut4_I2_O)        0.152     0.895 f  hvsync/CounterX[0]_i_3/O
                         net (fo=2, routed)           0.840     1.735    hvsync/CounterX[0]_i_3_n_0
    SLICE_X0Y34          LUT5 (Prop_lut5_I0_O)        0.332     2.067 r  hvsync/CounterX[0]_i_1/O
                         net (fo=23, routed)          0.816     2.883    hvsync/CounterXmaxed
    SLICE_X1Y36          FDRE                                         r  hvsync/CounterX_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.514     5.315    hvsync/CLK
    SLICE_X1Y36          FDRE                                         r  hvsync/CounterX_reg[9]/C
                         clock pessimism              0.578     5.893    
                         clock uncertainty           -0.271     5.621    
    SLICE_X1Y36          FDRE (Setup_fdre_C_R)       -0.429     5.192    hvsync/CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                          5.192    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.897ns (25.251%)  route 2.655ns (74.749%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.317 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.634    -0.878    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  hvsync/CounterY_reg[1]/Q
                         net (fo=8, routed)           1.291     0.891    hvsync/CounterY_reg_n_0_[1]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.295     1.186 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.816     2.002    hvsync/CounterY[10]_i_3_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.126 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.548     2.675    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.516     5.317    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[10]/C
                         clock pessimism              0.578     5.895    
                         clock uncertainty           -0.271     5.623    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524     5.099    hvsync/CounterY_reg[10]
  -------------------------------------------------------------------
                         required time                          5.099    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.897ns (25.251%)  route 2.655ns (74.749%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.317 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.634    -0.878    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  hvsync/CounterY_reg[1]/Q
                         net (fo=8, routed)           1.291     0.891    hvsync/CounterY_reg_n_0_[1]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.295     1.186 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.816     2.002    hvsync/CounterY[10]_i_3_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.126 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.548     2.675    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.516     5.317    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[8]/C
                         clock pessimism              0.578     5.895    
                         clock uncertainty           -0.271     5.623    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524     5.099    hvsync/CounterY_reg[8]
  -------------------------------------------------------------------
                         required time                          5.099    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.897ns (25.251%)  route 2.655ns (74.749%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.317 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.634    -0.878    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  hvsync/CounterY_reg[1]/Q
                         net (fo=8, routed)           1.291     0.891    hvsync/CounterY_reg_n_0_[1]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.295     1.186 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.816     2.002    hvsync/CounterY[10]_i_3_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.126 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.548     2.675    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.516     5.317    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[9]/C
                         clock pessimism              0.578     5.895    
                         clock uncertainty           -0.271     5.623    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524     5.099    hvsync/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          5.099    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.897ns (25.106%)  route 2.676ns (74.894%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 5.316 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.634    -0.878    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  hvsync/CounterY_reg[1]/Q
                         net (fo=8, routed)           1.291     0.891    hvsync/CounterY_reg_n_0_[1]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.295     1.186 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.816     2.002    hvsync/CounterY[10]_i_3_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.126 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.569     2.695    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.515     5.316    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[0]/C
                         clock pessimism              0.603     5.919    
                         clock uncertainty           -0.271     5.647    
    SLICE_X2Y37          FDRE (Setup_fdre_C_R)       -0.524     5.123    hvsync/CounterY_reg[0]
  -------------------------------------------------------------------
                         required time                          5.123    
                         arrival time                          -2.695    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.897ns (25.106%)  route 2.676ns (74.894%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 5.316 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.634    -0.878    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  hvsync/CounterY_reg[1]/Q
                         net (fo=8, routed)           1.291     0.891    hvsync/CounterY_reg_n_0_[1]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.295     1.186 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.816     2.002    hvsync/CounterY[10]_i_3_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.126 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.569     2.695    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.515     5.316    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
                         clock pessimism              0.603     5.919    
                         clock uncertainty           -0.271     5.647    
    SLICE_X2Y37          FDRE (Setup_fdre_C_R)       -0.524     5.123    hvsync/CounterY_reg[1]
  -------------------------------------------------------------------
                         required time                          5.123    
                         arrival time                          -2.695    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.897ns (25.106%)  route 2.676ns (74.894%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 5.316 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.634    -0.878    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  hvsync/CounterY_reg[1]/Q
                         net (fo=8, routed)           1.291     0.891    hvsync/CounterY_reg_n_0_[1]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.295     1.186 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.816     2.002    hvsync/CounterY[10]_i_3_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.126 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.569     2.695    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.515     5.316    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[2]/C
                         clock pessimism              0.603     5.919    
                         clock uncertainty           -0.271     5.647    
    SLICE_X2Y37          FDRE (Setup_fdre_C_R)       -0.524     5.123    hvsync/CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                          5.123    
                         arrival time                          -2.695    
  -------------------------------------------------------------------
                         slack                                  2.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 hvsync/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            pixelB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.323%)  route 0.234ns (55.677%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.590    hvsync/CLK
    SLICE_X1Y35          FDRE                                         r  hvsync/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  hvsync/CounterX_reg[7]/Q
                         net (fo=14, routed)          0.234    -0.216    hvsync/CounterX[7]
    SLICE_X0Y35          LUT4 (Prop_lut4_I1_O)        0.045    -0.171 r  hvsync/pixelB[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    selector0_out[7]
    SLICE_X0Y35          FDRE                                         r  pixelB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.861    -0.829    clk_147
    SLICE_X0Y35          FDRE                                         r  pixelB_reg[1]/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.271    -0.306    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.092    -0.214    pixelB_reg[1]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.247ns (48.846%)  route 0.259ns (51.154%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  hvsync/CounterY_reg[3]/Q
                         net (fo=6, routed)           0.259    -0.183    hvsync/CounterY_reg_n_0_[3]
    SLICE_X2Y37          LUT4 (Prop_lut4_I0_O)        0.099    -0.084 r  hvsync/CounterY[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    hvsync/p_0_in[3]
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[3]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.271    -0.318    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.131    -0.187    hvsync/CounterY_reg[3]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.249ns (42.738%)  route 0.334ns (57.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  hvsync/CounterY_reg[1]/Q
                         net (fo=8, routed)           0.334    -0.108    hvsync/CounterY_reg_n_0_[1]
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.101    -0.007 r  hvsync/CounterY[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.007    hvsync/p_0_in[1]
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.271    -0.318    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.131    -0.187    hvsync/CounterY_reg[1]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/inDisplayArea_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.291ns (51.577%)  route 0.273ns (48.423%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  hvsync/CounterY_reg[4]/Q
                         net (fo=5, routed)           0.191    -0.250    hvsync/CounterY_reg_n_0_[4]
    SLICE_X3Y37          LUT4 (Prop_lut4_I0_O)        0.098    -0.152 r  hvsync/inDisplayArea_inv_i_2/O
                         net (fo=1, routed)           0.082    -0.070    hvsync/inDisplayArea_inv_i_2_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.045    -0.025 r  hvsync/inDisplayArea_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.025    hvsync/inDisplayArea0
    SLICE_X3Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    hvsync/CLK
    SLICE_X3Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.271    -0.305    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.092    -0.213    hvsync/inDisplayArea_reg_inv
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.246ns (42.151%)  route 0.338ns (57.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  hvsync/CounterY_reg[1]/Q
                         net (fo=8, routed)           0.338    -0.104    hvsync/CounterY_reg_n_0_[1]
    SLICE_X2Y37          LUT3 (Prop_lut3_I0_O)        0.098    -0.006 r  hvsync/CounterY[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.006    hvsync/p_0_in[2]
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[2]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.271    -0.318    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.121    -0.197    hvsync/CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.227ns (37.389%)  route 0.380ns (62.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.593    -0.588    hvsync/CLK
    SLICE_X1Y38          FDRE                                         r  hvsync/CounterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  hvsync/CounterY_reg[7]/Q
                         net (fo=6, routed)           0.380    -0.080    hvsync/CounterY_reg_n_0_[7]
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.099     0.019 r  hvsync/CounterY[10]_i_2/O
                         net (fo=1, routed)           0.000     0.019    hvsync/p_0_in[10]
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.826    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[10]/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.271    -0.301    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.121    -0.180    hvsync/CounterY_reg[10]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 hvsync/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.252ns (43.251%)  route 0.331ns (56.749%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.590    hvsync/CLK
    SLICE_X1Y34          FDRE                                         r  hvsync/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  hvsync/CounterX_reg[2]/Q
                         net (fo=3, routed)           0.331    -0.119    hvsync/CounterX_reg_n_0_[2]
    SLICE_X1Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.008 r  hvsync/CounterX_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.008    hvsync/CounterX_reg[0]_i_2_n_5
    SLICE_X1Y34          FDRE                                         r  hvsync/CounterX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.860    -0.830    hvsync/CLK
    SLICE_X1Y34          FDRE                                         r  hvsync/CounterX_reg[2]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.271    -0.319    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.105    -0.214    hvsync/CounterX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.245ns (40.211%)  route 0.364ns (59.789%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.593    -0.588    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  hvsync/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.364    -0.076    hvsync/CounterY_reg_n_0_[9]
    SLICE_X2Y38          LUT5 (Prop_lut5_I0_O)        0.097     0.021 r  hvsync/CounterY[9]_i_1/O
                         net (fo=1, routed)           0.000     0.021    hvsync/p_0_in[9]
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.826    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[9]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.271    -0.317    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.131    -0.186    hvsync/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.243ns (49.286%)  route 0.250ns (50.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  hvsync/CounterY_reg[4]/Q
                         net (fo=5, routed)           0.191    -0.250    hvsync/CounterY_reg_n_0_[4]
    SLICE_X3Y37          LUT5 (Prop_lut5_I0_O)        0.095    -0.155 r  hvsync/CounterY[4]_i_1/O
                         net (fo=1, routed)           0.059    -0.096    hvsync/CounterY[4]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[4]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.271    -0.318    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.002    -0.316    hvsync/CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.209ns (33.939%)  route 0.407ns (66.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           0.407    -0.019    hvsync/CounterY_reg_n_0_[0]
    SLICE_X2Y37          LUT6 (Prop_lut6_I4_O)        0.045     0.026 r  hvsync/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000     0.026    hvsync/p_0_in[5]
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[5]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.271    -0.318    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.121    -0.197    hvsync/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.223    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_147MHz
  To Clock:  clk_out1_clk_147MHz_1

Setup :            0  Failing Endpoints,  Worst Slack        2.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 hvsync/CounterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterX_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.940ns (24.989%)  route 2.822ns (75.011%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 5.315 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.633    -0.879    hvsync/CLK
    SLICE_X1Y35          FDRE                                         r  hvsync/CounterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  hvsync/CounterX_reg[6]/Q
                         net (fo=14, routed)          1.166     0.743    hvsync/CounterX[6]
    SLICE_X0Y35          LUT4 (Prop_lut4_I2_O)        0.152     0.895 f  hvsync/CounterX[0]_i_3/O
                         net (fo=2, routed)           0.840     1.735    hvsync/CounterX[0]_i_3_n_0
    SLICE_X0Y34          LUT5 (Prop_lut5_I0_O)        0.332     2.067 r  hvsync/CounterX[0]_i_1/O
                         net (fo=23, routed)          0.816     2.883    hvsync/CounterXmaxed
    SLICE_X1Y36          FDRE                                         r  hvsync/CounterX_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.514     5.315    hvsync/CLK
    SLICE_X1Y36          FDRE                                         r  hvsync/CounterX_reg[10]/C
                         clock pessimism              0.578     5.893    
                         clock uncertainty           -0.271     5.621    
    SLICE_X1Y36          FDRE (Setup_fdre_C_R)       -0.429     5.192    hvsync/CounterX_reg[10]
  -------------------------------------------------------------------
                         required time                          5.192    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 hvsync/CounterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterX_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.940ns (24.989%)  route 2.822ns (75.011%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 5.315 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.633    -0.879    hvsync/CLK
    SLICE_X1Y35          FDRE                                         r  hvsync/CounterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  hvsync/CounterX_reg[6]/Q
                         net (fo=14, routed)          1.166     0.743    hvsync/CounterX[6]
    SLICE_X0Y35          LUT4 (Prop_lut4_I2_O)        0.152     0.895 f  hvsync/CounterX[0]_i_3/O
                         net (fo=2, routed)           0.840     1.735    hvsync/CounterX[0]_i_3_n_0
    SLICE_X0Y34          LUT5 (Prop_lut5_I0_O)        0.332     2.067 r  hvsync/CounterX[0]_i_1/O
                         net (fo=23, routed)          0.816     2.883    hvsync/CounterXmaxed
    SLICE_X1Y36          FDRE                                         r  hvsync/CounterX_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.514     5.315    hvsync/CLK
    SLICE_X1Y36          FDRE                                         r  hvsync/CounterX_reg[11]/C
                         clock pessimism              0.578     5.893    
                         clock uncertainty           -0.271     5.621    
    SLICE_X1Y36          FDRE (Setup_fdre_C_R)       -0.429     5.192    hvsync/CounterX_reg[11]
  -------------------------------------------------------------------
                         required time                          5.192    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 hvsync/CounterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterX_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.940ns (24.989%)  route 2.822ns (75.011%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 5.315 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.633    -0.879    hvsync/CLK
    SLICE_X1Y35          FDRE                                         r  hvsync/CounterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  hvsync/CounterX_reg[6]/Q
                         net (fo=14, routed)          1.166     0.743    hvsync/CounterX[6]
    SLICE_X0Y35          LUT4 (Prop_lut4_I2_O)        0.152     0.895 f  hvsync/CounterX[0]_i_3/O
                         net (fo=2, routed)           0.840     1.735    hvsync/CounterX[0]_i_3_n_0
    SLICE_X0Y34          LUT5 (Prop_lut5_I0_O)        0.332     2.067 r  hvsync/CounterX[0]_i_1/O
                         net (fo=23, routed)          0.816     2.883    hvsync/CounterXmaxed
    SLICE_X1Y36          FDRE                                         r  hvsync/CounterX_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.514     5.315    hvsync/CLK
    SLICE_X1Y36          FDRE                                         r  hvsync/CounterX_reg[8]/C
                         clock pessimism              0.578     5.893    
                         clock uncertainty           -0.271     5.621    
    SLICE_X1Y36          FDRE (Setup_fdre_C_R)       -0.429     5.192    hvsync/CounterX_reg[8]
  -------------------------------------------------------------------
                         required time                          5.192    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 hvsync/CounterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterX_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.940ns (24.989%)  route 2.822ns (75.011%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 5.315 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.633    -0.879    hvsync/CLK
    SLICE_X1Y35          FDRE                                         r  hvsync/CounterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  hvsync/CounterX_reg[6]/Q
                         net (fo=14, routed)          1.166     0.743    hvsync/CounterX[6]
    SLICE_X0Y35          LUT4 (Prop_lut4_I2_O)        0.152     0.895 f  hvsync/CounterX[0]_i_3/O
                         net (fo=2, routed)           0.840     1.735    hvsync/CounterX[0]_i_3_n_0
    SLICE_X0Y34          LUT5 (Prop_lut5_I0_O)        0.332     2.067 r  hvsync/CounterX[0]_i_1/O
                         net (fo=23, routed)          0.816     2.883    hvsync/CounterXmaxed
    SLICE_X1Y36          FDRE                                         r  hvsync/CounterX_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.514     5.315    hvsync/CLK
    SLICE_X1Y36          FDRE                                         r  hvsync/CounterX_reg[9]/C
                         clock pessimism              0.578     5.893    
                         clock uncertainty           -0.271     5.621    
    SLICE_X1Y36          FDRE (Setup_fdre_C_R)       -0.429     5.192    hvsync/CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                          5.192    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.897ns (25.251%)  route 2.655ns (74.749%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.317 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.634    -0.878    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  hvsync/CounterY_reg[1]/Q
                         net (fo=8, routed)           1.291     0.891    hvsync/CounterY_reg_n_0_[1]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.295     1.186 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.816     2.002    hvsync/CounterY[10]_i_3_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.126 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.548     2.675    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.516     5.317    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[10]/C
                         clock pessimism              0.578     5.895    
                         clock uncertainty           -0.271     5.623    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524     5.099    hvsync/CounterY_reg[10]
  -------------------------------------------------------------------
                         required time                          5.099    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.897ns (25.251%)  route 2.655ns (74.749%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.317 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.634    -0.878    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  hvsync/CounterY_reg[1]/Q
                         net (fo=8, routed)           1.291     0.891    hvsync/CounterY_reg_n_0_[1]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.295     1.186 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.816     2.002    hvsync/CounterY[10]_i_3_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.126 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.548     2.675    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.516     5.317    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[8]/C
                         clock pessimism              0.578     5.895    
                         clock uncertainty           -0.271     5.623    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524     5.099    hvsync/CounterY_reg[8]
  -------------------------------------------------------------------
                         required time                          5.099    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.897ns (25.251%)  route 2.655ns (74.749%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.317 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.634    -0.878    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  hvsync/CounterY_reg[1]/Q
                         net (fo=8, routed)           1.291     0.891    hvsync/CounterY_reg_n_0_[1]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.295     1.186 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.816     2.002    hvsync/CounterY[10]_i_3_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.126 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.548     2.675    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.516     5.317    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[9]/C
                         clock pessimism              0.578     5.895    
                         clock uncertainty           -0.271     5.623    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524     5.099    hvsync/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          5.099    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.897ns (25.106%)  route 2.676ns (74.894%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 5.316 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.634    -0.878    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  hvsync/CounterY_reg[1]/Q
                         net (fo=8, routed)           1.291     0.891    hvsync/CounterY_reg_n_0_[1]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.295     1.186 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.816     2.002    hvsync/CounterY[10]_i_3_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.126 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.569     2.695    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.515     5.316    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[0]/C
                         clock pessimism              0.603     5.919    
                         clock uncertainty           -0.271     5.647    
    SLICE_X2Y37          FDRE (Setup_fdre_C_R)       -0.524     5.123    hvsync/CounterY_reg[0]
  -------------------------------------------------------------------
                         required time                          5.123    
                         arrival time                          -2.695    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.897ns (25.106%)  route 2.676ns (74.894%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 5.316 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.634    -0.878    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  hvsync/CounterY_reg[1]/Q
                         net (fo=8, routed)           1.291     0.891    hvsync/CounterY_reg_n_0_[1]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.295     1.186 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.816     2.002    hvsync/CounterY[10]_i_3_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.126 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.569     2.695    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.515     5.316    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
                         clock pessimism              0.603     5.919    
                         clock uncertainty           -0.271     5.647    
    SLICE_X2Y37          FDRE (Setup_fdre_C_R)       -0.524     5.123    hvsync/CounterY_reg[1]
  -------------------------------------------------------------------
                         required time                          5.123    
                         arrival time                          -2.695    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.897ns (25.106%)  route 2.676ns (74.894%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 5.316 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.634    -0.878    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  hvsync/CounterY_reg[1]/Q
                         net (fo=8, routed)           1.291     0.891    hvsync/CounterY_reg_n_0_[1]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.295     1.186 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.816     2.002    hvsync/CounterY[10]_i_3_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.126 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.569     2.695    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.515     5.316    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[2]/C
                         clock pessimism              0.603     5.919    
                         clock uncertainty           -0.271     5.647    
    SLICE_X2Y37          FDRE (Setup_fdre_C_R)       -0.524     5.123    hvsync/CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                          5.123    
                         arrival time                          -2.695    
  -------------------------------------------------------------------
                         slack                                  2.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 hvsync/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            pixelB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.323%)  route 0.234ns (55.677%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.590    hvsync/CLK
    SLICE_X1Y35          FDRE                                         r  hvsync/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  hvsync/CounterX_reg[7]/Q
                         net (fo=14, routed)          0.234    -0.216    hvsync/CounterX[7]
    SLICE_X0Y35          LUT4 (Prop_lut4_I1_O)        0.045    -0.171 r  hvsync/pixelB[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    selector0_out[7]
    SLICE_X0Y35          FDRE                                         r  pixelB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.861    -0.829    clk_147
    SLICE_X0Y35          FDRE                                         r  pixelB_reg[1]/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.271    -0.306    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.092    -0.214    pixelB_reg[1]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.247ns (48.846%)  route 0.259ns (51.154%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  hvsync/CounterY_reg[3]/Q
                         net (fo=6, routed)           0.259    -0.183    hvsync/CounterY_reg_n_0_[3]
    SLICE_X2Y37          LUT4 (Prop_lut4_I0_O)        0.099    -0.084 r  hvsync/CounterY[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    hvsync/p_0_in[3]
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[3]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.271    -0.318    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.131    -0.187    hvsync/CounterY_reg[3]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.249ns (42.738%)  route 0.334ns (57.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  hvsync/CounterY_reg[1]/Q
                         net (fo=8, routed)           0.334    -0.108    hvsync/CounterY_reg_n_0_[1]
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.101    -0.007 r  hvsync/CounterY[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.007    hvsync/p_0_in[1]
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.271    -0.318    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.131    -0.187    hvsync/CounterY_reg[1]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/inDisplayArea_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.291ns (51.577%)  route 0.273ns (48.423%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  hvsync/CounterY_reg[4]/Q
                         net (fo=5, routed)           0.191    -0.250    hvsync/CounterY_reg_n_0_[4]
    SLICE_X3Y37          LUT4 (Prop_lut4_I0_O)        0.098    -0.152 r  hvsync/inDisplayArea_inv_i_2/O
                         net (fo=1, routed)           0.082    -0.070    hvsync/inDisplayArea_inv_i_2_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.045    -0.025 r  hvsync/inDisplayArea_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.025    hvsync/inDisplayArea0
    SLICE_X3Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    hvsync/CLK
    SLICE_X3Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.271    -0.305    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.092    -0.213    hvsync/inDisplayArea_reg_inv
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.246ns (42.151%)  route 0.338ns (57.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  hvsync/CounterY_reg[1]/Q
                         net (fo=8, routed)           0.338    -0.104    hvsync/CounterY_reg_n_0_[1]
    SLICE_X2Y37          LUT3 (Prop_lut3_I0_O)        0.098    -0.006 r  hvsync/CounterY[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.006    hvsync/p_0_in[2]
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[2]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.271    -0.318    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.121    -0.197    hvsync/CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.227ns (37.389%)  route 0.380ns (62.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.593    -0.588    hvsync/CLK
    SLICE_X1Y38          FDRE                                         r  hvsync/CounterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  hvsync/CounterY_reg[7]/Q
                         net (fo=6, routed)           0.380    -0.080    hvsync/CounterY_reg_n_0_[7]
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.099     0.019 r  hvsync/CounterY[10]_i_2/O
                         net (fo=1, routed)           0.000     0.019    hvsync/p_0_in[10]
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.826    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[10]/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.271    -0.301    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.121    -0.180    hvsync/CounterY_reg[10]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 hvsync/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.252ns (43.251%)  route 0.331ns (56.749%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.590    hvsync/CLK
    SLICE_X1Y34          FDRE                                         r  hvsync/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  hvsync/CounterX_reg[2]/Q
                         net (fo=3, routed)           0.331    -0.119    hvsync/CounterX_reg_n_0_[2]
    SLICE_X1Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.008 r  hvsync/CounterX_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.008    hvsync/CounterX_reg[0]_i_2_n_5
    SLICE_X1Y34          FDRE                                         r  hvsync/CounterX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.860    -0.830    hvsync/CLK
    SLICE_X1Y34          FDRE                                         r  hvsync/CounterX_reg[2]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.271    -0.319    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.105    -0.214    hvsync/CounterX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.245ns (40.211%)  route 0.364ns (59.789%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.593    -0.588    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  hvsync/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.364    -0.076    hvsync/CounterY_reg_n_0_[9]
    SLICE_X2Y38          LUT5 (Prop_lut5_I0_O)        0.097     0.021 r  hvsync/CounterY[9]_i_1/O
                         net (fo=1, routed)           0.000     0.021    hvsync/p_0_in[9]
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.826    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[9]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.271    -0.317    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.131    -0.186    hvsync/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.243ns (49.286%)  route 0.250ns (50.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  hvsync/CounterY_reg[4]/Q
                         net (fo=5, routed)           0.191    -0.250    hvsync/CounterY_reg_n_0_[4]
    SLICE_X3Y37          LUT5 (Prop_lut5_I0_O)        0.095    -0.155 r  hvsync/CounterY[4]_i_1/O
                         net (fo=1, routed)           0.059    -0.096    hvsync/CounterY[4]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[4]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.271    -0.318    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.002    -0.316    hvsync/CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.209ns (33.939%)  route 0.407ns (66.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           0.407    -0.019    hvsync/CounterY_reg_n_0_[0]
    SLICE_X2Y37          LUT6 (Prop_lut6_I4_O)        0.045     0.026 r  hvsync/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000     0.026    hvsync/p_0_in[5]
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/CounterY_reg[5]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.271    -0.318    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.121    -0.197    hvsync/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.223    





