INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/basys3_ov7670_v1/basys3_ov7670_v1.ip_user_files/ip/frame_buffer/sim/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/basys3_ov7670_v1/basys3_ov7670_v1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
