Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5cd2ca0269b94a38824427ec49532022 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L secureip --snapshot pynq_wrapper_func_synth xil_defaultlib.pynq_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.PULLUP
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.Conv_AXILiteS_s_axi
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ADREG=0,ALUMODEREG=0,CAR...
Compiling module xil_defaultlib.floating_point_v7_1_10__1
Compiling module xil_defaultlib.Conv_ap_fadd_3_full_dsp_32
Compiling module xil_defaultlib.Conv_fadd_32ns_32bkb
Compiling module xil_defaultlib.floating_point_v7_1_10__paramete...
Compiling module xil_defaultlib.Conv_ap_fcmp_0_no_dsp_32
Compiling module xil_defaultlib.Conv_fcmp_32ns_32dEe
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.floating_point_v7_1_10__paramete...
Compiling module xil_defaultlib.Conv_ap_fmul_2_max_dsp_32
Compiling module xil_defaultlib.Conv_fmul_32ns_32cud
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RAM_MODE="SDP...
Compiling module unisims_ver.RAMB18E1(RAM_MODE="SDP",READ_WID...
Compiling module xil_defaultlib.Conv_gmem_m_axi_buffer__paramete...
Compiling module xil_defaultlib.Conv_gmem_m_axi_fifo__parameteri...
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.Conv_gmem_m_axi_fifo__parameteri...
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.Conv_gmem_m_axi_reg_slice__param...
Compiling module xil_defaultlib.Conv_gmem_m_axi_reg_slice_235
Compiling module xil_defaultlib.Conv_gmem_m_axi_read
Compiling module xil_defaultlib.Conv_gmem_m_axi_buffer
Compiling module xil_defaultlib.Conv_gmem_m_axi_fifo
Compiling module xil_defaultlib.Conv_gmem_m_axi_fifo__parameteri...
Compiling module xil_defaultlib.Conv_gmem_m_axi_fifo__parameteri...
Compiling module xil_defaultlib.Conv_gmem_m_axi_fifo__parameteri...
Compiling module xil_defaultlib.Conv_gmem_m_axi_reg_slice
Compiling module xil_defaultlib.Conv_gmem_m_axi_write
Compiling module xil_defaultlib.Conv_gmem_m_axi_throttl
Compiling module xil_defaultlib.Conv_gmem_m_axi
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module xil_defaultlib.Conv_mac_muladd_1ibs_DSP48_3
Compiling module xil_defaultlib.Conv_mac_muladd_1ibs
Compiling module xil_defaultlib.Conv_sdiv_19s_9nseOg_div_u_232
Compiling module xil_defaultlib.Conv_sdiv_19s_9nseOg_div_231
Compiling module xil_defaultlib.Conv_sdiv_19s_9nseOg
Compiling module xil_defaultlib.Conv_sdiv_19s_9nseOg_div_u
Compiling module xil_defaultlib.Conv_sdiv_19s_9nseOg_div
Compiling module xil_defaultlib.Conv_sdiv_19s_9nseOg_230
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module xil_defaultlib.Conv
Compiling module xil_defaultlib.pynq_Conv_0_0
Compiling module xil_defaultlib.Pool_AXILiteS_s_axi
Compiling module xil_defaultlib.floating_point_v7_1_10
Compiling module xil_defaultlib.Pool_ap_fadd_3_full_dsp_32
Compiling module xil_defaultlib.Pool_fadd_32ns_32bkb
Compiling module xil_defaultlib.floating_point_v7_1_10__paramete...
Compiling module xil_defaultlib.Pool_ap_fcmp_0_no_dsp_32
Compiling module xil_defaultlib.Pool_fcmp_32ns_32eOg
Compiling module xil_defaultlib.floating_point_v7_1_10__paramete...
Compiling module xil_defaultlib.Pool_ap_fdiv_14_no_dsp_32
Compiling module xil_defaultlib.Pool_fdiv_32ns_32cud
Compiling module xil_defaultlib.Pool_gmem_m_axi_buffer__paramete...
Compiling module xil_defaultlib.Pool_gmem_m_axi_fifo__parameteri...
Compiling module xil_defaultlib.Pool_gmem_m_axi_fifo__parameteri...
Compiling module xil_defaultlib.Pool_gmem_m_axi_reg_slice__param...
Compiling module xil_defaultlib.Pool_gmem_m_axi_reg_slice_85
Compiling module xil_defaultlib.Pool_gmem_m_axi_read
Compiling module xil_defaultlib.Pool_gmem_m_axi_buffer
Compiling module xil_defaultlib.Pool_gmem_m_axi_fifo
Compiling module xil_defaultlib.Pool_gmem_m_axi_fifo__parameteri...
Compiling module xil_defaultlib.Pool_gmem_m_axi_fifo__parameteri...
Compiling module xil_defaultlib.Pool_gmem_m_axi_fifo__parameteri...
Compiling module xil_defaultlib.Pool_gmem_m_axi_reg_slice
Compiling module xil_defaultlib.Pool_gmem_m_axi_write
Compiling module xil_defaultlib.Pool_gmem_m_axi_throttl
Compiling module xil_defaultlib.Pool_gmem_m_axi
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module xil_defaultlib.Pool_mac_muladd_1hbi_DSP48_1_82
Compiling module xil_defaultlib.Pool_mac_muladd_1hbi
Compiling module xil_defaultlib.Pool_mac_muladd_1hbi_DSP48_1_81
Compiling module xil_defaultlib.Pool_mac_muladd_1hbi_65
Compiling module xil_defaultlib.Pool_mac_muladd_1hbi_DSP48_1
Compiling module xil_defaultlib.Pool_mac_muladd_1hbi_66
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module xil_defaultlib.Pool_mul_mul_16nsg8j_DSP48_0
Compiling module xil_defaultlib.Pool_mul_mul_16nsg8j
Compiling module xil_defaultlib.Pool_udiv_16ns_8nfYi_div_u_80
Compiling module xil_defaultlib.Pool_udiv_16ns_8nfYi_div_79
Compiling module xil_defaultlib.Pool_udiv_16ns_8nfYi
Compiling module xil_defaultlib.Pool_udiv_16ns_8nfYi_div_u
Compiling module xil_defaultlib.Pool_udiv_16ns_8nfYi_div
Compiling module xil_defaultlib.Pool_udiv_16ns_8nfYi_67
Compiling module xil_defaultlib.floating_point_v7_1_10__paramete...
Compiling module xil_defaultlib.Pool_ap_uitofp_4_no_dsp_32
Compiling module xil_defaultlib.Pool_uitofp_32ns_dEe
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module xil_defaultlib.Pool
Compiling module xil_defaultlib.pynq_Pool_0_0
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.rd_fwft_62
Compiling module xil_defaultlib.rd_status_flags_ss_63
Compiling module xil_defaultlib.rd_bin_cntr_64
Compiling module xil_defaultlib.rd_logic_56
Compiling module xil_defaultlib.wr_status_flags_ss_60
Compiling module xil_defaultlib.wr_bin_cntr_61
Compiling module xil_defaultlib.wr_logic_57
Compiling module unisims_ver.RAM32X1D
Compiling module xil_defaultlib.dmem__parameterized0_59
Compiling module xil_defaultlib.memory__parameterized0_58
Compiling module xil_defaultlib.xpm_cdc_async_rst__8
Compiling module xil_defaultlib.reset_blk_ramfifo__xdcDup__3
Compiling module xil_defaultlib.fifo_generator_ramfifo__paramete...
Compiling module xil_defaultlib.fifo_generator_top__parameterize...
Compiling module xil_defaultlib.fifo_generator_v13_2_5_synth__pa...
Compiling module xil_defaultlib.fifo_generator_v13_2_5__paramete...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_20_fifo_gen__...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_20_axic_fifo_...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_21_a...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_21_r...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_21_b...
Compiling module xil_defaultlib.rd_fwft_53
Compiling module xil_defaultlib.rd_status_flags_ss_54
Compiling module xil_defaultlib.rd_bin_cntr_55
Compiling module xil_defaultlib.rd_logic_47
Compiling module xil_defaultlib.wr_status_flags_ss_51
Compiling module xil_defaultlib.wr_bin_cntr_52
Compiling module xil_defaultlib.wr_logic_48
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.dmem_50
Compiling module xil_defaultlib.memory_49
Compiling module xil_defaultlib.xpm_cdc_async_rst__6
Compiling module xil_defaultlib.reset_blk_ramfifo__xdcDup__1
Compiling module xil_defaultlib.fifo_generator_ramfifo__xdcDup__...
Compiling module xil_defaultlib.fifo_generator_top__xdcDup__1
Compiling module xil_defaultlib.fifo_generator_v13_2_5_synth__xd...
Compiling module xil_defaultlib.fifo_generator_v13_2_5__xdcDup__...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_20_fifo_gen__...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_20_axic_fifo_...
Compiling module xil_defaultlib.rd_fwft_44
Compiling module xil_defaultlib.rd_status_flags_ss_45
Compiling module xil_defaultlib.rd_bin_cntr_46
Compiling module xil_defaultlib.rd_logic_38
Compiling module xil_defaultlib.wr_status_flags_ss_42
Compiling module xil_defaultlib.wr_bin_cntr_43
Compiling module xil_defaultlib.wr_logic_39
Compiling module xil_defaultlib.dmem_41
Compiling module xil_defaultlib.memory_40
Compiling module xil_defaultlib.xpm_cdc_async_rst__7
Compiling module xil_defaultlib.reset_blk_ramfifo__xdcDup__2
Compiling module xil_defaultlib.fifo_generator_ramfifo__xdcDup__...
Compiling module xil_defaultlib.fifo_generator_top__xdcDup__2
Compiling module xil_defaultlib.fifo_generator_v13_2_5_synth__xd...
Compiling module xil_defaultlib.fifo_generator_v13_2_5__xdcDup__...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_20_fifo_gen__...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_20_axic_fifo_...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_21_a...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_21_w...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_21_a...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_21_a...
Compiling module xil_defaultlib.pynq_auto_pc_0
Compiling module xil_defaultlib.axi_register_slice_v2_1_21_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_21_axi_r...
Compiling module xil_defaultlib.axi_dwidth_converter_v2_1_21_r_u...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.generic_baseblocks_v2_1_0_comman...
Compiling module xil_defaultlib.axi_dwidth_converter_v2_1_21_a_u...
Compiling module xil_defaultlib.axi_dwidth_converter_v2_1_21_w_u...
Compiling module xil_defaultlib.generic_baseblocks_v2_1_0_comman...
Compiling module xil_defaultlib.axi_dwidth_converter_v2_1_21_a_u...
Compiling module xil_defaultlib.axi_register_slice_v2_1_21_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_21_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_21_axi_r...
Compiling module xil_defaultlib.axi_dwidth_converter_v2_1_21_axi...
Compiling module xil_defaultlib.axi_dwidth_converter_v2_1_21_top...
Compiling module xil_defaultlib.pynq_auto_us_0
Compiling module xil_defaultlib.s00_couplers_imp_G3GUWH
Compiling module xil_defaultlib.pynq_axi_mem_intercon_0
Compiling module xil_defaultlib.rd_fwft_20
Compiling module xil_defaultlib.rd_status_flags_ss_21
Compiling module xil_defaultlib.rd_bin_cntr_22
Compiling module xil_defaultlib.rd_logic_16
Compiling module xil_defaultlib.wr_status_flags_ss_18
Compiling module xil_defaultlib.wr_bin_cntr_19
Compiling module xil_defaultlib.wr_logic_17
Compiling module xil_defaultlib.dmem__parameterized0
Compiling module xil_defaultlib.memory__parameterized0
Compiling module xil_defaultlib.xpm_cdc_async_rst
Compiling module xil_defaultlib.reset_blk_ramfifo
Compiling module xil_defaultlib.fifo_generator_ramfifo__paramete...
Compiling module xil_defaultlib.fifo_generator_top__parameterize...
Compiling module xil_defaultlib.fifo_generator_v13_2_5_synth__pa...
Compiling module xil_defaultlib.fifo_generator_v13_2_5__paramete...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_20_fifo_gen__...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_20_axic_fifo_...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_21_a...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_21_r...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_21_b...
Compiling module xil_defaultlib.rd_fwft_13
Compiling module xil_defaultlib.rd_status_flags_ss_14
Compiling module xil_defaultlib.rd_bin_cntr_15
Compiling module xil_defaultlib.rd_logic_7
Compiling module xil_defaultlib.wr_status_flags_ss_11
Compiling module xil_defaultlib.wr_bin_cntr_12
Compiling module xil_defaultlib.wr_logic_8
Compiling module xil_defaultlib.dmem_10
Compiling module xil_defaultlib.memory_9
Compiling module xil_defaultlib.xpm_cdc_async_rst__9
Compiling module xil_defaultlib.reset_blk_ramfifo__xdcDup__4
Compiling module xil_defaultlib.fifo_generator_ramfifo__xdcDup__...
Compiling module xil_defaultlib.fifo_generator_top__xdcDup__3
Compiling module xil_defaultlib.fifo_generator_v13_2_5_synth__xd...
Compiling module xil_defaultlib.fifo_generator_v13_2_5__xdcDup__...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_20_fifo_gen__...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_20_axic_fifo_...
Compiling module xil_defaultlib.rd_fwft
Compiling module xil_defaultlib.rd_status_flags_ss
Compiling module xil_defaultlib.rd_bin_cntr
Compiling module xil_defaultlib.rd_logic
Compiling module xil_defaultlib.wr_status_flags_ss
Compiling module xil_defaultlib.wr_bin_cntr
Compiling module xil_defaultlib.wr_logic
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.xpm_cdc_async_rst__10
Compiling module xil_defaultlib.reset_blk_ramfifo__xdcDup__5
Compiling module xil_defaultlib.fifo_generator_ramfifo
Compiling module xil_defaultlib.fifo_generator_top
Compiling module xil_defaultlib.fifo_generator_v13_2_5_synth
Compiling module xil_defaultlib.fifo_generator_v13_2_5
Compiling module xil_defaultlib.axi_data_fifo_v2_1_20_fifo_gen
Compiling module xil_defaultlib.axi_data_fifo_v2_1_20_axic_fifo
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_21_a...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_21_w...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_21_a...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_21_a...
Compiling module xil_defaultlib.pynq_auto_pc_1
Compiling module xil_defaultlib.axi_register_slice_v2_1_21_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_21_axi_r...
Compiling module xil_defaultlib.axi_dwidth_converter_v2_1_21_r_u...
Compiling module xil_defaultlib.generic_baseblocks_v2_1_0_comman...
Compiling module xil_defaultlib.axi_dwidth_converter_v2_1_21_a_u...
Compiling module xil_defaultlib.axi_dwidth_converter_v2_1_21_w_u...
Compiling module xil_defaultlib.generic_baseblocks_v2_1_0_comman...
Compiling module xil_defaultlib.axi_dwidth_converter_v2_1_21_a_u...
Compiling module xil_defaultlib.axi_register_slice_v2_1_21_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_21_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_21_axi_r...
Compiling module xil_defaultlib.axi_dwidth_converter_v2_1_21_axi...
Compiling module xil_defaultlib.axi_dwidth_converter_v2_1_21_top
Compiling module xil_defaultlib.pynq_auto_us_1
Compiling module xil_defaultlib.s00_couplers_imp_S9RQ86
Compiling module xil_defaultlib.pynq_axi_mem_intercon_1_0
Compiling module unisims_ver.BIBUF
Compiling module unisims_ver.PS7
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.processing_system7_v5_5_processi...
Compiling module xil_defaultlib.pynq_processing_system7_0_0
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_21_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_21_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_21_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_21_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_21_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_21_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_21_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_21_b...
Compiling module xil_defaultlib.axi_register_slice_v2_1_21_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_21_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_21_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_21_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_21_axi_r...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_21_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_21_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_21_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_21_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_21_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_21_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_21_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_21_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_21_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_21_a...
Compiling module xil_defaultlib.pynq_auto_pc_2
Compiling module xil_defaultlib.s00_couplers_imp_1XRQMC4
Compiling module xil_defaultlib.axi_crossbar_v2_1_22_addr_arbite...
Compiling module xil_defaultlib.axi_crossbar_v2_1_22_decerr_slav...
Compiling module xil_defaultlib.axi_register_slice_v2_1_21_axic_...
Compiling module xil_defaultlib.axi_crossbar_v2_1_22_splitter__p...
Compiling module xil_defaultlib.axi_crossbar_v2_1_22_splitter
Compiling module xil_defaultlib.axi_crossbar_v2_1_22_crossbar_sa...
Compiling module xil_defaultlib.axi_crossbar_v2_1_22_axi_crossba...
Compiling module xil_defaultlib.pynq_xbar_0
Compiling module xil_defaultlib.pynq_ps7_0_axi_periph_0
Compiling module xil_defaultlib.cdc_sync
Compiling module xil_defaultlib.cdc_sync_0
Compiling module xil_defaultlib.lpf
Compiling module xil_defaultlib.upcnt_n
Compiling module xil_defaultlib.sequence_psr
Compiling module xil_defaultlib.proc_sys_reset
Compiling module xil_defaultlib.pynq_rst_ps7_0_50M_0
Compiling module xil_defaultlib.pynq
Compiling module xil_defaultlib.pynq_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot pynq_wrapper_func_synth
