library ieee;
use ieee.std_logic_1164.all;

entity register_bank_board is
  port (
    clk : in std_logic;
    data_in : in std_logic_vector(3 downto 0);
    reg_rd : in std_logic_vector(2 downto 0);
    reg_wr : in std_logic_vector(2 downto 0);
	 we : in std_logic;
    clear : in std_logic
	 data_out : out std_logic_vector(3 downto 0);

	 SW : in std_logic_vector(9 downto 0);
    HEX5, HEX4, HEX3, HEX2, HEX1, HEX0 : out std_logic_vector(6 downto 0);
    LEDR : out std_logic_vector(3 downto 0)
  );
end register_bank_board;
