1. Type "make" to build.  (Type "make clean" first if you already compiled and want to recompile from scratch.)

2. Run trace reader:

   To run without throttling output:
   ./sim 256 32 4 gcc_trace.txt

   To run with throttling (via "less"):
   ./sim 256 32 4 gcc_trace.txt | less

3. Simulation Output:
   
   0 fu{0} src{29,14} dst{-1} FE{0,1} DE{1,1} RN{2,1} RR{3,1} DI{4,1} IS{5,1} EX{6,1} WB{7,1} RT{8,1}
   1 fu{2} src{29,-1} dst{14} FE{1,1} DE{2,1} RN{3,1} RR{4,1} DI{5,1} IS{6,1} EX{7,5} WB{12,1} RT{13,1}
   2 fu{2} src{29,-1} dst{15} FE{2,1} DE{3,1} RN{4,1} RR{5,1} DI{6,1} IS{7,1} EX{8,5} WB{13,1} RT{14,1}
   3 fu{2} src{30,-1} dst{19} FE{3,1} DE{4,1} RN{5,1} RR{6,1} DI{7,1} IS{8,1} EX{9,5} WB{14,1} RT{15,1}
   4 fu{2} src{14,-1} dst{14} FE{4,1} DE{5,1} RN{6,1} RR{7,1} DI{8,1} IS{9,3} EX{12,5} WB{17,1} RT{18,1}
   5 fu{2} src{15,-1} dst{16} FE{5,1} DE{6,1} RN{7,1} RR{8,1} DI{9,1} IS{10,3} EX{13,5} WB{18,1} RT{19,1}
   6 fu{0} src{29,14} dst{-1} FE{6,1} DE{7,1} RN{8,1} RR{9,1} DI{10,1} IS{11,6} EX{17,1} WB{18,1} RT{19,2}
   7 fu{0} src{19,-1} dst{3} FE{7,1} DE{8,1} RN{9,1} RR{10,1} DI{11,1} IS{12,2} EX{14,1} WB{15,1} RT{16,6}
   8 fu{1} src{0,0} dst{23} FE{8,1} DE{9,1} RN{10,1} RR{11,1} DI{12,1} IS{13,2} EX{15,2} WB{17,1} RT{18,5}
   9 fu{1} src{0,0} dst{18} FE{9,1} DE{10,1} RN{11,1} RR{12,1} DI{13,1} IS{14,2} EX{16,2} WB{18,1} RT{19,5}
   10 fu{0} src{3,0} dst{-1} FE{10,1} DE{11,1} RN{12,1} RR{13,1} DI{14,1} IS{15,3} EX{18,1} WB{19,1} RT{20,5}
   
   ...
   
   ...
   9999 fu{0} src{2,0} dst{-1} FE{10244,1} DE{10245,1} RN{10246,1} RR{10247,1} DI{10248,1} IS{10249,5} EX{10254,1} WB{10255,1} RT{10256,7}
   # === Simulator Command =========
   # ./sim 16 8 1 val_trace_gcc1
   # === Processor Configuration ===
   # ROB_SIZE = 16
   # IQ_SIZE  = 8
   # WIDTH    = 1
   # === Simulation Results ========
   # Dynamic Instruction Count    = 10000
   # Cycles                       = 10263
   # Instructions Per Cycle (IPC) = 0.97

