design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/home/cra2ypierr0t/workspace/caravel_jacaranda-8_GF180/openlane/computer,computer,22_12_03_18_05,flow completed,0h19m9s0ms,0h5m55s0ms,4567.555555555556,9.0,2283.777777777778,25.07,2401.23,20554,0,0,0,0,0,0,0,-1,0,-1,-1,2444711,242094,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,0.0,0.0,3159722976.0,0.0,37.83,37.13,15.13,20.16,-1,9840,14828,645,5562,0,0,0,13617,138,8,118,271,621,518,130,4894,4418,4349,67,748,13914,0,14662,2178946.7391999997,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,500.0,2.0,500,AREA 0,10,50,1,153.6,153.18,0.40,0.3,gf180mcu_fd_sc_mcu7t5v0,4
