
../repos/sgerbino-table-2fdd8d0/bin/table_column_test:     file format elf32-littlearm


Disassembly of section .init:

00011a28 <.init>:
   11a28:	push	{r3, lr}
   11a2c:	bl	11c08 <_start@@Base+0x3c>
   11a30:	pop	{r3, pc}

Disassembly of section .plt:

00011a34 <strcmp@plt-0x14>:
   11a34:	push	{lr}		; (str lr, [sp, #-4]!)
   11a38:	ldr	lr, [pc, #4]	; 11a44 <strcmp@plt-0x4>
   11a3c:	add	lr, pc, lr
   11a40:	ldr	pc, [lr, #8]!
   11a44:			; <UNDEFINED> instruction: 0x000145bc

00011a48 <strcmp@plt>:
   11a48:	add	ip, pc, #0, 12
   11a4c:	add	ip, ip, #20, 20	; 0x14000
   11a50:	ldr	pc, [ip, #1468]!	; 0x5bc

00011a54 <printf@plt>:
   11a54:	add	ip, pc, #0, 12
   11a58:	add	ip, ip, #20, 20	; 0x14000
   11a5c:	ldr	pc, [ip, #1460]!	; 0x5b4

00011a60 <free@plt>:
   11a60:	add	ip, pc, #0, 12
   11a64:	add	ip, ip, #20, 20	; 0x14000
   11a68:	ldr	pc, [ip, #1452]!	; 0x5ac

00011a6c <realloc@plt>:
   11a6c:	add	ip, pc, #0, 12
   11a70:	add	ip, ip, #20, 20	; 0x14000
   11a74:	ldr	pc, [ip, #1444]!	; 0x5a4

00011a78 <strcpy@plt>:
   11a78:	add	ip, pc, #0, 12
   11a7c:	add	ip, ip, #20, 20	; 0x14000
   11a80:	ldr	pc, [ip, #1436]!	; 0x59c

00011a84 <malloc@plt>:
   11a84:	add	ip, pc, #0, 12
   11a88:	add	ip, ip, #20, 20	; 0x14000
   11a8c:	ldr	pc, [ip, #1428]!	; 0x594

00011a90 <__libc_start_main@plt>:
   11a90:	add	ip, pc, #0, 12
   11a94:	add	ip, ip, #20, 20	; 0x14000
   11a98:	ldr	pc, [ip, #1420]!	; 0x58c

00011a9c <__gmon_start__@plt>:
   11a9c:	add	ip, pc, #0, 12
   11aa0:	add	ip, ip, #20, 20	; 0x14000
   11aa4:	ldr	pc, [ip, #1412]!	; 0x584

00011aa8 <strlen@plt>:
   11aa8:	add	ip, pc, #0, 12
   11aac:	add	ip, ip, #20, 20	; 0x14000
   11ab0:	ldr	pc, [ip, #1404]!	; 0x57c

00011ab4 <snprintf@plt>:
   11ab4:	add	ip, pc, #0, 12
   11ab8:	add	ip, ip, #20, 20	; 0x14000
   11abc:	ldr	pc, [ip, #1396]!	; 0x574

00011ac0 <__isoc99_sscanf@plt>:
   11ac0:	add	ip, pc, #0, 12
   11ac4:	add	ip, ip, #20, 20	; 0x14000
   11ac8:	ldr	pc, [ip, #1388]!	; 0x56c

00011acc <abort@plt>:
   11acc:	add	ip, pc, #0, 12
   11ad0:	add	ip, ip, #20, 20	; 0x14000
   11ad4:	ldr	pc, [ip, #1380]!	; 0x564

Disassembly of section .text:

00011ad8 <main@@Base>:
   11ad8:	strd	r4, [sp, #-16]!
   11adc:	str	r6, [sp, #8]
   11ae0:	str	lr, [sp, #12]
   11ae4:	sub	sp, sp, #56	; 0x38
   11ae8:	mov	r0, sp
   11aec:	bl	11e38 <table_init@@Base>
   11af0:	mov	r2, #0
   11af4:	mov	r0, sp
   11af8:	movw	r1, #21848	; 0x5558
   11afc:	movt	r1, #1
   11b00:	bl	12834 <table_add_column@@Base>
   11b04:	mov	r6, r0
   11b08:	mov	r2, #21
   11b0c:	movw	r1, #21852	; 0x555c
   11b10:	movt	r1, #1
   11b14:	mov	r0, sp
   11b18:	bl	12834 <table_add_column@@Base>
   11b1c:	mov	r5, r0
   11b20:	mov	r0, sp
   11b24:	bl	1279c <table_get_column_length@@Base>
   11b28:	cmp	r0, #2
   11b2c:	moveq	r4, #0
   11b30:	beq	11b44 <main@@Base+0x6c>
   11b34:	movw	r0, #21860	; 0x5564
   11b38:	movt	r0, #1
   11b3c:	mvn	r4, #0
   11b40:	bl	11a54 <printf@plt>
   11b44:	mov	r1, r6
   11b48:	mov	r0, sp
   11b4c:	bl	12b38 <table_get_column_name@@Base>
   11b50:	movw	r1, #21848	; 0x5558
   11b54:	movt	r1, #1
   11b58:	bl	11a48 <strcmp@plt>
   11b5c:	cmp	r0, #0
   11b60:	bne	11ba4 <main@@Base+0xcc>
   11b64:	mov	r1, r5
   11b68:	mov	r0, sp
   11b6c:	bl	12b38 <table_get_column_name@@Base>
   11b70:	movw	r1, #21852	; 0x555c
   11b74:	movt	r1, #1
   11b78:	bl	11a48 <strcmp@plt>
   11b7c:	cmp	r0, #0
   11b80:	bne	11bb8 <main@@Base+0xe0>
   11b84:	mov	r0, sp
   11b88:	bl	11e78 <table_destroy@@Base>
   11b8c:	mov	r0, r4
   11b90:	add	sp, sp, #56	; 0x38
   11b94:	ldrd	r4, [sp]
   11b98:	ldr	r6, [sp, #8]
   11b9c:	add	sp, sp, #12
   11ba0:	pop	{pc}		; (ldr pc, [sp], #4)
   11ba4:	movw	r0, #21900	; 0x558c
   11ba8:	movt	r0, #1
   11bac:	mvn	r4, #0
   11bb0:	bl	11a54 <printf@plt>
   11bb4:	b	11b64 <main@@Base+0x8c>
   11bb8:	movw	r0, #21900	; 0x558c
   11bbc:	movt	r0, #1
   11bc0:	mvn	r4, #0
   11bc4:	bl	11a54 <printf@plt>
   11bc8:	b	11b84 <main@@Base+0xac>

00011bcc <_start@@Base>:
   11bcc:	mov	fp, #0
   11bd0:	mov	lr, #0
   11bd4:	pop	{r1}		; (ldr r1, [sp], #4)
   11bd8:	mov	r2, sp
   11bdc:	push	{r2}		; (str r2, [sp, #-4]!)
   11be0:	push	{r0}		; (str r0, [sp, #-4]!)
   11be4:	ldr	ip, [pc, #16]	; 11bfc <_start@@Base+0x30>
   11be8:	push	{ip}		; (str ip, [sp, #-4]!)
   11bec:	ldr	r0, [pc, #12]	; 11c00 <_start@@Base+0x34>
   11bf0:	ldr	r3, [pc, #12]	; 11c04 <_start@@Base+0x38>
   11bf4:	bl	11a90 <__libc_start_main@plt>
   11bf8:	bl	11acc <abort@plt>
   11bfc:	andeq	r5, r1, r8, asr #10
   11c00:	ldrdeq	r1, [r1], -r8
   11c04:	andeq	r5, r1, r8, ror #9
   11c08:	ldr	r3, [pc, #20]	; 11c24 <_start@@Base+0x58>
   11c0c:	ldr	r2, [pc, #20]	; 11c28 <_start@@Base+0x5c>
   11c10:	add	r3, pc, r3
   11c14:	ldr	r2, [r3, r2]
   11c18:	cmp	r2, #0
   11c1c:	bxeq	lr
   11c20:	b	11a9c <__gmon_start__@plt>
   11c24:	andeq	r4, r1, r8, ror #7
   11c28:	andeq	r0, r0, ip, lsr r0
   11c2c:	ldr	r0, [pc, #24]	; 11c4c <_start@@Base+0x80>
   11c30:	ldr	r3, [pc, #24]	; 11c50 <_start@@Base+0x84>
   11c34:	cmp	r3, r0
   11c38:	bxeq	lr
   11c3c:	ldr	r3, [pc, #16]	; 11c54 <_start@@Base+0x88>
   11c40:	cmp	r3, #0
   11c44:	bxeq	lr
   11c48:	bx	r3
   11c4c:	andeq	r6, r2, r8, asr #32
   11c50:	andeq	r6, r2, r8, asr #32
   11c54:	andeq	r0, r0, r0
   11c58:	ldr	r0, [pc, #36]	; 11c84 <_start@@Base+0xb8>
   11c5c:	ldr	r1, [pc, #36]	; 11c88 <_start@@Base+0xbc>
   11c60:	sub	r1, r1, r0
   11c64:	asr	r1, r1, #2
   11c68:	add	r1, r1, r1, lsr #31
   11c6c:	asrs	r1, r1, #1
   11c70:	bxeq	lr
   11c74:	ldr	r3, [pc, #16]	; 11c8c <_start@@Base+0xc0>
   11c78:	cmp	r3, #0
   11c7c:	bxeq	lr
   11c80:	bx	r3
   11c84:	andeq	r6, r2, r8, asr #32
   11c88:	andeq	r6, r2, r8, asr #32
   11c8c:	andeq	r0, r0, r0
   11c90:	push	{r4, lr}
   11c94:	ldr	r4, [pc, #24]	; 11cb4 <_start@@Base+0xe8>
   11c98:	ldrb	r3, [r4]
   11c9c:	cmp	r3, #0
   11ca0:	popne	{r4, pc}
   11ca4:	bl	11c2c <_start@@Base+0x60>
   11ca8:	mov	r3, #1
   11cac:	strb	r3, [r4]
   11cb0:	pop	{r4, pc}
   11cb4:	andeq	r6, r2, r8, asr #32
   11cb8:	b	11c58 <_start@@Base+0x8c>
   11cbc:	mvn	r2, #0
   11cc0:	mov	r3, #64	; 0x40
   11cc4:	strd	r4, [sp, #-16]!
   11cc8:	mov	r1, r2
   11ccc:	mov	r4, r0
   11cd0:	str	r6, [sp, #8]
   11cd4:	str	lr, [sp, #12]
   11cd8:	bl	12664 <table_notify@@Base>
   11cdc:	mov	r0, r4
   11ce0:	bl	135d8 <table_get_row_length@@Base>
   11ce4:	subs	r6, r0, #0
   11ce8:	ble	11d08 <_start@@Base+0x13c>
   11cec:	mov	r5, #0
   11cf0:	mov	r1, r5
   11cf4:	mov	r0, r4
   11cf8:	add	r5, r5, #1
   11cfc:	bl	13558 <table_row_destroy@@Base>
   11d00:	cmp	r6, r5
   11d04:	bne	11cf0 <_start@@Base+0x124>
   11d08:	ldr	r0, [r4, #16]
   11d0c:	cmp	r0, #0
   11d10:	beq	11d18 <_start@@Base+0x14c>
   11d14:	bl	11a60 <free@plt>
   11d18:	mov	r0, r4
   11d1c:	bl	1279c <table_get_column_length@@Base>
   11d20:	subs	r6, r0, #0
   11d24:	ble	11d44 <_start@@Base+0x178>
   11d28:	mov	r5, #0
   11d2c:	mov	r1, r5
   11d30:	mov	r0, r4
   11d34:	add	r5, r5, #1
   11d38:	bl	12780 <table_column_destroy@@Base>
   11d3c:	cmp	r6, r5
   11d40:	bne	11d2c <_start@@Base+0x160>
   11d44:	ldr	r0, [r4]
   11d48:	cmp	r0, #0
   11d4c:	beq	11d54 <_start@@Base+0x188>
   11d50:	bl	11a60 <free@plt>
   11d54:	ldr	r0, [r4, #36]	; 0x24
   11d58:	cmp	r0, #0
   11d5c:	beq	11d64 <_start@@Base+0x198>
   11d60:	bl	11a60 <free@plt>
   11d64:	ldr	r0, [r4, #40]	; 0x28
   11d68:	cmp	r0, #0
   11d6c:	beq	11d74 <_start@@Base+0x1a8>
   11d70:	bl	11a60 <free@plt>
   11d74:	ldr	r0, [r4, #44]	; 0x2c
   11d78:	cmp	r0, #0
   11d7c:	beq	11d94 <_start@@Base+0x1c8>
   11d80:	ldrd	r4, [sp]
   11d84:	ldr	r6, [sp, #8]
   11d88:	ldr	lr, [sp, #12]
   11d8c:	add	sp, sp, #16
   11d90:	b	11a60 <free@plt>
   11d94:	ldrd	r4, [sp]
   11d98:	ldr	r6, [sp, #8]
   11d9c:	add	sp, sp, #12
   11da0:	pop	{pc}		; (ldr pc, [sp], #4)

00011da4 <table_new@@Base>:
   11da4:	mov	r0, #56	; 0x38
   11da8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   11dac:	mov	r4, #10
   11db0:	mov	r5, #0
   11db4:	strd	r6, [sp, #8]
   11db8:	mov	r6, #20
   11dbc:	mov	r7, #0
   11dc0:	str	r8, [sp, #16]
   11dc4:	str	lr, [sp, #20]
   11dc8:	bl	11a84 <malloc@plt>
   11dcc:	mov	r2, #0
   11dd0:	ldr	r8, [sp, #16]
   11dd4:	strd	r4, [r0, #8]
   11dd8:	strd	r6, [r0, #24]
   11ddc:	strd	r4, [r0, #48]	; 0x30
   11de0:	ldrd	r4, [sp]
   11de4:	str	r2, [r0]
   11de8:	ldrd	r6, [sp, #8]
   11dec:	add	sp, sp, #20
   11df0:	str	r2, [r0, #4]
   11df4:	str	r2, [r0, #16]
   11df8:	str	r2, [r0, #20]
   11dfc:	str	r2, [r0, #32]
   11e00:	str	r2, [r0, #36]	; 0x24
   11e04:	str	r2, [r0, #40]	; 0x28
   11e08:	str	r2, [r0, #44]	; 0x2c
   11e0c:	pop	{pc}		; (ldr pc, [sp], #4)

00011e10 <table_delete@@Base>:
   11e10:	str	r4, [sp, #-8]!
   11e14:	subs	r4, r0, #0
   11e18:	str	lr, [sp, #4]
   11e1c:	beq	11e24 <table_delete@@Base+0x14>
   11e20:	bl	11cbc <_start@@Base+0xf0>
   11e24:	mov	r0, r4
   11e28:	ldr	r4, [sp]
   11e2c:	ldr	lr, [sp, #4]
   11e30:	add	sp, sp, #8
   11e34:	b	11a60 <free@plt>

00011e38 <table_init@@Base>:
   11e38:	mov	r3, #0
   11e3c:	mov	r2, #10
   11e40:	mov	r1, #20
   11e44:	str	r3, [r0]
   11e48:	str	r3, [r0, #4]
   11e4c:	strd	r2, [r0, #8]
   11e50:	str	r3, [r0, #16]
   11e54:	str	r3, [r0, #20]
   11e58:	str	r1, [r0, #24]
   11e5c:	str	r3, [r0, #28]
   11e60:	str	r3, [r0, #32]
   11e64:	str	r3, [r0, #36]	; 0x24
   11e68:	str	r3, [r0, #40]	; 0x28
   11e6c:	str	r3, [r0, #44]	; 0x2c
   11e70:	strd	r2, [r0, #48]	; 0x30
   11e74:	bx	lr

00011e78 <table_destroy@@Base>:
   11e78:	cmp	r0, #0
   11e7c:	beq	11e84 <table_destroy@@Base+0xc>
   11e80:	b	11cbc <_start@@Base+0xf0>
   11e84:	bx	lr

00011e88 <table_dupe@@Base>:
   11e88:	strd	r4, [sp, #-28]!	; 0xffffffe4
   11e8c:	mov	r4, #0
   11e90:	strd	r6, [sp, #8]
   11e94:	mov	r6, r0
   11e98:	strd	r8, [sp, #16]
   11e9c:	str	lr, [sp, #24]
   11ea0:	sub	sp, sp, #20
   11ea4:	bl	135d8 <table_get_row_length@@Base>
   11ea8:	mov	r9, r0
   11eac:	mov	r0, r6
   11eb0:	bl	1279c <table_get_column_length@@Base>
   11eb4:	mov	r8, r0
   11eb8:	mov	r0, #56	; 0x38
   11ebc:	bl	11a84 <malloc@plt>
   11ec0:	mov	r7, r0
   11ec4:	mov	r2, #10
   11ec8:	mov	r3, #0
   11ecc:	mov	r0, #20
   11ed0:	mov	r1, #0
   11ed4:	cmp	r8, r4
   11ed8:	str	r4, [r7]
   11edc:	str	r4, [r7, #4]
   11ee0:	strd	r2, [r7, #8]
   11ee4:	str	r4, [r7, #16]
   11ee8:	str	r4, [r7, #20]
   11eec:	strd	r0, [r7, #24]
   11ef0:	str	r4, [r7, #32]
   11ef4:	str	r4, [r7, #36]	; 0x24
   11ef8:	str	r4, [r7, #40]	; 0x28
   11efc:	str	r4, [r7, #44]	; 0x2c
   11f00:	strd	r2, [r7, #48]	; 0x30
   11f04:	ble	11f40 <table_dupe@@Base+0xb8>
   11f08:	mov	r1, r4
   11f0c:	mov	r0, r6
   11f10:	bl	12b38 <table_get_column_name@@Base>
   11f14:	mov	r5, r0
   11f18:	mov	r1, r4
   11f1c:	mov	r0, r6
   11f20:	add	r4, r4, #1
   11f24:	bl	12820 <table_get_column_data_type@@Base>
   11f28:	mov	r2, r0
   11f2c:	mov	r1, r5
   11f30:	mov	r0, r7
   11f34:	bl	12834 <table_add_column@@Base>
   11f38:	cmp	r8, r4
   11f3c:	bne	11f08 <table_dupe@@Base+0x80>
   11f40:	cmp	r9, #0
   11f44:	ble	12018 <table_dupe@@Base+0x190>
   11f48:	mov	r5, #0
   11f4c:	mov	r0, r7
   11f50:	bl	135e0 <table_add_row@@Base>
   11f54:	cmp	r8, #0
   11f58:	ble	1200c <table_dupe@@Base+0x184>
   11f5c:	mov	r4, #0
   11f60:	mov	r1, r4
   11f64:	mov	r0, r6
   11f68:	bl	12820 <table_get_column_data_type@@Base>
   11f6c:	cmp	r0, #23
   11f70:	ldrls	pc, [pc, r0, lsl #2]
   11f74:	b	12000 <table_dupe@@Base+0x178>
   11f78:	andeq	r2, r1, r4, lsl #1
   11f7c:	strdeq	r2, [r1], -r8
   11f80:	ldrdeq	r2, [r1], -r0
   11f84:	andeq	r2, r1, r8, lsr #5
   11f88:	andeq	r2, r1, r0, lsl #5
   11f8c:	muleq	r1, r8, r3
   11f90:	andeq	r2, r1, r0, ror r3
   11f94:	andeq	r2, r1, r8, asr #6
   11f98:	andeq	r2, r1, r0, lsr #6
   11f9c:	andeq	r2, r1, r8, asr r2
   11fa0:	andeq	r2, r1, r0, lsr r2
   11fa4:	andeq	r2, r1, r8, lsl #4
   11fa8:	andeq	r2, r1, r0, ror #3
   11fac:			; <UNDEFINED> instruction: 0x000121b8
   11fb0:	muleq	r1, r0, r1
   11fb4:	andeq	r2, r1, r8, ror #2
   11fb8:	andeq	r2, r1, r4, asr #2
   11fbc:	andeq	r2, r1, r0, lsr #2
   11fc0:	strdeq	r2, [r1], -ip
   11fc4:	ldrdeq	r2, [r1], -r4
   11fc8:	andeq	r2, r1, ip, lsr #1
   11fcc:	andeq	r2, r1, ip, asr r0
   11fd0:	andeq	r2, r1, r4, lsr r0
   11fd4:	ldrdeq	r1, [r1], -r8
   11fd8:	mov	r2, r4
   11fdc:	mov	r1, r5
   11fe0:	mov	r0, r6
   11fe4:	bl	13508 <table_get_ptr@@Base>
   11fe8:	add	r3, sp, #12
   11fec:	mov	r2, r4
   11ff0:	str	r0, [sp, #12]
   11ff4:	mov	r1, r5
   11ff8:	mov	r0, r7
   11ffc:	bl	1496c <table_set_ptr@@Base>
   12000:	add	r4, r4, #1
   12004:	cmp	r8, r4
   12008:	bne	11f60 <table_dupe@@Base+0xd8>
   1200c:	add	r5, r5, #1
   12010:	cmp	r9, r5
   12014:	bne	11f4c <table_dupe@@Base+0xc4>
   12018:	mov	r0, r7
   1201c:	add	sp, sp, #20
   12020:	ldrd	r4, [sp]
   12024:	ldrd	r6, [sp, #8]
   12028:	ldrd	r8, [sp, #16]
   1202c:	add	sp, sp, #24
   12030:	pop	{pc}		; (ldr pc, [sp], #4)
   12034:	mov	r2, r4
   12038:	mov	r1, r5
   1203c:	mov	r0, r6
   12040:	bl	1322c <table_get_bool@@Base>
   12044:	mov	r3, r0
   12048:	mov	r2, r4
   1204c:	mov	r1, r5
   12050:	mov	r0, r7
   12054:	bl	13b58 <table_set_bool@@Base>
   12058:	b	12000 <table_dupe@@Base+0x178>
   1205c:	mov	r2, r4
   12060:	mov	r1, r5
   12064:	mov	r0, r6
   12068:	bl	134ec <table_get_string@@Base>
   1206c:	mov	r3, r0
   12070:	mov	r2, r4
   12074:	mov	r1, r5
   12078:	mov	r0, r7
   1207c:	bl	14798 <table_set_string@@Base>
   12080:	b	12000 <table_dupe@@Base+0x178>
   12084:	mov	r2, r4
   12088:	mov	r1, r5
   1208c:	mov	r0, r6
   12090:	bl	1324c <table_get_int@@Base>
   12094:	mov	r3, r0
   12098:	mov	r2, r4
   1209c:	mov	r1, r5
   120a0:	mov	r0, r7
   120a4:	bl	13bf0 <table_set_int@@Base>
   120a8:	b	12000 <table_dupe@@Base+0x178>
   120ac:	mov	r2, r4
   120b0:	mov	r1, r5
   120b4:	mov	r0, r6
   120b8:	bl	134cc <table_get_uchar@@Base>
   120bc:	mov	r3, r0
   120c0:	mov	r2, r4
   120c4:	mov	r1, r5
   120c8:	mov	r0, r7
   120cc:	bl	148d0 <table_set_uchar@@Base>
   120d0:	b	12000 <table_dupe@@Base+0x178>
   120d4:	mov	r2, r4
   120d8:	mov	r1, r5
   120dc:	mov	r0, r6
   120e0:	bl	134ac <table_get_char@@Base>
   120e4:	mov	r3, r0
   120e8:	mov	r2, r4
   120ec:	mov	r1, r5
   120f0:	mov	r0, r7
   120f4:	bl	14834 <table_set_char@@Base>
   120f8:	b	12000 <table_dupe@@Base+0x178>
   120fc:	mov	r2, r4
   12100:	mov	r1, r5
   12104:	mov	r0, r6
   12108:	bl	1348c <table_get_ldouble@@Base>
   1210c:	mov	r2, r4
   12110:	mov	r1, r5
   12114:	mov	r0, r7
   12118:	bl	146f0 <table_set_ldouble@@Base>
   1211c:	b	12000 <table_dupe@@Base+0x178>
   12120:	mov	r2, r4
   12124:	mov	r1, r5
   12128:	mov	r0, r6
   1212c:	bl	1346c <table_get_double@@Base>
   12130:	mov	r2, r4
   12134:	mov	r1, r5
   12138:	mov	r0, r7
   1213c:	bl	14648 <table_set_double@@Base>
   12140:	b	12000 <table_dupe@@Base+0x178>
   12144:	mov	r2, r4
   12148:	mov	r1, r5
   1214c:	mov	r0, r6
   12150:	bl	1344c <table_get_float@@Base>
   12154:	mov	r2, r4
   12158:	mov	r1, r5
   1215c:	mov	r0, r7
   12160:	bl	145ac <table_set_float@@Base>
   12164:	b	12000 <table_dupe@@Base+0x178>
   12168:	mov	r2, r4
   1216c:	mov	r1, r5
   12170:	mov	r0, r6
   12174:	bl	1342c <table_get_ullong@@Base>
   12178:	mov	r2, r4
   1217c:	strd	r0, [sp]
   12180:	mov	r1, r5
   12184:	mov	r0, r7
   12188:	bl	14504 <table_set_ullong@@Base>
   1218c:	b	12000 <table_dupe@@Base+0x178>
   12190:	mov	r2, r4
   12194:	mov	r1, r5
   12198:	mov	r0, r6
   1219c:	bl	1340c <table_get_llong@@Base>
   121a0:	mov	r2, r4
   121a4:	strd	r0, [sp]
   121a8:	mov	r1, r5
   121ac:	mov	r0, r7
   121b0:	bl	1445c <table_set_llong@@Base>
   121b4:	b	12000 <table_dupe@@Base+0x178>
   121b8:	mov	r2, r4
   121bc:	mov	r1, r5
   121c0:	mov	r0, r6
   121c4:	bl	133ec <table_get_ulong@@Base>
   121c8:	mov	r3, r0
   121cc:	mov	r2, r4
   121d0:	mov	r1, r5
   121d4:	mov	r0, r7
   121d8:	bl	143c0 <table_set_ulong@@Base>
   121dc:	b	12000 <table_dupe@@Base+0x178>
   121e0:	mov	r2, r4
   121e4:	mov	r1, r5
   121e8:	mov	r0, r6
   121ec:	bl	133cc <table_get_long@@Base>
   121f0:	mov	r3, r0
   121f4:	mov	r2, r4
   121f8:	mov	r1, r5
   121fc:	mov	r0, r7
   12200:	bl	14324 <table_set_long@@Base>
   12204:	b	12000 <table_dupe@@Base+0x178>
   12208:	mov	r2, r4
   1220c:	mov	r1, r5
   12210:	mov	r0, r6
   12214:	bl	133ac <table_get_ushort@@Base>
   12218:	mov	r3, r0
   1221c:	mov	r2, r4
   12220:	mov	r1, r5
   12224:	mov	r0, r7
   12228:	bl	1428c <table_set_ushort@@Base>
   1222c:	b	12000 <table_dupe@@Base+0x178>
   12230:	mov	r2, r4
   12234:	mov	r1, r5
   12238:	mov	r0, r6
   1223c:	bl	1338c <table_get_short@@Base>
   12240:	mov	r3, r0
   12244:	mov	r2, r4
   12248:	mov	r1, r5
   1224c:	mov	r0, r7
   12250:	bl	141f4 <table_set_short@@Base>
   12254:	b	12000 <table_dupe@@Base+0x178>
   12258:	mov	r2, r4
   1225c:	mov	r1, r5
   12260:	mov	r0, r6
   12264:	bl	1336c <table_get_uint64@@Base>
   12268:	mov	r2, r4
   1226c:	strd	r0, [sp]
   12270:	mov	r1, r5
   12274:	mov	r0, r7
   12278:	bl	14150 <table_set_uint64@@Base>
   1227c:	b	12000 <table_dupe@@Base+0x178>
   12280:	mov	r2, r4
   12284:	mov	r1, r5
   12288:	mov	r0, r6
   1228c:	bl	132cc <table_get_int16@@Base>
   12290:	mov	r3, r0
   12294:	mov	r2, r4
   12298:	mov	r1, r5
   1229c:	mov	r0, r7
   122a0:	bl	13e50 <table_set_int16@@Base>
   122a4:	b	12000 <table_dupe@@Base+0x178>
   122a8:	mov	r2, r4
   122ac:	mov	r1, r5
   122b0:	mov	r0, r6
   122b4:	bl	132ac <table_get_uint8@@Base>
   122b8:	mov	r3, r0
   122bc:	mov	r2, r4
   122c0:	mov	r1, r5
   122c4:	mov	r0, r7
   122c8:	bl	13db8 <table_set_uint8@@Base>
   122cc:	b	12000 <table_dupe@@Base+0x178>
   122d0:	mov	r2, r4
   122d4:	mov	r1, r5
   122d8:	mov	r0, r6
   122dc:	bl	1328c <table_get_int8@@Base>
   122e0:	mov	r3, r0
   122e4:	mov	r2, r4
   122e8:	mov	r1, r5
   122ec:	mov	r0, r7
   122f0:	bl	13d20 <table_set_int8@@Base>
   122f4:	b	12000 <table_dupe@@Base+0x178>
   122f8:	mov	r2, r4
   122fc:	mov	r1, r5
   12300:	mov	r0, r6
   12304:	bl	1326c <table_get_uint@@Base>
   12308:	mov	r3, r0
   1230c:	mov	r2, r4
   12310:	mov	r1, r5
   12314:	mov	r0, r7
   12318:	bl	13c88 <table_set_uint@@Base>
   1231c:	b	12000 <table_dupe@@Base+0x178>
   12320:	mov	r2, r4
   12324:	mov	r1, r5
   12328:	mov	r0, r6
   1232c:	bl	1334c <table_get_int64@@Base>
   12330:	mov	r2, r4
   12334:	strd	r0, [sp]
   12338:	mov	r1, r5
   1233c:	mov	r0, r7
   12340:	bl	140b0 <table_set_int64@@Base>
   12344:	b	12000 <table_dupe@@Base+0x178>
   12348:	mov	r2, r4
   1234c:	mov	r1, r5
   12350:	mov	r0, r6
   12354:	bl	1332c <table_get_uint32@@Base>
   12358:	mov	r3, r0
   1235c:	mov	r2, r4
   12360:	mov	r1, r5
   12364:	mov	r0, r7
   12368:	bl	14018 <table_set_uint32@@Base>
   1236c:	b	12000 <table_dupe@@Base+0x178>
   12370:	mov	r2, r4
   12374:	mov	r1, r5
   12378:	mov	r0, r6
   1237c:	bl	1330c <table_get_int32@@Base>
   12380:	mov	r3, r0
   12384:	mov	r2, r4
   12388:	mov	r1, r5
   1238c:	mov	r0, r7
   12390:	bl	13f80 <table_set_int32@@Base>
   12394:	b	12000 <table_dupe@@Base+0x178>
   12398:	mov	r2, r4
   1239c:	mov	r1, r5
   123a0:	mov	r0, r6
   123a4:	bl	132ec <table_get_uint16@@Base>
   123a8:	mov	r3, r0
   123ac:	mov	r2, r4
   123b0:	mov	r1, r5
   123b4:	mov	r0, r7
   123b8:	bl	13ee8 <table_set_uint16@@Base>
   123bc:	b	12000 <table_dupe@@Base+0x178>

000123c0 <table_get_major_version@@Base>:
   123c0:	mov	r0, #0
   123c4:	bx	lr

000123c8 <table_get_minor_version@@Base>:
   123c8:	mov	r0, #0
   123cc:	bx	lr

000123d0 <table_get_patch_version@@Base>:
   123d0:	mov	r0, #0
   123d4:	bx	lr

000123d8 <table_get_version@@Base>:
   123d8:	movw	r0, #22096	; 0x5650
   123dc:	movt	r0, #1
   123e0:	bx	lr

000123e4 <table_get_callback_length@@Base>:
   123e4:	ldr	r0, [r0, #32]
   123e8:	bx	lr

000123ec <table_register_callback@@Base>:
   123ec:	strd	r4, [sp, #-32]!	; 0xffffffe0
   123f0:	ldr	r5, [r0, #32]
   123f4:	strd	r6, [sp, #8]
   123f8:	strd	r8, [sp, #16]
   123fc:	str	sl, [sp, #24]
   12400:	str	lr, [sp, #28]
   12404:	cmp	r5, #0
   12408:	ldr	r7, [r0, #36]	; 0x24
   1240c:	ble	12464 <table_register_callback@@Base+0x78>
   12410:	sub	lr, r7, #4
   12414:	mov	ip, #0
   12418:	b	12428 <table_register_callback@@Base+0x3c>
   1241c:	add	ip, ip, #1
   12420:	cmp	ip, r5
   12424:	beq	12464 <table_register_callback@@Base+0x78>
   12428:	ldr	r4, [lr, #4]!
   1242c:	lsl	r6, ip, #2
   12430:	cmp	r1, r4
   12434:	bne	1241c <table_register_callback@@Base+0x30>
   12438:	ldr	r4, [r0, #40]	; 0x28
   1243c:	ldr	r4, [r4, ip, lsl #2]
   12440:	cmp	r2, r4
   12444:	bne	1241c <table_register_callback@@Base+0x30>
   12448:	cmp	ip, #0
   1244c:	beq	12464 <table_register_callback@@Base+0x78>
   12450:	ldr	r2, [r0, #44]	; 0x2c
   12454:	ldr	r8, [r2, r6]
   12458:	orr	r8, r8, r3
   1245c:	str	r8, [r2, r6]
   12460:	b	124a8 <table_register_callback@@Base+0xbc>
   12464:	mov	r8, r3
   12468:	ldr	r3, [r0, #48]	; 0x30
   1246c:	mov	r4, r2
   12470:	mov	r9, r1
   12474:	mov	r6, r0
   12478:	udiv	r2, r5, r3
   1247c:	mls	r2, r3, r2, r5
   12480:	cmp	r2, #0
   12484:	beq	124c0 <table_register_callback@@Base+0xd4>
   12488:	str	r9, [r7, r5, lsl #2]
   1248c:	ldr	r3, [r6, #40]	; 0x28
   12490:	str	r4, [r3, r5, lsl #2]
   12494:	ldr	r3, [r6, #44]	; 0x2c
   12498:	str	r8, [r3, r5, lsl #2]
   1249c:	ldr	r3, [r6, #32]
   124a0:	add	r3, r3, #1
   124a4:	str	r3, [r6, #32]
   124a8:	ldrd	r4, [sp]
   124ac:	ldrd	r6, [sp, #8]
   124b0:	ldrd	r8, [sp, #16]
   124b4:	ldr	sl, [sp, #24]
   124b8:	add	sp, sp, #28
   124bc:	pop	{pc}		; (ldr pc, [sp], #4)
   124c0:	ldr	r2, [r6, #52]	; 0x34
   124c4:	mov	r0, r7
   124c8:	add	r3, r3, r2
   124cc:	lsl	r1, r3, #2
   124d0:	str	r3, [r6, #52]	; 0x34
   124d4:	bl	11a6c <realloc@plt>
   124d8:	ldr	r1, [r6, #52]	; 0x34
   124dc:	str	r0, [r6, #36]	; 0x24
   124e0:	ldr	r0, [r6, #40]	; 0x28
   124e4:	lsl	r1, r1, #2
   124e8:	bl	11a6c <realloc@plt>
   124ec:	ldr	r1, [r6, #52]	; 0x34
   124f0:	str	r0, [r6, #40]	; 0x28
   124f4:	ldr	r0, [r6, #44]	; 0x2c
   124f8:	lsl	r1, r1, #2
   124fc:	bl	11a6c <realloc@plt>
   12500:	str	r0, [r6, #44]	; 0x2c
   12504:	ldr	r5, [r6, #32]
   12508:	ldr	r7, [r6, #36]	; 0x24
   1250c:	b	12488 <table_register_callback@@Base+0x9c>

00012510 <table_unregister_callback@@Base>:
   12510:	ldr	ip, [r0, #32]
   12514:	cmp	ip, #0
   12518:	bxle	lr
   1251c:	strd	r4, [sp, #-16]!
   12520:	mov	r3, #0
   12524:	str	r6, [sp, #8]
   12528:	ldr	r6, [r0, #36]	; 0x24
   1252c:	str	lr, [sp, #12]
   12530:	sub	r4, r6, #4
   12534:	b	12544 <table_unregister_callback@@Base+0x34>
   12538:	add	r3, r3, #1
   1253c:	cmp	r3, ip
   12540:	beq	12624 <table_unregister_callback@@Base+0x114>
   12544:	ldr	r5, [r4, #4]!
   12548:	lsl	lr, r3, #2
   1254c:	cmp	r1, r5
   12550:	bne	12538 <table_unregister_callback@@Base+0x28>
   12554:	ldr	r5, [r0, #40]	; 0x28
   12558:	ldr	r5, [r5, r3, lsl #2]
   1255c:	cmp	r2, r5
   12560:	bne	12538 <table_unregister_callback@@Base+0x28>
   12564:	sub	ip, ip, #1
   12568:	cmp	ip, r3
   1256c:	ble	125bc <table_unregister_callback@@Base+0xac>
   12570:	add	r3, r3, #1
   12574:	lsl	r2, r3, #2
   12578:	b	12580 <table_unregister_callback@@Base+0x70>
   1257c:	ldr	r6, [r0, #36]	; 0x24
   12580:	ldr	r1, [r6, r2]
   12584:	str	r1, [r6, lr]
   12588:	ldr	r1, [r0, #40]	; 0x28
   1258c:	ldr	ip, [r1, r2]
   12590:	str	ip, [r1, lr]
   12594:	ldr	r1, [r0, #44]	; 0x2c
   12598:	ldr	ip, [r1, r2]
   1259c:	add	r2, r2, #4
   125a0:	str	ip, [r1, lr]
   125a4:	lsl	lr, r3, #2
   125a8:	ldr	ip, [r0, #32]
   125ac:	sub	ip, ip, #1
   125b0:	cmp	ip, r3
   125b4:	add	r3, r3, #1
   125b8:	bgt	1257c <table_unregister_callback@@Base+0x6c>
   125bc:	ldr	r2, [r0, #48]	; 0x30
   125c0:	str	ip, [r0, #32]
   125c4:	udiv	r3, ip, r2
   125c8:	mls	ip, r2, r3, ip
   125cc:	cmp	ip, #0
   125d0:	bne	12624 <table_unregister_callback@@Base+0x114>
   125d4:	mov	r4, r0
   125d8:	ldr	r0, [r0, #36]	; 0x24
   125dc:	ldr	r5, [r4, #52]	; 0x34
   125e0:	sub	r5, r5, r2
   125e4:	cmp	r5, #0
   125e8:	str	r5, [r4, #52]	; 0x34
   125ec:	beq	12634 <table_unregister_callback@@Base+0x124>
   125f0:	lsl	r1, r5, #2
   125f4:	bl	11a6c <realloc@plt>
   125f8:	ldr	r1, [r4, #52]	; 0x34
   125fc:	str	r0, [r4, #36]	; 0x24
   12600:	ldr	r0, [r4, #40]	; 0x28
   12604:	lsl	r1, r1, #2
   12608:	bl	11a6c <realloc@plt>
   1260c:	ldr	r1, [r4, #52]	; 0x34
   12610:	str	r0, [r4, #40]	; 0x28
   12614:	ldr	r0, [r4, #44]	; 0x2c
   12618:	lsl	r1, r1, #2
   1261c:	bl	11a6c <realloc@plt>
   12620:	str	r0, [r4, #44]	; 0x2c
   12624:	ldrd	r4, [sp]
   12628:	ldr	r6, [sp, #8]
   1262c:	add	sp, sp, #12
   12630:	pop	{pc}		; (ldr pc, [sp], #4)
   12634:	bl	11a60 <free@plt>
   12638:	ldr	r0, [r4, #40]	; 0x28
   1263c:	bl	11a60 <free@plt>
   12640:	ldr	r0, [r4, #44]	; 0x2c
   12644:	bl	11a60 <free@plt>
   12648:	str	r5, [r4, #36]	; 0x24
   1264c:	str	r5, [r4, #40]	; 0x28
   12650:	str	r5, [r4, #44]	; 0x2c
   12654:	ldrd	r4, [sp]
   12658:	ldr	r6, [sp, #8]
   1265c:	add	sp, sp, #12
   12660:	pop	{pc}		; (ldr pc, [sp], #4)

00012664 <table_notify@@Base>:
   12664:	strd	r4, [sp, #-28]!	; 0xffffffe4
   12668:	strd	r6, [sp, #8]
   1266c:	str	lr, [sp, #24]
   12670:	ldr	lr, [r0, #32]
   12674:	strd	r8, [sp, #16]
   12678:	sub	sp, sp, #12
   1267c:	cmp	lr, #0
   12680:	ble	126f4 <table_notify@@Base+0x90>
   12684:	ldr	r7, [r0, #44]	; 0x2c
   12688:	mov	r6, r3
   1268c:	mov	r9, r2
   12690:	mov	r8, r1
   12694:	mov	r5, r0
   12698:	mov	r4, #0
   1269c:	ldr	ip, [r7, r4, lsl #2]
   126a0:	mov	r3, r6
   126a4:	mov	r2, r9
   126a8:	mov	r1, r8
   126ac:	mov	r0, r5
   126b0:	tst	r6, ip
   126b4:	beq	126e8 <table_notify@@Base+0x84>
   126b8:	ldr	ip, [r5, #36]	; 0x24
   126bc:	ldr	lr, [r5, #40]	; 0x28
   126c0:	ldr	lr, [lr, r4, lsl #2]
   126c4:	str	lr, [sp]
   126c8:	ldr	r7, [ip, r4, lsl #2]
   126cc:	add	r4, r4, #1
   126d0:	blx	r7
   126d4:	ldr	lr, [r5, #32]
   126d8:	cmp	lr, r4
   126dc:	ble	126f4 <table_notify@@Base+0x90>
   126e0:	ldr	r7, [r5, #44]	; 0x2c
   126e4:	b	1269c <table_notify@@Base+0x38>
   126e8:	add	r4, r4, #1
   126ec:	cmp	r4, lr
   126f0:	blt	1269c <table_notify@@Base+0x38>
   126f4:	add	sp, sp, #12
   126f8:	ldrd	r4, [sp]
   126fc:	ldrd	r6, [sp, #8]
   12700:	ldrd	r8, [sp, #16]
   12704:	add	sp, sp, #24
   12708:	pop	{pc}		; (ldr pc, [sp], #4)

0001270c <table_column_init@@Base>:
   1270c:	add	r1, r1, r1, lsl #1
   12710:	strd	r4, [sp, #-32]!	; 0xffffffe0
   12714:	strd	r6, [sp, #8]
   12718:	mov	r7, r2
   1271c:	ldr	r6, [r0]
   12720:	mov	r0, r2
   12724:	lsl	r4, r1, #2
   12728:	strd	r8, [sp, #16]
   1272c:	mov	r9, r3
   12730:	str	sl, [sp, #24]
   12734:	str	lr, [sp, #28]
   12738:	bl	11aa8 <strlen@plt>
   1273c:	add	r0, r0, #1
   12740:	ldr	r8, [sp, #32]
   12744:	add	r5, r6, r4
   12748:	bl	11a84 <malloc@plt>
   1274c:	cmp	r0, #0
   12750:	str	r0, [r6, r4]
   12754:	beq	12760 <table_column_init@@Base+0x54>
   12758:	mov	r1, r7
   1275c:	bl	11a78 <strcpy@plt>
   12760:	ldrd	r6, [sp, #8]
   12764:	ldr	sl, [sp, #24]
   12768:	str	r9, [r5, #4]
   1276c:	str	r8, [r5, #8]
   12770:	ldrd	r4, [sp]
   12774:	ldrd	r8, [sp, #16]
   12778:	add	sp, sp, #28
   1277c:	pop	{pc}		; (ldr pc, [sp], #4)

00012780 <table_column_destroy@@Base>:
   12780:	ldr	r3, [r0]
   12784:	add	r1, r1, r1, lsl #1
   12788:	ldr	r0, [r3, r1, lsl #2]
   1278c:	cmp	r0, #0
   12790:	beq	12798 <table_column_destroy@@Base+0x18>
   12794:	b	11a60 <free@plt>
   12798:	bx	lr

0001279c <table_get_column_length@@Base>:
   1279c:	ldr	r0, [r0, #4]
   127a0:	bx	lr

000127a4 <table_get_column@@Base>:
   127a4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   127a8:	strd	r6, [sp, #8]
   127ac:	ldr	r7, [r0, #4]
   127b0:	str	r8, [sp, #16]
   127b4:	str	lr, [sp, #20]
   127b8:	cmp	r7, #0
   127bc:	ble	1280c <table_get_column@@Base+0x68>
   127c0:	mov	r6, r1
   127c4:	mov	r4, #0
   127c8:	ldr	r5, [r0]
   127cc:	b	127dc <table_get_column@@Base+0x38>
   127d0:	add	r4, r4, #1
   127d4:	cmp	r7, r4
   127d8:	beq	12818 <table_get_column@@Base+0x74>
   127dc:	mov	r1, r6
   127e0:	ldr	r0, [r5]
   127e4:	add	r5, r5, #12
   127e8:	bl	11a48 <strcmp@plt>
   127ec:	cmp	r0, #0
   127f0:	bne	127d0 <table_get_column@@Base+0x2c>
   127f4:	mov	r0, r4
   127f8:	ldrd	r4, [sp]
   127fc:	ldrd	r6, [sp, #8]
   12800:	ldr	r8, [sp, #16]
   12804:	add	sp, sp, #20
   12808:	pop	{pc}		; (ldr pc, [sp], #4)
   1280c:	beq	12818 <table_get_column@@Base+0x74>
   12810:	mov	r4, #0
   12814:	b	127f4 <table_get_column@@Base+0x50>
   12818:	mvn	r4, #0
   1281c:	b	127f4 <table_get_column@@Base+0x50>

00012820 <table_get_column_data_type@@Base>:
   12820:	ldr	r3, [r0]
   12824:	add	r1, r1, r1, lsl #1
   12828:	add	r3, r3, r1, lsl #2
   1282c:	ldr	r0, [r3, #4]
   12830:	bx	lr

00012834 <table_add_column@@Base>:
   12834:	strd	r4, [sp, #-36]!	; 0xffffffdc
   12838:	mov	r4, r0
   1283c:	ldr	r3, [r0, #8]
   12840:	strd	r6, [sp, #8]
   12844:	strd	sl, [sp, #24]
   12848:	mov	fp, r1
   1284c:	ldr	r1, [r0, #4]
   12850:	strd	r8, [sp, #16]
   12854:	mov	r9, r2
   12858:	str	lr, [sp, #32]
   1285c:	sub	sp, sp, #12
   12860:	udiv	r5, r1, r3
   12864:	mls	r5, r3, r5, r1
   12868:	cmp	r5, #0
   1286c:	beq	12930 <table_add_column@@Base+0xfc>
   12870:	mov	r0, r4
   12874:	bl	135d8 <table_get_row_length@@Base>
   12878:	ldr	r6, [r4, #4]
   1287c:	mov	r7, r0
   12880:	mov	r0, r9
   12884:	bl	131f8 <table_get_default_compare_function_for_data_type@@Base>
   12888:	str	r0, [sp, #4]
   1288c:	mov	r0, fp
   12890:	ldr	sl, [r4]
   12894:	bl	11aa8 <strlen@plt>
   12898:	add	r5, r6, r6, lsl #1
   1289c:	add	r0, r0, #1
   128a0:	bl	11a84 <malloc@plt>
   128a4:	lsl	r5, r5, #2
   128a8:	cmp	r0, #0
   128ac:	add	r8, sl, r5
   128b0:	str	r0, [sl, r5]
   128b4:	beq	128c0 <table_add_column@@Base+0x8c>
   128b8:	mov	r1, fp
   128bc:	bl	11a78 <strcpy@plt>
   128c0:	ldr	r3, [sp, #4]
   128c4:	cmp	r7, #0
   128c8:	str	r9, [r8, #4]
   128cc:	str	r3, [r8, #8]
   128d0:	ble	128f4 <table_add_column@@Base+0xc0>
   128d4:	mov	r5, #0
   128d8:	mov	r1, r5
   128dc:	mov	r2, r6
   128e0:	mov	r0, r4
   128e4:	add	r5, r5, #1
   128e8:	bl	149e0 <table_cell_init@@Base>
   128ec:	cmp	r7, r5
   128f0:	bne	128d8 <table_add_column@@Base+0xa4>
   128f4:	mov	r0, r4
   128f8:	mov	r3, #8
   128fc:	ldr	r2, [r4, #4]
   12900:	mvn	r1, #0
   12904:	bl	12664 <table_notify@@Base>
   12908:	ldr	r0, [r4, #4]
   1290c:	add	r3, r0, #1
   12910:	str	r3, [r4, #4]
   12914:	add	sp, sp, #12
   12918:	ldrd	r4, [sp]
   1291c:	ldrd	r6, [sp, #8]
   12920:	ldrd	r8, [sp, #16]
   12924:	ldrd	sl, [sp, #24]
   12928:	add	sp, sp, #32
   1292c:	pop	{pc}		; (ldr pc, [sp], #4)
   12930:	ldr	r2, [r4, #12]
   12934:	ldr	r0, [r0]
   12938:	add	r3, r3, r2
   1293c:	add	r1, r3, r3, lsl #1
   12940:	str	r3, [r4, #12]
   12944:	lsl	r1, r1, #2
   12948:	bl	11a6c <realloc@plt>
   1294c:	str	r0, [r4]
   12950:	mov	r0, r4
   12954:	bl	135d8 <table_get_row_length@@Base>
   12958:	subs	r7, r0, #0
   1295c:	ble	12870 <table_add_column@@Base+0x3c>
   12960:	mov	r1, r5
   12964:	mov	r0, r4
   12968:	bl	137cc <table_get_row_ptr@@Base>
   1296c:	ldr	r1, [r4, #12]
   12970:	mov	r6, r0
   12974:	add	r5, r5, #1
   12978:	ldr	r0, [r0]
   1297c:	lsl	r1, r1, #2
   12980:	bl	11a6c <realloc@plt>
   12984:	cmp	r7, r5
   12988:	str	r0, [r6]
   1298c:	bne	12960 <table_add_column@@Base+0x12c>
   12990:	b	12870 <table_add_column@@Base+0x3c>

00012994 <table_remove_column@@Base>:
   12994:	ldr	r3, [r0]
   12998:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1299c:	mov	r4, r0
   129a0:	mov	r5, r1
   129a4:	strd	r6, [sp, #8]
   129a8:	add	r6, r1, r1, lsl #1
   129ac:	strd	r8, [sp, #16]
   129b0:	lsl	r6, r6, #2
   129b4:	str	sl, [sp, #24]
   129b8:	str	lr, [sp, #28]
   129bc:	ldr	r0, [r3, r6]
   129c0:	cmp	r0, #0
   129c4:	beq	129cc <table_remove_column@@Base+0x38>
   129c8:	bl	11a60 <free@plt>
   129cc:	ldr	r7, [r4, #4]
   129d0:	sub	r7, r7, #1
   129d4:	cmp	r5, r7
   129d8:	bge	12a14 <table_remove_column@@Base+0x80>
   129dc:	mov	r1, r5
   129e0:	ldr	r3, [r4]
   129e4:	add	r1, r1, #1
   129e8:	cmp	r1, r7
   129ec:	add	r2, r3, r6
   129f0:	add	r6, r6, #12
   129f4:	add	r3, r3, r6
   129f8:	ldr	ip, [r3]
   129fc:	ldr	r0, [r3, #4]
   12a00:	ldr	r3, [r3, #8]
   12a04:	str	ip, [r2]
   12a08:	str	r0, [r2, #4]
   12a0c:	str	r3, [r2, #8]
   12a10:	bne	129e0 <table_remove_column@@Base+0x4c>
   12a14:	mov	r0, r4
   12a18:	bl	135d8 <table_get_row_length@@Base>
   12a1c:	subs	r9, r0, #0
   12a20:	ble	12a84 <table_remove_column@@Base+0xf0>
   12a24:	lsl	r8, r5, #2
   12a28:	mov	r6, #0
   12a2c:	mov	r2, r5
   12a30:	mov	r1, r6
   12a34:	mov	r0, r4
   12a38:	bl	14a08 <table_cell_destroy@@Base>
   12a3c:	mov	r1, r6
   12a40:	mov	r0, r4
   12a44:	bl	137cc <table_get_row_ptr@@Base>
   12a48:	cmp	r5, r7
   12a4c:	bge	12a78 <table_remove_column@@Base+0xe4>
   12a50:	mov	r3, r8
   12a54:	mov	r2, r5
   12a58:	ldr	r1, [r0]
   12a5c:	add	r2, r2, #1
   12a60:	cmp	r2, r7
   12a64:	add	ip, r1, r3
   12a68:	add	r3, r3, #4
   12a6c:	ldr	r1, [r1, r3]
   12a70:	str	r1, [ip]
   12a74:	bne	12a58 <table_remove_column@@Base+0xc4>
   12a78:	add	r6, r6, #1
   12a7c:	cmp	r9, r6
   12a80:	bne	12a2c <table_remove_column@@Base+0x98>
   12a84:	ldr	r6, [r4, #4]
   12a88:	ldr	r2, [r4, #8]
   12a8c:	sub	r3, r6, #1
   12a90:	udiv	r6, r3, r2
   12a94:	str	r3, [r4, #4]
   12a98:	mls	r6, r2, r6, r3
   12a9c:	cmp	r6, #0
   12aa0:	beq	12ad4 <table_remove_column@@Base+0x140>
   12aa4:	mov	r0, r4
   12aa8:	mov	r2, r5
   12aac:	mov	r3, #16
   12ab0:	mvn	r1, #0
   12ab4:	bl	12664 <table_notify@@Base>
   12ab8:	ldrd	r4, [sp]
   12abc:	mov	r0, #0
   12ac0:	ldrd	r6, [sp, #8]
   12ac4:	ldrd	r8, [sp, #16]
   12ac8:	ldr	sl, [sp, #24]
   12acc:	add	sp, sp, #28
   12ad0:	pop	{pc}		; (ldr pc, [sp], #4)
   12ad4:	ldr	r0, [r4]
   12ad8:	ldr	r3, [r4, #12]
   12adc:	sub	r2, r3, r2
   12ae0:	add	r1, r2, r2, lsl #1
   12ae4:	str	r2, [r4, #12]
   12ae8:	lsl	r1, r1, #2
   12aec:	bl	11a6c <realloc@plt>
   12af0:	str	r0, [r4]
   12af4:	mov	r0, r4
   12af8:	bl	135d8 <table_get_row_length@@Base>
   12afc:	subs	r8, r0, #0
   12b00:	ble	12aa4 <table_remove_column@@Base+0x110>
   12b04:	mov	r1, r6
   12b08:	mov	r0, r4
   12b0c:	bl	137cc <table_get_row_ptr@@Base>
   12b10:	ldr	r1, [r4, #12]
   12b14:	mov	r7, r0
   12b18:	add	r6, r6, #1
   12b1c:	ldr	r0, [r0]
   12b20:	lsl	r1, r1, #2
   12b24:	bl	11a6c <realloc@plt>
   12b28:	cmp	r8, r6
   12b2c:	str	r0, [r7]
   12b30:	bne	12b04 <table_remove_column@@Base+0x170>
   12b34:	b	12aa4 <table_remove_column@@Base+0x110>

00012b38 <table_get_column_name@@Base>:
   12b38:	ldr	r3, [r0]
   12b3c:	add	r1, r1, r1, lsl #1
   12b40:	ldr	r0, [r3, r1, lsl #2]
   12b44:	bx	lr

00012b48 <table_get_col_ptr@@Base>:
   12b48:	ldr	r0, [r0]
   12b4c:	add	r1, r1, r1, lsl #1
   12b50:	add	r0, r0, r1, lsl #2
   12b54:	bx	lr

00012b58 <table_get_column_compare_function@@Base>:
   12b58:	ldr	r3, [r0]
   12b5c:	add	r1, r1, r1, lsl #1
   12b60:	add	r3, r3, r1, lsl #2
   12b64:	ldr	r0, [r3, #8]
   12b68:	bx	lr

00012b6c <table_set_column_compare_function@@Base>:
   12b6c:	ldr	r3, [r0]
   12b70:	add	r1, r1, r1, lsl #1
   12b74:	add	r3, r3, r1, lsl #2
   12b78:	str	r2, [r3, #8]
   12b7c:	bx	lr

00012b80 <table_compare_ptr@@Base>:
   12b80:	cmp	r0, r1
   12b84:	bhi	12b94 <table_compare_ptr@@Base+0x14>
   12b88:	mvncc	r0, #0
   12b8c:	movcs	r0, #0
   12b90:	bx	lr
   12b94:	mov	r0, #1
   12b98:	bx	lr

00012b9c <table_compare_string@@Base>:
   12b9c:	cmp	r0, #0
   12ba0:	beq	12bb0 <table_compare_string@@Base+0x14>
   12ba4:	cmp	r1, #0
   12ba8:	beq	12bc0 <table_compare_string@@Base+0x24>
   12bac:	b	11a48 <strcmp@plt>
   12bb0:	adds	r0, r1, #0
   12bb4:	movne	r0, #1
   12bb8:	rsb	r0, r0, #0
   12bbc:	bx	lr
   12bc0:	mov	r0, #1
   12bc4:	bx	lr

00012bc8 <table_compare_bool@@Base>:
   12bc8:	cmp	r0, #0
   12bcc:	beq	12bfc <table_compare_bool@@Base+0x34>
   12bd0:	cmp	r1, #0
   12bd4:	beq	12bf4 <table_compare_bool@@Base+0x2c>
   12bd8:	ldrb	r2, [r0]
   12bdc:	ldrb	r3, [r1]
   12be0:	cmp	r2, r3
   12be4:	bhi	12bf4 <table_compare_bool@@Base+0x2c>
   12be8:	mvncc	r0, #0
   12bec:	movcs	r0, #0
   12bf0:	bx	lr
   12bf4:	mov	r0, #1
   12bf8:	bx	lr
   12bfc:	adds	r1, r1, #0
   12c00:	movne	r1, #1
   12c04:	rsb	r0, r1, #0
   12c08:	bx	lr

00012c0c <table_compare_int32@@Base>:
   12c0c:	cmp	r0, #0
   12c10:	beq	12c40 <table_compare_int32@@Base+0x34>
   12c14:	cmp	r1, #0
   12c18:	beq	12c38 <table_compare_int32@@Base+0x2c>
   12c1c:	ldr	r2, [r0]
   12c20:	ldr	r3, [r1]
   12c24:	cmp	r2, r3
   12c28:	bgt	12c38 <table_compare_int32@@Base+0x2c>
   12c2c:	mvnlt	r0, #0
   12c30:	movge	r0, #0
   12c34:	bx	lr
   12c38:	mov	r0, #1
   12c3c:	bx	lr
   12c40:	adds	r1, r1, #0
   12c44:	movne	r1, #1
   12c48:	rsb	r0, r1, #0
   12c4c:	bx	lr

00012c50 <table_compare_uint32@@Base>:
   12c50:	cmp	r0, #0
   12c54:	beq	12c84 <table_compare_uint32@@Base+0x34>
   12c58:	cmp	r1, #0
   12c5c:	beq	12c7c <table_compare_uint32@@Base+0x2c>
   12c60:	ldr	r2, [r0]
   12c64:	ldr	r3, [r1]
   12c68:	cmp	r2, r3
   12c6c:	bhi	12c7c <table_compare_uint32@@Base+0x2c>
   12c70:	mvncc	r0, #0
   12c74:	movcs	r0, #0
   12c78:	bx	lr
   12c7c:	mov	r0, #1
   12c80:	bx	lr
   12c84:	adds	r1, r1, #0
   12c88:	movne	r1, #1
   12c8c:	rsb	r0, r1, #0
   12c90:	bx	lr

00012c94 <table_compare_int8@@Base>:
   12c94:	cmp	r0, #0
   12c98:	beq	12cc8 <table_compare_int8@@Base+0x34>
   12c9c:	cmp	r1, #0
   12ca0:	beq	12cc0 <table_compare_int8@@Base+0x2c>
   12ca4:	ldrsb	r2, [r0]
   12ca8:	ldrsb	r3, [r1]
   12cac:	cmp	r2, r3
   12cb0:	bgt	12cc0 <table_compare_int8@@Base+0x2c>
   12cb4:	mvnlt	r0, #0
   12cb8:	movge	r0, #0
   12cbc:	bx	lr
   12cc0:	mov	r0, #1
   12cc4:	bx	lr
   12cc8:	adds	r1, r1, #0
   12ccc:	movne	r1, #1
   12cd0:	rsb	r0, r1, #0
   12cd4:	bx	lr

00012cd8 <table_compare_char@@Base>:
   12cd8:	cmp	r0, #0
   12cdc:	beq	12d0c <table_compare_char@@Base+0x34>
   12ce0:	cmp	r1, #0
   12ce4:	beq	12d04 <table_compare_char@@Base+0x2c>
   12ce8:	ldrb	r2, [r0]
   12cec:	ldrb	r3, [r1]
   12cf0:	cmp	r2, r3
   12cf4:	bhi	12d04 <table_compare_char@@Base+0x2c>
   12cf8:	mvncc	r0, #0
   12cfc:	movcs	r0, #0
   12d00:	bx	lr
   12d04:	mov	r0, #1
   12d08:	bx	lr
   12d0c:	adds	r1, r1, #0
   12d10:	movne	r1, #1
   12d14:	rsb	r0, r1, #0
   12d18:	bx	lr

00012d1c <table_compare_short@@Base>:
   12d1c:	cmp	r0, #0
   12d20:	beq	12d50 <table_compare_short@@Base+0x34>
   12d24:	cmp	r1, #0
   12d28:	beq	12d48 <table_compare_short@@Base+0x2c>
   12d2c:	ldrsh	r2, [r0]
   12d30:	ldrsh	r3, [r1]
   12d34:	cmp	r2, r3
   12d38:	bgt	12d48 <table_compare_short@@Base+0x2c>
   12d3c:	mvnlt	r0, #0
   12d40:	movge	r0, #0
   12d44:	bx	lr
   12d48:	mov	r0, #1
   12d4c:	bx	lr
   12d50:	adds	r1, r1, #0
   12d54:	movne	r1, #1
   12d58:	rsb	r0, r1, #0
   12d5c:	bx	lr

00012d60 <table_compare_ushort@@Base>:
   12d60:	cmp	r0, #0
   12d64:	beq	12d94 <table_compare_ushort@@Base+0x34>
   12d68:	cmp	r1, #0
   12d6c:	beq	12d8c <table_compare_ushort@@Base+0x2c>
   12d70:	ldrh	r2, [r0]
   12d74:	ldrh	r3, [r1]
   12d78:	cmp	r2, r3
   12d7c:	bhi	12d8c <table_compare_ushort@@Base+0x2c>
   12d80:	mvncc	r0, #0
   12d84:	movcs	r0, #0
   12d88:	bx	lr
   12d8c:	mov	r0, #1
   12d90:	bx	lr
   12d94:	adds	r1, r1, #0
   12d98:	movne	r1, #1
   12d9c:	rsb	r0, r1, #0
   12da0:	bx	lr

00012da4 <table_compare_llong@@Base>:
   12da4:	cmp	r0, #0
   12da8:	beq	12dec <table_compare_llong@@Base+0x48>
   12dac:	cmp	r1, #0
   12db0:	beq	12dfc <table_compare_llong@@Base+0x58>
   12db4:	strd	r4, [sp, #-8]!
   12db8:	ldrd	r2, [r1]
   12dbc:	ldrd	r4, [r0]
   12dc0:	cmp	r2, r4
   12dc4:	sbcs	r1, r3, r5
   12dc8:	movlt	r0, #1
   12dcc:	blt	12de0 <table_compare_llong@@Base+0x3c>
   12dd0:	cmp	r4, r2
   12dd4:	sbcs	r3, r5, r3
   12dd8:	mvnlt	r0, #0
   12ddc:	movge	r0, #0
   12de0:	ldrd	r4, [sp]
   12de4:	add	sp, sp, #8
   12de8:	bx	lr
   12dec:	adds	r1, r1, #0
   12df0:	movne	r1, #1
   12df4:	rsb	r0, r1, #0
   12df8:	bx	lr
   12dfc:	mov	r0, #1
   12e00:	bx	lr

00012e04 <table_compare_uint64@@Base>:
   12e04:	cmp	r0, #0
   12e08:	beq	12e44 <table_compare_uint64@@Base+0x40>
   12e0c:	cmp	r1, #0
   12e10:	beq	12e54 <table_compare_uint64@@Base+0x50>
   12e14:	strd	r4, [sp, #-8]!
   12e18:	ldrd	r2, [r1]
   12e1c:	ldrd	r4, [r0]
   12e20:	cmp	r5, r3
   12e24:	cmpeq	r4, r2
   12e28:	movhi	r0, #1
   12e2c:	bhi	12e38 <table_compare_uint64@@Base+0x34>
   12e30:	mvncc	r0, #0
   12e34:	movcs	r0, #0
   12e38:	ldrd	r4, [sp]
   12e3c:	add	sp, sp, #8
   12e40:	bx	lr
   12e44:	adds	r1, r1, #0
   12e48:	movne	r1, #1
   12e4c:	rsb	r0, r1, #0
   12e50:	bx	lr
   12e54:	mov	r0, #1
   12e58:	bx	lr

00012e5c <table_compare_long@@Base>:
   12e5c:	cmp	r0, #0
   12e60:	beq	12e90 <table_compare_long@@Base+0x34>
   12e64:	cmp	r1, #0
   12e68:	beq	12e88 <table_compare_long@@Base+0x2c>
   12e6c:	ldr	r2, [r0]
   12e70:	ldr	r3, [r1]
   12e74:	cmp	r2, r3
   12e78:	bgt	12e88 <table_compare_long@@Base+0x2c>
   12e7c:	mvnlt	r0, #0
   12e80:	movge	r0, #0
   12e84:	bx	lr
   12e88:	mov	r0, #1
   12e8c:	bx	lr
   12e90:	adds	r1, r1, #0
   12e94:	movne	r1, #1
   12e98:	rsb	r0, r1, #0
   12e9c:	bx	lr

00012ea0 <table_compare_ullong@@Base>:
   12ea0:	cmp	r0, #0
   12ea4:	beq	12ed4 <table_compare_ullong@@Base+0x34>
   12ea8:	cmp	r1, #0
   12eac:	beq	12ecc <table_compare_ullong@@Base+0x2c>
   12eb0:	ldr	r2, [r0]
   12eb4:	ldr	r3, [r1]
   12eb8:	cmp	r2, r3
   12ebc:	bhi	12ecc <table_compare_ullong@@Base+0x2c>
   12ec0:	mvncc	r0, #0
   12ec4:	movcs	r0, #0
   12ec8:	bx	lr
   12ecc:	mov	r0, #1
   12ed0:	bx	lr
   12ed4:	adds	r1, r1, #0
   12ed8:	movne	r1, #1
   12edc:	rsb	r0, r1, #0
   12ee0:	bx	lr

00012ee4 <table_compare_float@@Base>:
   12ee4:	cmp	r0, #0
   12ee8:	beq	12f1c <table_compare_float@@Base+0x38>
   12eec:	cmp	r1, #0
   12ef0:	beq	12f14 <table_compare_float@@Base+0x30>
   12ef4:	vldr	s14, [r0]
   12ef8:	vldr	s15, [r1]
   12efc:	vcmpe.f32	s14, s15
   12f00:	vmrs	APSR_nzcv, fpscr
   12f04:	bgt	12f14 <table_compare_float@@Base+0x30>
   12f08:	mvnmi	r0, #0
   12f0c:	movpl	r0, #0
   12f10:	bx	lr
   12f14:	mov	r0, #1
   12f18:	bx	lr
   12f1c:	adds	r1, r1, #0
   12f20:	movne	r1, #1
   12f24:	rsb	r0, r1, #0
   12f28:	bx	lr

00012f2c <table_compare_double@@Base>:
   12f2c:	cmp	r0, #0
   12f30:	beq	12f64 <table_compare_double@@Base+0x38>
   12f34:	cmp	r1, #0
   12f38:	beq	12f5c <table_compare_double@@Base+0x30>
   12f3c:	vldr	d6, [r0]
   12f40:	vldr	d7, [r1]
   12f44:	vcmpe.f64	d6, d7
   12f48:	vmrs	APSR_nzcv, fpscr
   12f4c:	bgt	12f5c <table_compare_double@@Base+0x30>
   12f50:	mvnmi	r0, #0
   12f54:	movpl	r0, #0
   12f58:	bx	lr
   12f5c:	mov	r0, #1
   12f60:	bx	lr
   12f64:	adds	r1, r1, #0
   12f68:	movne	r1, #1
   12f6c:	rsb	r0, r1, #0
   12f70:	bx	lr

00012f74 <table_compare_ldouble@@Base>:
   12f74:	cmp	r0, #0
   12f78:	beq	12fac <table_compare_ldouble@@Base+0x38>
   12f7c:	cmp	r1, #0
   12f80:	beq	12fa4 <table_compare_ldouble@@Base+0x30>
   12f84:	vldr	d6, [r0]
   12f88:	vldr	d7, [r1]
   12f8c:	vcmpe.f64	d6, d7
   12f90:	vmrs	APSR_nzcv, fpscr
   12f94:	bgt	12fa4 <table_compare_ldouble@@Base+0x30>
   12f98:	mvnmi	r0, #0
   12f9c:	movpl	r0, #0
   12fa0:	bx	lr
   12fa4:	mov	r0, #1
   12fa8:	bx	lr
   12fac:	adds	r1, r1, #0
   12fb0:	movne	r1, #1
   12fb4:	rsb	r0, r1, #0
   12fb8:	bx	lr

00012fbc <table_compare_uchar@@Base>:
   12fbc:	cmp	r0, #0
   12fc0:	beq	12ff0 <table_compare_uchar@@Base+0x34>
   12fc4:	cmp	r1, #0
   12fc8:	beq	12fe8 <table_compare_uchar@@Base+0x2c>
   12fcc:	ldrb	r2, [r0]
   12fd0:	ldrb	r3, [r1]
   12fd4:	cmp	r2, r3
   12fd8:	bhi	12fe8 <table_compare_uchar@@Base+0x2c>
   12fdc:	mvncc	r0, #0
   12fe0:	movcs	r0, #0
   12fe4:	bx	lr
   12fe8:	mov	r0, #1
   12fec:	bx	lr
   12ff0:	adds	r1, r1, #0
   12ff4:	movne	r1, #1
   12ff8:	rsb	r0, r1, #0
   12ffc:	bx	lr

00013000 <table_compare_int@@Base>:
   13000:	cmp	r0, #0
   13004:	beq	13034 <table_compare_int@@Base+0x34>
   13008:	cmp	r1, #0
   1300c:	beq	1302c <table_compare_int@@Base+0x2c>
   13010:	ldr	r2, [r0]
   13014:	ldr	r3, [r1]
   13018:	cmp	r2, r3
   1301c:	bgt	1302c <table_compare_int@@Base+0x2c>
   13020:	mvnlt	r0, #0
   13024:	movge	r0, #0
   13028:	bx	lr
   1302c:	mov	r0, #1
   13030:	bx	lr
   13034:	adds	r1, r1, #0
   13038:	movne	r1, #1
   1303c:	rsb	r0, r1, #0
   13040:	bx	lr

00013044 <table_compare_uint@@Base>:
   13044:	cmp	r0, #0
   13048:	beq	13078 <table_compare_uint@@Base+0x34>
   1304c:	cmp	r1, #0
   13050:	beq	13070 <table_compare_uint@@Base+0x2c>
   13054:	ldr	r2, [r0]
   13058:	ldr	r3, [r1]
   1305c:	cmp	r2, r3
   13060:	bhi	13070 <table_compare_uint@@Base+0x2c>
   13064:	mvncc	r0, #0
   13068:	movcs	r0, #0
   1306c:	bx	lr
   13070:	mov	r0, #1
   13074:	bx	lr
   13078:	adds	r1, r1, #0
   1307c:	movne	r1, #1
   13080:	rsb	r0, r1, #0
   13084:	bx	lr

00013088 <table_compare_uint8@@Base>:
   13088:	cmp	r0, #0
   1308c:	beq	130bc <table_compare_uint8@@Base+0x34>
   13090:	cmp	r1, #0
   13094:	beq	130b4 <table_compare_uint8@@Base+0x2c>
   13098:	ldrb	r2, [r0]
   1309c:	ldrb	r3, [r1]
   130a0:	cmp	r2, r3
   130a4:	bhi	130b4 <table_compare_uint8@@Base+0x2c>
   130a8:	mvncc	r0, #0
   130ac:	movcs	r0, #0
   130b0:	bx	lr
   130b4:	mov	r0, #1
   130b8:	bx	lr
   130bc:	adds	r1, r1, #0
   130c0:	movne	r1, #1
   130c4:	rsb	r0, r1, #0
   130c8:	bx	lr

000130cc <table_compare_int16@@Base>:
   130cc:	cmp	r0, #0
   130d0:	beq	13100 <table_compare_int16@@Base+0x34>
   130d4:	cmp	r1, #0
   130d8:	beq	130f8 <table_compare_int16@@Base+0x2c>
   130dc:	ldrsh	r2, [r0]
   130e0:	ldrsh	r3, [r1]
   130e4:	cmp	r2, r3
   130e8:	bgt	130f8 <table_compare_int16@@Base+0x2c>
   130ec:	mvnlt	r0, #0
   130f0:	movge	r0, #0
   130f4:	bx	lr
   130f8:	mov	r0, #1
   130fc:	bx	lr
   13100:	adds	r1, r1, #0
   13104:	movne	r1, #1
   13108:	rsb	r0, r1, #0
   1310c:	bx	lr

00013110 <table_compare_uint16@@Base>:
   13110:	cmp	r0, #0
   13114:	beq	13144 <table_compare_uint16@@Base+0x34>
   13118:	cmp	r1, #0
   1311c:	beq	1313c <table_compare_uint16@@Base+0x2c>
   13120:	ldrh	r2, [r0]
   13124:	ldrh	r3, [r1]
   13128:	cmp	r2, r3
   1312c:	bhi	1313c <table_compare_uint16@@Base+0x2c>
   13130:	mvncc	r0, #0
   13134:	movcs	r0, #0
   13138:	bx	lr
   1313c:	mov	r0, #1
   13140:	bx	lr
   13144:	adds	r1, r1, #0
   13148:	movne	r1, #1
   1314c:	rsb	r0, r1, #0
   13150:	bx	lr

00013154 <table_compare_ulong@@Base>:
   13154:	cmp	r0, #0
   13158:	beq	13188 <table_compare_ulong@@Base+0x34>
   1315c:	cmp	r1, #0
   13160:	beq	13180 <table_compare_ulong@@Base+0x2c>
   13164:	ldr	r2, [r0]
   13168:	ldr	r3, [r1]
   1316c:	cmp	r2, r3
   13170:	bhi	13180 <table_compare_ulong@@Base+0x2c>
   13174:	mvncc	r0, #0
   13178:	movcs	r0, #0
   1317c:	bx	lr
   13180:	mov	r0, #1
   13184:	bx	lr
   13188:	adds	r1, r1, #0
   1318c:	movne	r1, #1
   13190:	rsb	r0, r1, #0
   13194:	bx	lr

00013198 <table_compare_int64@@Base>:
   13198:	cmp	r0, #0
   1319c:	beq	131e0 <table_compare_int64@@Base+0x48>
   131a0:	cmp	r1, #0
   131a4:	beq	131f0 <table_compare_int64@@Base+0x58>
   131a8:	strd	r4, [sp, #-8]!
   131ac:	ldrd	r2, [r1]
   131b0:	ldrd	r4, [r0]
   131b4:	cmp	r2, r4
   131b8:	sbcs	r1, r3, r5
   131bc:	movlt	r0, #1
   131c0:	blt	131d4 <table_compare_int64@@Base+0x3c>
   131c4:	cmp	r4, r2
   131c8:	sbcs	r3, r5, r3
   131cc:	mvnlt	r0, #0
   131d0:	movge	r0, #0
   131d4:	ldrd	r4, [sp]
   131d8:	add	sp, sp, #8
   131dc:	bx	lr
   131e0:	adds	r1, r1, #0
   131e4:	movne	r1, #1
   131e8:	rsb	r0, r1, #0
   131ec:	bx	lr
   131f0:	mov	r0, #1
   131f4:	bx	lr

000131f8 <table_get_default_compare_function_for_data_type@@Base>:
   131f8:	cmp	r0, #23
   131fc:	movwls	r3, #21932	; 0x55ac
   13200:	movtls	r3, #1
   13204:	ldrls	r0, [r3, r0, lsl #2]
   13208:	movhi	r0, #0
   1320c:	bx	lr

00013210 <table_get@@Base>:
   13210:	str	r4, [sp, #-8]!
   13214:	str	lr, [sp, #4]
   13218:	bl	154c4 <table_get_cell_ptr@@Base>
   1321c:	ldr	r4, [sp]
   13220:	add	sp, sp, #4
   13224:	ldr	r0, [r0]
   13228:	pop	{pc}		; (ldr pc, [sp], #4)

0001322c <table_get_bool@@Base>:
   1322c:	str	r4, [sp, #-8]!
   13230:	str	lr, [sp, #4]
   13234:	bl	154c4 <table_get_cell_ptr@@Base>
   13238:	ldr	r3, [r0]
   1323c:	ldr	r4, [sp]
   13240:	add	sp, sp, #4
   13244:	ldrb	r0, [r3]
   13248:	pop	{pc}		; (ldr pc, [sp], #4)

0001324c <table_get_int@@Base>:
   1324c:	str	r4, [sp, #-8]!
   13250:	str	lr, [sp, #4]
   13254:	bl	154c4 <table_get_cell_ptr@@Base>
   13258:	ldr	r3, [r0]
   1325c:	ldr	r4, [sp]
   13260:	add	sp, sp, #4
   13264:	ldr	r0, [r3]
   13268:	pop	{pc}		; (ldr pc, [sp], #4)

0001326c <table_get_uint@@Base>:
   1326c:	str	r4, [sp, #-8]!
   13270:	str	lr, [sp, #4]
   13274:	bl	154c4 <table_get_cell_ptr@@Base>
   13278:	ldr	r3, [r0]
   1327c:	ldr	r4, [sp]
   13280:	add	sp, sp, #4
   13284:	ldr	r0, [r3]
   13288:	pop	{pc}		; (ldr pc, [sp], #4)

0001328c <table_get_int8@@Base>:
   1328c:	str	r4, [sp, #-8]!
   13290:	str	lr, [sp, #4]
   13294:	bl	154c4 <table_get_cell_ptr@@Base>
   13298:	ldr	r3, [r0]
   1329c:	ldr	r4, [sp]
   132a0:	add	sp, sp, #4
   132a4:	ldrsb	r0, [r3]
   132a8:	pop	{pc}		; (ldr pc, [sp], #4)

000132ac <table_get_uint8@@Base>:
   132ac:	str	r4, [sp, #-8]!
   132b0:	str	lr, [sp, #4]
   132b4:	bl	154c4 <table_get_cell_ptr@@Base>
   132b8:	ldr	r3, [r0]
   132bc:	ldr	r4, [sp]
   132c0:	add	sp, sp, #4
   132c4:	ldrb	r0, [r3]
   132c8:	pop	{pc}		; (ldr pc, [sp], #4)

000132cc <table_get_int16@@Base>:
   132cc:	str	r4, [sp, #-8]!
   132d0:	str	lr, [sp, #4]
   132d4:	bl	154c4 <table_get_cell_ptr@@Base>
   132d8:	ldr	r3, [r0]
   132dc:	ldr	r4, [sp]
   132e0:	add	sp, sp, #4
   132e4:	ldrsh	r0, [r3]
   132e8:	pop	{pc}		; (ldr pc, [sp], #4)

000132ec <table_get_uint16@@Base>:
   132ec:	str	r4, [sp, #-8]!
   132f0:	str	lr, [sp, #4]
   132f4:	bl	154c4 <table_get_cell_ptr@@Base>
   132f8:	ldr	r3, [r0]
   132fc:	ldr	r4, [sp]
   13300:	add	sp, sp, #4
   13304:	ldrh	r0, [r3]
   13308:	pop	{pc}		; (ldr pc, [sp], #4)

0001330c <table_get_int32@@Base>:
   1330c:	str	r4, [sp, #-8]!
   13310:	str	lr, [sp, #4]
   13314:	bl	154c4 <table_get_cell_ptr@@Base>
   13318:	ldr	r3, [r0]
   1331c:	ldr	r4, [sp]
   13320:	add	sp, sp, #4
   13324:	ldr	r0, [r3]
   13328:	pop	{pc}		; (ldr pc, [sp], #4)

0001332c <table_get_uint32@@Base>:
   1332c:	str	r4, [sp, #-8]!
   13330:	str	lr, [sp, #4]
   13334:	bl	154c4 <table_get_cell_ptr@@Base>
   13338:	ldr	r3, [r0]
   1333c:	ldr	r4, [sp]
   13340:	add	sp, sp, #4
   13344:	ldr	r0, [r3]
   13348:	pop	{pc}		; (ldr pc, [sp], #4)

0001334c <table_get_int64@@Base>:
   1334c:	str	r4, [sp, #-8]!
   13350:	str	lr, [sp, #4]
   13354:	bl	154c4 <table_get_cell_ptr@@Base>
   13358:	ldr	r3, [r0]
   1335c:	ldr	r4, [sp]
   13360:	add	sp, sp, #4
   13364:	ldrd	r0, [r3]
   13368:	pop	{pc}		; (ldr pc, [sp], #4)

0001336c <table_get_uint64@@Base>:
   1336c:	str	r4, [sp, #-8]!
   13370:	str	lr, [sp, #4]
   13374:	bl	154c4 <table_get_cell_ptr@@Base>
   13378:	ldr	r3, [r0]
   1337c:	ldr	r4, [sp]
   13380:	add	sp, sp, #4
   13384:	ldrd	r0, [r3]
   13388:	pop	{pc}		; (ldr pc, [sp], #4)

0001338c <table_get_short@@Base>:
   1338c:	str	r4, [sp, #-8]!
   13390:	str	lr, [sp, #4]
   13394:	bl	154c4 <table_get_cell_ptr@@Base>
   13398:	ldr	r3, [r0]
   1339c:	ldr	r4, [sp]
   133a0:	add	sp, sp, #4
   133a4:	ldrsh	r0, [r3]
   133a8:	pop	{pc}		; (ldr pc, [sp], #4)

000133ac <table_get_ushort@@Base>:
   133ac:	str	r4, [sp, #-8]!
   133b0:	str	lr, [sp, #4]
   133b4:	bl	154c4 <table_get_cell_ptr@@Base>
   133b8:	ldr	r3, [r0]
   133bc:	ldr	r4, [sp]
   133c0:	add	sp, sp, #4
   133c4:	ldrh	r0, [r3]
   133c8:	pop	{pc}		; (ldr pc, [sp], #4)

000133cc <table_get_long@@Base>:
   133cc:	str	r4, [sp, #-8]!
   133d0:	str	lr, [sp, #4]
   133d4:	bl	154c4 <table_get_cell_ptr@@Base>
   133d8:	ldr	r3, [r0]
   133dc:	ldr	r4, [sp]
   133e0:	add	sp, sp, #4
   133e4:	ldr	r0, [r3]
   133e8:	pop	{pc}		; (ldr pc, [sp], #4)

000133ec <table_get_ulong@@Base>:
   133ec:	str	r4, [sp, #-8]!
   133f0:	str	lr, [sp, #4]
   133f4:	bl	154c4 <table_get_cell_ptr@@Base>
   133f8:	ldr	r3, [r0]
   133fc:	ldr	r4, [sp]
   13400:	add	sp, sp, #4
   13404:	ldr	r0, [r3]
   13408:	pop	{pc}		; (ldr pc, [sp], #4)

0001340c <table_get_llong@@Base>:
   1340c:	str	r4, [sp, #-8]!
   13410:	str	lr, [sp, #4]
   13414:	bl	154c4 <table_get_cell_ptr@@Base>
   13418:	ldr	r3, [r0]
   1341c:	ldr	r4, [sp]
   13420:	add	sp, sp, #4
   13424:	ldrd	r0, [r3]
   13428:	pop	{pc}		; (ldr pc, [sp], #4)

0001342c <table_get_ullong@@Base>:
   1342c:	str	r4, [sp, #-8]!
   13430:	str	lr, [sp, #4]
   13434:	bl	154c4 <table_get_cell_ptr@@Base>
   13438:	ldr	r3, [r0]
   1343c:	ldr	r4, [sp]
   13440:	add	sp, sp, #4
   13444:	ldrd	r0, [r3]
   13448:	pop	{pc}		; (ldr pc, [sp], #4)

0001344c <table_get_float@@Base>:
   1344c:	str	r4, [sp, #-8]!
   13450:	str	lr, [sp, #4]
   13454:	bl	154c4 <table_get_cell_ptr@@Base>
   13458:	ldr	r3, [r0]
   1345c:	ldr	r4, [sp]
   13460:	add	sp, sp, #4
   13464:	vldr	s0, [r3]
   13468:	pop	{pc}		; (ldr pc, [sp], #4)

0001346c <table_get_double@@Base>:
   1346c:	str	r4, [sp, #-8]!
   13470:	str	lr, [sp, #4]
   13474:	bl	154c4 <table_get_cell_ptr@@Base>
   13478:	ldr	r3, [r0]
   1347c:	ldr	r4, [sp]
   13480:	add	sp, sp, #4
   13484:	vldr	d0, [r3]
   13488:	pop	{pc}		; (ldr pc, [sp], #4)

0001348c <table_get_ldouble@@Base>:
   1348c:	str	r4, [sp, #-8]!
   13490:	str	lr, [sp, #4]
   13494:	bl	154c4 <table_get_cell_ptr@@Base>
   13498:	ldr	r3, [r0]
   1349c:	ldr	r4, [sp]
   134a0:	add	sp, sp, #4
   134a4:	vldr	d0, [r3]
   134a8:	pop	{pc}		; (ldr pc, [sp], #4)

000134ac <table_get_char@@Base>:
   134ac:	str	r4, [sp, #-8]!
   134b0:	str	lr, [sp, #4]
   134b4:	bl	154c4 <table_get_cell_ptr@@Base>
   134b8:	ldr	r3, [r0]
   134bc:	ldr	r4, [sp]
   134c0:	add	sp, sp, #4
   134c4:	ldrb	r0, [r3]
   134c8:	pop	{pc}		; (ldr pc, [sp], #4)

000134cc <table_get_uchar@@Base>:
   134cc:	str	r4, [sp, #-8]!
   134d0:	str	lr, [sp, #4]
   134d4:	bl	154c4 <table_get_cell_ptr@@Base>
   134d8:	ldr	r3, [r0]
   134dc:	ldr	r4, [sp]
   134e0:	add	sp, sp, #4
   134e4:	ldrb	r0, [r3]
   134e8:	pop	{pc}		; (ldr pc, [sp], #4)

000134ec <table_get_string@@Base>:
   134ec:	str	r4, [sp, #-8]!
   134f0:	str	lr, [sp, #4]
   134f4:	bl	154c4 <table_get_cell_ptr@@Base>
   134f8:	ldr	r4, [sp]
   134fc:	add	sp, sp, #4
   13500:	ldr	r0, [r0]
   13504:	pop	{pc}		; (ldr pc, [sp], #4)

00013508 <table_get_ptr@@Base>:
   13508:	str	r4, [sp, #-8]!
   1350c:	str	lr, [sp, #4]
   13510:	bl	154c4 <table_get_cell_ptr@@Base>
   13514:	ldr	r4, [sp]
   13518:	add	sp, sp, #4
   1351c:	ldr	r0, [r0]
   13520:	pop	{pc}		; (ldr pc, [sp], #4)

00013524 <table_row_init@@Base>:
   13524:	ldr	r3, [r0, #12]
   13528:	strd	r4, [sp, #-16]!
   1352c:	mov	r5, r1
   13530:	ldr	r4, [r0, #16]
   13534:	str	r6, [sp, #8]
   13538:	str	lr, [sp, #12]
   1353c:	lsl	r0, r3, #2
   13540:	bl	11a84 <malloc@plt>
   13544:	str	r0, [r4, r5, lsl #2]
   13548:	ldrd	r4, [sp]
   1354c:	ldr	r6, [sp, #8]
   13550:	add	sp, sp, #12
   13554:	pop	{pc}		; (ldr pc, [sp], #4)

00013558 <table_row_destroy@@Base>:
   13558:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1355c:	mov	r5, r1
   13560:	strd	r6, [sp, #8]
   13564:	mov	r6, r0
   13568:	str	r8, [sp, #16]
   1356c:	str	lr, [sp, #20]
   13570:	bl	1279c <table_get_column_length@@Base>
   13574:	subs	r7, r0, #0
   13578:	ldr	r8, [r6, #16]
   1357c:	ble	135a0 <table_row_destroy@@Base+0x48>
   13580:	mov	r4, #0
   13584:	mov	r2, r4
   13588:	mov	r1, r5
   1358c:	add	r4, r4, #1
   13590:	mov	r0, r6
   13594:	bl	14a08 <table_cell_destroy@@Base>
   13598:	cmp	r7, r4
   1359c:	bne	13584 <table_row_destroy@@Base+0x2c>
   135a0:	ldr	r0, [r8, r5, lsl #2]
   135a4:	cmp	r0, #0
   135a8:	beq	135c4 <table_row_destroy@@Base+0x6c>
   135ac:	ldrd	r4, [sp]
   135b0:	ldrd	r6, [sp, #8]
   135b4:	ldr	r8, [sp, #16]
   135b8:	ldr	lr, [sp, #20]
   135bc:	add	sp, sp, #24
   135c0:	b	11a60 <free@plt>
   135c4:	ldrd	r4, [sp]
   135c8:	ldrd	r6, [sp, #8]
   135cc:	ldr	r8, [sp, #16]
   135d0:	add	sp, sp, #20
   135d4:	pop	{pc}		; (ldr pc, [sp], #4)

000135d8 <table_get_row_length@@Base>:
   135d8:	ldr	r0, [r0, #20]
   135dc:	bx	lr

000135e0 <table_add_row@@Base>:
   135e0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   135e4:	mov	r4, r0
   135e8:	ldr	r5, [r0, #20]
   135ec:	ldr	r3, [r0, #24]
   135f0:	strd	r6, [sp, #8]
   135f4:	str	r8, [sp, #16]
   135f8:	str	lr, [sp, #20]
   135fc:	udiv	r2, r5, r3
   13600:	mls	r2, r3, r2, r5
   13604:	cmp	r2, #0
   13608:	beq	13688 <table_add_row@@Base+0xa8>
   1360c:	mov	r0, r4
   13610:	bl	1279c <table_get_column_length@@Base>
   13614:	mov	r7, r0
   13618:	ldr	r0, [r4, #12]
   1361c:	ldr	r6, [r4, #16]
   13620:	lsl	r0, r0, #2
   13624:	bl	11a84 <malloc@plt>
   13628:	cmp	r7, #0
   1362c:	str	r0, [r6, r5, lsl #2]
   13630:	ble	13654 <table_add_row@@Base+0x74>
   13634:	mov	r6, #0
   13638:	mov	r2, r6
   1363c:	mov	r1, r5
   13640:	add	r6, r6, #1
   13644:	mov	r0, r4
   13648:	bl	149e0 <table_cell_init@@Base>
   1364c:	cmp	r7, r6
   13650:	bne	13638 <table_add_row@@Base+0x58>
   13654:	mov	r0, r4
   13658:	mov	r3, #2
   1365c:	ldr	r1, [r4, #20]
   13660:	mvn	r2, #0
   13664:	bl	12664 <table_notify@@Base>
   13668:	ldr	r0, [r4, #20]
   1366c:	ldrd	r6, [sp, #8]
   13670:	ldr	r8, [sp, #16]
   13674:	add	r3, r0, #1
   13678:	str	r3, [r4, #20]
   1367c:	ldrd	r4, [sp]
   13680:	add	sp, sp, #20
   13684:	pop	{pc}		; (ldr pc, [sp], #4)
   13688:	ldr	r2, [r4, #28]
   1368c:	ldr	r0, [r0, #16]
   13690:	add	r3, r3, r2
   13694:	lsl	r1, r3, #2
   13698:	str	r3, [r4, #28]
   1369c:	bl	11a6c <realloc@plt>
   136a0:	str	r0, [r4, #16]
   136a4:	ldr	r5, [r4, #20]
   136a8:	b	1360c <table_add_row@@Base+0x2c>

000136ac <table_remove_row@@Base>:
   136ac:	strd	r4, [sp, #-24]!	; 0xffffffe8
   136b0:	mov	r4, r0
   136b4:	mov	r5, r1
   136b8:	strd	r6, [sp, #8]
   136bc:	str	r8, [sp, #16]
   136c0:	str	lr, [sp, #20]
   136c4:	ldr	r7, [r0, #20]
   136c8:	bl	1279c <table_get_column_length@@Base>
   136cc:	subs	r8, r0, #0
   136d0:	ble	13718 <table_remove_row@@Base+0x6c>
   136d4:	mov	r6, #0
   136d8:	mov	r1, r6
   136dc:	mov	r0, r4
   136e0:	bl	12820 <table_get_column_data_type@@Base>
   136e4:	cmp	r0, #23
   136e8:	mov	r2, r6
   136ec:	mov	r1, r5
   136f0:	add	r6, r6, #1
   136f4:	mov	r0, r4
   136f8:	beq	13710 <table_remove_row@@Base+0x64>
   136fc:	bl	154c4 <table_get_cell_ptr@@Base>
   13700:	ldr	r3, [r0]
   13704:	subs	r0, r3, #0
   13708:	beq	13710 <table_remove_row@@Base+0x64>
   1370c:	bl	11a60 <free@plt>
   13710:	cmp	r8, r6
   13714:	bne	136d8 <table_remove_row@@Base+0x2c>
   13718:	ldr	r3, [r4, #16]
   1371c:	lsl	r6, r5, #2
   13720:	ldr	r0, [r3, r5, lsl #2]
   13724:	cmp	r0, #0
   13728:	beq	13730 <table_remove_row@@Base+0x84>
   1372c:	bl	11a60 <free@plt>
   13730:	sub	r3, r7, #1
   13734:	cmp	r5, r3
   13738:	bge	13760 <table_remove_row@@Base+0xb4>
   1373c:	mov	r2, r5
   13740:	ldr	r1, [r4, #16]
   13744:	add	r2, r2, #1
   13748:	cmp	r2, r3
   1374c:	add	r0, r1, r6
   13750:	add	r6, r6, #4
   13754:	ldr	r1, [r1, r6]
   13758:	str	r1, [r0]
   1375c:	bne	13740 <table_remove_row@@Base+0x94>
   13760:	ldr	r3, [r4, #20]
   13764:	ldr	r1, [r4, #24]
   13768:	sub	r3, r3, #1
   1376c:	udiv	r2, r3, r1
   13770:	str	r3, [r4, #20]
   13774:	mls	r3, r1, r2, r3
   13778:	cmp	r3, #0
   1377c:	beq	137ac <table_remove_row@@Base+0x100>
   13780:	mov	r0, r4
   13784:	mov	r1, r5
   13788:	mov	r3, #4
   1378c:	mvn	r2, #0
   13790:	bl	12664 <table_notify@@Base>
   13794:	ldrd	r4, [sp]
   13798:	mov	r0, #0
   1379c:	ldrd	r6, [sp, #8]
   137a0:	ldr	r8, [sp, #16]
   137a4:	add	sp, sp, #20
   137a8:	pop	{pc}		; (ldr pc, [sp], #4)
   137ac:	ldr	r0, [r4, #16]
   137b0:	ldr	r3, [r4, #28]
   137b4:	sub	r3, r3, r1
   137b8:	lsl	r1, r3, #2
   137bc:	str	r3, [r4, #28]
   137c0:	bl	11a6c <realloc@plt>
   137c4:	str	r0, [r4, #16]
   137c8:	b	13780 <table_remove_row@@Base+0xd4>

000137cc <table_get_row_ptr@@Base>:
   137cc:	ldr	r0, [r0, #16]
   137d0:	add	r0, r0, r1, lsl #2
   137d4:	bx	lr

000137d8 <table_set_row_ptr@@Base>:
   137d8:	ldr	r2, [r2]
   137dc:	ldr	r3, [r0, #16]
   137e0:	str	r2, [r3, r1, lsl #2]
   137e4:	bx	lr

000137e8 <table_set@@Base>:
   137e8:	strd	r4, [sp, #-32]!	; 0xffffffe0
   137ec:	mov	r5, r0
   137f0:	ldr	r4, [sp, #32]
   137f4:	strd	r6, [sp, #8]
   137f8:	mov	r6, r2
   137fc:	mov	r7, r3
   13800:	strd	r8, [sp, #16]
   13804:	mov	r9, r1
   13808:	str	sl, [sp, #24]
   1380c:	str	lr, [sp, #28]
   13810:	bl	154c4 <table_get_cell_ptr@@Base>
   13814:	mov	r8, r0
   13818:	mov	r1, r6
   1381c:	mov	r0, r5
   13820:	bl	12b48 <table_get_col_ptr@@Base>
   13824:	cmp	r4, #23
   13828:	ldrls	pc, [pc, r4, lsl #2]
   1382c:	b	1389c <table_set@@Base+0xb4>
   13830:	andeq	r3, r1, r4, asr sl
   13834:	andeq	r3, r1, r4, asr #20
   13838:	andeq	r3, r1, r4, lsr sl
   1383c:	andeq	r3, r1, r4, lsr #20
   13840:	andeq	r3, r1, r4, lsl sl
   13844:	strdeq	r3, [r1], -r0
   13848:	andeq	r3, r1, r0, ror #19
   1384c:	ldrdeq	r3, [r1], -r0
   13850:	muleq	r1, r4, sl
   13854:	andeq	r3, r1, r4, lsl #21
   13858:	andeq	r3, r1, r4, ror sl
   1385c:	andeq	r3, r1, r4, ror #20
   13860:	ldrdeq	r3, [r1], -r0
   13864:	andeq	r3, r1, r0, asr #21
   13868:	muleq	r1, r0, r8
   1386c:	andeq	r3, r1, r0, asr #19
   13870:	muleq	r1, ip, r9
   13874:	andeq	r3, r1, ip, lsl #19
   13878:	andeq	r3, r1, r0, ror #18
   1387c:	andeq	r3, r1, r0, asr r9
   13880:	andeq	r3, r1, r0, asr #18
   13884:	andeq	r3, r1, r8, lsl #18
   13888:	andeq	r3, r1, r4, ror #17
   1388c:			; <UNDEFINED> instruction: 0x000138b8
   13890:	ldr	r3, [r0, #4]
   13894:	cmp	r3, #14
   13898:	beq	1396c <table_set@@Base+0x184>
   1389c:	mvn	r0, #0
   138a0:	ldrd	r4, [sp]
   138a4:	ldrd	r6, [sp, #8]
   138a8:	ldrd	r8, [sp, #16]
   138ac:	ldr	sl, [sp, #24]
   138b0:	add	sp, sp, #28
   138b4:	pop	{pc}		; (ldr pc, [sp], #4)
   138b8:	ldr	r3, [r0, #4]
   138bc:	cmp	r3, #23
   138c0:	bne	1389c <table_set@@Base+0xb4>
   138c4:	str	r7, [r8]
   138c8:	mov	r0, r5
   138cc:	mov	r2, r6
   138d0:	mov	r1, r9
   138d4:	mov	r3, #1
   138d8:	bl	12664 <table_notify@@Base>
   138dc:	mov	r0, #0
   138e0:	b	138a0 <table_set@@Base+0xb8>
   138e4:	ldr	r3, [r0, #4]
   138e8:	cmp	r3, #22
   138ec:	bne	1389c <table_set@@Base+0xb4>
   138f0:	ldr	r0, [r8]
   138f4:	cmp	r0, #0
   138f8:	beq	13b10 <table_set@@Base+0x328>
   138fc:	ldrb	r3, [r7]
   13900:	strb	r3, [r0]
   13904:	b	138c8 <table_set@@Base+0xe0>
   13908:	ldr	r3, [r0, #4]
   1390c:	cmp	r3, #21
   13910:	bne	1389c <table_set@@Base+0xb4>
   13914:	mov	r0, r7
   13918:	bl	11aa8 <strlen@plt>
   1391c:	add	r1, r0, #1
   13920:	ldr	r0, [r8]
   13924:	bl	11a6c <realloc@plt>
   13928:	cmp	r0, #0
   1392c:	str	r0, [r8]
   13930:	beq	1389c <table_set@@Base+0xb4>
   13934:	mov	r1, r7
   13938:	bl	11a78 <strcpy@plt>
   1393c:	b	138c8 <table_set@@Base+0xe0>
   13940:	ldr	r3, [r0, #4]
   13944:	cmp	r3, #20
   13948:	bne	1389c <table_set@@Base+0xb4>
   1394c:	b	138f0 <table_set@@Base+0x108>
   13950:	ldr	r3, [r0, #4]
   13954:	cmp	r3, #19
   13958:	bne	1389c <table_set@@Base+0xb4>
   1395c:	b	138f0 <table_set@@Base+0x108>
   13960:	ldr	r3, [r0, #4]
   13964:	cmp	r3, #18
   13968:	bne	1389c <table_set@@Base+0xb4>
   1396c:	ldr	r0, [r8]
   13970:	cmp	r0, #0
   13974:	beq	13b28 <table_set@@Base+0x340>
   13978:	ldr	r2, [r7]
   1397c:	ldr	r3, [r7, #4]
   13980:	str	r2, [r0]
   13984:	str	r3, [r0, #4]
   13988:	b	138c8 <table_set@@Base+0xe0>
   1398c:	ldr	r3, [r0, #4]
   13990:	cmp	r3, #17
   13994:	bne	1389c <table_set@@Base+0xb4>
   13998:	b	1396c <table_set@@Base+0x184>
   1399c:	ldr	r3, [r0, #4]
   139a0:	cmp	r3, #16
   139a4:	bne	1389c <table_set@@Base+0xb4>
   139a8:	ldr	r0, [r8]
   139ac:	cmp	r0, #0
   139b0:	beq	13ae0 <table_set@@Base+0x2f8>
   139b4:	ldr	r3, [r7]
   139b8:	str	r3, [r0]
   139bc:	b	138c8 <table_set@@Base+0xe0>
   139c0:	ldr	r3, [r0, #4]
   139c4:	cmp	r3, #15
   139c8:	bne	1389c <table_set@@Base+0xb4>
   139cc:	b	1396c <table_set@@Base+0x184>
   139d0:	ldr	r3, [r0, #4]
   139d4:	cmp	r3, #7
   139d8:	beq	139a8 <table_set@@Base+0x1c0>
   139dc:	b	1389c <table_set@@Base+0xb4>
   139e0:	ldr	r3, [r0, #4]
   139e4:	cmp	r3, #6
   139e8:	beq	139a8 <table_set@@Base+0x1c0>
   139ec:	b	1389c <table_set@@Base+0xb4>
   139f0:	ldr	r3, [r0, #4]
   139f4:	cmp	r3, #5
   139f8:	bne	1389c <table_set@@Base+0xb4>
   139fc:	ldr	r0, [r8]
   13a00:	cmp	r0, #0
   13a04:	beq	13af8 <table_set@@Base+0x310>
   13a08:	ldrh	r3, [r7]
   13a0c:	strh	r3, [r0]
   13a10:	b	138c8 <table_set@@Base+0xe0>
   13a14:	ldr	r3, [r0, #4]
   13a18:	cmp	r3, #4
   13a1c:	beq	139fc <table_set@@Base+0x214>
   13a20:	b	1389c <table_set@@Base+0xb4>
   13a24:	ldr	r3, [r0, #4]
   13a28:	cmp	r3, #3
   13a2c:	beq	138f0 <table_set@@Base+0x108>
   13a30:	b	1389c <table_set@@Base+0xb4>
   13a34:	ldr	r3, [r0, #4]
   13a38:	cmp	r3, #2
   13a3c:	beq	138f0 <table_set@@Base+0x108>
   13a40:	b	1389c <table_set@@Base+0xb4>
   13a44:	ldr	r3, [r0, #4]
   13a48:	cmp	r3, #1
   13a4c:	beq	139a8 <table_set@@Base+0x1c0>
   13a50:	b	1389c <table_set@@Base+0xb4>
   13a54:	ldr	r3, [r0, #4]
   13a58:	cmp	r3, #0
   13a5c:	beq	139a8 <table_set@@Base+0x1c0>
   13a60:	b	1389c <table_set@@Base+0xb4>
   13a64:	ldr	r3, [r0, #4]
   13a68:	cmp	r3, #11
   13a6c:	beq	139fc <table_set@@Base+0x214>
   13a70:	b	1389c <table_set@@Base+0xb4>
   13a74:	ldr	r3, [r0, #4]
   13a78:	cmp	r3, #10
   13a7c:	beq	139fc <table_set@@Base+0x214>
   13a80:	b	1389c <table_set@@Base+0xb4>
   13a84:	ldr	r3, [r0, #4]
   13a88:	cmp	r3, #9
   13a8c:	beq	1396c <table_set@@Base+0x184>
   13a90:	b	1389c <table_set@@Base+0xb4>
   13a94:	ldr	r0, [r0, #4]
   13a98:	cmp	r0, #8
   13a9c:	bne	1389c <table_set@@Base+0xb4>
   13aa0:	ldr	r3, [r8]
   13aa4:	cmp	r3, #0
   13aa8:	beq	13b40 <table_set@@Base+0x358>
   13aac:	ldr	r1, [r7]
   13ab0:	ldr	r2, [r7, #4]
   13ab4:	str	r1, [r3]
   13ab8:	str	r2, [r3, #4]
   13abc:	b	138c8 <table_set@@Base+0xe0>
   13ac0:	ldr	r3, [r0, #4]
   13ac4:	cmp	r3, #13
   13ac8:	bne	1389c <table_set@@Base+0xb4>
   13acc:	b	139a8 <table_set@@Base+0x1c0>
   13ad0:	ldr	r3, [r0, #4]
   13ad4:	cmp	r3, #12
   13ad8:	bne	1389c <table_set@@Base+0xb4>
   13adc:	b	139a8 <table_set@@Base+0x1c0>
   13ae0:	mov	r0, #4
   13ae4:	bl	11a84 <malloc@plt>
   13ae8:	cmp	r0, #0
   13aec:	str	r0, [r8]
   13af0:	bne	139b4 <table_set@@Base+0x1cc>
   13af4:	b	1389c <table_set@@Base+0xb4>
   13af8:	mov	r0, #2
   13afc:	bl	11a84 <malloc@plt>
   13b00:	cmp	r0, #0
   13b04:	str	r0, [r8]
   13b08:	bne	13a08 <table_set@@Base+0x220>
   13b0c:	b	1389c <table_set@@Base+0xb4>
   13b10:	mov	r0, #1
   13b14:	bl	11a84 <malloc@plt>
   13b18:	cmp	r0, #0
   13b1c:	str	r0, [r8]
   13b20:	bne	138fc <table_set@@Base+0x114>
   13b24:	b	1389c <table_set@@Base+0xb4>
   13b28:	mov	r0, #8
   13b2c:	bl	11a84 <malloc@plt>
   13b30:	cmp	r0, #0
   13b34:	str	r0, [r8]
   13b38:	bne	13978 <table_set@@Base+0x190>
   13b3c:	b	1389c <table_set@@Base+0xb4>
   13b40:	bl	11a84 <malloc@plt>
   13b44:	cmp	r0, #0
   13b48:	mov	r3, r0
   13b4c:	str	r0, [r8]
   13b50:	bne	13aac <table_set@@Base+0x2c4>
   13b54:	b	1389c <table_set@@Base+0xb4>

00013b58 <table_set_bool@@Base>:
   13b58:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13b5c:	mov	r5, r2
   13b60:	mov	r4, r0
   13b64:	strd	r6, [sp, #8]
   13b68:	mov	r7, r3
   13b6c:	str	r8, [sp, #16]
   13b70:	mov	r8, r1
   13b74:	str	lr, [sp, #20]
   13b78:	bl	154c4 <table_get_cell_ptr@@Base>
   13b7c:	mov	r6, r0
   13b80:	mov	r1, r5
   13b84:	mov	r0, r4
   13b88:	bl	12b48 <table_get_col_ptr@@Base>
   13b8c:	ldr	r2, [r0, #4]
   13b90:	cmp	r2, #22
   13b94:	bne	13be8 <table_set_bool@@Base+0x90>
   13b98:	ldr	r0, [r6]
   13b9c:	cmp	r0, #0
   13ba0:	beq	13bd4 <table_set_bool@@Base+0x7c>
   13ba4:	mov	r2, r5
   13ba8:	mov	r1, r8
   13bac:	strb	r7, [r0]
   13bb0:	mov	r3, #1
   13bb4:	mov	r0, r4
   13bb8:	bl	12664 <table_notify@@Base>
   13bbc:	mov	r0, #0
   13bc0:	ldrd	r4, [sp]
   13bc4:	ldrd	r6, [sp, #8]
   13bc8:	ldr	r8, [sp, #16]
   13bcc:	add	sp, sp, #20
   13bd0:	pop	{pc}		; (ldr pc, [sp], #4)
   13bd4:	mov	r0, #1
   13bd8:	bl	11a84 <malloc@plt>
   13bdc:	cmp	r0, #0
   13be0:	str	r0, [r6]
   13be4:	bne	13ba4 <table_set_bool@@Base+0x4c>
   13be8:	mvn	r0, #0
   13bec:	b	13bc0 <table_set_bool@@Base+0x68>

00013bf0 <table_set_int@@Base>:
   13bf0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13bf4:	mov	r5, r2
   13bf8:	mov	r4, r0
   13bfc:	strd	r6, [sp, #8]
   13c00:	mov	r7, r3
   13c04:	str	r8, [sp, #16]
   13c08:	mov	r8, r1
   13c0c:	str	lr, [sp, #20]
   13c10:	bl	154c4 <table_get_cell_ptr@@Base>
   13c14:	mov	r6, r0
   13c18:	mov	r1, r5
   13c1c:	mov	r0, r4
   13c20:	bl	12b48 <table_get_col_ptr@@Base>
   13c24:	ldr	r2, [r0, #4]
   13c28:	cmp	r2, #0
   13c2c:	bne	13c80 <table_set_int@@Base+0x90>
   13c30:	ldr	r0, [r6]
   13c34:	cmp	r0, #0
   13c38:	beq	13c6c <table_set_int@@Base+0x7c>
   13c3c:	mov	r2, r5
   13c40:	mov	r1, r8
   13c44:	str	r7, [r0]
   13c48:	mov	r3, #1
   13c4c:	mov	r0, r4
   13c50:	bl	12664 <table_notify@@Base>
   13c54:	mov	r0, #0
   13c58:	ldrd	r4, [sp]
   13c5c:	ldrd	r6, [sp, #8]
   13c60:	ldr	r8, [sp, #16]
   13c64:	add	sp, sp, #20
   13c68:	pop	{pc}		; (ldr pc, [sp], #4)
   13c6c:	mov	r0, #4
   13c70:	bl	11a84 <malloc@plt>
   13c74:	cmp	r0, #0
   13c78:	str	r0, [r6]
   13c7c:	bne	13c3c <table_set_int@@Base+0x4c>
   13c80:	mvn	r0, #0
   13c84:	b	13c58 <table_set_int@@Base+0x68>

00013c88 <table_set_uint@@Base>:
   13c88:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13c8c:	mov	r5, r2
   13c90:	mov	r4, r0
   13c94:	strd	r6, [sp, #8]
   13c98:	mov	r7, r3
   13c9c:	str	r8, [sp, #16]
   13ca0:	mov	r8, r1
   13ca4:	str	lr, [sp, #20]
   13ca8:	bl	154c4 <table_get_cell_ptr@@Base>
   13cac:	mov	r6, r0
   13cb0:	mov	r1, r5
   13cb4:	mov	r0, r4
   13cb8:	bl	12b48 <table_get_col_ptr@@Base>
   13cbc:	ldr	r2, [r0, #4]
   13cc0:	cmp	r2, #1
   13cc4:	bne	13d18 <table_set_uint@@Base+0x90>
   13cc8:	ldr	r0, [r6]
   13ccc:	cmp	r0, #0
   13cd0:	beq	13d04 <table_set_uint@@Base+0x7c>
   13cd4:	mov	r2, r5
   13cd8:	mov	r1, r8
   13cdc:	str	r7, [r0]
   13ce0:	mov	r3, #1
   13ce4:	mov	r0, r4
   13ce8:	bl	12664 <table_notify@@Base>
   13cec:	mov	r0, #0
   13cf0:	ldrd	r4, [sp]
   13cf4:	ldrd	r6, [sp, #8]
   13cf8:	ldr	r8, [sp, #16]
   13cfc:	add	sp, sp, #20
   13d00:	pop	{pc}		; (ldr pc, [sp], #4)
   13d04:	mov	r0, #4
   13d08:	bl	11a84 <malloc@plt>
   13d0c:	cmp	r0, #0
   13d10:	str	r0, [r6]
   13d14:	bne	13cd4 <table_set_uint@@Base+0x4c>
   13d18:	mvn	r0, #0
   13d1c:	b	13cf0 <table_set_uint@@Base+0x68>

00013d20 <table_set_int8@@Base>:
   13d20:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13d24:	mov	r5, r2
   13d28:	mov	r4, r0
   13d2c:	strd	r6, [sp, #8]
   13d30:	mov	r7, r3
   13d34:	str	r8, [sp, #16]
   13d38:	mov	r8, r1
   13d3c:	str	lr, [sp, #20]
   13d40:	bl	154c4 <table_get_cell_ptr@@Base>
   13d44:	mov	r6, r0
   13d48:	mov	r1, r5
   13d4c:	mov	r0, r4
   13d50:	bl	12b48 <table_get_col_ptr@@Base>
   13d54:	ldr	r2, [r0, #4]
   13d58:	cmp	r2, #2
   13d5c:	bne	13db0 <table_set_int8@@Base+0x90>
   13d60:	ldr	r0, [r6]
   13d64:	cmp	r0, #0
   13d68:	beq	13d9c <table_set_int8@@Base+0x7c>
   13d6c:	mov	r2, r5
   13d70:	mov	r1, r8
   13d74:	strb	r7, [r0]
   13d78:	mov	r3, #1
   13d7c:	mov	r0, r4
   13d80:	bl	12664 <table_notify@@Base>
   13d84:	mov	r0, #0
   13d88:	ldrd	r4, [sp]
   13d8c:	ldrd	r6, [sp, #8]
   13d90:	ldr	r8, [sp, #16]
   13d94:	add	sp, sp, #20
   13d98:	pop	{pc}		; (ldr pc, [sp], #4)
   13d9c:	mov	r0, #1
   13da0:	bl	11a84 <malloc@plt>
   13da4:	cmp	r0, #0
   13da8:	str	r0, [r6]
   13dac:	bne	13d6c <table_set_int8@@Base+0x4c>
   13db0:	mvn	r0, #0
   13db4:	b	13d88 <table_set_int8@@Base+0x68>

00013db8 <table_set_uint8@@Base>:
   13db8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13dbc:	mov	r5, r2
   13dc0:	mov	r4, r0
   13dc4:	strd	r6, [sp, #8]
   13dc8:	mov	r7, r3
   13dcc:	str	r8, [sp, #16]
   13dd0:	mov	r8, r1
   13dd4:	str	lr, [sp, #20]
   13dd8:	bl	154c4 <table_get_cell_ptr@@Base>
   13ddc:	mov	r6, r0
   13de0:	mov	r1, r5
   13de4:	mov	r0, r4
   13de8:	bl	12b48 <table_get_col_ptr@@Base>
   13dec:	ldr	r2, [r0, #4]
   13df0:	cmp	r2, #3
   13df4:	bne	13e48 <table_set_uint8@@Base+0x90>
   13df8:	ldr	r0, [r6]
   13dfc:	cmp	r0, #0
   13e00:	beq	13e34 <table_set_uint8@@Base+0x7c>
   13e04:	mov	r2, r5
   13e08:	mov	r1, r8
   13e0c:	strb	r7, [r0]
   13e10:	mov	r3, #1
   13e14:	mov	r0, r4
   13e18:	bl	12664 <table_notify@@Base>
   13e1c:	mov	r0, #0
   13e20:	ldrd	r4, [sp]
   13e24:	ldrd	r6, [sp, #8]
   13e28:	ldr	r8, [sp, #16]
   13e2c:	add	sp, sp, #20
   13e30:	pop	{pc}		; (ldr pc, [sp], #4)
   13e34:	mov	r0, #1
   13e38:	bl	11a84 <malloc@plt>
   13e3c:	cmp	r0, #0
   13e40:	str	r0, [r6]
   13e44:	bne	13e04 <table_set_uint8@@Base+0x4c>
   13e48:	mvn	r0, #0
   13e4c:	b	13e20 <table_set_uint8@@Base+0x68>

00013e50 <table_set_int16@@Base>:
   13e50:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13e54:	mov	r5, r2
   13e58:	mov	r4, r0
   13e5c:	strd	r6, [sp, #8]
   13e60:	mov	r7, r3
   13e64:	str	r8, [sp, #16]
   13e68:	mov	r8, r1
   13e6c:	str	lr, [sp, #20]
   13e70:	bl	154c4 <table_get_cell_ptr@@Base>
   13e74:	mov	r6, r0
   13e78:	mov	r1, r5
   13e7c:	mov	r0, r4
   13e80:	bl	12b48 <table_get_col_ptr@@Base>
   13e84:	ldr	r2, [r0, #4]
   13e88:	cmp	r2, #4
   13e8c:	bne	13ee0 <table_set_int16@@Base+0x90>
   13e90:	ldr	r0, [r6]
   13e94:	cmp	r0, #0
   13e98:	beq	13ecc <table_set_int16@@Base+0x7c>
   13e9c:	mov	r2, r5
   13ea0:	mov	r1, r8
   13ea4:	strh	r7, [r0]
   13ea8:	mov	r3, #1
   13eac:	mov	r0, r4
   13eb0:	bl	12664 <table_notify@@Base>
   13eb4:	mov	r0, #0
   13eb8:	ldrd	r4, [sp]
   13ebc:	ldrd	r6, [sp, #8]
   13ec0:	ldr	r8, [sp, #16]
   13ec4:	add	sp, sp, #20
   13ec8:	pop	{pc}		; (ldr pc, [sp], #4)
   13ecc:	mov	r0, #2
   13ed0:	bl	11a84 <malloc@plt>
   13ed4:	cmp	r0, #0
   13ed8:	str	r0, [r6]
   13edc:	bne	13e9c <table_set_int16@@Base+0x4c>
   13ee0:	mvn	r0, #0
   13ee4:	b	13eb8 <table_set_int16@@Base+0x68>

00013ee8 <table_set_uint16@@Base>:
   13ee8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13eec:	mov	r5, r2
   13ef0:	mov	r4, r0
   13ef4:	strd	r6, [sp, #8]
   13ef8:	mov	r7, r3
   13efc:	str	r8, [sp, #16]
   13f00:	mov	r8, r1
   13f04:	str	lr, [sp, #20]
   13f08:	bl	154c4 <table_get_cell_ptr@@Base>
   13f0c:	mov	r6, r0
   13f10:	mov	r1, r5
   13f14:	mov	r0, r4
   13f18:	bl	12b48 <table_get_col_ptr@@Base>
   13f1c:	ldr	r2, [r0, #4]
   13f20:	cmp	r2, #5
   13f24:	bne	13f78 <table_set_uint16@@Base+0x90>
   13f28:	ldr	r0, [r6]
   13f2c:	cmp	r0, #0
   13f30:	beq	13f64 <table_set_uint16@@Base+0x7c>
   13f34:	mov	r2, r5
   13f38:	mov	r1, r8
   13f3c:	strh	r7, [r0]
   13f40:	mov	r3, #1
   13f44:	mov	r0, r4
   13f48:	bl	12664 <table_notify@@Base>
   13f4c:	mov	r0, #0
   13f50:	ldrd	r4, [sp]
   13f54:	ldrd	r6, [sp, #8]
   13f58:	ldr	r8, [sp, #16]
   13f5c:	add	sp, sp, #20
   13f60:	pop	{pc}		; (ldr pc, [sp], #4)
   13f64:	mov	r0, #2
   13f68:	bl	11a84 <malloc@plt>
   13f6c:	cmp	r0, #0
   13f70:	str	r0, [r6]
   13f74:	bne	13f34 <table_set_uint16@@Base+0x4c>
   13f78:	mvn	r0, #0
   13f7c:	b	13f50 <table_set_uint16@@Base+0x68>

00013f80 <table_set_int32@@Base>:
   13f80:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13f84:	mov	r5, r2
   13f88:	mov	r4, r0
   13f8c:	strd	r6, [sp, #8]
   13f90:	mov	r7, r3
   13f94:	str	r8, [sp, #16]
   13f98:	mov	r8, r1
   13f9c:	str	lr, [sp, #20]
   13fa0:	bl	154c4 <table_get_cell_ptr@@Base>
   13fa4:	mov	r6, r0
   13fa8:	mov	r1, r5
   13fac:	mov	r0, r4
   13fb0:	bl	12b48 <table_get_col_ptr@@Base>
   13fb4:	ldr	r2, [r0, #4]
   13fb8:	cmp	r2, #6
   13fbc:	bne	14010 <table_set_int32@@Base+0x90>
   13fc0:	ldr	r0, [r6]
   13fc4:	cmp	r0, #0
   13fc8:	beq	13ffc <table_set_int32@@Base+0x7c>
   13fcc:	mov	r2, r5
   13fd0:	mov	r1, r8
   13fd4:	str	r7, [r0]
   13fd8:	mov	r3, #1
   13fdc:	mov	r0, r4
   13fe0:	bl	12664 <table_notify@@Base>
   13fe4:	mov	r0, #0
   13fe8:	ldrd	r4, [sp]
   13fec:	ldrd	r6, [sp, #8]
   13ff0:	ldr	r8, [sp, #16]
   13ff4:	add	sp, sp, #20
   13ff8:	pop	{pc}		; (ldr pc, [sp], #4)
   13ffc:	mov	r0, #4
   14000:	bl	11a84 <malloc@plt>
   14004:	cmp	r0, #0
   14008:	str	r0, [r6]
   1400c:	bne	13fcc <table_set_int32@@Base+0x4c>
   14010:	mvn	r0, #0
   14014:	b	13fe8 <table_set_int32@@Base+0x68>

00014018 <table_set_uint32@@Base>:
   14018:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1401c:	mov	r5, r2
   14020:	mov	r4, r0
   14024:	strd	r6, [sp, #8]
   14028:	mov	r7, r3
   1402c:	str	r8, [sp, #16]
   14030:	mov	r8, r1
   14034:	str	lr, [sp, #20]
   14038:	bl	154c4 <table_get_cell_ptr@@Base>
   1403c:	mov	r6, r0
   14040:	mov	r1, r5
   14044:	mov	r0, r4
   14048:	bl	12b48 <table_get_col_ptr@@Base>
   1404c:	ldr	r2, [r0, #4]
   14050:	cmp	r2, #7
   14054:	bne	140a8 <table_set_uint32@@Base+0x90>
   14058:	ldr	r0, [r6]
   1405c:	cmp	r0, #0
   14060:	beq	14094 <table_set_uint32@@Base+0x7c>
   14064:	mov	r2, r5
   14068:	mov	r1, r8
   1406c:	str	r7, [r0]
   14070:	mov	r3, #1
   14074:	mov	r0, r4
   14078:	bl	12664 <table_notify@@Base>
   1407c:	mov	r0, #0
   14080:	ldrd	r4, [sp]
   14084:	ldrd	r6, [sp, #8]
   14088:	ldr	r8, [sp, #16]
   1408c:	add	sp, sp, #20
   14090:	pop	{pc}		; (ldr pc, [sp], #4)
   14094:	mov	r0, #4
   14098:	bl	11a84 <malloc@plt>
   1409c:	cmp	r0, #0
   140a0:	str	r0, [r6]
   140a4:	bne	14064 <table_set_uint32@@Base+0x4c>
   140a8:	mvn	r0, #0
   140ac:	b	14080 <table_set_uint32@@Base+0x68>

000140b0 <table_set_int64@@Base>:
   140b0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   140b4:	mov	r5, r2
   140b8:	mov	r4, r0
   140bc:	strd	r6, [sp, #8]
   140c0:	mov	r7, r1
   140c4:	str	r8, [sp, #16]
   140c8:	str	lr, [sp, #20]
   140cc:	bl	154c4 <table_get_cell_ptr@@Base>
   140d0:	mov	r6, r0
   140d4:	mov	r1, r5
   140d8:	mov	r0, r4
   140dc:	bl	12b48 <table_get_col_ptr@@Base>
   140e0:	ldr	r0, [r0, #4]
   140e4:	cmp	r0, #8
   140e8:	bne	14148 <table_set_int64@@Base+0x98>
   140ec:	ldr	ip, [r6]
   140f0:	cmp	ip, #0
   140f4:	beq	14134 <table_set_int64@@Base+0x84>
   140f8:	ldr	r6, [sp, #24]
   140fc:	mov	r0, r4
   14100:	mov	r2, r5
   14104:	mov	r1, r7
   14108:	mov	r3, #1
   1410c:	ldr	lr, [sp, #28]
   14110:	str	r6, [ip]
   14114:	str	lr, [ip, #4]
   14118:	bl	12664 <table_notify@@Base>
   1411c:	mov	r0, #0
   14120:	ldrd	r4, [sp]
   14124:	ldrd	r6, [sp, #8]
   14128:	ldr	r8, [sp, #16]
   1412c:	add	sp, sp, #20
   14130:	pop	{pc}		; (ldr pc, [sp], #4)
   14134:	bl	11a84 <malloc@plt>
   14138:	cmp	r0, #0
   1413c:	mov	ip, r0
   14140:	str	r0, [r6]
   14144:	bne	140f8 <table_set_int64@@Base+0x48>
   14148:	mvn	r0, #0
   1414c:	b	14120 <table_set_int64@@Base+0x70>

00014150 <table_set_uint64@@Base>:
   14150:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14154:	mov	r5, r2
   14158:	mov	r4, r0
   1415c:	strd	r6, [sp, #8]
   14160:	mov	r7, r1
   14164:	str	r8, [sp, #16]
   14168:	str	lr, [sp, #20]
   1416c:	bl	154c4 <table_get_cell_ptr@@Base>
   14170:	mov	r6, r0
   14174:	mov	r1, r5
   14178:	mov	r0, r4
   1417c:	bl	12b48 <table_get_col_ptr@@Base>
   14180:	ldr	r3, [r0, #4]
   14184:	cmp	r3, #9
   14188:	bne	141ec <table_set_uint64@@Base+0x9c>
   1418c:	ldr	ip, [r6]
   14190:	cmp	ip, #0
   14194:	beq	141d4 <table_set_uint64@@Base+0x84>
   14198:	ldr	r6, [sp, #24]
   1419c:	mov	r0, r4
   141a0:	mov	r2, r5
   141a4:	mov	r1, r7
   141a8:	mov	r3, #1
   141ac:	ldr	lr, [sp, #28]
   141b0:	str	r6, [ip]
   141b4:	str	lr, [ip, #4]
   141b8:	bl	12664 <table_notify@@Base>
   141bc:	mov	r0, #0
   141c0:	ldrd	r4, [sp]
   141c4:	ldrd	r6, [sp, #8]
   141c8:	ldr	r8, [sp, #16]
   141cc:	add	sp, sp, #20
   141d0:	pop	{pc}		; (ldr pc, [sp], #4)
   141d4:	mov	r0, #8
   141d8:	bl	11a84 <malloc@plt>
   141dc:	cmp	r0, #0
   141e0:	mov	ip, r0
   141e4:	str	r0, [r6]
   141e8:	bne	14198 <table_set_uint64@@Base+0x48>
   141ec:	mvn	r0, #0
   141f0:	b	141c0 <table_set_uint64@@Base+0x70>

000141f4 <table_set_short@@Base>:
   141f4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   141f8:	mov	r5, r2
   141fc:	mov	r4, r0
   14200:	strd	r6, [sp, #8]
   14204:	mov	r7, r3
   14208:	str	r8, [sp, #16]
   1420c:	mov	r8, r1
   14210:	str	lr, [sp, #20]
   14214:	bl	154c4 <table_get_cell_ptr@@Base>
   14218:	mov	r6, r0
   1421c:	mov	r1, r5
   14220:	mov	r0, r4
   14224:	bl	12b48 <table_get_col_ptr@@Base>
   14228:	ldr	r2, [r0, #4]
   1422c:	cmp	r2, #10
   14230:	bne	14284 <table_set_short@@Base+0x90>
   14234:	ldr	r0, [r6]
   14238:	cmp	r0, #0
   1423c:	beq	14270 <table_set_short@@Base+0x7c>
   14240:	mov	r2, r5
   14244:	mov	r1, r8
   14248:	strh	r7, [r0]
   1424c:	mov	r3, #1
   14250:	mov	r0, r4
   14254:	bl	12664 <table_notify@@Base>
   14258:	mov	r0, #0
   1425c:	ldrd	r4, [sp]
   14260:	ldrd	r6, [sp, #8]
   14264:	ldr	r8, [sp, #16]
   14268:	add	sp, sp, #20
   1426c:	pop	{pc}		; (ldr pc, [sp], #4)
   14270:	mov	r0, #2
   14274:	bl	11a84 <malloc@plt>
   14278:	cmp	r0, #0
   1427c:	str	r0, [r6]
   14280:	bne	14240 <table_set_short@@Base+0x4c>
   14284:	mvn	r0, #0
   14288:	b	1425c <table_set_short@@Base+0x68>

0001428c <table_set_ushort@@Base>:
   1428c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14290:	mov	r5, r2
   14294:	mov	r4, r0
   14298:	strd	r6, [sp, #8]
   1429c:	mov	r7, r3
   142a0:	str	r8, [sp, #16]
   142a4:	mov	r8, r1
   142a8:	str	lr, [sp, #20]
   142ac:	bl	154c4 <table_get_cell_ptr@@Base>
   142b0:	mov	r6, r0
   142b4:	mov	r1, r5
   142b8:	mov	r0, r4
   142bc:	bl	12b48 <table_get_col_ptr@@Base>
   142c0:	ldr	r2, [r0, #4]
   142c4:	cmp	r2, #11
   142c8:	bne	1431c <table_set_ushort@@Base+0x90>
   142cc:	ldr	r0, [r6]
   142d0:	cmp	r0, #0
   142d4:	beq	14308 <table_set_ushort@@Base+0x7c>
   142d8:	mov	r2, r5
   142dc:	mov	r1, r8
   142e0:	strh	r7, [r0]
   142e4:	mov	r3, #1
   142e8:	mov	r0, r4
   142ec:	bl	12664 <table_notify@@Base>
   142f0:	mov	r0, #0
   142f4:	ldrd	r4, [sp]
   142f8:	ldrd	r6, [sp, #8]
   142fc:	ldr	r8, [sp, #16]
   14300:	add	sp, sp, #20
   14304:	pop	{pc}		; (ldr pc, [sp], #4)
   14308:	mov	r0, #2
   1430c:	bl	11a84 <malloc@plt>
   14310:	cmp	r0, #0
   14314:	str	r0, [r6]
   14318:	bne	142d8 <table_set_ushort@@Base+0x4c>
   1431c:	mvn	r0, #0
   14320:	b	142f4 <table_set_ushort@@Base+0x68>

00014324 <table_set_long@@Base>:
   14324:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14328:	mov	r5, r2
   1432c:	mov	r4, r0
   14330:	strd	r6, [sp, #8]
   14334:	mov	r6, r3
   14338:	mov	r7, r1
   1433c:	str	r8, [sp, #16]
   14340:	str	lr, [sp, #20]
   14344:	bl	154c4 <table_get_cell_ptr@@Base>
   14348:	mov	r8, r0
   1434c:	mov	r1, r5
   14350:	mov	r0, r4
   14354:	bl	12b48 <table_get_col_ptr@@Base>
   14358:	ldr	r3, [r0, #4]
   1435c:	cmp	r3, #12
   14360:	beq	1437c <table_set_long@@Base+0x58>
   14364:	mvn	r0, #0
   14368:	ldrd	r4, [sp]
   1436c:	ldrd	r6, [sp, #8]
   14370:	ldr	r8, [sp, #16]
   14374:	add	sp, sp, #20
   14378:	pop	{pc}		; (ldr pc, [sp], #4)
   1437c:	ldr	r0, [r8]
   14380:	cmp	r0, #0
   14384:	beq	143a8 <table_set_long@@Base+0x84>
   14388:	mov	r2, r5
   1438c:	mov	r1, r7
   14390:	str	r6, [r0]
   14394:	mov	r3, #1
   14398:	mov	r0, r4
   1439c:	bl	12664 <table_notify@@Base>
   143a0:	mov	r0, #0
   143a4:	b	14368 <table_set_long@@Base+0x44>
   143a8:	mov	r0, #4
   143ac:	bl	11a84 <malloc@plt>
   143b0:	cmp	r0, #0
   143b4:	str	r0, [r8]
   143b8:	bne	14388 <table_set_long@@Base+0x64>
   143bc:	b	14364 <table_set_long@@Base+0x40>

000143c0 <table_set_ulong@@Base>:
   143c0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   143c4:	mov	r5, r2
   143c8:	mov	r4, r0
   143cc:	strd	r6, [sp, #8]
   143d0:	mov	r6, r3
   143d4:	mov	r7, r1
   143d8:	str	r8, [sp, #16]
   143dc:	str	lr, [sp, #20]
   143e0:	bl	154c4 <table_get_cell_ptr@@Base>
   143e4:	mov	r8, r0
   143e8:	mov	r1, r5
   143ec:	mov	r0, r4
   143f0:	bl	12b48 <table_get_col_ptr@@Base>
   143f4:	ldr	r3, [r0, #4]
   143f8:	cmp	r3, #13
   143fc:	beq	14418 <table_set_ulong@@Base+0x58>
   14400:	mvn	r0, #0
   14404:	ldrd	r4, [sp]
   14408:	ldrd	r6, [sp, #8]
   1440c:	ldr	r8, [sp, #16]
   14410:	add	sp, sp, #20
   14414:	pop	{pc}		; (ldr pc, [sp], #4)
   14418:	ldr	r0, [r8]
   1441c:	cmp	r0, #0
   14420:	beq	14444 <table_set_ulong@@Base+0x84>
   14424:	mov	r2, r5
   14428:	mov	r1, r7
   1442c:	str	r6, [r0]
   14430:	mov	r3, #1
   14434:	mov	r0, r4
   14438:	bl	12664 <table_notify@@Base>
   1443c:	mov	r0, #0
   14440:	b	14404 <table_set_ulong@@Base+0x44>
   14444:	mov	r0, #4
   14448:	bl	11a84 <malloc@plt>
   1444c:	cmp	r0, #0
   14450:	str	r0, [r8]
   14454:	bne	14424 <table_set_ulong@@Base+0x64>
   14458:	b	14400 <table_set_ulong@@Base+0x40>

0001445c <table_set_llong@@Base>:
   1445c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14460:	mov	r5, r2
   14464:	mov	r4, r0
   14468:	strd	r6, [sp, #8]
   1446c:	mov	r6, r1
   14470:	str	r8, [sp, #16]
   14474:	str	lr, [sp, #20]
   14478:	bl	154c4 <table_get_cell_ptr@@Base>
   1447c:	mov	r7, r0
   14480:	mov	r1, r5
   14484:	mov	r0, r4
   14488:	bl	12b48 <table_get_col_ptr@@Base>
   1448c:	ldr	r3, [r0, #4]
   14490:	cmp	r3, #14
   14494:	beq	144b0 <table_set_llong@@Base+0x54>
   14498:	mvn	r0, #0
   1449c:	ldrd	r4, [sp]
   144a0:	ldrd	r6, [sp, #8]
   144a4:	ldr	r8, [sp, #16]
   144a8:	add	sp, sp, #20
   144ac:	pop	{pc}		; (ldr pc, [sp], #4)
   144b0:	ldr	ip, [r7]
   144b4:	cmp	ip, #0
   144b8:	beq	144e8 <table_set_llong@@Base+0x8c>
   144bc:	ldr	r7, [sp, #24]
   144c0:	mov	r0, r4
   144c4:	mov	r2, r5
   144c8:	mov	r1, r6
   144cc:	mov	r3, #1
   144d0:	ldr	lr, [sp, #28]
   144d4:	str	r7, [ip]
   144d8:	str	lr, [ip, #4]
   144dc:	bl	12664 <table_notify@@Base>
   144e0:	mov	r0, #0
   144e4:	b	1449c <table_set_llong@@Base+0x40>
   144e8:	mov	r0, #8
   144ec:	bl	11a84 <malloc@plt>
   144f0:	cmp	r0, #0
   144f4:	mov	ip, r0
   144f8:	str	r0, [r7]
   144fc:	bne	144bc <table_set_llong@@Base+0x60>
   14500:	b	14498 <table_set_llong@@Base+0x3c>

00014504 <table_set_ullong@@Base>:
   14504:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14508:	mov	r5, r2
   1450c:	mov	r4, r0
   14510:	strd	r6, [sp, #8]
   14514:	mov	r6, r1
   14518:	str	r8, [sp, #16]
   1451c:	str	lr, [sp, #20]
   14520:	bl	154c4 <table_get_cell_ptr@@Base>
   14524:	mov	r7, r0
   14528:	mov	r1, r5
   1452c:	mov	r0, r4
   14530:	bl	12b48 <table_get_col_ptr@@Base>
   14534:	ldr	r3, [r0, #4]
   14538:	cmp	r3, #15
   1453c:	beq	14558 <table_set_ullong@@Base+0x54>
   14540:	mvn	r0, #0
   14544:	ldrd	r4, [sp]
   14548:	ldrd	r6, [sp, #8]
   1454c:	ldr	r8, [sp, #16]
   14550:	add	sp, sp, #20
   14554:	pop	{pc}		; (ldr pc, [sp], #4)
   14558:	ldr	ip, [r7]
   1455c:	cmp	ip, #0
   14560:	beq	14590 <table_set_ullong@@Base+0x8c>
   14564:	ldr	r7, [sp, #24]
   14568:	mov	r0, r4
   1456c:	mov	r2, r5
   14570:	mov	r1, r6
   14574:	mov	r3, #1
   14578:	ldr	lr, [sp, #28]
   1457c:	str	r7, [ip]
   14580:	str	lr, [ip, #4]
   14584:	bl	12664 <table_notify@@Base>
   14588:	mov	r0, #0
   1458c:	b	14544 <table_set_ullong@@Base+0x40>
   14590:	mov	r0, #8
   14594:	bl	11a84 <malloc@plt>
   14598:	cmp	r0, #0
   1459c:	mov	ip, r0
   145a0:	str	r0, [r7]
   145a4:	bne	14564 <table_set_ullong@@Base+0x60>
   145a8:	b	14540 <table_set_ullong@@Base+0x3c>

000145ac <table_set_float@@Base>:
   145ac:	strd	r4, [sp, #-24]!	; 0xffffffe8
   145b0:	mov	r5, r2
   145b4:	mov	r4, r0
   145b8:	strd	r6, [sp, #8]
   145bc:	mov	r7, r1
   145c0:	vmov	r6, s0
   145c4:	str	r8, [sp, #16]
   145c8:	str	lr, [sp, #20]
   145cc:	bl	154c4 <table_get_cell_ptr@@Base>
   145d0:	mov	r8, r0
   145d4:	mov	r1, r5
   145d8:	mov	r0, r4
   145dc:	bl	12b48 <table_get_col_ptr@@Base>
   145e0:	ldr	r3, [r0, #4]
   145e4:	cmp	r3, #16
   145e8:	beq	14604 <table_set_float@@Base+0x58>
   145ec:	mvn	r0, #0
   145f0:	ldrd	r4, [sp]
   145f4:	ldrd	r6, [sp, #8]
   145f8:	ldr	r8, [sp, #16]
   145fc:	add	sp, sp, #20
   14600:	pop	{pc}		; (ldr pc, [sp], #4)
   14604:	ldr	r0, [r8]
   14608:	cmp	r0, #0
   1460c:	beq	14630 <table_set_float@@Base+0x84>
   14610:	mov	r2, r5
   14614:	mov	r1, r7
   14618:	str	r6, [r0]
   1461c:	mov	r3, #1
   14620:	mov	r0, r4
   14624:	bl	12664 <table_notify@@Base>
   14628:	mov	r0, #0
   1462c:	b	145f0 <table_set_float@@Base+0x44>
   14630:	mov	r0, #4
   14634:	bl	11a84 <malloc@plt>
   14638:	cmp	r0, #0
   1463c:	str	r0, [r8]
   14640:	bne	14610 <table_set_float@@Base+0x64>
   14644:	b	145ec <table_set_float@@Base+0x40>

00014648 <table_set_double@@Base>:
   14648:	strd	r4, [sp, #-20]!	; 0xffffffec
   1464c:	mov	r5, r2
   14650:	mov	r4, r0
   14654:	strd	r6, [sp, #8]
   14658:	mov	r6, r1
   1465c:	str	lr, [sp, #16]
   14660:	sub	sp, sp, #12
   14664:	vstr	d0, [sp]
   14668:	bl	154c4 <table_get_cell_ptr@@Base>
   1466c:	mov	r7, r0
   14670:	mov	r1, r5
   14674:	mov	r0, r4
   14678:	bl	12b48 <table_get_col_ptr@@Base>
   1467c:	ldr	r3, [r0, #4]
   14680:	cmp	r3, #17
   14684:	beq	146a0 <table_set_double@@Base+0x58>
   14688:	mvn	r0, #0
   1468c:	add	sp, sp, #12
   14690:	ldrd	r4, [sp]
   14694:	ldrd	r6, [sp, #8]
   14698:	add	sp, sp, #16
   1469c:	pop	{pc}		; (ldr pc, [sp], #4)
   146a0:	ldr	ip, [r7]
   146a4:	cmp	ip, #0
   146a8:	beq	146d4 <table_set_double@@Base+0x8c>
   146ac:	ldm	sp, {r7, lr}
   146b0:	mov	r0, r4
   146b4:	mov	r2, r5
   146b8:	mov	r1, r6
   146bc:	mov	r3, #1
   146c0:	str	r7, [ip]
   146c4:	str	lr, [ip, #4]
   146c8:	bl	12664 <table_notify@@Base>
   146cc:	mov	r0, #0
   146d0:	b	1468c <table_set_double@@Base+0x44>
   146d4:	mov	r0, #8
   146d8:	bl	11a84 <malloc@plt>
   146dc:	cmp	r0, #0
   146e0:	mov	ip, r0
   146e4:	str	r0, [r7]
   146e8:	bne	146ac <table_set_double@@Base+0x64>
   146ec:	b	14688 <table_set_double@@Base+0x40>

000146f0 <table_set_ldouble@@Base>:
   146f0:	strd	r4, [sp, #-20]!	; 0xffffffec
   146f4:	mov	r5, r2
   146f8:	mov	r4, r0
   146fc:	strd	r6, [sp, #8]
   14700:	mov	r6, r1
   14704:	str	lr, [sp, #16]
   14708:	sub	sp, sp, #12
   1470c:	vstr	d0, [sp]
   14710:	bl	154c4 <table_get_cell_ptr@@Base>
   14714:	mov	r7, r0
   14718:	mov	r1, r5
   1471c:	mov	r0, r4
   14720:	bl	12b48 <table_get_col_ptr@@Base>
   14724:	ldr	r3, [r0, #4]
   14728:	cmp	r3, #18
   1472c:	beq	14748 <table_set_ldouble@@Base+0x58>
   14730:	mvn	r0, #0
   14734:	add	sp, sp, #12
   14738:	ldrd	r4, [sp]
   1473c:	ldrd	r6, [sp, #8]
   14740:	add	sp, sp, #16
   14744:	pop	{pc}		; (ldr pc, [sp], #4)
   14748:	ldr	ip, [r7]
   1474c:	cmp	ip, #0
   14750:	beq	1477c <table_set_ldouble@@Base+0x8c>
   14754:	ldm	sp, {r7, lr}
   14758:	mov	r0, r4
   1475c:	mov	r2, r5
   14760:	mov	r1, r6
   14764:	mov	r3, #1
   14768:	str	r7, [ip]
   1476c:	str	lr, [ip, #4]
   14770:	bl	12664 <table_notify@@Base>
   14774:	mov	r0, #0
   14778:	b	14734 <table_set_ldouble@@Base+0x44>
   1477c:	mov	r0, #8
   14780:	bl	11a84 <malloc@plt>
   14784:	cmp	r0, #0
   14788:	mov	ip, r0
   1478c:	str	r0, [r7]
   14790:	bne	14754 <table_set_ldouble@@Base+0x64>
   14794:	b	14730 <table_set_ldouble@@Base+0x40>

00014798 <table_set_string@@Base>:
   14798:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1479c:	mov	r5, r2
   147a0:	mov	r4, r0
   147a4:	strd	r6, [sp, #8]
   147a8:	mov	r6, r3
   147ac:	mov	r7, r1
   147b0:	str	r8, [sp, #16]
   147b4:	str	lr, [sp, #20]
   147b8:	bl	154c4 <table_get_cell_ptr@@Base>
   147bc:	mov	r8, r0
   147c0:	mov	r1, r5
   147c4:	mov	r0, r4
   147c8:	bl	12b48 <table_get_col_ptr@@Base>
   147cc:	ldr	r3, [r0, #4]
   147d0:	cmp	r3, #21
   147d4:	beq	147f0 <table_set_string@@Base+0x58>
   147d8:	mvn	r0, #0
   147dc:	ldrd	r4, [sp]
   147e0:	ldrd	r6, [sp, #8]
   147e4:	ldr	r8, [sp, #16]
   147e8:	add	sp, sp, #20
   147ec:	pop	{pc}		; (ldr pc, [sp], #4)
   147f0:	mov	r0, r6
   147f4:	bl	11aa8 <strlen@plt>
   147f8:	add	r1, r0, #1
   147fc:	ldr	r0, [r8]
   14800:	bl	11a6c <realloc@plt>
   14804:	cmp	r0, #0
   14808:	str	r0, [r8]
   1480c:	beq	147d8 <table_set_string@@Base+0x40>
   14810:	mov	r1, r6
   14814:	bl	11a78 <strcpy@plt>
   14818:	mov	r0, r4
   1481c:	mov	r2, r5
   14820:	mov	r1, r7
   14824:	mov	r3, #1
   14828:	bl	12664 <table_notify@@Base>
   1482c:	mov	r0, #0
   14830:	b	147dc <table_set_string@@Base+0x44>

00014834 <table_set_char@@Base>:
   14834:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14838:	mov	r5, r2
   1483c:	mov	r4, r0
   14840:	strd	r6, [sp, #8]
   14844:	mov	r6, r3
   14848:	mov	r7, r1
   1484c:	str	r8, [sp, #16]
   14850:	str	lr, [sp, #20]
   14854:	bl	154c4 <table_get_cell_ptr@@Base>
   14858:	mov	r8, r0
   1485c:	mov	r1, r5
   14860:	mov	r0, r4
   14864:	bl	12b48 <table_get_col_ptr@@Base>
   14868:	ldr	r3, [r0, #4]
   1486c:	cmp	r3, #19
   14870:	beq	1488c <table_set_char@@Base+0x58>
   14874:	mvn	r0, #0
   14878:	ldrd	r4, [sp]
   1487c:	ldrd	r6, [sp, #8]
   14880:	ldr	r8, [sp, #16]
   14884:	add	sp, sp, #20
   14888:	pop	{pc}		; (ldr pc, [sp], #4)
   1488c:	ldr	r0, [r8]
   14890:	cmp	r0, #0
   14894:	beq	148b8 <table_set_char@@Base+0x84>
   14898:	mov	r2, r5
   1489c:	mov	r1, r7
   148a0:	strb	r6, [r0]
   148a4:	mov	r3, #1
   148a8:	mov	r0, r4
   148ac:	bl	12664 <table_notify@@Base>
   148b0:	mov	r0, #0
   148b4:	b	14878 <table_set_char@@Base+0x44>
   148b8:	mov	r0, #1
   148bc:	bl	11a84 <malloc@plt>
   148c0:	cmp	r0, #0
   148c4:	str	r0, [r8]
   148c8:	bne	14898 <table_set_char@@Base+0x64>
   148cc:	b	14874 <table_set_char@@Base+0x40>

000148d0 <table_set_uchar@@Base>:
   148d0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   148d4:	mov	r5, r2
   148d8:	mov	r4, r0
   148dc:	strd	r6, [sp, #8]
   148e0:	mov	r6, r3
   148e4:	mov	r7, r1
   148e8:	str	r8, [sp, #16]
   148ec:	str	lr, [sp, #20]
   148f0:	bl	154c4 <table_get_cell_ptr@@Base>
   148f4:	mov	r8, r0
   148f8:	mov	r1, r5
   148fc:	mov	r0, r4
   14900:	bl	12b48 <table_get_col_ptr@@Base>
   14904:	ldr	r3, [r0, #4]
   14908:	cmp	r3, #20
   1490c:	beq	14928 <table_set_uchar@@Base+0x58>
   14910:	mvn	r0, #0
   14914:	ldrd	r4, [sp]
   14918:	ldrd	r6, [sp, #8]
   1491c:	ldr	r8, [sp, #16]
   14920:	add	sp, sp, #20
   14924:	pop	{pc}		; (ldr pc, [sp], #4)
   14928:	ldr	r0, [r8]
   1492c:	cmp	r0, #0
   14930:	beq	14954 <table_set_uchar@@Base+0x84>
   14934:	mov	r2, r5
   14938:	mov	r1, r7
   1493c:	strb	r6, [r0]
   14940:	mov	r3, #1
   14944:	mov	r0, r4
   14948:	bl	12664 <table_notify@@Base>
   1494c:	mov	r0, #0
   14950:	b	14914 <table_set_uchar@@Base+0x44>
   14954:	mov	r0, #1
   14958:	bl	11a84 <malloc@plt>
   1495c:	cmp	r0, #0
   14960:	str	r0, [r8]
   14964:	bne	14934 <table_set_uchar@@Base+0x64>
   14968:	b	14910 <table_set_uchar@@Base+0x40>

0001496c <table_set_ptr@@Base>:
   1496c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14970:	mov	r5, r2
   14974:	mov	r4, r0
   14978:	strd	r6, [sp, #8]
   1497c:	mov	r7, r3
   14980:	str	r8, [sp, #16]
   14984:	mov	r8, r1
   14988:	str	lr, [sp, #20]
   1498c:	bl	154c4 <table_get_cell_ptr@@Base>
   14990:	mov	r6, r0
   14994:	mov	r1, r5
   14998:	mov	r0, r4
   1499c:	bl	12b48 <table_get_col_ptr@@Base>
   149a0:	ldr	r2, [r0, #4]
   149a4:	cmp	r2, #23
   149a8:	mvnne	r0, #0
   149ac:	bne	149cc <table_set_ptr@@Base+0x60>
   149b0:	mov	r0, r4
   149b4:	mov	r2, r5
   149b8:	str	r7, [r6]
   149bc:	mov	r1, r8
   149c0:	mov	r3, #1
   149c4:	bl	12664 <table_notify@@Base>
   149c8:	mov	r0, #0
   149cc:	ldrd	r4, [sp]
   149d0:	ldrd	r6, [sp, #8]
   149d4:	ldr	r8, [sp, #16]
   149d8:	add	sp, sp, #20
   149dc:	pop	{pc}		; (ldr pc, [sp], #4)

000149e0 <table_cell_init@@Base>:
   149e0:	str	r4, [sp, #-8]!
   149e4:	mov	r4, r2
   149e8:	str	lr, [sp, #4]
   149ec:	bl	137cc <table_get_row_ptr@@Base>
   149f0:	ldr	r3, [r0]
   149f4:	mov	r2, #0
   149f8:	str	r2, [r3, r4, lsl #2]
   149fc:	ldr	r4, [sp]
   14a00:	add	sp, sp, #4
   14a04:	pop	{pc}		; (ldr pc, [sp], #4)

00014a08 <table_cell_destroy@@Base>:
   14a08:	strd	r4, [sp, #-16]!
   14a0c:	mov	r4, r2
   14a10:	mov	r5, r0
   14a14:	str	r6, [sp, #8]
   14a18:	mov	r6, r1
   14a1c:	mov	r1, r2
   14a20:	str	lr, [sp, #12]
   14a24:	bl	12820 <table_get_column_data_type@@Base>
   14a28:	cmp	r0, #23
   14a2c:	bne	14a40 <table_cell_destroy@@Base+0x38>
   14a30:	ldrd	r4, [sp]
   14a34:	ldr	r6, [sp, #8]
   14a38:	add	sp, sp, #12
   14a3c:	pop	{pc}		; (ldr pc, [sp], #4)
   14a40:	mov	r1, r6
   14a44:	mov	r0, r5
   14a48:	bl	137cc <table_get_row_ptr@@Base>
   14a4c:	ldr	r3, [r0]
   14a50:	ldr	r0, [r3, r4, lsl #2]
   14a54:	cmp	r0, #0
   14a58:	beq	14a30 <table_cell_destroy@@Base+0x28>
   14a5c:	ldrd	r4, [sp]
   14a60:	ldr	r6, [sp, #8]
   14a64:	ldr	lr, [sp, #12]
   14a68:	add	sp, sp, #16
   14a6c:	b	11a60 <free@plt>

00014a70 <table_cell_to_buffer@@Base>:
   14a70:	strd	r4, [sp, #-20]!	; 0xffffffec
   14a74:	mov	r4, r2
   14a78:	mov	r5, r3
   14a7c:	strd	r6, [sp, #8]
   14a80:	mov	r7, r1
   14a84:	mov	r1, r2
   14a88:	str	lr, [sp, #16]
   14a8c:	sub	sp, sp, #12
   14a90:	mov	r6, r0
   14a94:	bl	12820 <table_get_column_data_type@@Base>
   14a98:	cmp	r0, #23
   14a9c:	ldrls	pc, [pc, r0, lsl #2]
   14aa0:	b	14b2c <table_cell_to_buffer@@Base+0xbc>
   14aa4:	andeq	r4, r1, r8, lsr lr
   14aa8:	andeq	r4, r1, r4, lsr #28
   14aac:	andeq	r4, r1, r0, lsl lr
   14ab0:	strdeq	r4, [r1], -ip
   14ab4:	andeq	r4, r1, r8, ror #27
   14ab8:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14abc:	andeq	r4, r1, r0, asr #27
   14ac0:	muleq	r1, r4, sp
   14ac4:	andeq	r4, r1, r0, lsl #27
   14ac8:	andeq	r4, r1, ip, ror #26
   14acc:	andeq	r4, r1, r0, asr #26
   14ad0:	andeq	r4, r1, r4, lsl sp
   14ad4:	andeq	r4, r1, r8, ror #25
   14ad8:			; <UNDEFINED> instruction: 0x00014cbc
   14adc:	muleq	r1, r0, ip
   14ae0:	andeq	r4, r1, r4, ror #24
   14ae4:	andeq	r4, r1, r4, lsr ip
   14ae8:	andeq	r4, r1, r8, lsl #24
   14aec:	ldrdeq	r4, [r1], -ip
   14af0:	andeq	r4, r1, r8, asr #23
   14af4:	andeq	r4, r1, r4, lsl #22
   14af8:	muleq	r1, ip, fp
   14afc:	andeq	r4, r1, r0, ror fp
   14b00:	andeq	r4, r1, r4, asr #22
   14b04:	mov	r2, r4
   14b08:	mov	r1, r7
   14b0c:	mov	r0, r6
   14b10:	bl	134cc <table_get_uchar@@Base>
   14b14:	mov	r3, r0
   14b18:	movw	r2, #22084	; 0x5644
   14b1c:	movt	r2, #1
   14b20:	mov	r0, r5
   14b24:	ldr	r1, [sp, #32]
   14b28:	bl	11ab4 <snprintf@plt>
   14b2c:	mov	r0, #0
   14b30:	add	sp, sp, #12
   14b34:	ldrd	r4, [sp]
   14b38:	ldrd	r6, [sp, #8]
   14b3c:	add	sp, sp, #16
   14b40:	pop	{pc}		; (ldr pc, [sp], #4)
   14b44:	mov	r2, r4
   14b48:	mov	r1, r7
   14b4c:	mov	r0, r6
   14b50:	bl	13508 <table_get_ptr@@Base>
   14b54:	mov	r3, r0
   14b58:	movw	r2, #22088	; 0x5648
   14b5c:	movt	r2, #1
   14b60:	mov	r0, r5
   14b64:	ldr	r1, [sp, #32]
   14b68:	bl	11ab4 <snprintf@plt>
   14b6c:	b	14b2c <table_cell_to_buffer@@Base+0xbc>
   14b70:	mov	r2, r4
   14b74:	mov	r1, r7
   14b78:	mov	r0, r6
   14b7c:	bl	1322c <table_get_bool@@Base>
   14b80:	mov	r3, r0
   14b84:	movw	r2, #22028	; 0x560c
   14b88:	movt	r2, #1
   14b8c:	mov	r0, r5
   14b90:	ldr	r1, [sp, #32]
   14b94:	bl	11ab4 <snprintf@plt>
   14b98:	b	14b2c <table_cell_to_buffer@@Base+0xbc>
   14b9c:	mov	r2, r4
   14ba0:	mov	r1, r7
   14ba4:	mov	r0, r6
   14ba8:	bl	134ec <table_get_string@@Base>
   14bac:	mov	r3, r0
   14bb0:	movw	r2, #22068	; 0x5634
   14bb4:	movt	r2, #1
   14bb8:	mov	r0, r5
   14bbc:	ldr	r1, [sp, #32]
   14bc0:	bl	11ab4 <snprintf@plt>
   14bc4:	b	14b2c <table_cell_to_buffer@@Base+0xbc>
   14bc8:	mov	r2, r4
   14bcc:	mov	r1, r7
   14bd0:	mov	r0, r6
   14bd4:	bl	134ac <table_get_char@@Base>
   14bd8:	b	14b14 <table_cell_to_buffer@@Base+0xa4>
   14bdc:	mov	r2, r4
   14be0:	mov	r1, r7
   14be4:	mov	r0, r6
   14be8:	bl	1348c <table_get_ldouble@@Base>
   14bec:	mov	r0, r5
   14bf0:	movw	r2, #22080	; 0x5640
   14bf4:	movt	r2, #1
   14bf8:	vstr	d0, [sp]
   14bfc:	ldr	r1, [sp, #32]
   14c00:	bl	11ab4 <snprintf@plt>
   14c04:	b	14b2c <table_cell_to_buffer@@Base+0xbc>
   14c08:	mov	r2, r4
   14c0c:	mov	r1, r7
   14c10:	mov	r0, r6
   14c14:	bl	1346c <table_get_double@@Base>
   14c18:	mov	r0, r5
   14c1c:	movw	r2, #22076	; 0x563c
   14c20:	movt	r2, #1
   14c24:	vstr	d0, [sp]
   14c28:	ldr	r1, [sp, #32]
   14c2c:	bl	11ab4 <snprintf@plt>
   14c30:	b	14b2c <table_cell_to_buffer@@Base+0xbc>
   14c34:	mov	r2, r4
   14c38:	mov	r1, r7
   14c3c:	mov	r0, r6
   14c40:	bl	1344c <table_get_float@@Base>
   14c44:	vcvt.f64.f32	d0, s0
   14c48:	mov	r0, r5
   14c4c:	movw	r2, #22072	; 0x5638
   14c50:	movt	r2, #1
   14c54:	ldr	r1, [sp, #32]
   14c58:	vstr	d0, [sp]
   14c5c:	bl	11ab4 <snprintf@plt>
   14c60:	b	14b2c <table_cell_to_buffer@@Base+0xbc>
   14c64:	mov	r2, r4
   14c68:	mov	r1, r7
   14c6c:	mov	r0, r6
   14c70:	bl	1342c <table_get_ullong@@Base>
   14c74:	movw	r2, #22044	; 0x561c
   14c78:	movt	r2, #1
   14c7c:	strd	r0, [sp]
   14c80:	mov	r0, r5
   14c84:	ldr	r1, [sp, #32]
   14c88:	bl	11ab4 <snprintf@plt>
   14c8c:	b	14b2c <table_cell_to_buffer@@Base+0xbc>
   14c90:	mov	r2, r4
   14c94:	mov	r1, r7
   14c98:	mov	r0, r6
   14c9c:	bl	1340c <table_get_llong@@Base>
   14ca0:	movw	r2, #22036	; 0x5614
   14ca4:	movt	r2, #1
   14ca8:	strd	r0, [sp]
   14cac:	mov	r0, r5
   14cb0:	ldr	r1, [sp, #32]
   14cb4:	bl	11ab4 <snprintf@plt>
   14cb8:	b	14b2c <table_cell_to_buffer@@Base+0xbc>
   14cbc:	mov	r2, r4
   14cc0:	mov	r1, r7
   14cc4:	mov	r0, r6
   14cc8:	bl	133ec <table_get_ulong@@Base>
   14ccc:	mov	r3, r0
   14cd0:	movw	r2, #22064	; 0x5630
   14cd4:	movt	r2, #1
   14cd8:	mov	r0, r5
   14cdc:	ldr	r1, [sp, #32]
   14ce0:	bl	11ab4 <snprintf@plt>
   14ce4:	b	14b2c <table_cell_to_buffer@@Base+0xbc>
   14ce8:	mov	r2, r4
   14cec:	mov	r1, r7
   14cf0:	mov	r0, r6
   14cf4:	bl	133cc <table_get_long@@Base>
   14cf8:	mov	r3, r0
   14cfc:	movw	r2, #22060	; 0x562c
   14d00:	movt	r2, #1
   14d04:	mov	r0, r5
   14d08:	ldr	r1, [sp, #32]
   14d0c:	bl	11ab4 <snprintf@plt>
   14d10:	b	14b2c <table_cell_to_buffer@@Base+0xbc>
   14d14:	mov	r2, r4
   14d18:	mov	r1, r7
   14d1c:	mov	r0, r6
   14d20:	bl	133ac <table_get_ushort@@Base>
   14d24:	mov	r3, r0
   14d28:	movw	r2, #22056	; 0x5628
   14d2c:	movt	r2, #1
   14d30:	mov	r0, r5
   14d34:	ldr	r1, [sp, #32]
   14d38:	bl	11ab4 <snprintf@plt>
   14d3c:	b	14b2c <table_cell_to_buffer@@Base+0xbc>
   14d40:	mov	r2, r4
   14d44:	mov	r1, r7
   14d48:	mov	r0, r6
   14d4c:	bl	1338c <table_get_short@@Base>
   14d50:	mov	r3, r0
   14d54:	movw	r2, #22052	; 0x5624
   14d58:	movt	r2, #1
   14d5c:	mov	r0, r5
   14d60:	ldr	r1, [sp, #32]
   14d64:	bl	11ab4 <snprintf@plt>
   14d68:	b	14b2c <table_cell_to_buffer@@Base+0xbc>
   14d6c:	mov	r2, r4
   14d70:	mov	r1, r7
   14d74:	mov	r0, r6
   14d78:	bl	1336c <table_get_uint64@@Base>
   14d7c:	b	14c74 <table_cell_to_buffer@@Base+0x204>
   14d80:	mov	r2, r4
   14d84:	mov	r1, r7
   14d88:	mov	r0, r6
   14d8c:	bl	1334c <table_get_int64@@Base>
   14d90:	b	14ca0 <table_cell_to_buffer@@Base+0x230>
   14d94:	mov	r2, r4
   14d98:	mov	r1, r7
   14d9c:	mov	r0, r6
   14da0:	bl	1332c <table_get_uint32@@Base>
   14da4:	mov	r3, r0
   14da8:	movw	r2, #22032	; 0x5610
   14dac:	movt	r2, #1
   14db0:	mov	r0, r5
   14db4:	ldr	r1, [sp, #32]
   14db8:	bl	11ab4 <snprintf@plt>
   14dbc:	b	14b2c <table_cell_to_buffer@@Base+0xbc>
   14dc0:	mov	r2, r4
   14dc4:	mov	r1, r7
   14dc8:	mov	r0, r6
   14dcc:	bl	1330c <table_get_int32@@Base>
   14dd0:	b	14b80 <table_cell_to_buffer@@Base+0x110>
   14dd4:	mov	r2, r4
   14dd8:	mov	r1, r7
   14ddc:	mov	r0, r6
   14de0:	bl	132ec <table_get_uint16@@Base>
   14de4:	b	14da4 <table_cell_to_buffer@@Base+0x334>
   14de8:	mov	r2, r4
   14dec:	mov	r1, r7
   14df0:	mov	r0, r6
   14df4:	bl	132cc <table_get_int16@@Base>
   14df8:	b	14b80 <table_cell_to_buffer@@Base+0x110>
   14dfc:	mov	r2, r4
   14e00:	mov	r1, r7
   14e04:	mov	r0, r6
   14e08:	bl	132ac <table_get_uint8@@Base>
   14e0c:	b	14da4 <table_cell_to_buffer@@Base+0x334>
   14e10:	mov	r2, r4
   14e14:	mov	r1, r7
   14e18:	mov	r0, r6
   14e1c:	bl	1328c <table_get_int8@@Base>
   14e20:	b	14b80 <table_cell_to_buffer@@Base+0x110>
   14e24:	mov	r2, r4
   14e28:	mov	r1, r7
   14e2c:	mov	r0, r6
   14e30:	bl	1326c <table_get_uint@@Base>
   14e34:	b	14da4 <table_cell_to_buffer@@Base+0x334>
   14e38:	mov	r2, r4
   14e3c:	mov	r1, r7
   14e40:	mov	r0, r6
   14e44:	bl	1324c <table_get_int@@Base>
   14e48:	b	14b80 <table_cell_to_buffer@@Base+0x110>

00014e4c <table_cell_from_buffer@@Base>:
   14e4c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   14e50:	mov	r4, r2
   14e54:	mov	r5, r3
   14e58:	strd	r6, [sp, #8]
   14e5c:	strd	r8, [sp, #16]
   14e60:	mov	r9, r1
   14e64:	mov	r1, r2
   14e68:	str	lr, [sp, #24]
   14e6c:	sub	sp, sp, #268	; 0x10c
   14e70:	mov	r8, r0
   14e74:	bl	12820 <table_get_column_data_type@@Base>
   14e78:	cmp	r0, #23
   14e7c:	ldrls	pc, [pc, r0, lsl #2]
   14e80:	b	15478 <table_cell_from_buffer@@Base+0x62c>
   14e84:	andeq	r5, r1, ip, lsl #8
   14e88:	ldrdeq	r5, [r1], -r4
   14e8c:	muleq	r1, ip, r3
   14e90:	andeq	r5, r1, r4, ror #6
   14e94:	andeq	r5, r1, ip, lsr #6
   14e98:	strdeq	r5, [r1], -r4
   14e9c:			; <UNDEFINED> instruction: 0x000152bc
   14ea0:	andeq	r5, r1, r4, lsl #5
   14ea4:	andeq	r5, r1, r8, asr #4
   14ea8:	andeq	r5, r1, ip, lsl #4
   14eac:	ldrdeq	r5, [r1], -r4
   14eb0:	muleq	r1, ip, r1
   14eb4:	andeq	r5, r1, r4, ror #2
   14eb8:	andeq	r5, r1, ip, lsr #2
   14ebc:	strdeq	r5, [r1], -r0
   14ec0:	strheq	r5, [r1], -r4
   14ec4:	andeq	r5, r1, r4, asr #32
   14ec8:	andeq	r5, r1, ip
   14ecc:	andeq	r5, r1, ip, ror r0
   14ed0:	andeq	r4, r1, r4, ror #30
   14ed4:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14ed8:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14edc:	andeq	r4, r1, r0, lsr #30
   14ee0:	andeq	r4, r1, r4, ror #29
   14ee4:	mov	r0, r5
   14ee8:	movw	r1, #22088	; 0x5648
   14eec:	movt	r1, #1
   14ef0:	add	r2, sp, #8
   14ef4:	bl	11ac0 <__isoc99_sscanf@plt>
   14ef8:	cmp	r0, #1
   14efc:	beq	15444 <table_cell_from_buffer@@Base+0x5f8>
   14f00:	mvn	r5, #0
   14f04:	mov	r0, r5
   14f08:	add	sp, sp, #268	; 0x10c
   14f0c:	ldrd	r4, [sp]
   14f10:	ldrd	r6, [sp, #8]
   14f14:	ldrd	r8, [sp, #16]
   14f18:	add	sp, sp, #24
   14f1c:	pop	{pc}		; (ldr pc, [sp], #4)
   14f20:	mov	r0, r5
   14f24:	movw	r1, #22028	; 0x560c
   14f28:	movt	r1, #1
   14f2c:	add	r2, sp, #8
   14f30:	bl	11ac0 <__isoc99_sscanf@plt>
   14f34:	cmp	r0, #1
   14f38:	bne	14f00 <table_cell_from_buffer@@Base+0xb4>
   14f3c:	ldr	r5, [sp, #8]
   14f40:	cmp	r5, #0
   14f44:	beq	15460 <table_cell_from_buffer@@Base+0x614>
   14f48:	mov	r3, r0
   14f4c:	mov	r2, r4
   14f50:	mov	r1, r9
   14f54:	mov	r0, r8
   14f58:	bl	13b58 <table_set_bool@@Base>
   14f5c:	mov	r5, #0
   14f60:	b	14f04 <table_cell_from_buffer@@Base+0xb8>
   14f64:	mov	r0, r5
   14f68:	movw	r1, #22084	; 0x5644
   14f6c:	movt	r1, #1
   14f70:	add	r2, sp, #8
   14f74:	bl	11ac0 <__isoc99_sscanf@plt>
   14f78:	cmp	r0, #1
   14f7c:	bne	14f00 <table_cell_from_buffer@@Base+0xb4>
   14f80:	mov	r2, r4
   14f84:	mov	r1, r9
   14f88:	ldrb	r3, [sp, #8]
   14f8c:	mov	r0, r8
   14f90:	mov	r5, #0
   14f94:	bl	14834 <table_set_char@@Base>
   14f98:	b	14f04 <table_cell_from_buffer@@Base+0xb8>
   14f9c:	mov	r0, r5
   14fa0:	add	r2, sp, #8
   14fa4:	movw	r1, #22068	; 0x5634
   14fa8:	movt	r1, #1
   14fac:	bl	11ac0 <__isoc99_sscanf@plt>
   14fb0:	cmp	r0, #1
   14fb4:	bne	14f00 <table_cell_from_buffer@@Base+0xb4>
   14fb8:	add	r3, sp, #8
   14fbc:	mov	r2, r4
   14fc0:	mov	r1, r9
   14fc4:	mov	r0, r8
   14fc8:	bl	14798 <table_set_string@@Base>
   14fcc:	mov	r5, #0
   14fd0:	b	14f04 <table_cell_from_buffer@@Base+0xb8>
   14fd4:	mov	r0, r5
   14fd8:	movw	r1, #22084	; 0x5644
   14fdc:	movt	r1, #1
   14fe0:	add	r2, sp, #8
   14fe4:	bl	11ac0 <__isoc99_sscanf@plt>
   14fe8:	cmp	r0, #1
   14fec:	bne	14f00 <table_cell_from_buffer@@Base+0xb4>
   14ff0:	mov	r2, r4
   14ff4:	mov	r1, r9
   14ff8:	ldrb	r3, [sp, #8]
   14ffc:	mov	r0, r8
   15000:	mov	r5, #0
   15004:	bl	148d0 <table_set_uchar@@Base>
   15008:	b	14f04 <table_cell_from_buffer@@Base+0xb8>
   1500c:	mov	r0, r5
   15010:	movw	r1, #22076	; 0x563c
   15014:	movt	r1, #1
   15018:	add	r2, sp, #8
   1501c:	bl	11ac0 <__isoc99_sscanf@plt>
   15020:	cmp	r0, #1
   15024:	bne	14f00 <table_cell_from_buffer@@Base+0xb4>
   15028:	mov	r2, r4
   1502c:	mov	r1, r9
   15030:	vldr	d0, [sp, #8]
   15034:	mov	r0, r8
   15038:	mov	r5, #0
   1503c:	bl	14648 <table_set_double@@Base>
   15040:	b	14f04 <table_cell_from_buffer@@Base+0xb8>
   15044:	mov	r0, r5
   15048:	movw	r1, #22072	; 0x5638
   1504c:	movt	r1, #1
   15050:	add	r2, sp, #8
   15054:	bl	11ac0 <__isoc99_sscanf@plt>
   15058:	cmp	r0, #1
   1505c:	bne	14f00 <table_cell_from_buffer@@Base+0xb4>
   15060:	mov	r2, r4
   15064:	mov	r1, r9
   15068:	vldr	s0, [sp, #8]
   1506c:	mov	r0, r8
   15070:	mov	r5, #0
   15074:	bl	145ac <table_set_float@@Base>
   15078:	b	14f04 <table_cell_from_buffer@@Base+0xb8>
   1507c:	mov	r0, r5
   15080:	movw	r1, #22080	; 0x5640
   15084:	movt	r1, #1
   15088:	add	r2, sp, #8
   1508c:	bl	11ac0 <__isoc99_sscanf@plt>
   15090:	cmp	r0, #1
   15094:	bne	14f00 <table_cell_from_buffer@@Base+0xb4>
   15098:	mov	r2, r4
   1509c:	mov	r1, r9
   150a0:	vldr	d0, [sp, #8]
   150a4:	mov	r0, r8
   150a8:	mov	r5, #0
   150ac:	bl	146f0 <table_set_ldouble@@Base>
   150b0:	b	14f04 <table_cell_from_buffer@@Base+0xb8>
   150b4:	mov	r0, r5
   150b8:	add	r2, sp, #8
   150bc:	movw	r1, #22044	; 0x561c
   150c0:	movt	r1, #1
   150c4:	bl	11ac0 <__isoc99_sscanf@plt>
   150c8:	cmp	r0, #1
   150cc:	bne	14f00 <table_cell_from_buffer@@Base+0xb4>
   150d0:	ldrd	r6, [sp, #8]
   150d4:	mov	r2, r4
   150d8:	mov	r1, r9
   150dc:	mov	r0, r8
   150e0:	mov	r5, #0
   150e4:	strd	r6, [sp]
   150e8:	bl	14504 <table_set_ullong@@Base>
   150ec:	b	14f04 <table_cell_from_buffer@@Base+0xb8>
   150f0:	mov	r0, r5
   150f4:	add	r2, sp, #8
   150f8:	movw	r1, #22036	; 0x5614
   150fc:	movt	r1, #1
   15100:	bl	11ac0 <__isoc99_sscanf@plt>
   15104:	cmp	r0, #1
   15108:	bne	14f00 <table_cell_from_buffer@@Base+0xb4>
   1510c:	ldrd	r6, [sp, #8]
   15110:	mov	r2, r4
   15114:	mov	r1, r9
   15118:	mov	r0, r8
   1511c:	mov	r5, #0
   15120:	strd	r6, [sp]
   15124:	bl	1445c <table_set_llong@@Base>
   15128:	b	14f04 <table_cell_from_buffer@@Base+0xb8>
   1512c:	mov	r0, r5
   15130:	movw	r1, #22064	; 0x5630
   15134:	movt	r1, #1
   15138:	add	r2, sp, #8
   1513c:	bl	11ac0 <__isoc99_sscanf@plt>
   15140:	cmp	r0, #1
   15144:	bne	14f00 <table_cell_from_buffer@@Base+0xb4>
   15148:	mov	r2, r4
   1514c:	mov	r1, r9
   15150:	ldr	r3, [sp, #8]
   15154:	mov	r0, r8
   15158:	mov	r5, #0
   1515c:	bl	143c0 <table_set_ulong@@Base>
   15160:	b	14f04 <table_cell_from_buffer@@Base+0xb8>
   15164:	mov	r0, r5
   15168:	movw	r1, #22060	; 0x562c
   1516c:	movt	r1, #1
   15170:	add	r2, sp, #8
   15174:	bl	11ac0 <__isoc99_sscanf@plt>
   15178:	cmp	r0, #1
   1517c:	bne	14f00 <table_cell_from_buffer@@Base+0xb4>
   15180:	mov	r2, r4
   15184:	mov	r1, r9
   15188:	ldr	r3, [sp, #8]
   1518c:	mov	r0, r8
   15190:	mov	r5, #0
   15194:	bl	14324 <table_set_long@@Base>
   15198:	b	14f04 <table_cell_from_buffer@@Base+0xb8>
   1519c:	mov	r0, r5
   151a0:	add	r2, sp, #8
   151a4:	movw	r1, #22056	; 0x5628
   151a8:	movt	r1, #1
   151ac:	bl	11ac0 <__isoc99_sscanf@plt>
   151b0:	cmp	r0, #1
   151b4:	bne	14f00 <table_cell_from_buffer@@Base+0xb4>
   151b8:	ldrh	r3, [sp, #8]
   151bc:	mov	r2, r4
   151c0:	mov	r1, r9
   151c4:	mov	r0, r8
   151c8:	mov	r5, #0
   151cc:	bl	1428c <table_set_ushort@@Base>
   151d0:	b	14f04 <table_cell_from_buffer@@Base+0xb8>
   151d4:	mov	r0, r5
   151d8:	add	r2, sp, #8
   151dc:	movw	r1, #22052	; 0x5624
   151e0:	movt	r1, #1
   151e4:	bl	11ac0 <__isoc99_sscanf@plt>
   151e8:	cmp	r0, #1
   151ec:	bne	14f00 <table_cell_from_buffer@@Base+0xb4>
   151f0:	ldrsh	r3, [sp, #8]
   151f4:	mov	r2, r4
   151f8:	mov	r1, r9
   151fc:	mov	r0, r8
   15200:	mov	r5, #0
   15204:	bl	141f4 <table_set_short@@Base>
   15208:	b	14f04 <table_cell_from_buffer@@Base+0xb8>
   1520c:	mov	r0, r5
   15210:	add	r2, sp, #8
   15214:	movw	r1, #22044	; 0x561c
   15218:	movt	r1, #1
   1521c:	bl	11ac0 <__isoc99_sscanf@plt>
   15220:	cmp	r0, #1
   15224:	bne	14f00 <table_cell_from_buffer@@Base+0xb4>
   15228:	ldrd	r6, [sp, #8]
   1522c:	mov	r2, r4
   15230:	mov	r1, r9
   15234:	mov	r0, r8
   15238:	mov	r5, #0
   1523c:	strd	r6, [sp]
   15240:	bl	14150 <table_set_uint64@@Base>
   15244:	b	14f04 <table_cell_from_buffer@@Base+0xb8>
   15248:	mov	r0, r5
   1524c:	add	r2, sp, #8
   15250:	movw	r1, #22036	; 0x5614
   15254:	movt	r1, #1
   15258:	bl	11ac0 <__isoc99_sscanf@plt>
   1525c:	cmp	r0, #1
   15260:	bne	14f00 <table_cell_from_buffer@@Base+0xb4>
   15264:	ldrd	r6, [sp, #8]
   15268:	mov	r2, r4
   1526c:	mov	r1, r9
   15270:	mov	r0, r8
   15274:	mov	r5, #0
   15278:	strd	r6, [sp]
   1527c:	bl	140b0 <table_set_int64@@Base>
   15280:	b	14f04 <table_cell_from_buffer@@Base+0xb8>
   15284:	mov	r0, r5
   15288:	movw	r1, #22032	; 0x5610
   1528c:	movt	r1, #1
   15290:	add	r2, sp, #8
   15294:	bl	11ac0 <__isoc99_sscanf@plt>
   15298:	cmp	r0, #1
   1529c:	bne	14f00 <table_cell_from_buffer@@Base+0xb4>
   152a0:	mov	r2, r4
   152a4:	mov	r1, r9
   152a8:	ldr	r3, [sp, #8]
   152ac:	mov	r0, r8
   152b0:	mov	r5, #0
   152b4:	bl	14018 <table_set_uint32@@Base>
   152b8:	b	14f04 <table_cell_from_buffer@@Base+0xb8>
   152bc:	mov	r0, r5
   152c0:	movw	r1, #22028	; 0x560c
   152c4:	movt	r1, #1
   152c8:	add	r2, sp, #8
   152cc:	bl	11ac0 <__isoc99_sscanf@plt>
   152d0:	cmp	r0, #1
   152d4:	bne	14f00 <table_cell_from_buffer@@Base+0xb4>
   152d8:	mov	r2, r4
   152dc:	mov	r1, r9
   152e0:	ldr	r3, [sp, #8]
   152e4:	mov	r0, r8
   152e8:	mov	r5, #0
   152ec:	bl	13f80 <table_set_int32@@Base>
   152f0:	b	14f04 <table_cell_from_buffer@@Base+0xb8>
   152f4:	mov	r0, r5
   152f8:	add	r2, sp, #8
   152fc:	movw	r1, #22056	; 0x5628
   15300:	movt	r1, #1
   15304:	bl	11ac0 <__isoc99_sscanf@plt>
   15308:	cmp	r0, #1
   1530c:	bne	14f00 <table_cell_from_buffer@@Base+0xb4>
   15310:	ldrh	r3, [sp, #8]
   15314:	mov	r2, r4
   15318:	mov	r1, r9
   1531c:	mov	r0, r8
   15320:	mov	r5, #0
   15324:	bl	13ee8 <table_set_uint16@@Base>
   15328:	b	14f04 <table_cell_from_buffer@@Base+0xb8>
   1532c:	mov	r0, r5
   15330:	add	r2, sp, #8
   15334:	movw	r1, #22052	; 0x5624
   15338:	movt	r1, #1
   1533c:	bl	11ac0 <__isoc99_sscanf@plt>
   15340:	cmp	r0, #1
   15344:	bne	14f00 <table_cell_from_buffer@@Base+0xb4>
   15348:	ldrsh	r3, [sp, #8]
   1534c:	mov	r2, r4
   15350:	mov	r1, r9
   15354:	mov	r0, r8
   15358:	mov	r5, #0
   1535c:	bl	13e50 <table_set_int16@@Base>
   15360:	b	14f04 <table_cell_from_buffer@@Base+0xb8>
   15364:	mov	r0, r5
   15368:	movw	r1, #22100	; 0x5654
   1536c:	movt	r1, #1
   15370:	add	r2, sp, #8
   15374:	bl	11ac0 <__isoc99_sscanf@plt>
   15378:	cmp	r0, #1
   1537c:	bne	14f00 <table_cell_from_buffer@@Base+0xb4>
   15380:	mov	r2, r4
   15384:	mov	r1, r9
   15388:	ldrb	r3, [sp, #8]
   1538c:	mov	r0, r8
   15390:	mov	r5, #0
   15394:	bl	13db8 <table_set_uint8@@Base>
   15398:	b	14f04 <table_cell_from_buffer@@Base+0xb8>
   1539c:	mov	r0, r5
   153a0:	add	r2, sp, #8
   153a4:	movw	r1, #22092	; 0x564c
   153a8:	movt	r1, #1
   153ac:	bl	11ac0 <__isoc99_sscanf@plt>
   153b0:	cmp	r0, #1
   153b4:	bne	14f00 <table_cell_from_buffer@@Base+0xb4>
   153b8:	ldrsb	r3, [sp, #8]
   153bc:	mov	r2, r4
   153c0:	mov	r1, r9
   153c4:	mov	r0, r8
   153c8:	mov	r5, #0
   153cc:	bl	13d20 <table_set_int8@@Base>
   153d0:	b	14f04 <table_cell_from_buffer@@Base+0xb8>
   153d4:	mov	r0, r5
   153d8:	movw	r1, #22032	; 0x5610
   153dc:	movt	r1, #1
   153e0:	add	r2, sp, #8
   153e4:	bl	11ac0 <__isoc99_sscanf@plt>
   153e8:	cmp	r0, #1
   153ec:	bne	14f00 <table_cell_from_buffer@@Base+0xb4>
   153f0:	mov	r2, r4
   153f4:	mov	r1, r9
   153f8:	ldr	r3, [sp, #8]
   153fc:	mov	r0, r8
   15400:	mov	r5, #0
   15404:	bl	13c88 <table_set_uint@@Base>
   15408:	b	14f04 <table_cell_from_buffer@@Base+0xb8>
   1540c:	mov	r0, r5
   15410:	movw	r1, #22028	; 0x560c
   15414:	movt	r1, #1
   15418:	add	r2, sp, #8
   1541c:	bl	11ac0 <__isoc99_sscanf@plt>
   15420:	cmp	r0, #1
   15424:	bne	14f00 <table_cell_from_buffer@@Base+0xb4>
   15428:	mov	r2, r4
   1542c:	mov	r1, r9
   15430:	ldr	r3, [sp, #8]
   15434:	mov	r0, r8
   15438:	mov	r5, #0
   1543c:	bl	13bf0 <table_set_int@@Base>
   15440:	b	14f04 <table_cell_from_buffer@@Base+0xb8>
   15444:	mov	r2, r4
   15448:	mov	r1, r9
   1544c:	ldr	r3, [sp, #8]
   15450:	mov	r0, r8
   15454:	mov	r5, #0
   15458:	bl	1496c <table_set_ptr@@Base>
   1545c:	b	14f04 <table_cell_from_buffer@@Base+0xb8>
   15460:	mov	r2, r4
   15464:	mov	r1, r9
   15468:	mov	r0, r8
   1546c:	mov	r3, r5
   15470:	bl	13b58 <table_set_bool@@Base>
   15474:	b	14f04 <table_cell_from_buffer@@Base+0xb8>
   15478:	mov	r5, #0
   1547c:	b	14f04 <table_cell_from_buffer@@Base+0xb8>

00015480 <table_cell_nullify@@Base>:
   15480:	strd	r4, [sp, #-16]!
   15484:	mov	r5, r2
   15488:	str	r6, [sp, #8]
   1548c:	str	lr, [sp, #12]
   15490:	bl	137cc <table_get_row_ptr@@Base>
   15494:	ldr	r4, [r0]
   15498:	ldr	r0, [r4, r5, lsl #2]
   1549c:	cmp	r0, #0
   154a0:	beq	154b0 <table_cell_nullify@@Base+0x30>
   154a4:	bl	11a60 <free@plt>
   154a8:	mov	r3, #0
   154ac:	str	r3, [r4, r5, lsl #2]
   154b0:	ldrd	r4, [sp]
   154b4:	mov	r0, #0
   154b8:	ldr	r6, [sp, #8]
   154bc:	add	sp, sp, #12
   154c0:	pop	{pc}		; (ldr pc, [sp], #4)

000154c4 <table_get_cell_ptr@@Base>:
   154c4:	str	r4, [sp, #-8]!
   154c8:	mov	r4, r2
   154cc:	str	lr, [sp, #4]
   154d0:	bl	137cc <table_get_row_ptr@@Base>
   154d4:	ldr	r0, [r0]
   154d8:	add	r0, r0, r4, lsl #2
   154dc:	ldr	r4, [sp]
   154e0:	add	sp, sp, #4
   154e4:	pop	{pc}		; (ldr pc, [sp], #4)

000154e8 <__libc_csu_init@@Base>:
   154e8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   154ec:	mov	r7, r0
   154f0:	ldr	r6, [pc, #72]	; 15540 <__libc_csu_init@@Base+0x58>
   154f4:	ldr	r5, [pc, #72]	; 15544 <__libc_csu_init@@Base+0x5c>
   154f8:	add	r6, pc, r6
   154fc:	add	r5, pc, r5
   15500:	sub	r6, r6, r5
   15504:	mov	r8, r1
   15508:	mov	r9, r2
   1550c:	bl	11a28 <strcmp@plt-0x20>
   15510:	asrs	r6, r6, #2
   15514:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   15518:	mov	r4, #0
   1551c:	add	r4, r4, #1
   15520:	ldr	r3, [r5], #4
   15524:	mov	r2, r9
   15528:	mov	r1, r8
   1552c:	mov	r0, r7
   15530:	blx	r3
   15534:	cmp	r6, r4
   15538:	bne	1551c <__libc_csu_init@@Base+0x34>
   1553c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15540:	andeq	r0, r1, r4, lsl sl
   15544:	andeq	r0, r1, ip, lsl #20

00015548 <__libc_csu_fini@@Base>:
   15548:	bx	lr

Disassembly of section .fini:

0001554c <.fini>:
   1554c:	push	{r3, lr}
   15550:	pop	{r3, pc}
