#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Fri Sep  9 04:08:03 2016
# Process ID: 10070
# Current directory: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.runs/impl_1
# Command line: vivado -log unusual_s2mm_sys_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source unusual_s2mm_sys_wrapper.tcl -notrace
# Log file: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.runs/impl_1/unusual_s2mm_sys_wrapper.vdi
# Journal file: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source unusual_s2mm_sys_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_processing_system7_0_0/unusual_s2mm_sys_processing_system7_0_0.xdc] for cell 'unusual_s2mm_sys_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_processing_system7_0_0/unusual_s2mm_sys_processing_system7_0_0.xdc] for cell 'unusual_s2mm_sys_i/processing_system7_0/inst'
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_axi_dma_0_0/unusual_s2mm_sys_axi_dma_0_0.xdc] for cell 'unusual_s2mm_sys_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_axi_dma_0_0/unusual_s2mm_sys_axi_dma_0_0.xdc] for cell 'unusual_s2mm_sys_i/axi_dma_0/U0'
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_rst_processing_system7_0_100M_0/unusual_s2mm_sys_rst_processing_system7_0_100M_0_board.xdc] for cell 'unusual_s2mm_sys_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_rst_processing_system7_0_100M_0/unusual_s2mm_sys_rst_processing_system7_0_100M_0_board.xdc] for cell 'unusual_s2mm_sys_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_rst_processing_system7_0_100M_0/unusual_s2mm_sys_rst_processing_system7_0_100M_0.xdc] for cell 'unusual_s2mm_sys_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_rst_processing_system7_0_100M_0/unusual_s2mm_sys_rst_processing_system7_0_100M_0.xdc] for cell 'unusual_s2mm_sys_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/constrs_1/new/debug.xdc]
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/constrs_1/new/debug.xdc]
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_axi_dma_0_0/unusual_s2mm_sys_axi_dma_0_0_clocks.xdc] for cell 'unusual_s2mm_sys_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_axi_dma_0_0/unusual_s2mm_sys_axi_dma_0_0_clocks.xdc] for cell 'unusual_s2mm_sys_i/axi_dma_0/U0'
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_auto_us_0/unusual_s2mm_sys_auto_us_0_clocks.xdc] for cell 'unusual_s2mm_sys_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_auto_us_0/unusual_s2mm_sys_auto_us_0_clocks.xdc] for cell 'unusual_s2mm_sys_i/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1325.434 ; gain = 298.289 ; free physical = 8140 ; free virtual = 28899
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.06' and will expire in -71 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1360.445 ; gain = 24.008 ; free physical = 8135 ; free virtual = 28894
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.cache/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_hls/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.3/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.0 for cell u_ila_0_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1824.148 ; gain = 0.000 ; free physical = 7717 ; free virtual = 28486
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1bcd6e873

Time (s): cpu = 00:06:02 ; elapsed = 00:06:09 . Memory (MB): peak = 1824.148 ; gain = 48.211 ; free physical = 7717 ; free virtual = 28486
Implement Debug Cores | Checksum: 1b44068e4
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 21c4ffaa3

Time (s): cpu = 00:06:04 ; elapsed = 00:06:11 . Memory (MB): peak = 1833.148 ; gain = 57.211 ; free physical = 7712 ; free virtual = 28481

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 98 cells.
Phase 3 Constant Propagation | Checksum: 19b9adfdb

Time (s): cpu = 00:06:05 ; elapsed = 00:06:13 . Memory (MB): peak = 1833.148 ; gain = 57.211 ; free physical = 7711 ; free virtual = 28481

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 583 unconnected nets.
INFO: [Opt 31-11] Eliminated 272 unconnected cells.
Phase 4 Sweep | Checksum: bbfa538d

Time (s): cpu = 00:06:07 ; elapsed = 00:06:14 . Memory (MB): peak = 1833.148 ; gain = 57.211 ; free physical = 7711 ; free virtual = 28480

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1833.148 ; gain = 0.000 ; free physical = 7711 ; free virtual = 28480
Ending Logic Optimization Task | Checksum: bbfa538d

Time (s): cpu = 00:06:07 ; elapsed = 00:06:14 . Memory (MB): peak = 1833.148 ; gain = 57.211 ; free physical = 7711 ; free virtual = 28480

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 18be4b161

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7552 ; free virtual = 28322
Ending Power Optimization Task | Checksum: 18be4b161

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2010.215 ; gain = 177.066 ; free physical = 7552 ; free virtual = 28322
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:06:26 ; elapsed = 00:06:32 . Memory (MB): peak = 2010.215 ; gain = 684.781 ; free physical = 7552 ; free virtual = 28322
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7549 ; free virtual = 28322
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.runs/impl_1/unusual_s2mm_sys_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.06' and will expire in -71 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7548 ; free virtual = 28320
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7547 ; free virtual = 28319

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 5b146555

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7547 ; free virtual = 28319
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 5b146555

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7547 ; free virtual = 28319

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 5b146555

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7547 ; free virtual = 28319

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 21b8695c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7547 ; free virtual = 28319
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d965d8da

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7547 ; free virtual = 28319

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1474f7f44

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7546 ; free virtual = 28319
Phase 1.2.1 Place Init Design | Checksum: 13d71c8d6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7546 ; free virtual = 28318
Phase 1.2 Build Placer Netlist Model | Checksum: 13d71c8d6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7546 ; free virtual = 28318

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 13d71c8d6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7546 ; free virtual = 28318
Phase 1.3 Constrain Clocks/Macros | Checksum: 13d71c8d6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7546 ; free virtual = 28318
Phase 1 Placer Initialization | Checksum: 13d71c8d6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7546 ; free virtual = 28318

Phase 2 Global Placement
SimPL: WL = 612348 (19194, 593154)
SimPL: WL = 593138 (18932, 574206)
SimPL: WL = 584035 (18909, 565126)
SimPL: WL = 582739 (18948, 563791)
SimPL: WL = 578022 (18911, 559111)
Phase 2 Global Placement | Checksum: 1b43f62bc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7546 ; free virtual = 28318

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b43f62bc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7546 ; free virtual = 28318

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 236f62ac9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7545 ; free virtual = 28318

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bb488602

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7545 ; free virtual = 28318

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1bb488602

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7545 ; free virtual = 28318

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1de8fba05

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7546 ; free virtual = 28318

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1de8fba05

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7546 ; free virtual = 28318

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 232f8ab62

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7545 ; free virtual = 28317
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 232f8ab62

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7545 ; free virtual = 28317

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 232f8ab62

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7545 ; free virtual = 28317

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 232f8ab62

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7545 ; free virtual = 28317
Phase 3.7 Small Shape Detail Placement | Checksum: 232f8ab62

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7545 ; free virtual = 28317

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 23477c2a5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7545 ; free virtual = 28317
Phase 3 Detail Placement | Checksum: 23477c2a5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7545 ; free virtual = 28317

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 204316fce

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7545 ; free virtual = 28317

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 204316fce

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7545 ; free virtual = 28318

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 204316fce

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7545 ; free virtual = 28318

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 175f45c43

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7545 ; free virtual = 28318
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 175f45c43

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7545 ; free virtual = 28318
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 175f45c43

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7545 ; free virtual = 28318

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.690. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1786b7300

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7545 ; free virtual = 28318
Phase 4.1.3 Post Placement Optimization | Checksum: 1786b7300

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7545 ; free virtual = 28318
Phase 4.1 Post Commit Optimization | Checksum: 1786b7300

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7545 ; free virtual = 28318

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1786b7300

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7545 ; free virtual = 28318

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1786b7300

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7545 ; free virtual = 28318

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1786b7300

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7545 ; free virtual = 28317
Phase 4.4 Placer Reporting | Checksum: 1786b7300

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7545 ; free virtual = 28317

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1c6e3b436

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7545 ; free virtual = 28318
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c6e3b436

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7545 ; free virtual = 28318
Ending Placer Task | Checksum: 169d3a7e6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7545 ; free virtual = 28318
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2010.215 ; gain = 0.000 ; free physical = 7545 ; free virtual = 28318
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2011.219 ; gain = 0.000 ; free physical = 7534 ; free virtual = 28318
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2011.219 ; gain = 0.000 ; free physical = 7539 ; free virtual = 28314
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2011.219 ; gain = 0.000 ; free physical = 7539 ; free virtual = 28314
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2011.219 ; gain = 0.000 ; free physical = 7539 ; free virtual = 28315
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.06' and will expire in -71 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 38 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: be0e1398 ConstDB: 0 ShapeSum: abc5944e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d2b7413c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2011.219 ; gain = 0.000 ; free physical = 7492 ; free virtual = 28268

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d2b7413c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 2011.219 ; gain = 0.000 ; free physical = 7492 ; free virtual = 28268

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: d2b7413c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 2011.219 ; gain = 0.000 ; free physical = 7492 ; free virtual = 28268
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 16efc5564

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 2017.215 ; gain = 5.996 ; free physical = 7476 ; free virtual = 28252
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.852  | TNS=0.000  | WHS=-0.193 | THS=-135.827|

Phase 2 Router Initialization | Checksum: 144881d57

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 2017.215 ; gain = 5.996 ; free physical = 7476 ; free virtual = 28252

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14616f54c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 2017.215 ; gain = 5.996 ; free physical = 7475 ; free virtual = 28251

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 546
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 14ba38991

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 2017.215 ; gain = 5.996 ; free physical = 7475 ; free virtual = 28251
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.239  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 157f48dbb

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 2017.215 ; gain = 5.996 ; free physical = 7475 ; free virtual = 28251

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 16cfed91f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 2017.215 ; gain = 5.996 ; free physical = 7475 ; free virtual = 28251
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.239  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 190b09c0c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 2017.215 ; gain = 5.996 ; free physical = 7475 ; free virtual = 28251
Phase 4 Rip-up And Reroute | Checksum: 190b09c0c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 2017.215 ; gain = 5.996 ; free physical = 7475 ; free virtual = 28251

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e3865afe

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 2017.215 ; gain = 5.996 ; free physical = 7475 ; free virtual = 28251
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.239  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1e3865afe

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 2017.215 ; gain = 5.996 ; free physical = 7475 ; free virtual = 28251

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e3865afe

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 2017.215 ; gain = 5.996 ; free physical = 7475 ; free virtual = 28251
Phase 5 Delay and Skew Optimization | Checksum: 1e3865afe

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2017.215 ; gain = 5.996 ; free physical = 7475 ; free virtual = 28251

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1e043cf2f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 2017.215 ; gain = 5.996 ; free physical = 7475 ; free virtual = 28251
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.239  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1af0417f3

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 2017.215 ; gain = 5.996 ; free physical = 7475 ; free virtual = 28251

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.958786 %
  Global Horizontal Routing Utilization  = 1.18602 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 22dbd185b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 2017.215 ; gain = 5.996 ; free physical = 7475 ; free virtual = 28251

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 22dbd185b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 2017.215 ; gain = 5.996 ; free physical = 7475 ; free virtual = 28251

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d9f45d4a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2017.215 ; gain = 5.996 ; free physical = 7475 ; free virtual = 28251

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.239  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d9f45d4a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2017.215 ; gain = 5.996 ; free physical = 7475 ; free virtual = 28251
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2017.215 ; gain = 5.996 ; free physical = 7475 ; free virtual = 28251

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 2017.215 ; gain = 5.996 ; free physical = 7475 ; free virtual = 28251
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2027.219 ; gain = 0.000 ; free physical = 7462 ; free virtual = 28251
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.runs/impl_1/unusual_s2mm_sys_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.06' and will expire in -71 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./unusual_s2mm_sys_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 2342.348 ; gain = 315.129 ; free physical = 7141 ; free virtual = 27925
INFO: [Common 17-206] Exiting Vivado at Fri Sep  9 04:17:01 2016...
