Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 34227d2e467b49dd9420f5c73ac24475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bjq_sim_behav xil_defaultlib.bjq_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'in0' [C:/Users/86134/Desktop/bjq_linbh/bjq.srcs/sources_1/new/bjq1.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Selecter
Compiling module xil_defaultlib.Selecter_0
Compiling module xil_defaultlib.bjq1
Compiling module xil_defaultlib.bjq_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot bjq_sim_behav
