
![Master-Slave-Flip-Flop_5](https://github.com/imvietp/Verilog_modules/assets/125435826/0fd7ef7c-78c5-4a31-8e01-6002f4352f94)
