
;; Function clock_getres_ifunc (*clock_getres, funcdef_no=0, decl_uid=2151, cgraph_uid=0, symbol_order=0)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 7.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:DI 89)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__clock_getres") [flags 0x41]  <function_decl 0x2af0616fe000 __clock_getres>)
                    ] UNSPEC_GOTPCREL)) [1  S8 A8])) clock-compat.c:47 -1
     (nil))
(insn 6 5 10 2 (set (reg:DI 87 [ <retval> ])
        (reg:DI 89)) clock-compat.c:47 -1
     (expr_list:REG_EQUAL (symbol_ref:DI ("__clock_getres") [flags 0x41]  <function_decl 0x2af0616fe000 __clock_getres>)
        (nil)))
(insn 10 6 11 2 (set (reg/i:DI 0 ax)
        (reg:DI 87 [ <retval> ])) clock-compat.c:47 -1
     (nil))
(insn 11 10 0 2 (use (reg/i:DI 0 ax)) clock-compat.c:47 -1
     (nil))

;; Function clock_gettime_ifunc (*clock_gettime, funcdef_no=1, decl_uid=2156, cgraph_uid=1, symbol_order=2)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 7.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:DI 89)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__clock_gettime") [flags 0x41]  <function_decl 0x2af0616fe0d8 __clock_gettime>)
                    ] UNSPEC_GOTPCREL)) [1  S8 A8])) clock-compat.c:50 -1
     (nil))
(insn 6 5 10 2 (set (reg:DI 87 [ <retval> ])
        (reg:DI 89)) clock-compat.c:50 -1
     (expr_list:REG_EQUAL (symbol_ref:DI ("__clock_gettime") [flags 0x41]  <function_decl 0x2af0616fe0d8 __clock_gettime>)
        (nil)))
(insn 10 6 11 2 (set (reg/i:DI 0 ax)
        (reg:DI 87 [ <retval> ])) clock-compat.c:50 -1
     (nil))
(insn 11 10 0 2 (use (reg/i:DI 0 ax)) clock-compat.c:50 -1
     (nil))

;; Function clock_settime_ifunc (*clock_settime, funcdef_no=2, decl_uid=2161, cgraph_uid=2, symbol_order=4)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 7.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:DI 89)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__clock_settime") [flags 0x41]  <function_decl 0x2af0616fe1b0 __clock_settime>)
                    ] UNSPEC_GOTPCREL)) [1  S8 A8])) clock-compat.c:53 -1
     (nil))
(insn 6 5 10 2 (set (reg:DI 87 [ <retval> ])
        (reg:DI 89)) clock-compat.c:53 -1
     (expr_list:REG_EQUAL (symbol_ref:DI ("__clock_settime") [flags 0x41]  <function_decl 0x2af0616fe1b0 __clock_settime>)
        (nil)))
(insn 10 6 11 2 (set (reg/i:DI 0 ax)
        (reg:DI 87 [ <retval> ])) clock-compat.c:53 -1
     (nil))
(insn 11 10 0 2 (use (reg/i:DI 0 ax)) clock-compat.c:53 -1
     (nil))

;; Function clock_getcpuclockid_ifunc (*clock_getcpuclockid, funcdef_no=3, decl_uid=2166, cgraph_uid=3, symbol_order=6)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 7.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:DI 89)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__clock_getcpuclockid") [flags 0x41]  <function_decl 0x2af0616fe360 __clock_getcpuclockid>)
                    ] UNSPEC_GOTPCREL)) [1  S8 A8])) clock-compat.c:56 -1
     (nil))
(insn 6 5 10 2 (set (reg:DI 87 [ <retval> ])
        (reg:DI 89)) clock-compat.c:56 -1
     (expr_list:REG_EQUAL (symbol_ref:DI ("__clock_getcpuclockid") [flags 0x41]  <function_decl 0x2af0616fe360 __clock_getcpuclockid>)
        (nil)))
(insn 10 6 11 2 (set (reg/i:DI 0 ax)
        (reg:DI 87 [ <retval> ])) clock-compat.c:56 -1
     (nil))
(insn 11 10 0 2 (use (reg/i:DI 0 ax)) clock-compat.c:56 -1
     (nil))

;; Function clock_nanosleep_ifunc (*clock_nanosleep, funcdef_no=4, decl_uid=2171, cgraph_uid=4, symbol_order=8)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 7.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:DI 89)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__clock_nanosleep") [flags 0x41]  <function_decl 0x2af0616fe288 __clock_nanosleep>)
                    ] UNSPEC_GOTPCREL)) [1  S8 A8])) clock-compat.c:59 -1
     (nil))
(insn 6 5 10 2 (set (reg:DI 87 [ <retval> ])
        (reg:DI 89)) clock-compat.c:59 -1
     (expr_list:REG_EQUAL (symbol_ref:DI ("__clock_nanosleep") [flags 0x41]  <function_decl 0x2af0616fe288 __clock_nanosleep>)
        (nil)))
(insn 10 6 11 2 (set (reg/i:DI 0 ax)
        (reg:DI 87 [ <retval> ])) clock-compat.c:59 -1
     (nil))
(insn 11 10 0 2 (use (reg/i:DI 0 ax)) clock-compat.c:59 -1
     (nil))
