--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_22A_M2.twx CNC2_22A_M2.ncd -o CNC2_22A_M2.twr CNC2_22A_M2.pcf -ucf
CNC2_22A_M2.ucf

Design file:              CNC2_22A_M2.ncd
Physical constraint file: CNC2_22A_M2.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 385104865 paths analyzed, 13920 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.058ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_288 (SLICE_X26Y72.A2), 330161 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID_3 (FF)
  Destination:          CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_288 (FF)
  Requirement:          25.000ns
  Data Path Delay:      21.982ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.348 - 0.389)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID_3 to CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_288
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y78.CMUX    Tshcko                0.488   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID<2>
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID_3
    SLICE_X0Y71.BX       net (fanout=174)      6.201   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID<3>
    SLICE_X0Y71.BMUX     Tbxb                  0.144   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID[3]_m_Queue[15][23]_wide_mux_20_OUT<0>
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_QueID[3]_m_Queue[15][23]_wide_mux_20_OUT_2_f8
    SLICE_X27Y68.B5      net (fanout=3)        4.155   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID[3]_m_Queue[15][23]_wide_mux_20_OUT<0>
    SLICE_X27Y68.B       Tilo                  0.259   CNC2_22A/IOENC_Partition_1/G1.Channel[1].Receiver/Controller/m_CountDown
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_5_f7_SW0
    SLICE_X7Y69.B6       net (fanout=1)        5.410   N1238
    SLICE_X7Y69.B        Tilo                  0.259   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<362>
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>
    SLICE_X26Y72.A2      net (fanout=16)       4.777   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<0>
    SLICE_X26Y72.CLK     Tas                   0.289   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<291>
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[3][23]_m_DataIn[23]_mux_13_OUT11
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_288
    -------------------------------------------------  ---------------------------
    Total                                     21.982ns (1.439ns logic, 20.543ns route)
                                                       (6.5% logic, 93.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID_1 (FF)
  Destination:          CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_288 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.534ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.348 - 0.389)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID_1 to CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_288
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y78.BQ      Tcko                  0.447   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID<2>
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID_1
    SLICE_X0Y71.B1       net (fanout=235)      3.574   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID<1>
    SLICE_X0Y71.BMUX     Topbb                 0.364   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID[3]_m_Queue[15][23]_wide_mux_20_OUT<0>
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_QueID[3]_m_Queue[15][23]_wide_mux_20_OUT_5
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_QueID[3]_m_Queue[15][23]_wide_mux_20_OUT_3_f7
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_QueID[3]_m_Queue[15][23]_wide_mux_20_OUT_2_f8
    SLICE_X27Y68.B5      net (fanout=3)        4.155   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID[3]_m_Queue[15][23]_wide_mux_20_OUT<0>
    SLICE_X27Y68.B       Tilo                  0.259   CNC2_22A/IOENC_Partition_1/G1.Channel[1].Receiver/Controller/m_CountDown
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_5_f7_SW0
    SLICE_X7Y69.B6       net (fanout=1)        5.410   N1238
    SLICE_X7Y69.B        Tilo                  0.259   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<362>
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>
    SLICE_X26Y72.A2      net (fanout=16)       4.777   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<0>
    SLICE_X26Y72.CLK     Tas                   0.289   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<291>
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[3][23]_m_DataIn[23]_mux_13_OUT11
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_288
    -------------------------------------------------  ---------------------------
    Total                                     19.534ns (1.618ns logic, 17.916ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID_1 (FF)
  Destination:          CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_288 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.529ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.348 - 0.389)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID_1 to CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_288
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y78.BQ      Tcko                  0.447   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID<2>
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID_1
    SLICE_X0Y71.D2       net (fanout=235)      3.567   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID<1>
    SLICE_X0Y71.BMUX     Topdb                 0.366   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID[3]_m_Queue[15][23]_wide_mux_20_OUT<0>
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_QueID[3]_m_Queue[15][23]_wide_mux_20_OUT_6
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_QueID[3]_m_Queue[15][23]_wide_mux_20_OUT_4_f7
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_QueID[3]_m_Queue[15][23]_wide_mux_20_OUT_2_f8
    SLICE_X27Y68.B5      net (fanout=3)        4.155   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID[3]_m_Queue[15][23]_wide_mux_20_OUT<0>
    SLICE_X27Y68.B       Tilo                  0.259   CNC2_22A/IOENC_Partition_1/G1.Channel[1].Receiver/Controller/m_CountDown
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_5_f7_SW0
    SLICE_X7Y69.B6       net (fanout=1)        5.410   N1238
    SLICE_X7Y69.B        Tilo                  0.259   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<362>
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>
    SLICE_X26Y72.A2      net (fanout=16)       4.777   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<0>
    SLICE_X26Y72.CLK     Tas                   0.289   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<291>
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[3][23]_m_DataIn[23]_mux_13_OUT11
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_288
    -------------------------------------------------  ---------------------------
    Total                                     19.529ns (1.620ns logic, 17.909ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_0 (SLICE_X24Y70.A2), 330161 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID_3 (FF)
  Destination:          CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      21.838ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.363 - 0.389)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID_3 to CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y78.CMUX    Tshcko                0.488   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID<2>
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID_3
    SLICE_X0Y71.BX       net (fanout=174)      6.201   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID<3>
    SLICE_X0Y71.BMUX     Tbxb                  0.144   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID[3]_m_Queue[15][23]_wide_mux_20_OUT<0>
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_QueID[3]_m_Queue[15][23]_wide_mux_20_OUT_2_f8
    SLICE_X27Y68.B5      net (fanout=3)        4.155   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID[3]_m_Queue[15][23]_wide_mux_20_OUT<0>
    SLICE_X27Y68.B       Tilo                  0.259   CNC2_22A/IOENC_Partition_1/G1.Channel[1].Receiver/Controller/m_CountDown
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_5_f7_SW0
    SLICE_X7Y69.B6       net (fanout=1)        5.410   N1238
    SLICE_X7Y69.B        Tilo                  0.259   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<362>
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>
    SLICE_X24Y70.A2      net (fanout=16)       4.581   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<0>
    SLICE_X24Y70.CLK     Tas                   0.341   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<3>
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[15][23]_m_DataIn[23]_mux_1_OUT11
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_0
    -------------------------------------------------  ---------------------------
    Total                                     21.838ns (1.491ns logic, 20.347ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID_1 (FF)
  Destination:          CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.390ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.363 - 0.389)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID_1 to CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y78.BQ      Tcko                  0.447   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID<2>
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID_1
    SLICE_X0Y71.B1       net (fanout=235)      3.574   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID<1>
    SLICE_X0Y71.BMUX     Topbb                 0.364   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID[3]_m_Queue[15][23]_wide_mux_20_OUT<0>
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_QueID[3]_m_Queue[15][23]_wide_mux_20_OUT_5
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_QueID[3]_m_Queue[15][23]_wide_mux_20_OUT_3_f7
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_QueID[3]_m_Queue[15][23]_wide_mux_20_OUT_2_f8
    SLICE_X27Y68.B5      net (fanout=3)        4.155   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID[3]_m_Queue[15][23]_wide_mux_20_OUT<0>
    SLICE_X27Y68.B       Tilo                  0.259   CNC2_22A/IOENC_Partition_1/G1.Channel[1].Receiver/Controller/m_CountDown
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_5_f7_SW0
    SLICE_X7Y69.B6       net (fanout=1)        5.410   N1238
    SLICE_X7Y69.B        Tilo                  0.259   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<362>
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>
    SLICE_X24Y70.A2      net (fanout=16)       4.581   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<0>
    SLICE_X24Y70.CLK     Tas                   0.341   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<3>
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[15][23]_m_DataIn[23]_mux_1_OUT11
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_0
    -------------------------------------------------  ---------------------------
    Total                                     19.390ns (1.670ns logic, 17.720ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID_1 (FF)
  Destination:          CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.385ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.363 - 0.389)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID_1 to CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y78.BQ      Tcko                  0.447   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID<2>
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID_1
    SLICE_X0Y71.D2       net (fanout=235)      3.567   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID<1>
    SLICE_X0Y71.BMUX     Topdb                 0.366   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID[3]_m_Queue[15][23]_wide_mux_20_OUT<0>
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_QueID[3]_m_Queue[15][23]_wide_mux_20_OUT_6
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_QueID[3]_m_Queue[15][23]_wide_mux_20_OUT_4_f7
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_QueID[3]_m_Queue[15][23]_wide_mux_20_OUT_2_f8
    SLICE_X27Y68.B5      net (fanout=3)        4.155   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_QueID[3]_m_Queue[15][23]_wide_mux_20_OUT<0>
    SLICE_X27Y68.B       Tilo                  0.259   CNC2_22A/IOENC_Partition_1/G1.Channel[1].Receiver/Controller/m_CountDown
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_5_f7_SW0
    SLICE_X7Y69.B6       net (fanout=1)        5.410   N1238
    SLICE_X7Y69.B        Tilo                  0.259   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<362>
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>
    SLICE_X24Y70.A2      net (fanout=16)       4.581   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<0>
    SLICE_X24Y70.CLK     Tas                   0.341   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<3>
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[15][23]_m_DataIn[23]_mux_1_OUT11
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_0
    -------------------------------------------------  ---------------------------
    Total                                     19.385ns (1.672ns logic, 17.713ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/LocalBusBridge_1/m_BusDataOut_4 (SLICE_X34Y49.D3), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/LocalBusBridge_1/m_BusDataOut_4 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.361ns (Levels of Logic = 5)
  Clock Path Skew:      1.711ns (1.303 - -0.408)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/LocalBusBridge_1/m_BusDataOut_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y32.AQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X45Y28.C4      net (fanout=19)       0.765   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X45Y28.C       Tilo                  0.259   N47
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X43Y54.C6      net (fanout=9)        2.818   AddressDecoderCS0n
    SLICE_X43Y54.C       Tilo                  0.259   CNC2_22A/IBit_Latch_Partition_1/GND_644_o_iBus_Address[9]_AND_229_o_inv
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_ILatch_Select11
    SLICE_X43Y54.D5      net (fanout=2)        0.215   CNC2_22A/ILatch_Select
    SLICE_X43Y54.D       Tilo                  0.259   CNC2_22A/IBit_Latch_Partition_1/GND_644_o_iBus_Address[9]_AND_229_o_inv
                                                       CNC2_22A/IBit_Latch_Partition_1/GND_644_o_iBus_Address[9]_AND_229_o_inv3
    SLICE_X50Y67.A2      net (fanout=17)       2.578   CNC2_22A/IBit_Latch_Partition_1/GND_644_o_iBus_Address[9]_AND_229_o_inv
    SLICE_X50Y67.A       Tilo                  0.203   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1119
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1123
    SLICE_X34Y49.D3      net (fanout=1)        2.178   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1122
    SLICE_X34Y49.CLK     Tas                   0.380   CNC2_22A/LocalBusBridge_1/m_BusDataOut<4>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1124_F
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1124
                                                       CNC2_22A/LocalBusBridge_1/m_BusDataOut_4
    -------------------------------------------------  ---------------------------
    Total                                     10.361ns (1.807ns logic, 8.554ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_22A/LocalBusBridge_1/m_ibus_RD (FF)
  Destination:          CNC2_22A/LocalBusBridge_1/m_BusDataOut_4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.185ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.437 - 0.495)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_22A/LocalBusBridge_1/m_ibus_RD to CNC2_22A/LocalBusBridge_1/m_BusDataOut_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y46.CQ      Tcko                  0.391   CNC2_22A/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_22A/LocalBusBridge_1/m_ibus_RD
    SLICE_X43Y54.D4      net (fanout=3)        1.196   CNC2_22A/LocalBusBridge_1/m_ibus_RD
    SLICE_X43Y54.D       Tilo                  0.259   CNC2_22A/IBit_Latch_Partition_1/GND_644_o_iBus_Address[9]_AND_229_o_inv
                                                       CNC2_22A/IBit_Latch_Partition_1/GND_644_o_iBus_Address[9]_AND_229_o_inv3
    SLICE_X50Y67.A2      net (fanout=17)       2.578   CNC2_22A/IBit_Latch_Partition_1/GND_644_o_iBus_Address[9]_AND_229_o_inv
    SLICE_X50Y67.A       Tilo                  0.203   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1119
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1123
    SLICE_X34Y49.D3      net (fanout=1)        2.178   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1122
    SLICE_X34Y49.CLK     Tas                   0.380   CNC2_22A/LocalBusBridge_1/m_BusDataOut<4>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1124_F
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1124
                                                       CNC2_22A/LocalBusBridge_1/m_BusDataOut_4
    -------------------------------------------------  ---------------------------
    Total                                      7.185ns (1.233ns logic, 5.952ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_22A/IBit_Latch_Partition_1/m_Timer_Latch_Enable_0 (FF)
  Destination:          CNC2_22A/LocalBusBridge_1/m_BusDataOut_4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.128ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.261 - 0.322)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_22A/IBit_Latch_Partition_1/m_Timer_Latch_Enable_0 to CNC2_22A/LocalBusBridge_1/m_BusDataOut_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y61.AMUX    Tshcko                0.461   CNC2_22A/IBit_Latch_Partition_1/m_Timer_Latch_Enable<2>
                                                       CNC2_22A/IBit_Latch_Partition_1/m_Timer_Latch_Enable_0
    SLICE_X40Y65.D5      net (fanout=40)       0.661   CNC2_22A/IBit_Latch_Partition_1/m_Timer_Latch_Enable<0>
    SLICE_X40Y65.DMUX    Tilo                  0.251   CNC2_22A/m_Led_timer<22>
                                                       CNC2_22A/IBit_Latch_Partition_1/Mmux_Z_63_o_Negedge_Timer_Count[2][0]_MUX_1848_o121
    SLICE_X50Y67.C3      net (fanout=16)       1.587   CNC2_22A/IBit_Latch_Partition_1/Mmux_Z_63_o_Negedge_Timer_Count[2][0]_MUX_1848_o12
    SLICE_X50Y67.C       Tilo                  0.204   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1119
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1121
    SLICE_X50Y67.B3      net (fanout=1)        0.587   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1120
    SLICE_X50Y67.B       Tilo                  0.203   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1119
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1122
    SLICE_X50Y67.A3      net (fanout=1)        0.413   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1121
    SLICE_X50Y67.A       Tilo                  0.203   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1119
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1123
    SLICE_X34Y49.D3      net (fanout=1)        2.178   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1122
    SLICE_X34Y49.CLK     Tas                   0.380   CNC2_22A/LocalBusBridge_1/m_BusDataOut<4>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1124_F
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1124
                                                       CNC2_22A/LocalBusBridge_1/m_BusDataOut_4
    -------------------------------------------------  ---------------------------
    Total                                      7.128ns (1.702ns logic, 5.426ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_9 (SLICE_X36Y41.D5), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.789ns (Levels of Logic = 3)
  Clock Path Skew:      1.354ns (1.155 - -0.199)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y32.AQ      Tcko                  0.234   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X37Y38.A6      net (fanout=19)       0.600   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X37Y38.A       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X37Y42.A6      net (fanout=16)       0.341   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X37Y42.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<57>LogicTrst1
    SLICE_X36Y41.D5      net (fanout=51)       0.181   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<57>
    SLICE_X36Y41.CLK     Tah         (-Th)    -0.121   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<25>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[9]_ISTOP_DataIn[9]_MUX_612_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_9
    -------------------------------------------------  ---------------------------
    Total                                      1.789ns (0.667ns logic, 1.122ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.922ns (Levels of Logic = 3)
  Clock Path Skew:      1.360ns (1.155 - -0.205)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y36.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X37Y32.C3      net (fanout=3)        0.589   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X37Y32.C       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_261_o1
    SLICE_X37Y42.A4      net (fanout=16)       0.521   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_261_o
    SLICE_X37Y42.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<57>LogicTrst1
    SLICE_X36Y41.D5      net (fanout=51)       0.181   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<57>
    SLICE_X36Y41.CLK     Tah         (-Th)    -0.121   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<25>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[9]_ISTOP_DataIn[9]_MUX_612_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_9
    -------------------------------------------------  ---------------------------
    Total                                      1.922ns (0.631ns logic, 1.291ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.737ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_9 (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.580ns (Levels of Logic = 2)
  Clock Path Skew:      1.433ns (1.155 - -0.278)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_9 to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y27.CQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<9>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_9
    SLICE_X37Y42.A1      net (fanout=1)        1.924   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<9>
    SLICE_X37Y42.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<57>LogicTrst1
    SLICE_X36Y41.D5      net (fanout=51)       0.181   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<57>
    SLICE_X36Y41.CLK     Tah         (-Th)    -0.121   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<25>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[9]_ISTOP_DataIn[9]_MUX_612_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_9
    -------------------------------------------------  ---------------------------
    Total                                      2.580ns (0.475ns logic, 2.105ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_19 (SLICE_X35Y45.B5), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_3 (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 2)
  Clock Path Skew:      1.431ns (1.156 - -0.275)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_3 to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y22.CQ      Tcko                  0.200   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<3>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_3
    SLICE_X35Y45.A2      net (fanout=1)        1.195   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<3>
    SLICE_X35Y45.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<52>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>LogicTrst1
    SLICE_X35Y45.B5      net (fanout=58)       0.217   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>
    SLICE_X35Y45.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<52>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[19]_ISTOP_DataIn[3]_MUX_634_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_19
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (0.511ns logic, 1.412ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.569ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.340ns (Levels of Logic = 3)
  Clock Path Skew:      1.361ns (1.156 - -0.205)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y36.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X37Y32.C3      net (fanout=3)        0.589   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X37Y32.C       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_261_o1
    SLICE_X35Y45.A5      net (fanout=16)       0.869   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_261_o
    SLICE_X35Y45.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<52>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>LogicTrst1
    SLICE_X35Y45.B5      net (fanout=58)       0.217   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>
    SLICE_X35Y45.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<52>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[19]_ISTOP_DataIn[3]_MUX_634_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_19
    -------------------------------------------------  ---------------------------
    Total                                      2.340ns (0.665ns logic, 1.675ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.582ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.347ns (Levels of Logic = 3)
  Clock Path Skew:      1.355ns (1.156 - -0.199)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y32.AQ      Tcko                  0.234   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X37Y38.A6      net (fanout=19)       0.600   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X37Y38.A       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X35Y45.A3      net (fanout=16)       0.829   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X35Y45.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<52>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>LogicTrst1
    SLICE_X35Y45.B5      net (fanout=58)       0.217   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>
    SLICE_X35Y45.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<52>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[19]_ISTOP_DataIn[3]_MUX_634_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_19
    -------------------------------------------------  ---------------------------
    Total                                      2.347ns (0.701ns logic, 1.646ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_42 (SLICE_X37Y42.D5), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.850ns (Levels of Logic = 3)
  Clock Path Skew:      1.357ns (1.158 - -0.199)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y32.AQ      Tcko                  0.234   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X37Y38.A6      net (fanout=19)       0.600   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X37Y38.A       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X37Y42.C3      net (fanout=16)       0.468   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X37Y42.C       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst1
    SLICE_X37Y42.D5      net (fanout=50)       0.081   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>
    SLICE_X37Y42.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[42]_ISTOP_DataIn[10]_MUX_643_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_42
    -------------------------------------------------  ---------------------------
    Total                                      1.850ns (0.701ns logic, 1.149ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.223ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_10 (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.070ns (Levels of Logic = 2)
  Clock Path Skew:      1.437ns (1.158 - -0.279)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_10 to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y24.AQ      Tcko                  0.234   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<11>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_10
    SLICE_X37Y42.C1      net (fanout=1)        1.444   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<10>
    SLICE_X37Y42.C       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst1
    SLICE_X37Y42.D5      net (fanout=50)       0.081   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>
    SLICE_X37Y42.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[42]_ISTOP_DataIn[10]_MUX_643_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_42
    -------------------------------------------------  ---------------------------
    Total                                      2.070ns (0.545ns logic, 1.525ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.228ns (Levels of Logic = 3)
  Clock Path Skew:      1.363ns (1.158 - -0.205)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y36.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X37Y32.C3      net (fanout=3)        0.589   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X37Y32.C       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_261_o1
    SLICE_X37Y42.C2      net (fanout=16)       0.893   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_261_o
    SLICE_X37Y42.C       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst1
    SLICE_X37Y42.D5      net (fanout=50)       0.081   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>
    SLICE_X37Y42.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[42]_ISTOP_DataIn[10]_MUX_643_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_42
    -------------------------------------------------  ---------------------------
    Total                                      2.228ns (0.665ns logic, 1.563ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 642457 paths analyzed, 13182 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.762ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2_30 (SLICE_X41Y17.D2), 2198 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2_30 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.495ns (Levels of Logic = 13)
  Clock Path Skew:      -0.007ns (0.376 - 0.383)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y10.CQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_1
    SLICE_X1Y4.A2        net (fanout=52)       3.660   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount<1>
    SLICE_X1Y4.A         Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_9
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_9
    SLICE_X4Y4.C4        net (fanout=1)        0.924   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_9
    SLICE_X4Y4.CMUX      Tilo                  0.343   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_82
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_2_f7
    SLICE_X29Y10.C3      net (fanout=1)        1.814   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o
    SLICE_X29Y10.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B11
    SLICE_X29Y10.B1      net (fanout=1)        0.581   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B1
    SLICE_X29Y10.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X40Y10.A2      net (fanout=1)        1.013   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X40Y10.COUT    Topcya                0.395   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X40Y11.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X40Y11.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X40Y12.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X40Y12.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X40Y13.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X40Y13.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X40Y14.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X40Y14.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X40Y15.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X40Y15.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X40Y16.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X40Y16.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X40Y17.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X40Y17.CMUX    Tcinc                 0.272   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<31>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_xor<31>
    SLICE_X41Y17.D2      net (fanout=1)        0.621   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<30>
    SLICE_X41Y17.CLK     Tas                   0.227   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2<30>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_NextDIB2241
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2_30
    -------------------------------------------------  ---------------------------
    Total                                     11.495ns (2.861ns logic, 8.634ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2_30 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.252ns (Levels of Logic = 13)
  Clock Path Skew:      -0.007ns (0.376 - 0.383)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y10.AQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_0
    SLICE_X1Y4.A3        net (fanout=53)       3.417   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount<0>
    SLICE_X1Y4.A         Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_9
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_9
    SLICE_X4Y4.C4        net (fanout=1)        0.924   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_9
    SLICE_X4Y4.CMUX      Tilo                  0.343   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_82
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_2_f7
    SLICE_X29Y10.C3      net (fanout=1)        1.814   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o
    SLICE_X29Y10.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B11
    SLICE_X29Y10.B1      net (fanout=1)        0.581   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B1
    SLICE_X29Y10.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X40Y10.A2      net (fanout=1)        1.013   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X40Y10.COUT    Topcya                0.395   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X40Y11.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X40Y11.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X40Y12.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X40Y12.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X40Y13.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X40Y13.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X40Y14.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X40Y14.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X40Y15.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X40Y15.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X40Y16.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X40Y16.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X40Y17.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X40Y17.CMUX    Tcinc                 0.272   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<31>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_xor<31>
    SLICE_X41Y17.D2      net (fanout=1)        0.621   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<30>
    SLICE_X41Y17.CLK     Tas                   0.227   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2<30>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_NextDIB2241
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2_30
    -------------------------------------------------  ---------------------------
    Total                                     11.252ns (2.861ns logic, 8.391ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2_30 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.532ns (Levels of Logic = 13)
  Clock Path Skew:      -0.007ns (0.376 - 0.383)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y10.CQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_1
    SLICE_X4Y7.A3        net (fanout=52)       2.811   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount<1>
    SLICE_X4Y7.A         Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ErrorFlag<24>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_8
    SLICE_X4Y4.C2        net (fanout=1)        0.864   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_8
    SLICE_X4Y4.CMUX      Tilo                  0.343   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_82
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_2_f7
    SLICE_X29Y10.C3      net (fanout=1)        1.814   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o
    SLICE_X29Y10.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B11
    SLICE_X29Y10.B1      net (fanout=1)        0.581   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B1
    SLICE_X29Y10.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X40Y10.A2      net (fanout=1)        1.013   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X40Y10.COUT    Topcya                0.395   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X40Y11.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X40Y11.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X40Y12.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X40Y12.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X40Y13.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X40Y13.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X40Y14.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X40Y14.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X40Y15.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X40Y15.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X40Y16.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X40Y16.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X40Y17.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X40Y17.CMUX    Tcinc                 0.272   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<31>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_xor<31>
    SLICE_X41Y17.D2      net (fanout=1)        0.621   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<30>
    SLICE_X41Y17.CLK     Tas                   0.227   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2<30>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_NextDIB2241
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2_30
    -------------------------------------------------  ---------------------------
    Total                                     10.532ns (2.807ns logic, 7.725ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2_20 (SLICE_X41Y16.B1), 1641 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.397ns (Levels of Logic = 11)
  Clock Path Skew:      -0.006ns (0.377 - 0.383)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y10.CQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_1
    SLICE_X1Y4.A2        net (fanout=52)       3.660   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount<1>
    SLICE_X1Y4.A         Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_9
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_9
    SLICE_X4Y4.C4        net (fanout=1)        0.924   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_9
    SLICE_X4Y4.CMUX      Tilo                  0.343   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_82
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_2_f7
    SLICE_X29Y10.C3      net (fanout=1)        1.814   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o
    SLICE_X29Y10.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B11
    SLICE_X29Y10.B1      net (fanout=1)        0.581   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B1
    SLICE_X29Y10.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X40Y10.A2      net (fanout=1)        1.013   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X40Y10.COUT    Topcya                0.395   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X40Y11.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X40Y11.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X40Y12.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X40Y12.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X40Y13.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X40Y13.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X40Y14.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X40Y14.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X40Y15.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X40Y15.AMUX    Tcina                 0.177   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X41Y16.B1      net (fanout=1)        0.776   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<20>
    SLICE_X41Y16.CLK     Tas                   0.227   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2<24>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_NextDIB2131
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2_20
    -------------------------------------------------  ---------------------------
    Total                                     11.397ns (2.614ns logic, 8.783ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.154ns (Levels of Logic = 11)
  Clock Path Skew:      -0.006ns (0.377 - 0.383)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y10.AQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_0
    SLICE_X1Y4.A3        net (fanout=53)       3.417   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount<0>
    SLICE_X1Y4.A         Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_9
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_9
    SLICE_X4Y4.C4        net (fanout=1)        0.924   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_9
    SLICE_X4Y4.CMUX      Tilo                  0.343   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_82
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_2_f7
    SLICE_X29Y10.C3      net (fanout=1)        1.814   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o
    SLICE_X29Y10.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B11
    SLICE_X29Y10.B1      net (fanout=1)        0.581   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B1
    SLICE_X29Y10.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X40Y10.A2      net (fanout=1)        1.013   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X40Y10.COUT    Topcya                0.395   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X40Y11.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X40Y11.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X40Y12.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X40Y12.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X40Y13.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X40Y13.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X40Y14.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X40Y14.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X40Y15.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X40Y15.AMUX    Tcina                 0.177   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X41Y16.B1      net (fanout=1)        0.776   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<20>
    SLICE_X41Y16.CLK     Tas                   0.227   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2<24>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_NextDIB2131
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2_20
    -------------------------------------------------  ---------------------------
    Total                                     11.154ns (2.614ns logic, 8.540ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.434ns (Levels of Logic = 11)
  Clock Path Skew:      -0.006ns (0.377 - 0.383)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y10.CQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_1
    SLICE_X4Y7.A3        net (fanout=52)       2.811   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount<1>
    SLICE_X4Y7.A         Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ErrorFlag<24>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_8
    SLICE_X4Y4.C2        net (fanout=1)        0.864   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_8
    SLICE_X4Y4.CMUX      Tilo                  0.343   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_82
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_2_f7
    SLICE_X29Y10.C3      net (fanout=1)        1.814   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o
    SLICE_X29Y10.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B11
    SLICE_X29Y10.B1      net (fanout=1)        0.581   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B1
    SLICE_X29Y10.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X40Y10.A2      net (fanout=1)        1.013   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X40Y10.COUT    Topcya                0.395   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X40Y11.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X40Y11.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X40Y12.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X40Y12.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X40Y13.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X40Y13.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X40Y14.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X40Y14.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X40Y15.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X40Y15.AMUX    Tcina                 0.177   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X41Y16.B1      net (fanout=1)        0.776   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<20>
    SLICE_X41Y16.CLK     Tas                   0.227   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2<24>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_NextDIB2131
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2_20
    -------------------------------------------------  ---------------------------
    Total                                     10.434ns (2.560ns logic, 7.874ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2_25 (SLICE_X43Y17.B4), 2008 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2_25 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.348ns (Levels of Logic = 12)
  Clock Path Skew:      0.005ns (0.388 - 0.383)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y10.CQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_1
    SLICE_X1Y4.A2        net (fanout=52)       3.660   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount<1>
    SLICE_X1Y4.A         Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_9
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_9
    SLICE_X4Y4.C4        net (fanout=1)        0.924   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_9
    SLICE_X4Y4.CMUX      Tilo                  0.343   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_82
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_2_f7
    SLICE_X29Y10.C3      net (fanout=1)        1.814   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o
    SLICE_X29Y10.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B11
    SLICE_X29Y10.B1      net (fanout=1)        0.581   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B1
    SLICE_X29Y10.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X40Y10.A2      net (fanout=1)        1.013   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X40Y10.COUT    Topcya                0.395   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X40Y11.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X40Y11.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X40Y12.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X40Y12.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X40Y13.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X40Y13.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X40Y14.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X40Y14.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X40Y15.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X40Y15.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X40Y16.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X40Y16.BMUX    Tcinb                 0.260   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X43Y17.B4      net (fanout=1)        0.565   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<25>
    SLICE_X43Y17.CLK     Tas                   0.227   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2<25>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_NextDIB2181
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2_25
    -------------------------------------------------  ---------------------------
    Total                                     11.348ns (2.773ns logic, 8.575ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2_25 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.105ns (Levels of Logic = 12)
  Clock Path Skew:      0.005ns (0.388 - 0.383)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y10.AQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_0
    SLICE_X1Y4.A3        net (fanout=53)       3.417   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount<0>
    SLICE_X1Y4.A         Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_9
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_9
    SLICE_X4Y4.C4        net (fanout=1)        0.924   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_9
    SLICE_X4Y4.CMUX      Tilo                  0.343   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_82
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_2_f7
    SLICE_X29Y10.C3      net (fanout=1)        1.814   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o
    SLICE_X29Y10.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B11
    SLICE_X29Y10.B1      net (fanout=1)        0.581   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B1
    SLICE_X29Y10.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X40Y10.A2      net (fanout=1)        1.013   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X40Y10.COUT    Topcya                0.395   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X40Y11.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X40Y11.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X40Y12.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X40Y12.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X40Y13.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X40Y13.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X40Y14.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X40Y14.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X40Y15.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X40Y15.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X40Y16.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X40Y16.BMUX    Tcinb                 0.260   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X43Y17.B4      net (fanout=1)        0.565   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<25>
    SLICE_X43Y17.CLK     Tas                   0.227   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2<25>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_NextDIB2181
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2_25
    -------------------------------------------------  ---------------------------
    Total                                     11.105ns (2.773ns logic, 8.332ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2_25 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.385ns (Levels of Logic = 12)
  Clock Path Skew:      0.005ns (0.388 - 0.383)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y10.CQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_1
    SLICE_X4Y7.A3        net (fanout=52)       2.811   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount<1>
    SLICE_X4Y7.A         Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ErrorFlag<24>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_8
    SLICE_X4Y4.C2        net (fanout=1)        0.864   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_8
    SLICE_X4Y4.CMUX      Tilo                  0.343   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_82
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o_2_f7
    SLICE_X29Y10.C3      net (fanout=1)        1.814   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount[4]_m_ErrorFlag[31]_Mux_62_o
    SLICE_X29Y10.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B11
    SLICE_X29Y10.B1      net (fanout=1)        0.581   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B1
    SLICE_X29Y10.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X40Y10.A2      net (fanout=1)        1.013   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X40Y10.COUT    Topcya                0.395   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X40Y11.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X40Y11.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X40Y12.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X40Y12.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X40Y13.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X40Y13.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X40Y14.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X40Y14.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X40Y15.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X40Y15.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X40Y16.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X40Y16.BMUX    Tcinb                 0.260   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X43Y17.B4      net (fanout=1)        0.565   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<25>
    SLICE_X43Y17.CLK     Tas                   0.227   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2<25>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_NextDIB2181
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2_25
    -------------------------------------------------  ---------------------------
    Total                                     10.385ns (2.719ns logic, 7.666ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_CRCEN (SLICE_X30Y5.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_NextCRCEN (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_CRCEN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_NextCRCEN to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_CRCEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y5.AQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_NextCRCEN
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_NextCRCEN
    SLICE_X30Y5.AX       net (fanout=1)        0.162   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_NextCRCEN
    SLICE_X30Y5.CLK      Tckdi       (-Th)    -0.041   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_RDState_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_CRCEN
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.239ns logic, 0.162ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_30 (SLICE_X4Y11.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_62 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_62 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y11.BQ       Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<63>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_62
    SLICE_X4Y11.B5       net (fanout=2)        0.080   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<62>
    SLICE_X4Y11.CLK      Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<63>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux__n1237242
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_30
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.321ns logic, 0.080ns route)
                                                       (80.0% logic, 20.0% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (SLICE_X53Y55.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y55.CQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2
    SLICE_X53Y55.DX      net (fanout=3)        0.147   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<2>
    SLICE_X53Y55.CLK     Tckdi       (-Th)    -0.059   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.257ns logic, 0.147ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y6.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X2Y6.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y12.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.849ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X26Y9.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.651ns (requirement - data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.849ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y52.AQ      Tcko                  0.391   m_startup_reset
                                                       m_startup_reset
    SLICE_X27Y9.A4       net (fanout=1122)     5.067   m_startup_reset
    SLICE_X27Y9.AMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o1
    SLICE_X26Y9.CLK      net (fanout=2)        1.078   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o
    -------------------------------------------------  ---------------------------
    Total                                      6.849ns (0.704ns logic, 6.145ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.128ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.372ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y7.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X27Y9.A5       net (fanout=2)        0.590   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X27Y9.AMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o1
    SLICE_X26Y9.CLK      net (fanout=2)        1.078   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o
    -------------------------------------------------  ---------------------------
    Total                                      2.372ns (0.704ns logic, 1.668ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X26Y9.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.748ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y52.AQ      Tcko                  0.391   m_startup_reset
                                                       m_startup_reset
    SLICE_X27Y9.A4       net (fanout=1122)     5.067   m_startup_reset
    SLICE_X27Y9.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X26Y9.SR       net (fanout=2)        0.816   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    SLICE_X26Y9.CLK      Trck                  0.215   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.748ns (0.865ns logic, 5.883ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.271ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y7.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X27Y9.A5       net (fanout=2)        0.590   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X27Y9.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X26Y9.SR       net (fanout=2)        0.816   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    SLICE_X26Y9.CLK      Trck                  0.215   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.271ns (0.865ns logic, 1.406ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X26Y9.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.195ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.195ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y7.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X27Y9.A5       net (fanout=2)        0.334   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X27Y9.A        Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X26Y9.SR       net (fanout=2)        0.422   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    SLICE_X26Y9.CLK      Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.195ns (0.439ns logic, 0.756ns route)
                                                       (36.7% logic, 63.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.084ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y52.AQ      Tcko                  0.198   m_startup_reset
                                                       m_startup_reset
    SLICE_X27Y9.A4       net (fanout=1122)     3.223   m_startup_reset
    SLICE_X27Y9.A        Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X26Y9.SR       net (fanout=2)        0.422   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    SLICE_X26Y9.CLK      Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.084ns (0.439ns logic, 3.645ns route)
                                                       (10.7% logic, 89.3% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X26Y9.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.380ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.380ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y7.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X27Y9.A5       net (fanout=2)        0.334   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X27Y9.AMUX     Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o1
    SLICE_X26Y9.CLK      net (fanout=2)        0.645   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o
    -------------------------------------------------  ---------------------------
    Total                                      1.380ns (0.401ns logic, 0.979ns route)
                                                       (29.1% logic, 70.9% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X26Y9.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.269ns (data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      4.269ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y52.AQ      Tcko                  0.198   m_startup_reset
                                                       m_startup_reset
    SLICE_X27Y9.A4       net (fanout=1122)     3.223   m_startup_reset
    SLICE_X27Y9.AMUX     Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o1
    SLICE_X26Y9.CLK      net (fanout=2)        0.645   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o
    -------------------------------------------------  ---------------------------
    Total                                      4.269ns (0.401ns logic, 3.868ns route)
                                                       (9.4% logic, 90.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.728ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X27Y9.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.728ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y52.AQ      Tcko                  0.391   m_startup_reset
                                                       m_startup_reset
    SLICE_X27Y10.A5      net (fanout=1122)     5.331   m_startup_reset
    SLICE_X27Y10.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X27Y9.SR       net (fanout=2)        0.467   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    SLICE_X27Y9.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.728ns (0.930ns logic, 5.798ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y7.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X27Y10.A3      net (fanout=2)        0.717   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X27Y10.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X27Y9.SR       net (fanout=2)        0.467   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    SLICE_X27Y9.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.114ns (0.930ns logic, 1.184ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X27Y9.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.995ns (requirement - data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.505ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y52.AQ      Tcko                  0.391   m_startup_reset
                                                       m_startup_reset
    SLICE_X27Y10.A5      net (fanout=1122)     5.331   m_startup_reset
    SLICE_X27Y10.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o1
    SLICE_X27Y9.CLK      net (fanout=2)        0.470   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o
    -------------------------------------------------  ---------------------------
    Total                                      6.505ns (0.704ns logic, 5.801ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.609ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.891ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y7.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X27Y10.A3      net (fanout=2)        0.717   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X27Y10.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o1
    SLICE_X27Y9.CLK      net (fanout=2)        0.470   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o
    -------------------------------------------------  ---------------------------
    Total                                      1.891ns (0.704ns logic, 1.187ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X27Y9.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.195ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.195ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y7.DQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X27Y10.A3      net (fanout=2)        0.428   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X27Y10.A       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X27Y9.SR       net (fanout=2)        0.258   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    SLICE_X27Y9.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.195ns (0.509ns logic, 0.686ns route)
                                                       (42.6% logic, 57.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.183ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.183ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y52.AQ      Tcko                  0.198   m_startup_reset
                                                       m_startup_reset
    SLICE_X27Y10.A5      net (fanout=1122)     3.416   m_startup_reset
    SLICE_X27Y10.A       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X27Y9.SR       net (fanout=2)        0.258   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    SLICE_X27Y9.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.183ns (0.509ns logic, 3.674ns route)
                                                       (12.2% logic, 87.8% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X27Y9.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.092ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.092ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y7.DQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X27Y10.A3      net (fanout=2)        0.428   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X27Y10.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o1
    SLICE_X27Y9.CLK      net (fanout=2)        0.263   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o
    -------------------------------------------------  ---------------------------
    Total                                      1.092ns (0.401ns logic, 0.691ns route)
                                                       (36.7% logic, 63.3% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X27Y9.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.080ns (data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      4.080ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y52.AQ      Tcko                  0.198   m_startup_reset
                                                       m_startup_reset
    SLICE_X27Y10.A5      net (fanout=1122)     3.416   m_startup_reset
    SLICE_X27Y10.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o1
    SLICE_X27Y9.CLK      net (fanout=2)        0.263   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o
    -------------------------------------------------  ---------------------------
    Total                                      4.080ns (0.401ns logic, 3.679ns route)
                                                       (9.8% logic, 90.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.264ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X43Y33.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.264ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y52.AQ      Tcko                  0.391   m_startup_reset
                                                       m_startup_reset
    SLICE_X42Y34.A4      net (fanout=1122)     2.816   m_startup_reset
    SLICE_X42Y34.A       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X43Y33.SR      net (fanout=2)        0.574   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    SLICE_X43Y33.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.264ns (0.874ns logic, 3.390ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.819ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y42.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X42Y34.A1      net (fanout=2)        1.371   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X42Y34.A       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X43Y33.SR      net (fanout=2)        0.574   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    SLICE_X43Y33.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.819ns (0.874ns logic, 1.945ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X43Y33.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.542ns (requirement - data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.958ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y52.AQ      Tcko                  0.391   m_startup_reset
                                                       m_startup_reset
    SLICE_X42Y34.A4      net (fanout=1122)     2.816   m_startup_reset
    SLICE_X42Y34.AMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o1
    SLICE_X43Y33.CLK     net (fanout=2)        0.490   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o
    -------------------------------------------------  ---------------------------
    Total                                      3.958ns (0.652ns logic, 3.306ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.987ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.513ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y42.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X42Y34.A1      net (fanout=2)        1.371   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X42Y34.AMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o1
    SLICE_X43Y33.CLK     net (fanout=2)        0.490   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o
    -------------------------------------------------  ---------------------------
    Total                                      2.513ns (0.652ns logic, 1.861ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X43Y33.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.648ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.648ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y42.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X42Y34.A1      net (fanout=2)        0.812   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X42Y34.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X43Y33.SR      net (fanout=2)        0.327   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    SLICE_X43Y33.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.648ns (0.509ns logic, 1.139ns route)
                                                       (30.9% logic, 69.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.539ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.539ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y52.AQ      Tcko                  0.198   m_startup_reset
                                                       m_startup_reset
    SLICE_X42Y34.A4      net (fanout=1122)     1.703   m_startup_reset
    SLICE_X42Y34.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X43Y33.SR      net (fanout=2)        0.327   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    SLICE_X43Y33.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.539ns (0.509ns logic, 2.030ns route)
                                                       (20.0% logic, 80.0% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X43Y33.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.464ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.464ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y42.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X42Y34.A1      net (fanout=2)        0.812   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X42Y34.AMUX    Tilo                  0.191   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o1
    SLICE_X43Y33.CLK     net (fanout=2)        0.263   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o
    -------------------------------------------------  ---------------------------
    Total                                      1.464ns (0.389ns logic, 1.075ns route)
                                                       (26.6% logic, 73.4% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X43Y33.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.355ns (data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      2.355ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y52.AQ      Tcko                  0.198   m_startup_reset
                                                       m_startup_reset
    SLICE_X42Y34.A4      net (fanout=1122)     1.703   m_startup_reset
    SLICE_X42Y34.AMUX    Tilo                  0.191   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o1
    SLICE_X43Y33.CLK     net (fanout=2)        0.263   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o
    -------------------------------------------------  ---------------------------
    Total                                      2.355ns (0.389ns logic, 1.966ns route)
                                                       (16.5% logic, 83.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.206ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X43Y35.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.206ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y52.AQ      Tcko                  0.391   m_startup_reset
                                                       m_startup_reset
    SLICE_X43Y34.A4      net (fanout=1122)     2.814   m_startup_reset
    SLICE_X43Y34.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X43Y35.SR      net (fanout=2)        0.462   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    SLICE_X43Y35.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.206ns (0.930ns logic, 3.276ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.359ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y42.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X43Y34.A5      net (fanout=2)        0.967   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X43Y34.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X43Y35.SR      net (fanout=2)        0.462   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    SLICE_X43Y35.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.359ns (0.930ns logic, 1.429ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X43Y35.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.693ns (requirement - data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.807ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y52.AQ      Tcko                  0.391   m_startup_reset
                                                       m_startup_reset
    SLICE_X43Y34.A4      net (fanout=1122)     2.814   m_startup_reset
    SLICE_X43Y34.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o1
    SLICE_X43Y35.CLK     net (fanout=2)        0.289   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o
    -------------------------------------------------  ---------------------------
    Total                                      3.807ns (0.704ns logic, 3.103ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.540ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.960ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y42.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X43Y34.A5      net (fanout=2)        0.967   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X43Y34.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o1
    SLICE_X43Y35.CLK     net (fanout=2)        0.289   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o
    -------------------------------------------------  ---------------------------
    Total                                      1.960ns (0.704ns logic, 1.256ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X43Y35.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.307ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.307ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y42.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X43Y34.A5      net (fanout=2)        0.545   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X43Y34.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X43Y35.SR      net (fanout=2)        0.253   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    SLICE_X43Y35.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.307ns (0.509ns logic, 0.798ns route)
                                                       (38.9% logic, 61.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.465ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y52.AQ      Tcko                  0.198   m_startup_reset
                                                       m_startup_reset
    SLICE_X43Y34.A4      net (fanout=1122)     1.703   m_startup_reset
    SLICE_X43Y34.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X43Y35.SR      net (fanout=2)        0.253   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    SLICE_X43Y35.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.465ns (0.509ns logic, 1.956ns route)
                                                       (20.6% logic, 79.4% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X43Y35.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.065ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.065ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y42.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X43Y34.A5      net (fanout=2)        0.545   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X43Y34.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o1
    SLICE_X43Y35.CLK     net (fanout=2)        0.119   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (0.401ns logic, 0.664ns route)
                                                       (37.7% logic, 62.3% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X43Y35.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.223ns (data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      2.223ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y52.AQ      Tcko                  0.198   m_startup_reset
                                                       m_startup_reset
    SLICE_X43Y34.A4      net (fanout=1122)     1.703   m_startup_reset
    SLICE_X43Y34.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o1
    SLICE_X43Y35.CLK     net (fanout=2)        0.119   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o
    -------------------------------------------------  ---------------------------
    Total                                      2.223ns (0.401ns logic, 1.822ns route)
                                                       (18.0% logic, 82.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 15 paths analyzed, 15 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.680ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_22A/DDA_Partition_1/ExtIRQ_dFilter/m_stack_0 (SLICE_X34Y68.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.320ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iExtIRQInput (PAD)
  Destination:          CNC2_22A/DDA_Partition_1/ExtIRQ_dFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.082ns (Levels of Logic = 1)
  Clock Path Delay:     2.427ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iExtIRQInput to CNC2_22A/DDA_Partition_1/ExtIRQ_dFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A2.I                 Tiopi                 1.310   iExtIRQInput
                                                       iExtIRQInput
                                                       iExtIRQInput_IBUF
                                                       ProtoComp576.IMUX.28
    SLICE_X34Y68.AX      net (fanout=1)        6.686   iExtIRQInput_IBUF
    SLICE_X34Y68.CLK     Tdick                 0.086   CNC2_22A/DDA_Partition_1/ExtIRQ_dFilter/m_stack<3>
                                                       CNC2_22A/DDA_Partition_1/ExtIRQ_dFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      8.082ns (1.396ns logic, 6.686ns route)
                                                       (17.3% logic, 82.7% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_22A/DDA_Partition_1/ExtIRQ_dFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.318   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y68.CLK     net (fanout=723)      0.786   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.427ns (1.323ns logic, 1.104ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (SLICE_X34Y47.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.108ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SRI_RX<1> (PAD)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      5.365ns (Levels of Logic = 1)
  Clock Path Delay:     0.873ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: SRI_RX<1> to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 1.310   SRI_RX<1>
                                                       SRI_RX<1>
                                                       SRI_RX_1_IBUF
                                                       ProtoComp576.IMUX.2
    SLICE_X34Y47.AX      net (fanout=1)        3.969   SRI_RX_1_IBUF
    SLICE_X34Y47.CLK     Tdick                 0.086   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      5.365ns (1.396ns logic, 3.969ns route)
                                                       (26.0% logic, 74.0% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFIO2_X3Y7.I        net (fanout=2)        1.762   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.298   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X34Y47.CLK     net (fanout=745)      0.797   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (-2.870ns logic, 3.743ns route)

--------------------------------------------------------------------------------

Paths for end point LocalBusBridgeAleDec_inst/m_ClientWRn (SLICE_X37Y38.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.215ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               lb_wr_n (PAD)
  Destination:          LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      4.250ns (Levels of Logic = 1)
  Clock Path Delay:     0.865ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: lb_wr_n to LocalBusBridgeAleDec_inst/m_ClientWRn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M16.I                Tiopi                 1.310   lb_wr_n
                                                       lb_wr_n
                                                       lb_wr_n_IBUF
                                                       ProtoComp576.IMUX.14
    SLICE_X37Y38.DX      net (fanout=3)        2.877   oJL098_WRn_OBUF
    SLICE_X37Y38.CLK     Tdick                 0.063   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    -------------------------------------------------  ---------------------------
    Total                                      4.250ns (1.373ns logic, 2.877ns route)
                                                       (32.3% logic, 67.7% route)

  Minimum Clock Path at Slow Process Corner: g_clk to LocalBusBridgeAleDec_inst/m_ClientWRn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFIO2_X3Y7.I        net (fanout=2)        1.762   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.298   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X37Y38.CLK     net (fanout=745)      0.789   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.865ns (-2.870ns logic, 3.735ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0 (SLICE_X6Y23.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.101ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_a<1> (PAD)
  Destination:          CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.459ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_a<1> to CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P2.I                 Tiopi                 1.126   svo_enc_a<1>
                                                       svo_enc_a<1>
                                                       svo_enc_a_1_IBUF
                                                       ProtoComp576.IMUX.8
    SLICE_X6Y23.AX       net (fanout=1)        2.409   svo_enc_a_1_IBUF
    SLICE_X6Y23.CLK      Tckdi       (-Th)    -0.050   CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack<3>
                                                       CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (1.176ns logic, 2.409ns route)
                                                       (32.8% logic, 67.2% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X6Y23.CLK      net (fanout=723)      1.229   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.459ns (1.519ns logic, 1.940ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0 (SLICE_X2Y14.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_b<0> (PAD)
  Destination:          CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.638ns (Levels of Logic = 1)
  Clock Path Delay:     3.495ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_b<0> to CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.126   svo_enc_b<0>
                                                       svo_enc_b<0>
                                                       svo_enc_b_0_IBUF
                                                       ProtoComp576.IMUX.9
    SLICE_X2Y14.AX       net (fanout=1)        2.462   svo_enc_b_0_IBUF
    SLICE_X2Y14.CLK      Tckdi       (-Th)    -0.050   CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack<3>
                                                       CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.638ns (1.176ns logic, 2.462ns route)
                                                       (32.3% logic, 67.7% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X2Y14.CLK      net (fanout=723)      1.265   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.495ns (1.519ns logic, 1.976ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0 (SLICE_X1Y13.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.355ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_a<0> (PAD)
  Destination:          CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.877ns (Levels of Logic = 1)
  Clock Path Delay:     3.497ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_a<0> to CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 1.126   svo_enc_a<0>
                                                       svo_enc_a<0>
                                                       svo_enc_a_0_IBUF
                                                       ProtoComp576.IMUX.7
    SLICE_X1Y13.AX       net (fanout=1)        2.703   svo_enc_a_0_IBUF
    SLICE_X1Y13.CLK      Tckdi       (-Th)    -0.048   CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack<3>
                                                       CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.877ns (1.174ns logic, 2.703ns route)
                                                       (30.3% logic, 69.7% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X1Y13.CLK      net (fanout=723)      1.267   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.497ns (1.519ns logic, 1.978ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 56 paths analyzed, 14 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  14.757ns.
--------------------------------------------------------------------------------

Paths for end point svo_on (G1.PAD), 18 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.243ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.386ns (Levels of Logic = 4)
  Clock Path Delay:     3.346ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X44Y60.CLK     net (fanout=723)      1.116   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.346ns (1.519ns logic, 1.827ns route)
                                                       (45.4% logic, 54.6% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y60.AQ      Tcko                  0.408   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X45Y60.A1      net (fanout=2)        1.041   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X45Y60.A       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>1
    SLICE_X39Y62.A5      net (fanout=1)        0.610   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>
    SLICE_X39Y62.A       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/_n0047_inv
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>3
    SLICE_X11Y63.C2      net (fanout=119)      2.770   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o
    SLICE_X11Y63.CMUX    Tilo                  0.313   CNC2_22A/IOENC_Partition_1/IO_B<0>_1
                                                       CNC2_22A/DDA_Partition_1/DDA_ServoOn1
    G1.O                 net (fanout=1)        3.345   svo_on_OBUF
    G1.PAD               Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                     11.386ns (3.620ns logic, 7.766ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.564ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.062ns (Levels of Logic = 4)
  Clock Path Delay:     3.349ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X44Y62.CLK     net (fanout=723)      1.119   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.349ns (1.519ns logic, 1.830ns route)
                                                       (45.4% logic, 54.6% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y62.CQ      Tcko                  0.408   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    SLICE_X45Y62.A1      net (fanout=2)        0.609   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<10>
    SLICE_X45Y62.A       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>1
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>2
    SLICE_X39Y62.A4      net (fanout=1)        0.718   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>1
    SLICE_X39Y62.A       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/_n0047_inv
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>3
    SLICE_X11Y63.C2      net (fanout=119)      2.770   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o
    SLICE_X11Y63.CMUX    Tilo                  0.313   CNC2_22A/IOENC_Partition_1/IO_B<0>_1
                                                       CNC2_22A/DDA_Partition_1/DDA_ServoOn1
    G1.O                 net (fanout=1)        3.345   svo_on_OBUF
    G1.PAD               Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                     11.062ns (3.620ns logic, 7.442ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.568ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.058ns (Levels of Logic = 4)
  Clock Path Delay:     3.349ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X44Y62.CLK     net (fanout=723)      1.119   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.349ns (1.519ns logic, 1.830ns route)
                                                       (45.4% logic, 54.6% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y62.AQ      Tcko                  0.408   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    SLICE_X45Y62.A2      net (fanout=2)        0.605   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<8>
    SLICE_X45Y62.A       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>1
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>2
    SLICE_X39Y62.A4      net (fanout=1)        0.718   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>1
    SLICE_X39Y62.A       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/_n0047_inv
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>3
    SLICE_X11Y63.C2      net (fanout=119)      2.770   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o
    SLICE_X11Y63.CMUX    Tilo                  0.313   CNC2_22A/IOENC_Partition_1/IO_B<0>_1
                                                       CNC2_22A/DDA_Partition_1/DDA_ServoOn1
    G1.O                 net (fanout=1)        3.345   svo_on_OBUF
    G1.PAD               Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                     11.058ns (3.620ns logic, 7.438ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<1> (B14.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.497ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.107ns (Levels of Logic = 2)
  Clock Path Delay:     0.996ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFIO2_X3Y7.I        net (fanout=2)        1.989   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.207   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.699   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X7Y28.CLK      net (fanout=745)      1.239   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.996ns (-3.577ns logic, 4.573ns route)

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.AQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X37Y30.C3      net (fanout=56)       2.500   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X37Y30.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_FramSegCount<31>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B14.O                net (fanout=1)        5.576   SRI_RTS_1_OBUF
    B14.PAD              Tioop                 2.381   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                     11.107ns (3.031ns logic, 8.076ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.596ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.153ns (Levels of Logic = 2)
  Clock Path Delay:     0.851ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFIO2_X3Y7.I        net (fanout=2)        1.989   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.207   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.699   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X23Y6.CLK      net (fanout=745)      1.094   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.851ns (-3.577ns logic, 4.428ns route)

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y6.CQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X37Y30.C5      net (fanout=74)       2.546   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X37Y30.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_FramSegCount<31>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B14.O                net (fanout=1)        5.576   SRI_RTS_1_OBUF
    B14.PAD              Tioop                 2.381   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                     11.153ns (3.031ns logic, 8.122ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point led_1 (A13.PAD), 24 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.043ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/m_Led_timer_1 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.595ns (Levels of Logic = 3)
  Clock Path Delay:     3.337ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/m_Led_timer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X43Y62.CLK     net (fanout=723)      1.107   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.337ns (1.519ns logic, 1.818ns route)
                                                       (45.5% logic, 54.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/m_Led_timer_1 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y62.AMUX    Tshcko                0.461   CNC2_22A/m_Led_timer<6>
                                                       CNC2_22A/m_Led_timer_1
    SLICE_X43Y61.A2      net (fanout=2)        0.770   CNC2_22A/m_Led_timer<1>
    SLICE_X43Y61.A       Tilo                  0.259   CNC2_22A/n0090<22>
                                                       CNC2_22A/n0090<22>1
    SLICE_X40Y65.B5      net (fanout=2)        0.605   CNC2_22A/n0090<22>
    SLICE_X40Y65.BMUX    Tilo                  0.251   CNC2_22A/m_Led_timer<22>
                                                       CNC2_22A/Mmux_m_Led_Output11
    A13.O                net (fanout=1)        2.868   led_1_OBUF
    A13.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      7.595ns (3.352ns logic, 4.243ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.138ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/m_Led_timer_11 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.495ns (Levels of Logic = 3)
  Clock Path Delay:     3.342ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/m_Led_timer_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X43Y64.CLK     net (fanout=723)      1.112   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.342ns (1.519ns logic, 1.823ns route)
                                                       (45.5% logic, 54.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/m_Led_timer_11 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y64.BMUX    Tshcko                0.461   CNC2_22A/m_Led_timer<14>
                                                       CNC2_22A/m_Led_timer_11
    SLICE_X43Y63.B1      net (fanout=2)        0.617   CNC2_22A/m_Led_timer<11>
    SLICE_X43Y63.B       Tilo                  0.259   CNC2_22A/n0090<22>1
                                                       CNC2_22A/n0090<22>2
    SLICE_X40Y65.B4      net (fanout=2)        0.658   CNC2_22A/n0090<22>1
    SLICE_X40Y65.BMUX    Tilo                  0.251   CNC2_22A/m_Led_timer<22>
                                                       CNC2_22A/Mmux_m_Led_Output11
    A13.O                net (fanout=1)        2.868   led_1_OBUF
    A13.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      7.495ns (3.352ns logic, 4.143ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.173ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/m_Led_timer_16 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.461ns (Levels of Logic = 3)
  Clock Path Delay:     3.341ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/m_Led_timer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X43Y65.CLK     net (fanout=723)      1.111   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.341ns (1.519ns logic, 1.822ns route)
                                                       (45.5% logic, 54.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/m_Led_timer_16 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y65.AQ      Tcko                  0.391   CNC2_22A/m_Led_timer<20>
                                                       CNC2_22A/m_Led_timer_16
    SLICE_X41Y64.A1      net (fanout=2)        0.819   CNC2_22A/m_Led_timer<16>
    SLICE_X41Y64.A       Tilo                  0.259   CNC2_22A/n0090<22>2
                                                       CNC2_22A/n0090<22>3
    SLICE_X40Y65.B3      net (fanout=2)        0.492   CNC2_22A/n0090<22>2
    SLICE_X40Y65.BMUX    Tilo                  0.251   CNC2_22A/m_Led_timer<22>
                                                       CNC2_22A/Mmux_m_Led_Output11
    A13.O                net (fanout=1)        2.868   led_1_OBUF
    A13.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      7.461ns (3.282ns logic, 4.179ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (C15.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.448ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.299ns (Levels of Logic = 1)
  Clock Path Delay:     0.549ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X45Y46.CLK     net (fanout=745)      0.560   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.549ns (-1.976ns logic, 2.525ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y46.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    C15.O                net (fanout=1)        1.705   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    C15.PAD              Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.299ns (1.594ns logic, 1.705ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<0> (B16.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.993ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.869ns (Levels of Logic = 2)
  Clock Path Delay:     0.524ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X42Y40.CLK     net (fanout=745)      0.535   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (-1.976ns logic, 2.500ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y40.CQ      Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X48Y51.B5      net (fanout=75)       1.329   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X48Y51.B       Tilo                  0.142   SRI_RTS_0_OBUF
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B16.O                net (fanout=1)        1.768   SRI_RTS_0_OBUF
    B16.PAD              Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.869ns (1.772ns logic, 3.097ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.392ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.215ns (Levels of Logic = 2)
  Clock Path Delay:     0.577ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X52Y52.CLK     net (fanout=745)      0.588   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (-1.976ns logic, 2.553ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y52.AQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X48Y51.B2      net (fanout=56)       0.709   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X48Y51.B       Tilo                  0.142   SRI_RTS_0_OBUF
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B16.O                net (fanout=1)        1.768   SRI_RTS_0_OBUF
    B16.PAD              Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.215ns (1.738ns logic, 2.477ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point spi_clk (B6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.500ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPICLKCtrl_Block1/m_CLK (FF)
  Destination:          spi_clk (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      2.808ns (Levels of Logic = 1)
  Clock Path Delay:     1.717ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPICLKCtrl_Block1/m_CLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.211   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X0Y76.CLK      net (fanout=723)      0.684   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.717ns (0.822ns logic, 0.895ns route)
                                                       (47.9% logic, 52.1% route)

  Minimum Data Path at Fast Process Corner: CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPICLKCtrl_Block1/m_CLK to spi_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y76.AQ       Tcko                  0.200   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPICLKCtrl_Block1/m_CLK
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPICLKCtrl_Block1/m_CLK
    B6.O                 net (fanout=9)        1.212   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPICLKCtrl_Block1/m_CLK
    B6.PAD               Tioop                 1.396   spi_clk
                                                       spi_clk_OBUF
                                                       spi_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.808ns (1.596ns logic, 1.212ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     22.058ns|     23.524ns|            0|            0|    385104865|       642473|
| TS_CLK_80MHz                  |     12.500ns|     11.762ns|      6.849ns|            0|            0|       642457|           16|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      6.849ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      6.728ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      4.264ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      4.206ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock g_clk
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>       |    2.604(R)|      SLOW  |   -0.374(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>       |    4.892(R)|      SLOW  |   -1.803(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iExtIRQInput    |    5.680(R)|      SLOW  |   -2.967(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n         |    3.095(R)|      SLOW  |   -0.670(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n         |    3.088(R)|      SLOW  |   -0.685(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n         |    3.785(R)|      SLOW  |   -1.167(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
rio_RcvDataIn<0>|    2.756(R)|      SLOW  |   -1.084(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_RcvDataIn<1>|    2.924(R)|      SLOW  |   -1.047(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<0>    |    1.951(R)|      SLOW  |   -0.610(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<0>    |    1.619(R)|      SLOW  |   -0.355(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<1>    |    1.376(R)|      SLOW  |   -0.101(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<0>    |    1.401(R)|      SLOW  |   -0.118(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<1>    |    2.185(R)|      SLOW  |   -0.668(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<0>|    2.185(R)|      SLOW  |   -0.668(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<1>|    1.784(R)|      SLOW  |   -0.437(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock g_clk to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>       |         9.274(R)|      SLOW  |         4.392(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>       |        12.503(R)|      SLOW  |         6.974(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>        |         6.679(R)|      SLOW  |         3.448(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>        |         9.960(R)|      SLOW  |         5.456(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int           |        10.767(R)|      SLOW  |         6.058(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1            |        10.957(R)|      SLOW  |         5.463(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_XmtDataOut<0>|         9.089(R)|      SLOW  |         5.062(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_XmtDataOut<1>|         8.272(R)|      SLOW  |         4.589(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
spi_clk          |         8.080(R)|      SLOW  |         4.500(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
spi_cs_n         |         8.174(R)|      SLOW  |         4.542(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
spi_mosi         |         9.121(R)|      SLOW  |         4.919(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<0>       |         9.520(R)|      SLOW  |         5.300(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<0>        |         9.269(R)|      SLOW  |         5.149(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_on           |        14.757(R)|      SLOW  |         6.217(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   22.058|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 5.579; Ideal Clock Offset To Actual Clock -9.610; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    2.604(R)|      SLOW  |   -0.374(R)|      FAST  |   22.396|    0.374|       11.011|
SRI_RX<1>         |    4.892(R)|      SLOW  |   -1.803(R)|      FAST  |   20.108|    1.803|        9.153|
iExtIRQInput      |    5.680(R)|      SLOW  |   -2.967(R)|      FAST  |   19.320|    2.967|        8.177|
lb_cs_n           |    3.095(R)|      SLOW  |   -0.670(R)|      FAST  |   21.905|    0.670|       10.618|
lb_rd_n           |    3.088(R)|      SLOW  |   -0.685(R)|      FAST  |   21.912|    0.685|       10.614|
lb_wr_n           |    3.785(R)|      SLOW  |   -1.167(R)|      FAST  |   21.215|    1.167|       10.024|
rio_RcvDataIn<0>  |    2.756(R)|      SLOW  |   -1.084(R)|      FAST  |   22.244|    1.084|       10.580|
rio_RcvDataIn<1>  |    2.924(R)|      SLOW  |   -1.047(R)|      FAST  |   22.076|    1.047|       10.515|
svo_alarm<0>      |    1.951(R)|      SLOW  |   -0.610(R)|      FAST  |   23.049|    0.610|       11.220|
svo_enc_a<0>      |    1.619(R)|      SLOW  |   -0.355(R)|      SLOW  |   23.381|    0.355|       11.513|
svo_enc_a<1>      |    1.376(R)|      SLOW  |   -0.101(R)|      SLOW  |   23.624|    0.101|       11.762|
svo_enc_b<0>      |    1.401(R)|      SLOW  |   -0.118(R)|      SLOW  |   23.599|    0.118|       11.741|
svo_enc_b<1>      |    2.185(R)|      SLOW  |   -0.668(R)|      FAST  |   22.815|    0.668|       11.074|
svo_enc_index<0>  |    2.185(R)|      SLOW  |   -0.668(R)|      FAST  |   22.815|    0.668|       11.074|
svo_enc_index<1>  |    1.784(R)|      SLOW  |   -0.437(R)|      FAST  |   23.216|    0.437|       11.390|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.680|         -  |      -0.101|         -  |   19.320|    0.101|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 8.078 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |        9.274|      SLOW  |        4.392|      FAST  |         2.595|
SRI_RTS<1>                                     |       12.503|      SLOW  |        6.974|      FAST  |         5.824|
SRI_TX<0>                                      |        6.679|      SLOW  |        3.448|      FAST  |         0.000|
SRI_TX<1>                                      |        9.960|      SLOW  |        5.456|      FAST  |         3.281|
lb_int                                         |       10.767|      SLOW  |        6.058|      FAST  |         4.088|
led_1                                          |       10.957|      SLOW  |        5.463|      FAST  |         4.278|
rio_XmtDataOut<0>                              |        9.089|      SLOW  |        5.062|      FAST  |         2.410|
rio_XmtDataOut<1>                              |        8.272|      SLOW  |        4.589|      FAST  |         1.593|
spi_clk                                        |        8.080|      SLOW  |        4.500|      FAST  |         1.401|
spi_cs_n                                       |        8.174|      SLOW  |        4.542|      FAST  |         1.495|
spi_mosi                                       |        9.121|      SLOW  |        4.919|      FAST  |         2.442|
svo_ccw<0>                                     |        9.520|      SLOW  |        5.300|      FAST  |         2.841|
svo_cw<0>                                      |        9.269|      SLOW  |        5.149|      FAST  |         2.590|
svo_on                                         |       14.757|      SLOW  |        6.217|      FAST  |         8.078|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 385747409 paths, 0 nets, and 37932 connections

Design statistics:
   Minimum period:  22.058ns{1}   (Maximum frequency:  45.335MHz)
   Maximum path delay from/to any node:   6.849ns
   Minimum input required time before clock:   5.680ns
   Minimum output required time after clock:  14.757ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 26 12:48:35 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 240 MB



