$date
	Sun Oct 23 02:56:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#912632
b10001 !
1"
#912634
b10001 &
b10001 %
1$
#912635
0"
#912638
b110100 &
b110100 %
#912642
b11010 &
b11010 %
#912646
b1101 &
b1101 %
#912650
b101000 &
b101000 %
#912654
b10100 &
b10100 %
#912658
b1010 &
b1010 %
#912662
b101 &
b101 %
#912666
b10000 &
b10000 %
#912670
b1000 &
b1000 %
#912674
b100 &
b100 %
#912678
b10 &
b10 %
#912682
b1 &
b1 %
1#
#912686
b0 &
0#
b0 %
0$
#1903498
b1 &
b1 %
1$
b1 !
1"
#1903499
0"
#1903502
1#
#1903506
b0 &
b0 %
0#
0$
#2912636
b1000 !
1"
#2912638
b1000 &
b1000 %
1$
#2912639
0"
#2912642
b100 &
b100 %
#2912646
b10 &
b10 %
#2912650
b1 &
b1 %
1#
#2912654
b0 &
0#
b0 %
0$
#4500012
