# 5-stage-pipeline-CPU
realize 16 MIPS instructions.(add, sub, and, or, srl, slt, lw, sw, beq, j, multu, maddu, mfhi, mflo, nop)
