/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Mon Sep 23 09:55:23 2013
 *                 Full Compile MD5 Checksum fcccce298b546dd6a1f4cbad288478da
 *                   (minus title and desc)  
 *                 MD5 Checksum              211556602e37a33262598b3d5eeba81c
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_VICE2_CABAC_0_0_H__
#define BCHP_VICE2_CABAC_0_0_H__

/***************************************************************************
 *VICE2_CABAC_0_0 - Context Adaptive Binary Arithmetic Coding Registers
 ***************************************************************************/
#define BCHP_VICE2_CABAC_0_0_DEBUG               0x00700000 /* CABAC Debug */
#define BCHP_VICE2_CABAC_0_0_FW_CONTROL          0x00700004 /* CABAC Control */
#define BCHP_VICE2_CABAC_0_0_CMD_BUFF_START_ADDR 0x00700008 /* CMD Buffer Start Address */
#define BCHP_VICE2_CABAC_0_0_CMD_BUFF_END_ADDR   0x0070000c /* CMD Buffer End Address */
#define BCHP_VICE2_CABAC_0_0_CMD_BUFF_RD_ADDR    0x00700010 /* CMD Buffer Read Address */
#define BCHP_VICE2_CABAC_0_0_CMD_BUFF_WR_ADDR    0x00700014 /* CMD Buffer Write Address */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX0_BASE_PTR   0x00700040 /* CDB Buffer 0 Start Address */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX0_END_PTR    0x00700044 /* CDB Buffer 0 End Address */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX0_READ_PTR   0x00700048 /* CDB Buffer 0 Read Address */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX0_WRITE_PTR  0x0070004c /* CDB Buffer 0 Write Address */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX0_VALID_PTR  0x00700050 /* CDB Buffer 0 Valid Address */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX0_BASE_PTR   0x00700054 /* ITB Buffer 0 Start Address */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX0_END_PTR    0x00700058 /* ITB Buffer 0 End Address */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX0_READ_PTR   0x0070005c /* ITB Buffer 0 Read Address */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX0_WRITE_PTR  0x00700060 /* ITB Buffer 0 Write Address */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX0_VALID_PTR  0x00700064 /* ITB Buffer 0 Valid Address */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX1_BASE_PTR   0x00700090 /* CDB Buffer 1 Start Address */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX1_END_PTR    0x00700094 /* CDB Buffer 1 End Address */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX1_READ_PTR   0x00700098 /* CDB Buffer 1 Read Address */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX1_WRITE_PTR  0x0070009c /* CDB Buffer 1 Write Address */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX1_VALID_PTR  0x007000a0 /* CDB Buffer 1 Valid Address */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX1_BASE_PTR   0x007000a4 /* ITB Buffer 1 Start Address */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX1_END_PTR    0x007000a8 /* ITB Buffer 1 End Address */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX1_READ_PTR   0x007000ac /* ITB Buffer 1 Read Address */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX1_WRITE_PTR  0x007000b0 /* ITB Buffer 1 Write Address */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX1_VALID_PTR  0x007000b4 /* ITB Buffer 1 Valid Address */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX2_BASE_PTR   0x007000e0 /* CDB Buffer 2 Start Address */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX2_END_PTR    0x007000e4 /* CDB Buffer 2 End Address */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX2_READ_PTR   0x007000e8 /* CDB Buffer 2 Read Address */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX2_WRITE_PTR  0x007000ec /* CDB Buffer 2 Write Address */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX2_VALID_PTR  0x007000f0 /* CDB Buffer 2 Valid Address */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX2_BASE_PTR   0x007000f4 /* ITB Buffer 2 Start Address */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX2_END_PTR    0x007000f8 /* ITB Buffer 2 End Address */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX2_READ_PTR   0x007000fc /* ITB Buffer 2 Read Address */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX2_WRITE_PTR  0x00700100 /* ITB Buffer 2 Write Address */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX2_VALID_PTR  0x00700104 /* ITB Buffer 2 Valid Address */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX3_BASE_PTR   0x00700130 /* CDB Buffer 3 Start Address */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX3_END_PTR    0x00700134 /* CDB Buffer 3 End Address */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX3_READ_PTR   0x00700138 /* CDB Buffer 3 Read Address */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX3_WRITE_PTR  0x0070013c /* CDB Buffer 3 Write Address */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX3_VALID_PTR  0x00700140 /* CDB Buffer 3 Valid Address */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX3_BASE_PTR   0x00700144 /* ITB Buffer 3 Start Address */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX3_END_PTR    0x00700148 /* ITB Buffer 3 End Address */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX3_READ_PTR   0x0070014c /* ITB Buffer 3 Read Address */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX3_WRITE_PTR  0x00700150 /* ITB Buffer 3 Write Address */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX3_VALID_PTR  0x00700154 /* ITB Buffer 3 Valid Address */
#define BCHP_VICE2_CABAC_0_0_SW_INIT_STR0        0x00700158 /* CABAC Stream 0 sw_init */
#define BCHP_VICE2_CABAC_0_0_SW_INIT_STR1        0x0070015c /* CABAC Stream 1 sw_init */
#define BCHP_VICE2_CABAC_0_0_SW_INIT_STR2        0x00700160 /* CABAC Stream 2 sw_init */
#define BCHP_VICE2_CABAC_0_0_SW_INIT_STR3        0x00700164 /* CABAC Stream 3 sw_init */
#define BCHP_VICE2_CABAC_0_0_CDB0_FULL_WATERMARK 0x00700168 /* CDB0 Fullness watermark */
#define BCHP_VICE2_CABAC_0_0_CDB0_EMPTY_WATERMARK 0x0070016c /* CDB0 Emptiness watermark */
#define BCHP_VICE2_CABAC_0_0_CDB1_FULL_WATERMARK 0x00700170 /* CDB1 Fullness watermark */
#define BCHP_VICE2_CABAC_0_0_CDB1_EMPTY_WATERMARK 0x00700174 /* CDB1 Emptiness watermark */
#define BCHP_VICE2_CABAC_0_0_CDB2_FULL_WATERMARK 0x00700178 /* CDB2 Fullness watermark */
#define BCHP_VICE2_CABAC_0_0_CDB2_EMPTY_WATERMARK 0x0070017c /* CDB2 Emptiness watermark */
#define BCHP_VICE2_CABAC_0_0_CDB3_FULL_WATERMARK 0x00700180 /* CDB3 Fullness watermark */
#define BCHP_VICE2_CABAC_0_0_CDB3_EMPTY_WATERMARK 0x00700184 /* CDB3 Emptiness watermark */
#define BCHP_VICE2_CABAC_0_0_ITB0_FULL_WATERMARK 0x00700188 /* ITB0 Fullness watermark */
#define BCHP_VICE2_CABAC_0_0_ITB0_EMPTY_WATERMARK 0x0070018c /* ITB0 Emptiness watermark */
#define BCHP_VICE2_CABAC_0_0_ITB1_FULL_WATERMARK 0x00700190 /* ITB1 Fullness watermark */
#define BCHP_VICE2_CABAC_0_0_ITB1_EMPTY_WATERMARK 0x00700194 /* ITB1 Emptiness watermark */
#define BCHP_VICE2_CABAC_0_0_ITB2_FULL_WATERMARK 0x00700198 /* ITB2 Fullness watermark */
#define BCHP_VICE2_CABAC_0_0_ITB2_EMPTY_WATERMARK 0x0070019c /* ITB2 Emptiness watermark */
#define BCHP_VICE2_CABAC_0_0_ITB3_FULL_WATERMARK 0x007001a0 /* ITB3 Fullness watermark */
#define BCHP_VICE2_CABAC_0_0_ITB3_EMPTY_WATERMARK 0x007001a4 /* ITB3 Emptiness watermark */
#define BCHP_VICE2_CABAC_0_0_CDB0_CRC_INIT_OPTION 0x007001a8 /* CDB0 CRC initialization option */
#define BCHP_VICE2_CABAC_0_0_CDB0_CRC_INIT_VALUE 0x007001ac /* CDB0 CRC initialization value */
#define BCHP_VICE2_CABAC_0_0_CDB1_CRC_INIT_OPTION 0x007001b0 /* CDB1 CRC initialization option */
#define BCHP_VICE2_CABAC_0_0_CDB1_CRC_INIT_VALUE 0x007001b4 /* CDB1 CRC initialization value */
#define BCHP_VICE2_CABAC_0_0_CDB2_CRC_INIT_OPTION 0x007001b8 /* CDB2 CRC initialization option */
#define BCHP_VICE2_CABAC_0_0_CDB2_CRC_INIT_VALUE 0x007001bc /* CDB2 CRC initialization value */
#define BCHP_VICE2_CABAC_0_0_CDB3_CRC_INIT_OPTION 0x007001c0 /* CDB3 CRC initialization option */
#define BCHP_VICE2_CABAC_0_0_CDB3_CRC_INIT_VALUE 0x007001c4 /* CDB3 CRC initialization value */
#define BCHP_VICE2_CABAC_0_0_CTRL                0x007001c8 /* CABAC Control Register */
#define BCHP_VICE2_CABAC_0_0_SCRATCH             0x007001cc /* CABAC Scratch */
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE   0x007001d0 /* CABAC error status enable */
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_CLEAR    0x007001d4 /* CABAC error status clear */
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS          0x007001d8 /* CABAC error status */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX0_DEPTH      0x00700204 /* CDB Buffer 0 Fullness */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX0_DEPTH      0x00700208 /* ITB Buffer 0 Fullness */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX1_DEPTH      0x00700234 /* CDB Buffer 1 Fullness */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX1_DEPTH      0x00700238 /* ITB Buffer 1 Fullness */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX2_DEPTH      0x00700264 /* CDB Buffer 2 Fullness */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX2_DEPTH      0x00700268 /* ITB Buffer 2 Fullness */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX3_DEPTH      0x00700294 /* CDB Buffer 3 Fullness */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX3_DEPTH      0x00700298 /* ITB Buffer 3 Fullness */
#define BCHP_VICE2_CABAC_0_0_CDB0_CRC_REM_VALUE  0x0070029c /* CDB0 CRC Remainder value */
#define BCHP_VICE2_CABAC_0_0_CDB1_CRC_REM_VALUE  0x007002a0 /* CDB1 CRC Remainder value */
#define BCHP_VICE2_CABAC_0_0_CDB2_CRC_REM_VALUE  0x007002a4 /* CDB2 CRC Remainder value */
#define BCHP_VICE2_CABAC_0_0_CDB3_CRC_REM_VALUE  0x007002a8 /* CDB3 CRC Remainder value */
#define BCHP_VICE2_CABAC_0_0_STATUS              0x007002ac /* CABAC Status */
#define BCHP_VICE2_CABAC_0_0_CMD_ERR_INFO        0x007002b0 /* CABAC command error info */
#define BCHP_VICE2_CABAC_0_0_ENC_ERR_INFO        0x007002b4 /* CABAC encoder error info */
#define BCHP_VICE2_CABAC_0_0_STR0_ACTIVE         0x007002b8 /* CABAC Stream 0 active */
#define BCHP_VICE2_CABAC_0_0_STR1_ACTIVE         0x007002bc /* CABAC Stream 1 active */
#define BCHP_VICE2_CABAC_0_0_STR2_ACTIVE         0x007002c0 /* CABAC Stream 2 active */
#define BCHP_VICE2_CABAC_0_0_STR3_ACTIVE         0x007002c4 /* CABAC Stream 3 active */
#define BCHP_VICE2_CABAC_0_0_DEBUG_0             0x007002c8 /* CABAC Debug 0 register */
#define BCHP_VICE2_CABAC_0_0_DEBUG_1             0x007002cc /* CABAC Debug 1 register */
#define BCHP_VICE2_CABAC_0_0_BIN_CRC_VAL         0x007002d0 /* CABAC BIN data CRC */
#define BCHP_VICE2_CABAC_0_0_BIN_CRC_INFO        0x007002d4 /* CABAC BIN CRC info */
#define BCHP_VICE2_CABAC_0_0_SCB_STATUS          0x007002d8 /* CABAC SCB 0,1 and 2 Client init status */
#define BCHP_VICE2_CABAC_0_0_CABAC_PIC_COUNTER   0x007002dc /* CABAC total picture counter */
#define BCHP_VICE2_CABAC_0_0_CABAC_CURR_CMD_3    0x007002e0 /* CABAC Encoder Current command bits [127:96] */
#define BCHP_VICE2_CABAC_0_0_CABAC_CURR_CMD_2    0x007002e4 /* CABAC Encoder Current command bits [95:64] */
#define BCHP_VICE2_CABAC_0_0_CABAC_CURR_CMD_1    0x007002e8 /* CABAC Encoder Current command bits [63:32] */
#define BCHP_VICE2_CABAC_0_0_CABAC_CURR_CMD_0    0x007002ec /* CABAC Encoder Current command bits [31:0] */

/***************************************************************************
 *DEBUG - CABAC Debug
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: DEBUG :: ENC_STALL_COUNTER [31:16] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_ENC_STALL_COUNTER_MASK          0xffff0000
#define BCHP_VICE2_CABAC_0_0_DEBUG_ENC_STALL_COUNTER_SHIFT         16
#define BCHP_VICE2_CABAC_0_0_DEBUG_ENC_STALL_COUNTER_DEFAULT       0x00001000

/* VICE2_CABAC_0_0 :: DEBUG :: reserved0 [15:03] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_reserved0_MASK                  0x0000fff8
#define BCHP_VICE2_CABAC_0_0_DEBUG_reserved0_SHIFT                 3

/* VICE2_CABAC_0_0 :: DEBUG :: AUTO_SHUTOFF [02:02] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_AUTO_SHUTOFF_MASK               0x00000004
#define BCHP_VICE2_CABAC_0_0_DEBUG_AUTO_SHUTOFF_SHIFT              2
#define BCHP_VICE2_CABAC_0_0_DEBUG_AUTO_SHUTOFF_DEFAULT            0x00000001
#define BCHP_VICE2_CABAC_0_0_DEBUG_AUTO_SHUTOFF_DISABLE            0
#define BCHP_VICE2_CABAC_0_0_DEBUG_AUTO_SHUTOFF_ENABLE             1

/* VICE2_CABAC_0_0 :: DEBUG :: DIS_SG_IF_ERR_DETECT [01:01] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_DIS_SG_IF_ERR_DETECT_MASK       0x00000002
#define BCHP_VICE2_CABAC_0_0_DEBUG_DIS_SG_IF_ERR_DETECT_SHIFT      1
#define BCHP_VICE2_CABAC_0_0_DEBUG_DIS_SG_IF_ERR_DETECT_DEFAULT    0x00000000

/* VICE2_CABAC_0_0 :: DEBUG :: DIS_BIN_CRC [00:00] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_DIS_BIN_CRC_MASK                0x00000001
#define BCHP_VICE2_CABAC_0_0_DEBUG_DIS_BIN_CRC_SHIFT               0
#define BCHP_VICE2_CABAC_0_0_DEBUG_DIS_BIN_CRC_DEFAULT             0x00000000

/***************************************************************************
 *FW_CONTROL - CABAC Control
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: FW_CONTROL :: reserved0 [31:09] */
#define BCHP_VICE2_CABAC_0_0_FW_CONTROL_reserved0_MASK             0xfffffe00
#define BCHP_VICE2_CABAC_0_0_FW_CONTROL_reserved0_SHIFT            9

/* VICE2_CABAC_0_0 :: FW_CONTROL :: DONE_WRITING [08:08] */
#define BCHP_VICE2_CABAC_0_0_FW_CONTROL_DONE_WRITING_MASK          0x00000100
#define BCHP_VICE2_CABAC_0_0_FW_CONTROL_DONE_WRITING_SHIFT         8
#define BCHP_VICE2_CABAC_0_0_FW_CONTROL_DONE_WRITING_DEFAULT       0x00000000
#define BCHP_VICE2_CABAC_0_0_FW_CONTROL_DONE_WRITING_NULL          0
#define BCHP_VICE2_CABAC_0_0_FW_CONTROL_DONE_WRITING_DONE          1

/* VICE2_CABAC_0_0 :: FW_CONTROL :: reserved1 [07:00] */
#define BCHP_VICE2_CABAC_0_0_FW_CONTROL_reserved1_MASK             0x000000ff
#define BCHP_VICE2_CABAC_0_0_FW_CONTROL_reserved1_SHIFT            0

/***************************************************************************
 *CMD_BUFF_START_ADDR - CMD Buffer Start Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CMD_BUFF_START_ADDR :: BUFFER_START_ADDR [31:00] */
#define BCHP_VICE2_CABAC_0_0_CMD_BUFF_START_ADDR_BUFFER_START_ADDR_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_CMD_BUFF_START_ADDR_BUFFER_START_ADDR_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_CMD_BUFF_START_ADDR_BUFFER_START_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CMD_BUFF_END_ADDR - CMD Buffer End Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CMD_BUFF_END_ADDR :: BUFFER_END_ADDR [31:00] */
#define BCHP_VICE2_CABAC_0_0_CMD_BUFF_END_ADDR_BUFFER_END_ADDR_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_CMD_BUFF_END_ADDR_BUFFER_END_ADDR_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_CMD_BUFF_END_ADDR_BUFFER_END_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CMD_BUFF_RD_ADDR - CMD Buffer Read Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CMD_BUFF_RD_ADDR :: BUFFER_ADDR [31:00] */
#define BCHP_VICE2_CABAC_0_0_CMD_BUFF_RD_ADDR_BUFFER_ADDR_MASK     0xffffffff
#define BCHP_VICE2_CABAC_0_0_CMD_BUFF_RD_ADDR_BUFFER_ADDR_SHIFT    0
#define BCHP_VICE2_CABAC_0_0_CMD_BUFF_RD_ADDR_BUFFER_ADDR_DEFAULT  0x00000000

/***************************************************************************
 *CMD_BUFF_WR_ADDR - CMD Buffer Write Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CMD_BUFF_WR_ADDR :: BUFFER_ADDR [31:00] */
#define BCHP_VICE2_CABAC_0_0_CMD_BUFF_WR_ADDR_BUFFER_ADDR_MASK     0xffffffff
#define BCHP_VICE2_CABAC_0_0_CMD_BUFF_WR_ADDR_BUFFER_ADDR_SHIFT    0
#define BCHP_VICE2_CABAC_0_0_CMD_BUFF_WR_ADDR_BUFFER_ADDR_DEFAULT  0x00000000

/***************************************************************************
 *BIN_BUFF0_START_ADDR%i - Context 0's buffer start address
 ***************************************************************************/
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF0_START_ADDRi_ARRAY_BASE      0x00700018
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF0_START_ADDRi_ARRAY_START     0
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF0_START_ADDRi_ARRAY_END       4
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF0_START_ADDRi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *BIN_BUFF0_START_ADDR%i - Context 0's buffer start address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: BIN_BUFF0_START_ADDRi :: BUFFER_START_ADDR [31:00] */
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF0_START_ADDRi_BUFFER_START_ADDR_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF0_START_ADDRi_BUFFER_START_ADDR_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF0_START_ADDRi_BUFFER_START_ADDR_DEFAULT 0x00000000


/***************************************************************************
 *BIN_BUFF0_END_ADDR%i - Context 0's buffer end address
 ***************************************************************************/
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF0_END_ADDRi_ARRAY_BASE        0x0070002c
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF0_END_ADDRi_ARRAY_START       0
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF0_END_ADDRi_ARRAY_END         4
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF0_END_ADDRi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *BIN_BUFF0_END_ADDR%i - Context 0's buffer end address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: BIN_BUFF0_END_ADDRi :: BUFFER_END_ADDR [31:00] */
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF0_END_ADDRi_BUFFER_END_ADDR_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF0_END_ADDRi_BUFFER_END_ADDR_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF0_END_ADDRi_BUFFER_END_ADDR_DEFAULT 0x00000000


/***************************************************************************
 *CDB_CTX0_BASE_PTR - CDB Buffer 0 Start Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB_CTX0_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX0_BASE_PTR_CDB_BASE_PTR_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB_CTX0_BASE_PTR_CDB_BASE_PTR_SHIFT  0
#define BCHP_VICE2_CABAC_0_0_CDB_CTX0_BASE_PTR_CDB_BASE_PTR_DEFAULT 0x00000000

/***************************************************************************
 *CDB_CTX0_END_PTR - CDB Buffer 0 End Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB_CTX0_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX0_END_PTR_CDB_END_PTR_MASK     0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB_CTX0_END_PTR_CDB_END_PTR_SHIFT    0
#define BCHP_VICE2_CABAC_0_0_CDB_CTX0_END_PTR_CDB_END_PTR_DEFAULT  0x00000000

/***************************************************************************
 *CDB_CTX0_READ_PTR - CDB Buffer 0 Read Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB_CTX0_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX0_READ_PTR_CDB_READ_PTR_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB_CTX0_READ_PTR_CDB_READ_PTR_SHIFT  0
#define BCHP_VICE2_CABAC_0_0_CDB_CTX0_READ_PTR_CDB_READ_PTR_DEFAULT 0x00000000

/***************************************************************************
 *CDB_CTX0_WRITE_PTR - CDB Buffer 0 Write Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB_CTX0_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX0_WRITE_PTR_CDB_WRITE_PTR_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB_CTX0_WRITE_PTR_CDB_WRITE_PTR_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_CDB_CTX0_WRITE_PTR_CDB_WRITE_PTR_DEFAULT 0x00000000

/***************************************************************************
 *CDB_CTX0_VALID_PTR - CDB Buffer 0 Valid Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB_CTX0_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX0_VALID_PTR_CDB_VALID_PTR_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB_CTX0_VALID_PTR_CDB_VALID_PTR_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_CDB_CTX0_VALID_PTR_CDB_VALID_PTR_DEFAULT 0x00000000

/***************************************************************************
 *ITB_CTX0_BASE_PTR - ITB Buffer 0 Start Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ITB_CTX0_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX0_BASE_PTR_ITB_BASE_PTR_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_0_ITB_CTX0_BASE_PTR_ITB_BASE_PTR_SHIFT  0
#define BCHP_VICE2_CABAC_0_0_ITB_CTX0_BASE_PTR_ITB_BASE_PTR_DEFAULT 0x00000000

/***************************************************************************
 *ITB_CTX0_END_PTR - ITB Buffer 0 End Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ITB_CTX0_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX0_END_PTR_ITB_END_PTR_MASK     0xffffffff
#define BCHP_VICE2_CABAC_0_0_ITB_CTX0_END_PTR_ITB_END_PTR_SHIFT    0
#define BCHP_VICE2_CABAC_0_0_ITB_CTX0_END_PTR_ITB_END_PTR_DEFAULT  0x00000000

/***************************************************************************
 *ITB_CTX0_READ_PTR - ITB Buffer 0 Read Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ITB_CTX0_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX0_READ_PTR_ITB_READ_PTR_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_0_ITB_CTX0_READ_PTR_ITB_READ_PTR_SHIFT  0
#define BCHP_VICE2_CABAC_0_0_ITB_CTX0_READ_PTR_ITB_READ_PTR_DEFAULT 0x00000000

/***************************************************************************
 *ITB_CTX0_WRITE_PTR - ITB Buffer 0 Write Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ITB_CTX0_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX0_WRITE_PTR_ITB_WRITE_PTR_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_ITB_CTX0_WRITE_PTR_ITB_WRITE_PTR_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_ITB_CTX0_WRITE_PTR_ITB_WRITE_PTR_DEFAULT 0x00000000

/***************************************************************************
 *ITB_CTX0_VALID_PTR - ITB Buffer 0 Valid Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ITB_CTX0_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX0_VALID_PTR_ITB_VALID_PTR_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_ITB_CTX0_VALID_PTR_ITB_VALID_PTR_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_ITB_CTX0_VALID_PTR_ITB_VALID_PTR_DEFAULT 0x00000000

/***************************************************************************
 *BIN_BUFF1_START_ADDR%i - Context 1's buffer start address
 ***************************************************************************/
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF1_START_ADDRi_ARRAY_BASE      0x00700068
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF1_START_ADDRi_ARRAY_START     0
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF1_START_ADDRi_ARRAY_END       4
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF1_START_ADDRi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *BIN_BUFF1_START_ADDR%i - Context 1's buffer start address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: BIN_BUFF1_START_ADDRi :: BUFFER_START_ADDR [31:00] */
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF1_START_ADDRi_BUFFER_START_ADDR_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF1_START_ADDRi_BUFFER_START_ADDR_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF1_START_ADDRi_BUFFER_START_ADDR_DEFAULT 0x00000000


/***************************************************************************
 *BIN_BUFF1_END_ADDR%i - Context 1's buffer end address
 ***************************************************************************/
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF1_END_ADDRi_ARRAY_BASE        0x0070007c
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF1_END_ADDRi_ARRAY_START       0
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF1_END_ADDRi_ARRAY_END         4
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF1_END_ADDRi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *BIN_BUFF1_END_ADDR%i - Context 1's buffer end address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: BIN_BUFF1_END_ADDRi :: BUFFER_END_ADDR [31:00] */
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF1_END_ADDRi_BUFFER_END_ADDR_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF1_END_ADDRi_BUFFER_END_ADDR_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF1_END_ADDRi_BUFFER_END_ADDR_DEFAULT 0x00000000


/***************************************************************************
 *CDB_CTX1_BASE_PTR - CDB Buffer 1 Start Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB_CTX1_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX1_BASE_PTR_CDB_BASE_PTR_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB_CTX1_BASE_PTR_CDB_BASE_PTR_SHIFT  0
#define BCHP_VICE2_CABAC_0_0_CDB_CTX1_BASE_PTR_CDB_BASE_PTR_DEFAULT 0x00000000

/***************************************************************************
 *CDB_CTX1_END_PTR - CDB Buffer 1 End Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB_CTX1_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX1_END_PTR_CDB_END_PTR_MASK     0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB_CTX1_END_PTR_CDB_END_PTR_SHIFT    0
#define BCHP_VICE2_CABAC_0_0_CDB_CTX1_END_PTR_CDB_END_PTR_DEFAULT  0x00000000

/***************************************************************************
 *CDB_CTX1_READ_PTR - CDB Buffer 1 Read Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB_CTX1_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX1_READ_PTR_CDB_READ_PTR_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB_CTX1_READ_PTR_CDB_READ_PTR_SHIFT  0
#define BCHP_VICE2_CABAC_0_0_CDB_CTX1_READ_PTR_CDB_READ_PTR_DEFAULT 0x00000000

/***************************************************************************
 *CDB_CTX1_WRITE_PTR - CDB Buffer 1 Write Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB_CTX1_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX1_WRITE_PTR_CDB_WRITE_PTR_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB_CTX1_WRITE_PTR_CDB_WRITE_PTR_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_CDB_CTX1_WRITE_PTR_CDB_WRITE_PTR_DEFAULT 0x00000000

/***************************************************************************
 *CDB_CTX1_VALID_PTR - CDB Buffer 1 Valid Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB_CTX1_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX1_VALID_PTR_CDB_VALID_PTR_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB_CTX1_VALID_PTR_CDB_VALID_PTR_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_CDB_CTX1_VALID_PTR_CDB_VALID_PTR_DEFAULT 0x00000000

/***************************************************************************
 *ITB_CTX1_BASE_PTR - ITB Buffer 1 Start Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ITB_CTX1_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX1_BASE_PTR_ITB_BASE_PTR_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_0_ITB_CTX1_BASE_PTR_ITB_BASE_PTR_SHIFT  0
#define BCHP_VICE2_CABAC_0_0_ITB_CTX1_BASE_PTR_ITB_BASE_PTR_DEFAULT 0x00000000

/***************************************************************************
 *ITB_CTX1_END_PTR - ITB Buffer 1 End Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ITB_CTX1_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX1_END_PTR_ITB_END_PTR_MASK     0xffffffff
#define BCHP_VICE2_CABAC_0_0_ITB_CTX1_END_PTR_ITB_END_PTR_SHIFT    0
#define BCHP_VICE2_CABAC_0_0_ITB_CTX1_END_PTR_ITB_END_PTR_DEFAULT  0x00000000

/***************************************************************************
 *ITB_CTX1_READ_PTR - ITB Buffer 1 Read Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ITB_CTX1_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX1_READ_PTR_ITB_READ_PTR_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_0_ITB_CTX1_READ_PTR_ITB_READ_PTR_SHIFT  0
#define BCHP_VICE2_CABAC_0_0_ITB_CTX1_READ_PTR_ITB_READ_PTR_DEFAULT 0x00000000

/***************************************************************************
 *ITB_CTX1_WRITE_PTR - ITB Buffer 1 Write Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ITB_CTX1_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX1_WRITE_PTR_ITB_WRITE_PTR_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_ITB_CTX1_WRITE_PTR_ITB_WRITE_PTR_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_ITB_CTX1_WRITE_PTR_ITB_WRITE_PTR_DEFAULT 0x00000000

/***************************************************************************
 *ITB_CTX1_VALID_PTR - ITB Buffer 1 Valid Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ITB_CTX1_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX1_VALID_PTR_ITB_VALID_PTR_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_ITB_CTX1_VALID_PTR_ITB_VALID_PTR_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_ITB_CTX1_VALID_PTR_ITB_VALID_PTR_DEFAULT 0x00000000

/***************************************************************************
 *BIN_BUFF2_START_ADDR%i - Context 2's buffer start address
 ***************************************************************************/
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF2_START_ADDRi_ARRAY_BASE      0x007000b8
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF2_START_ADDRi_ARRAY_START     0
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF2_START_ADDRi_ARRAY_END       4
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF2_START_ADDRi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *BIN_BUFF2_START_ADDR%i - Context 2's buffer start address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: BIN_BUFF2_START_ADDRi :: BUFFER_START_ADDR [31:00] */
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF2_START_ADDRi_BUFFER_START_ADDR_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF2_START_ADDRi_BUFFER_START_ADDR_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF2_START_ADDRi_BUFFER_START_ADDR_DEFAULT 0x00000000


/***************************************************************************
 *BIN_BUFF2_END_ADDR%i - Context 2's buffer end address
 ***************************************************************************/
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF2_END_ADDRi_ARRAY_BASE        0x007000cc
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF2_END_ADDRi_ARRAY_START       0
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF2_END_ADDRi_ARRAY_END         4
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF2_END_ADDRi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *BIN_BUFF2_END_ADDR%i - Context 2's buffer end address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: BIN_BUFF2_END_ADDRi :: BUFFER_END_ADDR [31:00] */
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF2_END_ADDRi_BUFFER_END_ADDR_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF2_END_ADDRi_BUFFER_END_ADDR_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF2_END_ADDRi_BUFFER_END_ADDR_DEFAULT 0x00000000


/***************************************************************************
 *CDB_CTX2_BASE_PTR - CDB Buffer 2 Start Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB_CTX2_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX2_BASE_PTR_CDB_BASE_PTR_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB_CTX2_BASE_PTR_CDB_BASE_PTR_SHIFT  0
#define BCHP_VICE2_CABAC_0_0_CDB_CTX2_BASE_PTR_CDB_BASE_PTR_DEFAULT 0x00000000

/***************************************************************************
 *CDB_CTX2_END_PTR - CDB Buffer 2 End Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB_CTX2_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX2_END_PTR_CDB_END_PTR_MASK     0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB_CTX2_END_PTR_CDB_END_PTR_SHIFT    0
#define BCHP_VICE2_CABAC_0_0_CDB_CTX2_END_PTR_CDB_END_PTR_DEFAULT  0x00000000

/***************************************************************************
 *CDB_CTX2_READ_PTR - CDB Buffer 2 Read Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB_CTX2_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX2_READ_PTR_CDB_READ_PTR_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB_CTX2_READ_PTR_CDB_READ_PTR_SHIFT  0
#define BCHP_VICE2_CABAC_0_0_CDB_CTX2_READ_PTR_CDB_READ_PTR_DEFAULT 0x00000000

/***************************************************************************
 *CDB_CTX2_WRITE_PTR - CDB Buffer 2 Write Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB_CTX2_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX2_WRITE_PTR_CDB_WRITE_PTR_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB_CTX2_WRITE_PTR_CDB_WRITE_PTR_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_CDB_CTX2_WRITE_PTR_CDB_WRITE_PTR_DEFAULT 0x00000000

/***************************************************************************
 *CDB_CTX2_VALID_PTR - CDB Buffer 2 Valid Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB_CTX2_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX2_VALID_PTR_CDB_VALID_PTR_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB_CTX2_VALID_PTR_CDB_VALID_PTR_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_CDB_CTX2_VALID_PTR_CDB_VALID_PTR_DEFAULT 0x00000000

/***************************************************************************
 *ITB_CTX2_BASE_PTR - ITB Buffer 2 Start Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ITB_CTX2_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX2_BASE_PTR_ITB_BASE_PTR_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_0_ITB_CTX2_BASE_PTR_ITB_BASE_PTR_SHIFT  0
#define BCHP_VICE2_CABAC_0_0_ITB_CTX2_BASE_PTR_ITB_BASE_PTR_DEFAULT 0x00000000

/***************************************************************************
 *ITB_CTX2_END_PTR - ITB Buffer 2 End Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ITB_CTX2_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX2_END_PTR_ITB_END_PTR_MASK     0xffffffff
#define BCHP_VICE2_CABAC_0_0_ITB_CTX2_END_PTR_ITB_END_PTR_SHIFT    0
#define BCHP_VICE2_CABAC_0_0_ITB_CTX2_END_PTR_ITB_END_PTR_DEFAULT  0x00000000

/***************************************************************************
 *ITB_CTX2_READ_PTR - ITB Buffer 2 Read Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ITB_CTX2_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX2_READ_PTR_ITB_READ_PTR_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_0_ITB_CTX2_READ_PTR_ITB_READ_PTR_SHIFT  0
#define BCHP_VICE2_CABAC_0_0_ITB_CTX2_READ_PTR_ITB_READ_PTR_DEFAULT 0x00000000

/***************************************************************************
 *ITB_CTX2_WRITE_PTR - ITB Buffer 2 Write Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ITB_CTX2_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX2_WRITE_PTR_ITB_WRITE_PTR_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_ITB_CTX2_WRITE_PTR_ITB_WRITE_PTR_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_ITB_CTX2_WRITE_PTR_ITB_WRITE_PTR_DEFAULT 0x00000000

/***************************************************************************
 *ITB_CTX2_VALID_PTR - ITB Buffer 2 Valid Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ITB_CTX2_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX2_VALID_PTR_ITB_VALID_PTR_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_ITB_CTX2_VALID_PTR_ITB_VALID_PTR_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_ITB_CTX2_VALID_PTR_ITB_VALID_PTR_DEFAULT 0x00000000

/***************************************************************************
 *BIN_BUFF3_START_ADDR%i - Context 3's buffer start address
 ***************************************************************************/
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF3_START_ADDRi_ARRAY_BASE      0x00700108
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF3_START_ADDRi_ARRAY_START     0
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF3_START_ADDRi_ARRAY_END       4
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF3_START_ADDRi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *BIN_BUFF3_START_ADDR%i - Context 3's buffer start address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: BIN_BUFF3_START_ADDRi :: BUFFER_START_ADDR [31:00] */
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF3_START_ADDRi_BUFFER_START_ADDR_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF3_START_ADDRi_BUFFER_START_ADDR_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF3_START_ADDRi_BUFFER_START_ADDR_DEFAULT 0x00000000


/***************************************************************************
 *BIN_BUFF3_END_ADDR%i - Context 3's buffer end address
 ***************************************************************************/
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF3_END_ADDRi_ARRAY_BASE        0x0070011c
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF3_END_ADDRi_ARRAY_START       0
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF3_END_ADDRi_ARRAY_END         4
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF3_END_ADDRi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *BIN_BUFF3_END_ADDR%i - Context 3's buffer end address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: BIN_BUFF3_END_ADDRi :: BUFFER_END_ADDR [31:00] */
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF3_END_ADDRi_BUFFER_END_ADDR_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF3_END_ADDRi_BUFFER_END_ADDR_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF3_END_ADDRi_BUFFER_END_ADDR_DEFAULT 0x00000000


/***************************************************************************
 *CDB_CTX3_BASE_PTR - CDB Buffer 3 Start Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB_CTX3_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX3_BASE_PTR_CDB_BASE_PTR_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB_CTX3_BASE_PTR_CDB_BASE_PTR_SHIFT  0
#define BCHP_VICE2_CABAC_0_0_CDB_CTX3_BASE_PTR_CDB_BASE_PTR_DEFAULT 0x00000000

/***************************************************************************
 *CDB_CTX3_END_PTR - CDB Buffer 3 End Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB_CTX3_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX3_END_PTR_CDB_END_PTR_MASK     0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB_CTX3_END_PTR_CDB_END_PTR_SHIFT    0
#define BCHP_VICE2_CABAC_0_0_CDB_CTX3_END_PTR_CDB_END_PTR_DEFAULT  0x00000000

/***************************************************************************
 *CDB_CTX3_READ_PTR - CDB Buffer 3 Read Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB_CTX3_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX3_READ_PTR_CDB_READ_PTR_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB_CTX3_READ_PTR_CDB_READ_PTR_SHIFT  0
#define BCHP_VICE2_CABAC_0_0_CDB_CTX3_READ_PTR_CDB_READ_PTR_DEFAULT 0x00000000

/***************************************************************************
 *CDB_CTX3_WRITE_PTR - CDB Buffer 3 Write Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB_CTX3_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX3_WRITE_PTR_CDB_WRITE_PTR_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB_CTX3_WRITE_PTR_CDB_WRITE_PTR_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_CDB_CTX3_WRITE_PTR_CDB_WRITE_PTR_DEFAULT 0x00000000

/***************************************************************************
 *CDB_CTX3_VALID_PTR - CDB Buffer 3 Valid Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB_CTX3_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX3_VALID_PTR_CDB_VALID_PTR_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB_CTX3_VALID_PTR_CDB_VALID_PTR_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_CDB_CTX3_VALID_PTR_CDB_VALID_PTR_DEFAULT 0x00000000

/***************************************************************************
 *ITB_CTX3_BASE_PTR - ITB Buffer 3 Start Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ITB_CTX3_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX3_BASE_PTR_ITB_BASE_PTR_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_0_ITB_CTX3_BASE_PTR_ITB_BASE_PTR_SHIFT  0
#define BCHP_VICE2_CABAC_0_0_ITB_CTX3_BASE_PTR_ITB_BASE_PTR_DEFAULT 0x00000000

/***************************************************************************
 *ITB_CTX3_END_PTR - ITB Buffer 3 End Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ITB_CTX3_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX3_END_PTR_ITB_END_PTR_MASK     0xffffffff
#define BCHP_VICE2_CABAC_0_0_ITB_CTX3_END_PTR_ITB_END_PTR_SHIFT    0
#define BCHP_VICE2_CABAC_0_0_ITB_CTX3_END_PTR_ITB_END_PTR_DEFAULT  0x00000000

/***************************************************************************
 *ITB_CTX3_READ_PTR - ITB Buffer 3 Read Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ITB_CTX3_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX3_READ_PTR_ITB_READ_PTR_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_0_ITB_CTX3_READ_PTR_ITB_READ_PTR_SHIFT  0
#define BCHP_VICE2_CABAC_0_0_ITB_CTX3_READ_PTR_ITB_READ_PTR_DEFAULT 0x00000000

/***************************************************************************
 *ITB_CTX3_WRITE_PTR - ITB Buffer 3 Write Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ITB_CTX3_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX3_WRITE_PTR_ITB_WRITE_PTR_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_ITB_CTX3_WRITE_PTR_ITB_WRITE_PTR_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_ITB_CTX3_WRITE_PTR_ITB_WRITE_PTR_DEFAULT 0x00000000

/***************************************************************************
 *ITB_CTX3_VALID_PTR - ITB Buffer 3 Valid Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ITB_CTX3_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX3_VALID_PTR_ITB_VALID_PTR_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_ITB_CTX3_VALID_PTR_ITB_VALID_PTR_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_ITB_CTX3_VALID_PTR_ITB_VALID_PTR_DEFAULT 0x00000000

/***************************************************************************
 *SW_INIT_STR0 - CABAC Stream 0 sw_init
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: SW_INIT_STR0 :: reserved0 [31:01] */
#define BCHP_VICE2_CABAC_0_0_SW_INIT_STR0_reserved0_MASK           0xfffffffe
#define BCHP_VICE2_CABAC_0_0_SW_INIT_STR0_reserved0_SHIFT          1

/* VICE2_CABAC_0_0 :: SW_INIT_STR0 :: CABAC_SW_INIT_STR [00:00] */
#define BCHP_VICE2_CABAC_0_0_SW_INIT_STR0_CABAC_SW_INIT_STR_MASK   0x00000001
#define BCHP_VICE2_CABAC_0_0_SW_INIT_STR0_CABAC_SW_INIT_STR_SHIFT  0
#define BCHP_VICE2_CABAC_0_0_SW_INIT_STR0_CABAC_SW_INIT_STR_DEFAULT 0x00000000

/***************************************************************************
 *SW_INIT_STR1 - CABAC Stream 1 sw_init
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: SW_INIT_STR1 :: reserved0 [31:01] */
#define BCHP_VICE2_CABAC_0_0_SW_INIT_STR1_reserved0_MASK           0xfffffffe
#define BCHP_VICE2_CABAC_0_0_SW_INIT_STR1_reserved0_SHIFT          1

/* VICE2_CABAC_0_0 :: SW_INIT_STR1 :: CABAC_SW_INIT_STR [00:00] */
#define BCHP_VICE2_CABAC_0_0_SW_INIT_STR1_CABAC_SW_INIT_STR_MASK   0x00000001
#define BCHP_VICE2_CABAC_0_0_SW_INIT_STR1_CABAC_SW_INIT_STR_SHIFT  0
#define BCHP_VICE2_CABAC_0_0_SW_INIT_STR1_CABAC_SW_INIT_STR_DEFAULT 0x00000000

/***************************************************************************
 *SW_INIT_STR2 - CABAC Stream 2 sw_init
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: SW_INIT_STR2 :: reserved0 [31:01] */
#define BCHP_VICE2_CABAC_0_0_SW_INIT_STR2_reserved0_MASK           0xfffffffe
#define BCHP_VICE2_CABAC_0_0_SW_INIT_STR2_reserved0_SHIFT          1

/* VICE2_CABAC_0_0 :: SW_INIT_STR2 :: CABAC_SW_INIT_STR [00:00] */
#define BCHP_VICE2_CABAC_0_0_SW_INIT_STR2_CABAC_SW_INIT_STR_MASK   0x00000001
#define BCHP_VICE2_CABAC_0_0_SW_INIT_STR2_CABAC_SW_INIT_STR_SHIFT  0
#define BCHP_VICE2_CABAC_0_0_SW_INIT_STR2_CABAC_SW_INIT_STR_DEFAULT 0x00000000

/***************************************************************************
 *SW_INIT_STR3 - CABAC Stream 3 sw_init
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: SW_INIT_STR3 :: reserved0 [31:01] */
#define BCHP_VICE2_CABAC_0_0_SW_INIT_STR3_reserved0_MASK           0xfffffffe
#define BCHP_VICE2_CABAC_0_0_SW_INIT_STR3_reserved0_SHIFT          1

/* VICE2_CABAC_0_0 :: SW_INIT_STR3 :: CABAC_SW_INIT_STR [00:00] */
#define BCHP_VICE2_CABAC_0_0_SW_INIT_STR3_CABAC_SW_INIT_STR_MASK   0x00000001
#define BCHP_VICE2_CABAC_0_0_SW_INIT_STR3_CABAC_SW_INIT_STR_SHIFT  0
#define BCHP_VICE2_CABAC_0_0_SW_INIT_STR3_CABAC_SW_INIT_STR_DEFAULT 0x00000000

/***************************************************************************
 *CDB0_FULL_WATERMARK - CDB0 Fullness watermark
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB0_FULL_WATERMARK :: FULL_WATERMARK [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB0_FULL_WATERMARK_FULL_WATERMARK_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB0_FULL_WATERMARK_FULL_WATERMARK_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_CDB0_FULL_WATERMARK_FULL_WATERMARK_DEFAULT 0x00000000

/***************************************************************************
 *CDB0_EMPTY_WATERMARK - CDB0 Emptiness watermark
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB0_EMPTY_WATERMARK :: EMPTY_WATERMARK [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB0_EMPTY_WATERMARK_EMPTY_WATERMARK_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB0_EMPTY_WATERMARK_EMPTY_WATERMARK_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_CDB0_EMPTY_WATERMARK_EMPTY_WATERMARK_DEFAULT 0x00000000

/***************************************************************************
 *CDB1_FULL_WATERMARK - CDB1 Fullness watermark
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB1_FULL_WATERMARK :: FULL_WATERMARK [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB1_FULL_WATERMARK_FULL_WATERMARK_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB1_FULL_WATERMARK_FULL_WATERMARK_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_CDB1_FULL_WATERMARK_FULL_WATERMARK_DEFAULT 0x00000000

/***************************************************************************
 *CDB1_EMPTY_WATERMARK - CDB1 Emptiness watermark
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB1_EMPTY_WATERMARK :: EMPTY_WATERMARK [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB1_EMPTY_WATERMARK_EMPTY_WATERMARK_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB1_EMPTY_WATERMARK_EMPTY_WATERMARK_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_CDB1_EMPTY_WATERMARK_EMPTY_WATERMARK_DEFAULT 0x00000000

/***************************************************************************
 *CDB2_FULL_WATERMARK - CDB2 Fullness watermark
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB2_FULL_WATERMARK :: FULL_WATERMARK [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB2_FULL_WATERMARK_FULL_WATERMARK_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB2_FULL_WATERMARK_FULL_WATERMARK_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_CDB2_FULL_WATERMARK_FULL_WATERMARK_DEFAULT 0x00000000

/***************************************************************************
 *CDB2_EMPTY_WATERMARK - CDB2 Emptiness watermark
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB2_EMPTY_WATERMARK :: EMPTY_WATERMARK [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB2_EMPTY_WATERMARK_EMPTY_WATERMARK_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB2_EMPTY_WATERMARK_EMPTY_WATERMARK_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_CDB2_EMPTY_WATERMARK_EMPTY_WATERMARK_DEFAULT 0x00000000

/***************************************************************************
 *CDB3_FULL_WATERMARK - CDB3 Fullness watermark
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB3_FULL_WATERMARK :: FULL_WATERMARK [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB3_FULL_WATERMARK_FULL_WATERMARK_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB3_FULL_WATERMARK_FULL_WATERMARK_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_CDB3_FULL_WATERMARK_FULL_WATERMARK_DEFAULT 0x00000000

/***************************************************************************
 *CDB3_EMPTY_WATERMARK - CDB3 Emptiness watermark
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB3_EMPTY_WATERMARK :: EMPTY_WATERMARK [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB3_EMPTY_WATERMARK_EMPTY_WATERMARK_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB3_EMPTY_WATERMARK_EMPTY_WATERMARK_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_CDB3_EMPTY_WATERMARK_EMPTY_WATERMARK_DEFAULT 0x00000000

/***************************************************************************
 *ITB0_FULL_WATERMARK - ITB0 Fullness watermark
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ITB0_FULL_WATERMARK :: FULL_WATERMARK [31:00] */
#define BCHP_VICE2_CABAC_0_0_ITB0_FULL_WATERMARK_FULL_WATERMARK_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_ITB0_FULL_WATERMARK_FULL_WATERMARK_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_ITB0_FULL_WATERMARK_FULL_WATERMARK_DEFAULT 0x00000000

/***************************************************************************
 *ITB0_EMPTY_WATERMARK - ITB0 Emptiness watermark
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ITB0_EMPTY_WATERMARK :: EMPTY_WATERMARK [31:00] */
#define BCHP_VICE2_CABAC_0_0_ITB0_EMPTY_WATERMARK_EMPTY_WATERMARK_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_ITB0_EMPTY_WATERMARK_EMPTY_WATERMARK_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_ITB0_EMPTY_WATERMARK_EMPTY_WATERMARK_DEFAULT 0x00000000

/***************************************************************************
 *ITB1_FULL_WATERMARK - ITB1 Fullness watermark
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ITB1_FULL_WATERMARK :: FULL_WATERMARK [31:00] */
#define BCHP_VICE2_CABAC_0_0_ITB1_FULL_WATERMARK_FULL_WATERMARK_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_ITB1_FULL_WATERMARK_FULL_WATERMARK_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_ITB1_FULL_WATERMARK_FULL_WATERMARK_DEFAULT 0x00000000

/***************************************************************************
 *ITB1_EMPTY_WATERMARK - ITB1 Emptiness watermark
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ITB1_EMPTY_WATERMARK :: EMPTY_WATERMARK [31:00] */
#define BCHP_VICE2_CABAC_0_0_ITB1_EMPTY_WATERMARK_EMPTY_WATERMARK_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_ITB1_EMPTY_WATERMARK_EMPTY_WATERMARK_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_ITB1_EMPTY_WATERMARK_EMPTY_WATERMARK_DEFAULT 0x00000000

/***************************************************************************
 *ITB2_FULL_WATERMARK - ITB2 Fullness watermark
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ITB2_FULL_WATERMARK :: FULL_WATERMARK [31:00] */
#define BCHP_VICE2_CABAC_0_0_ITB2_FULL_WATERMARK_FULL_WATERMARK_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_ITB2_FULL_WATERMARK_FULL_WATERMARK_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_ITB2_FULL_WATERMARK_FULL_WATERMARK_DEFAULT 0x00000000

/***************************************************************************
 *ITB2_EMPTY_WATERMARK - ITB2 Emptiness watermark
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ITB2_EMPTY_WATERMARK :: EMPTY_WATERMARK [31:00] */
#define BCHP_VICE2_CABAC_0_0_ITB2_EMPTY_WATERMARK_EMPTY_WATERMARK_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_ITB2_EMPTY_WATERMARK_EMPTY_WATERMARK_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_ITB2_EMPTY_WATERMARK_EMPTY_WATERMARK_DEFAULT 0x00000000

/***************************************************************************
 *ITB3_FULL_WATERMARK - ITB3 Fullness watermark
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ITB3_FULL_WATERMARK :: FULL_WATERMARK [31:00] */
#define BCHP_VICE2_CABAC_0_0_ITB3_FULL_WATERMARK_FULL_WATERMARK_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_ITB3_FULL_WATERMARK_FULL_WATERMARK_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_ITB3_FULL_WATERMARK_FULL_WATERMARK_DEFAULT 0x00000000

/***************************************************************************
 *ITB3_EMPTY_WATERMARK - ITB3 Emptiness watermark
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ITB3_EMPTY_WATERMARK :: EMPTY_WATERMARK [31:00] */
#define BCHP_VICE2_CABAC_0_0_ITB3_EMPTY_WATERMARK_EMPTY_WATERMARK_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_ITB3_EMPTY_WATERMARK_EMPTY_WATERMARK_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_ITB3_EMPTY_WATERMARK_EMPTY_WATERMARK_DEFAULT 0x00000000

/***************************************************************************
 *CDB0_CRC_INIT_OPTION - CDB0 CRC initialization option
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB0_CRC_INIT_OPTION :: reserved0 [31:01] */
#define BCHP_VICE2_CABAC_0_0_CDB0_CRC_INIT_OPTION_reserved0_MASK   0xfffffffe
#define BCHP_VICE2_CABAC_0_0_CDB0_CRC_INIT_OPTION_reserved0_SHIFT  1

/* VICE2_CABAC_0_0 :: CDB0_CRC_INIT_OPTION :: INIT_STR_OPTION [00:00] */
#define BCHP_VICE2_CABAC_0_0_CDB0_CRC_INIT_OPTION_INIT_STR_OPTION_MASK 0x00000001
#define BCHP_VICE2_CABAC_0_0_CDB0_CRC_INIT_OPTION_INIT_STR_OPTION_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_CDB0_CRC_INIT_OPTION_INIT_STR_OPTION_DEFAULT 0x00000000

/***************************************************************************
 *CDB0_CRC_INIT_VALUE - CDB0 CRC initialization value
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB0_CRC_INIT_VALUE :: INIT_STR_VALUE [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB0_CRC_INIT_VALUE_INIT_STR_VALUE_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB0_CRC_INIT_VALUE_INIT_STR_VALUE_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_CDB0_CRC_INIT_VALUE_INIT_STR_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *CDB1_CRC_INIT_OPTION - CDB1 CRC initialization option
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB1_CRC_INIT_OPTION :: reserved0 [31:01] */
#define BCHP_VICE2_CABAC_0_0_CDB1_CRC_INIT_OPTION_reserved0_MASK   0xfffffffe
#define BCHP_VICE2_CABAC_0_0_CDB1_CRC_INIT_OPTION_reserved0_SHIFT  1

/* VICE2_CABAC_0_0 :: CDB1_CRC_INIT_OPTION :: INIT_STR_OPTION [00:00] */
#define BCHP_VICE2_CABAC_0_0_CDB1_CRC_INIT_OPTION_INIT_STR_OPTION_MASK 0x00000001
#define BCHP_VICE2_CABAC_0_0_CDB1_CRC_INIT_OPTION_INIT_STR_OPTION_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_CDB1_CRC_INIT_OPTION_INIT_STR_OPTION_DEFAULT 0x00000000

/***************************************************************************
 *CDB1_CRC_INIT_VALUE - CDB1 CRC initialization value
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB1_CRC_INIT_VALUE :: INIT_STR_VALUE [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB1_CRC_INIT_VALUE_INIT_STR_VALUE_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB1_CRC_INIT_VALUE_INIT_STR_VALUE_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_CDB1_CRC_INIT_VALUE_INIT_STR_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *CDB2_CRC_INIT_OPTION - CDB2 CRC initialization option
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB2_CRC_INIT_OPTION :: reserved0 [31:01] */
#define BCHP_VICE2_CABAC_0_0_CDB2_CRC_INIT_OPTION_reserved0_MASK   0xfffffffe
#define BCHP_VICE2_CABAC_0_0_CDB2_CRC_INIT_OPTION_reserved0_SHIFT  1

/* VICE2_CABAC_0_0 :: CDB2_CRC_INIT_OPTION :: INIT_STR_OPTION [00:00] */
#define BCHP_VICE2_CABAC_0_0_CDB2_CRC_INIT_OPTION_INIT_STR_OPTION_MASK 0x00000001
#define BCHP_VICE2_CABAC_0_0_CDB2_CRC_INIT_OPTION_INIT_STR_OPTION_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_CDB2_CRC_INIT_OPTION_INIT_STR_OPTION_DEFAULT 0x00000000

/***************************************************************************
 *CDB2_CRC_INIT_VALUE - CDB2 CRC initialization value
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB2_CRC_INIT_VALUE :: INIT_STR_VALUE [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB2_CRC_INIT_VALUE_INIT_STR_VALUE_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB2_CRC_INIT_VALUE_INIT_STR_VALUE_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_CDB2_CRC_INIT_VALUE_INIT_STR_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *CDB3_CRC_INIT_OPTION - CDB3 CRC initialization option
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB3_CRC_INIT_OPTION :: reserved0 [31:01] */
#define BCHP_VICE2_CABAC_0_0_CDB3_CRC_INIT_OPTION_reserved0_MASK   0xfffffffe
#define BCHP_VICE2_CABAC_0_0_CDB3_CRC_INIT_OPTION_reserved0_SHIFT  1

/* VICE2_CABAC_0_0 :: CDB3_CRC_INIT_OPTION :: INIT_STR_OPTION [00:00] */
#define BCHP_VICE2_CABAC_0_0_CDB3_CRC_INIT_OPTION_INIT_STR_OPTION_MASK 0x00000001
#define BCHP_VICE2_CABAC_0_0_CDB3_CRC_INIT_OPTION_INIT_STR_OPTION_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_CDB3_CRC_INIT_OPTION_INIT_STR_OPTION_DEFAULT 0x00000000

/***************************************************************************
 *CDB3_CRC_INIT_VALUE - CDB3 CRC initialization value
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB3_CRC_INIT_VALUE :: INIT_STR_VALUE [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB3_CRC_INIT_VALUE_INIT_STR_VALUE_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB3_CRC_INIT_VALUE_INIT_STR_VALUE_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_CDB3_CRC_INIT_VALUE_INIT_STR_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *CTRL - CABAC Control Register
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CTRL :: reserved0 [31:02] */
#define BCHP_VICE2_CABAC_0_0_CTRL_reserved0_MASK                   0xfffffffc
#define BCHP_VICE2_CABAC_0_0_CTRL_reserved0_SHIFT                  2

/* VICE2_CABAC_0_0 :: CTRL :: ETS_VALID [01:01] */
#define BCHP_VICE2_CABAC_0_0_CTRL_ETS_VALID_MASK                   0x00000002
#define BCHP_VICE2_CABAC_0_0_CTRL_ETS_VALID_SHIFT                  1
#define BCHP_VICE2_CABAC_0_0_CTRL_ETS_VALID_DEFAULT                0x00000000

/* VICE2_CABAC_0_0 :: CTRL :: ENDIANNESS [00:00] */
#define BCHP_VICE2_CABAC_0_0_CTRL_ENDIANNESS_MASK                  0x00000001
#define BCHP_VICE2_CABAC_0_0_CTRL_ENDIANNESS_SHIFT                 0
#define BCHP_VICE2_CABAC_0_0_CTRL_ENDIANNESS_DEFAULT               0x00000000

/***************************************************************************
 *SCRATCH - CABAC Scratch
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: SCRATCH :: ECO [31:00] */
#define BCHP_VICE2_CABAC_0_0_SCRATCH_ECO_MASK                      0xffffffff
#define BCHP_VICE2_CABAC_0_0_SCRATCH_ECO_SHIFT                     0
#define BCHP_VICE2_CABAC_0_0_SCRATCH_ECO_DEFAULT                   0x00000000

/***************************************************************************
 *ERR_STATUS_ENABLE - CABAC error status enable
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ERR_STATUS_ENABLE :: reserved0 [31:07] */
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_reserved0_MASK      0xffffff80
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_reserved0_SHIFT     7

/* VICE2_CABAC_0_0 :: ERR_STATUS_ENABLE :: BIN_CRC_ERR [06:06] */
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_BIN_CRC_ERR_MASK    0x00000040
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_BIN_CRC_ERR_SHIFT   6
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_BIN_CRC_ERR_DEFAULT 0x00000001
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_BIN_CRC_ERR_DISABLE 0
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_BIN_CRC_ERR_ENABLE  1

/* VICE2_CABAC_0_0 :: ERR_STATUS_ENABLE :: INCOMP_CMD_ERR [05:05] */
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_INCOMP_CMD_ERR_MASK 0x00000020
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_INCOMP_CMD_ERR_SHIFT 5
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_INCOMP_CMD_ERR_DEFAULT 0x00000001
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_INCOMP_CMD_ERR_DISABLE 0
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_INCOMP_CMD_ERR_ENABLE 1

/* VICE2_CABAC_0_0 :: ERR_STATUS_ENABLE :: DTYPE_ERR [04:04] */
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_DTYPE_ERR_MASK      0x00000010
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_DTYPE_ERR_SHIFT     4
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_DTYPE_ERR_DEFAULT   0x00000001
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_DTYPE_ERR_DISABLE   0
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_DTYPE_ERR_ENABLE    1

/* VICE2_CABAC_0_0 :: ERR_STATUS_ENABLE :: REPEATED_PIC_ERR [03:03] */
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_REPEATED_PIC_ERR_MASK 0x00000008
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_REPEATED_PIC_ERR_SHIFT 3
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_REPEATED_PIC_ERR_DEFAULT 0x00000001
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_REPEATED_PIC_ERR_DISABLE 0
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_REPEATED_PIC_ERR_ENABLE 1

/* VICE2_CABAC_0_0 :: ERR_STATUS_ENABLE :: MORE_BITS_ERR [02:02] */
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_MORE_BITS_ERR_MASK  0x00000004
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_MORE_BITS_ERR_SHIFT 2
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_MORE_BITS_ERR_DEFAULT 0x00000001
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_MORE_BITS_ERR_DISABLE 0
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_MORE_BITS_ERR_ENABLE 1

/* VICE2_CABAC_0_0 :: ERR_STATUS_ENABLE :: LESS_BITS_ERR [01:01] */
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_LESS_BITS_ERR_MASK  0x00000002
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_LESS_BITS_ERR_SHIFT 1
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_LESS_BITS_ERR_DEFAULT 0x00000001
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_LESS_BITS_ERR_DISABLE 0
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_LESS_BITS_ERR_ENABLE 1

/* VICE2_CABAC_0_0 :: ERR_STATUS_ENABLE :: ENC_STALL_ERR [00:00] */
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_ENC_STALL_ERR_MASK  0x00000001
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_ENC_STALL_ERR_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_ENC_STALL_ERR_DEFAULT 0x00000001
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_ENC_STALL_ERR_DISABLE 0
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENABLE_ENC_STALL_ERR_ENABLE 1

/***************************************************************************
 *ERR_STATUS_CLEAR - CABAC error status clear
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ERR_STATUS_CLEAR :: reserved0 [31:07] */
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_CLEAR_reserved0_MASK       0xffffff80
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_CLEAR_reserved0_SHIFT      7

/* VICE2_CABAC_0_0 :: ERR_STATUS_CLEAR :: BIN_CRC_ERR_CLR [06:06] */
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_CLEAR_BIN_CRC_ERR_CLR_MASK 0x00000040
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_CLEAR_BIN_CRC_ERR_CLR_SHIFT 6
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_CLEAR_BIN_CRC_ERR_CLR_DEFAULT 0x00000000

/* VICE2_CABAC_0_0 :: ERR_STATUS_CLEAR :: INCOMP_CMD_ERR_CLR [05:05] */
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_CLEAR_INCOMP_CMD_ERR_CLR_MASK 0x00000020
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_CLEAR_INCOMP_CMD_ERR_CLR_SHIFT 5
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_CLEAR_INCOMP_CMD_ERR_CLR_DEFAULT 0x00000000

/* VICE2_CABAC_0_0 :: ERR_STATUS_CLEAR :: DTYPE_ERR_CLR [04:04] */
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_CLEAR_DTYPE_ERR_CLR_MASK   0x00000010
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_CLEAR_DTYPE_ERR_CLR_SHIFT  4
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_CLEAR_DTYPE_ERR_CLR_DEFAULT 0x00000000

/* VICE2_CABAC_0_0 :: ERR_STATUS_CLEAR :: REPEATED_PIC_ERR_CLR [03:03] */
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_CLEAR_REPEATED_PIC_ERR_CLR_MASK 0x00000008
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_CLEAR_REPEATED_PIC_ERR_CLR_SHIFT 3
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_CLEAR_REPEATED_PIC_ERR_CLR_DEFAULT 0x00000000

/* VICE2_CABAC_0_0 :: ERR_STATUS_CLEAR :: MORE_BITS_ERR_CLR [02:02] */
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_CLEAR_MORE_BITS_ERR_CLR_MASK 0x00000004
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_CLEAR_MORE_BITS_ERR_CLR_SHIFT 2
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_CLEAR_MORE_BITS_ERR_CLR_DEFAULT 0x00000000

/* VICE2_CABAC_0_0 :: ERR_STATUS_CLEAR :: LESS_BITS_ERR_CLR [01:01] */
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_CLEAR_LESS_BITS_ERR_CLR_MASK 0x00000002
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_CLEAR_LESS_BITS_ERR_CLR_SHIFT 1
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_CLEAR_LESS_BITS_ERR_CLR_DEFAULT 0x00000000

/* VICE2_CABAC_0_0 :: ERR_STATUS_CLEAR :: ENC_STALL_ERR_CLR [00:00] */
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_CLEAR_ENC_STALL_ERR_CLR_MASK 0x00000001
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_CLEAR_ENC_STALL_ERR_CLR_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_CLEAR_ENC_STALL_ERR_CLR_DEFAULT 0x00000000

/***************************************************************************
 *ERR_STATUS - CABAC error status
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ERR_STATUS :: reserved0 [31:07] */
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_reserved0_MASK             0xffffff80
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_reserved0_SHIFT            7

/* VICE2_CABAC_0_0 :: ERR_STATUS :: BIN_CRC_ERR [06:06] */
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_BIN_CRC_ERR_MASK           0x00000040
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_BIN_CRC_ERR_SHIFT          6
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_BIN_CRC_ERR_DEFAULT        0x00000000

/* VICE2_CABAC_0_0 :: ERR_STATUS :: INCOMP_CMD_ERR [05:05] */
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_INCOMP_CMD_ERR_MASK        0x00000020
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_INCOMP_CMD_ERR_SHIFT       5
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_INCOMP_CMD_ERR_DEFAULT     0x00000000

/* VICE2_CABAC_0_0 :: ERR_STATUS :: DTYPE_ERR [04:04] */
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_DTYPE_ERR_MASK             0x00000010
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_DTYPE_ERR_SHIFT            4
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_DTYPE_ERR_DEFAULT          0x00000000

/* VICE2_CABAC_0_0 :: ERR_STATUS :: REPEATED_PIC_ERR [03:03] */
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_REPEATED_PIC_ERR_MASK      0x00000008
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_REPEATED_PIC_ERR_SHIFT     3
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_REPEATED_PIC_ERR_DEFAULT   0x00000000

/* VICE2_CABAC_0_0 :: ERR_STATUS :: MORE_BITS_ERR [02:02] */
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_MORE_BITS_ERR_MASK         0x00000004
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_MORE_BITS_ERR_SHIFT        2
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_MORE_BITS_ERR_DEFAULT      0x00000000

/* VICE2_CABAC_0_0 :: ERR_STATUS :: LESS_BITS_ERR [01:01] */
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_LESS_BITS_ERR_MASK         0x00000002
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_LESS_BITS_ERR_SHIFT        1
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_LESS_BITS_ERR_DEFAULT      0x00000000

/* VICE2_CABAC_0_0 :: ERR_STATUS :: ENC_STALL_ERR [00:00] */
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENC_STALL_ERR_MASK         0x00000001
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENC_STALL_ERR_SHIFT        0
#define BCHP_VICE2_CABAC_0_0_ERR_STATUS_ENC_STALL_ERR_DEFAULT      0x00000000

/***************************************************************************
 *BIN_BUFF0_RD_ADDR%i - Context 0's buffer read address
 ***************************************************************************/
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF0_RD_ADDRi_ARRAY_BASE         0x007001dc
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF0_RD_ADDRi_ARRAY_START        0
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF0_RD_ADDRi_ARRAY_END          4
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF0_RD_ADDRi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *BIN_BUFF0_RD_ADDR%i - Context 0's buffer read address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: BIN_BUFF0_RD_ADDRi :: BUFFER_ADDR [31:00] */
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF0_RD_ADDRi_BUFFER_ADDR_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF0_RD_ADDRi_BUFFER_ADDR_SHIFT  0
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF0_RD_ADDRi_BUFFER_ADDR_DEFAULT 0x00000000


/***************************************************************************
 *BIN_BUFF0_WR_ADDR%i - Context 0's buffer write address
 ***************************************************************************/
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF0_WR_ADDRi_ARRAY_BASE         0x007001f0
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF0_WR_ADDRi_ARRAY_START        0
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF0_WR_ADDRi_ARRAY_END          4
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF0_WR_ADDRi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *BIN_BUFF0_WR_ADDR%i - Context 0's buffer write address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: BIN_BUFF0_WR_ADDRi :: BUFFER_ADDR [31:00] */
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF0_WR_ADDRi_BUFFER_ADDR_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF0_WR_ADDRi_BUFFER_ADDR_SHIFT  0
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF0_WR_ADDRi_BUFFER_ADDR_DEFAULT 0x00000000


/***************************************************************************
 *CDB_CTX0_DEPTH - CDB Buffer 0 Fullness
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB_CTX0_DEPTH :: CDB_DEPTH [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX0_DEPTH_CDB_DEPTH_MASK         0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB_CTX0_DEPTH_CDB_DEPTH_SHIFT        0
#define BCHP_VICE2_CABAC_0_0_CDB_CTX0_DEPTH_CDB_DEPTH_DEFAULT      0x00000000

/***************************************************************************
 *ITB_CTX0_DEPTH - ITB Buffer 0 Fullness
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ITB_CTX0_DEPTH :: ITB_DEPTH [31:00] */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX0_DEPTH_ITB_DEPTH_MASK         0xffffffff
#define BCHP_VICE2_CABAC_0_0_ITB_CTX0_DEPTH_ITB_DEPTH_SHIFT        0
#define BCHP_VICE2_CABAC_0_0_ITB_CTX0_DEPTH_ITB_DEPTH_DEFAULT      0x00000000

/***************************************************************************
 *BIN_BUFF1_RD_ADDR%i - Context 1's buffer Read Address
 ***************************************************************************/
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF1_RD_ADDRi_ARRAY_BASE         0x0070020c
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF1_RD_ADDRi_ARRAY_START        0
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF1_RD_ADDRi_ARRAY_END          4
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF1_RD_ADDRi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *BIN_BUFF1_RD_ADDR%i - Context 1's buffer Read Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: BIN_BUFF1_RD_ADDRi :: BUFFER_ADDR [31:00] */
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF1_RD_ADDRi_BUFFER_ADDR_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF1_RD_ADDRi_BUFFER_ADDR_SHIFT  0
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF1_RD_ADDRi_BUFFER_ADDR_DEFAULT 0x00000000


/***************************************************************************
 *BIN_BUFF1_WR_ADDR%i - Context 1's buffer Write Address
 ***************************************************************************/
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF1_WR_ADDRi_ARRAY_BASE         0x00700220
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF1_WR_ADDRi_ARRAY_START        0
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF1_WR_ADDRi_ARRAY_END          4
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF1_WR_ADDRi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *BIN_BUFF1_WR_ADDR%i - Context 1's buffer Write Address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: BIN_BUFF1_WR_ADDRi :: BUFFER_ADDR [31:00] */
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF1_WR_ADDRi_BUFFER_ADDR_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF1_WR_ADDRi_BUFFER_ADDR_SHIFT  0
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF1_WR_ADDRi_BUFFER_ADDR_DEFAULT 0x00000000


/***************************************************************************
 *CDB_CTX1_DEPTH - CDB Buffer 1 Fullness
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB_CTX1_DEPTH :: CDB_DEPTH [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX1_DEPTH_CDB_DEPTH_MASK         0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB_CTX1_DEPTH_CDB_DEPTH_SHIFT        0
#define BCHP_VICE2_CABAC_0_0_CDB_CTX1_DEPTH_CDB_DEPTH_DEFAULT      0x00000000

/***************************************************************************
 *ITB_CTX1_DEPTH - ITB Buffer 1 Fullness
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ITB_CTX1_DEPTH :: ITB_DEPTH [31:00] */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX1_DEPTH_ITB_DEPTH_MASK         0xffffffff
#define BCHP_VICE2_CABAC_0_0_ITB_CTX1_DEPTH_ITB_DEPTH_SHIFT        0
#define BCHP_VICE2_CABAC_0_0_ITB_CTX1_DEPTH_ITB_DEPTH_DEFAULT      0x00000000

/***************************************************************************
 *BIN_BUFF2_RD_ADDR%i - Context 2's buffer read address
 ***************************************************************************/
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF2_RD_ADDRi_ARRAY_BASE         0x0070023c
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF2_RD_ADDRi_ARRAY_START        0
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF2_RD_ADDRi_ARRAY_END          4
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF2_RD_ADDRi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *BIN_BUFF2_RD_ADDR%i - Context 2's buffer read address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: BIN_BUFF2_RD_ADDRi :: BUFFER_ADDR [31:00] */
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF2_RD_ADDRi_BUFFER_ADDR_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF2_RD_ADDRi_BUFFER_ADDR_SHIFT  0
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF2_RD_ADDRi_BUFFER_ADDR_DEFAULT 0x00000000


/***************************************************************************
 *BIN_BUFF2_WR_ADDR%i - Context 2's buffer write address
 ***************************************************************************/
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF2_WR_ADDRi_ARRAY_BASE         0x00700250
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF2_WR_ADDRi_ARRAY_START        0
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF2_WR_ADDRi_ARRAY_END          4
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF2_WR_ADDRi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *BIN_BUFF2_WR_ADDR%i - Context 2's buffer write address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: BIN_BUFF2_WR_ADDRi :: BUFFER_ADDR [31:00] */
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF2_WR_ADDRi_BUFFER_ADDR_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF2_WR_ADDRi_BUFFER_ADDR_SHIFT  0
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF2_WR_ADDRi_BUFFER_ADDR_DEFAULT 0x00000000


/***************************************************************************
 *CDB_CTX2_DEPTH - CDB Buffer 2 Fullness
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB_CTX2_DEPTH :: CDB_DEPTH [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX2_DEPTH_CDB_DEPTH_MASK         0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB_CTX2_DEPTH_CDB_DEPTH_SHIFT        0
#define BCHP_VICE2_CABAC_0_0_CDB_CTX2_DEPTH_CDB_DEPTH_DEFAULT      0x00000000

/***************************************************************************
 *ITB_CTX2_DEPTH - ITB Buffer 2 Fullness
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ITB_CTX2_DEPTH :: ITB_DEPTH [31:00] */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX2_DEPTH_ITB_DEPTH_MASK         0xffffffff
#define BCHP_VICE2_CABAC_0_0_ITB_CTX2_DEPTH_ITB_DEPTH_SHIFT        0
#define BCHP_VICE2_CABAC_0_0_ITB_CTX2_DEPTH_ITB_DEPTH_DEFAULT      0x00000000

/***************************************************************************
 *BIN_BUFF3_RD_ADDR%i - Context 3's buffer read address
 ***************************************************************************/
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF3_RD_ADDRi_ARRAY_BASE         0x0070026c
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF3_RD_ADDRi_ARRAY_START        0
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF3_RD_ADDRi_ARRAY_END          4
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF3_RD_ADDRi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *BIN_BUFF3_RD_ADDR%i - Context 3's buffer read address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: BIN_BUFF3_RD_ADDRi :: BUFFER_ADDR [31:00] */
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF3_RD_ADDRi_BUFFER_ADDR_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF3_RD_ADDRi_BUFFER_ADDR_SHIFT  0
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF3_RD_ADDRi_BUFFER_ADDR_DEFAULT 0x00000000


/***************************************************************************
 *BIN_BUFF3_WR_ADDR%i - Context 3's buffer write address
 ***************************************************************************/
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF3_WR_ADDRi_ARRAY_BASE         0x00700280
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF3_WR_ADDRi_ARRAY_START        0
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF3_WR_ADDRi_ARRAY_END          4
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF3_WR_ADDRi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *BIN_BUFF3_WR_ADDR%i - Context 3's buffer write address
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: BIN_BUFF3_WR_ADDRi :: BUFFER_ADDR [31:00] */
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF3_WR_ADDRi_BUFFER_ADDR_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF3_WR_ADDRi_BUFFER_ADDR_SHIFT  0
#define BCHP_VICE2_CABAC_0_0_BIN_BUFF3_WR_ADDRi_BUFFER_ADDR_DEFAULT 0x00000000


/***************************************************************************
 *CDB_CTX3_DEPTH - CDB Buffer 3 Fullness
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB_CTX3_DEPTH :: CDB_DEPTH [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB_CTX3_DEPTH_CDB_DEPTH_MASK         0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB_CTX3_DEPTH_CDB_DEPTH_SHIFT        0
#define BCHP_VICE2_CABAC_0_0_CDB_CTX3_DEPTH_CDB_DEPTH_DEFAULT      0x00000000

/***************************************************************************
 *ITB_CTX3_DEPTH - ITB Buffer 3 Fullness
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ITB_CTX3_DEPTH :: ITB_DEPTH [31:00] */
#define BCHP_VICE2_CABAC_0_0_ITB_CTX3_DEPTH_ITB_DEPTH_MASK         0xffffffff
#define BCHP_VICE2_CABAC_0_0_ITB_CTX3_DEPTH_ITB_DEPTH_SHIFT        0
#define BCHP_VICE2_CABAC_0_0_ITB_CTX3_DEPTH_ITB_DEPTH_DEFAULT      0x00000000

/***************************************************************************
 *CDB0_CRC_REM_VALUE - CDB0 CRC Remainder value
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB0_CRC_REM_VALUE :: REM_STR_VALUE [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB0_CRC_REM_VALUE_REM_STR_VALUE_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB0_CRC_REM_VALUE_REM_STR_VALUE_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_CDB0_CRC_REM_VALUE_REM_STR_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *CDB1_CRC_REM_VALUE - CDB1 CRC Remainder value
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB1_CRC_REM_VALUE :: REM_STR_VALUE [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB1_CRC_REM_VALUE_REM_STR_VALUE_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB1_CRC_REM_VALUE_REM_STR_VALUE_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_CDB1_CRC_REM_VALUE_REM_STR_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *CDB2_CRC_REM_VALUE - CDB2 CRC Remainder value
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB2_CRC_REM_VALUE :: REM_STR_VALUE [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB2_CRC_REM_VALUE_REM_STR_VALUE_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB2_CRC_REM_VALUE_REM_STR_VALUE_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_CDB2_CRC_REM_VALUE_REM_STR_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *CDB3_CRC_REM_VALUE - CDB3 CRC Remainder value
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CDB3_CRC_REM_VALUE :: REM_STR_VALUE [31:00] */
#define BCHP_VICE2_CABAC_0_0_CDB3_CRC_REM_VALUE_REM_STR_VALUE_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_CDB3_CRC_REM_VALUE_REM_STR_VALUE_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_CDB3_CRC_REM_VALUE_REM_STR_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *STATUS - CABAC Status
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: STATUS :: reserved0 [31:20] */
#define BCHP_VICE2_CABAC_0_0_STATUS_reserved0_MASK                 0xfff00000
#define BCHP_VICE2_CABAC_0_0_STATUS_reserved0_SHIFT                20

/* VICE2_CABAC_0_0 :: STATUS :: EOS_STREAM_3 [19:19] */
#define BCHP_VICE2_CABAC_0_0_STATUS_EOS_STREAM_3_MASK              0x00080000
#define BCHP_VICE2_CABAC_0_0_STATUS_EOS_STREAM_3_SHIFT             19
#define BCHP_VICE2_CABAC_0_0_STATUS_EOS_STREAM_3_DEFAULT           0x00000000

/* VICE2_CABAC_0_0 :: STATUS :: EOS_STREAM_2 [18:18] */
#define BCHP_VICE2_CABAC_0_0_STATUS_EOS_STREAM_2_MASK              0x00040000
#define BCHP_VICE2_CABAC_0_0_STATUS_EOS_STREAM_2_SHIFT             18
#define BCHP_VICE2_CABAC_0_0_STATUS_EOS_STREAM_2_DEFAULT           0x00000000

/* VICE2_CABAC_0_0 :: STATUS :: EOS_STREAM_1 [17:17] */
#define BCHP_VICE2_CABAC_0_0_STATUS_EOS_STREAM_1_MASK              0x00020000
#define BCHP_VICE2_CABAC_0_0_STATUS_EOS_STREAM_1_SHIFT             17
#define BCHP_VICE2_CABAC_0_0_STATUS_EOS_STREAM_1_DEFAULT           0x00000000

/* VICE2_CABAC_0_0 :: STATUS :: EOS_STREAM_0 [16:16] */
#define BCHP_VICE2_CABAC_0_0_STATUS_EOS_STREAM_0_MASK              0x00010000
#define BCHP_VICE2_CABAC_0_0_STATUS_EOS_STREAM_0_SHIFT             16
#define BCHP_VICE2_CABAC_0_0_STATUS_EOS_STREAM_0_DEFAULT           0x00000000

/* VICE2_CABAC_0_0 :: STATUS :: STREAM_ID [15:08] */
#define BCHP_VICE2_CABAC_0_0_STATUS_STREAM_ID_MASK                 0x0000ff00
#define BCHP_VICE2_CABAC_0_0_STATUS_STREAM_ID_SHIFT                8

/* VICE2_CABAC_0_0 :: STATUS :: PICTURE_ID [07:00] */
#define BCHP_VICE2_CABAC_0_0_STATUS_PICTURE_ID_MASK                0x000000ff
#define BCHP_VICE2_CABAC_0_0_STATUS_PICTURE_ID_SHIFT               0
#define BCHP_VICE2_CABAC_0_0_STATUS_PICTURE_ID_DEFAULT             0x00000000

/***************************************************************************
 *CMD_ERR_INFO - CABAC command error info
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CMD_ERR_INFO :: reserved0 [31:10] */
#define BCHP_VICE2_CABAC_0_0_CMD_ERR_INFO_reserved0_MASK           0xfffffc00
#define BCHP_VICE2_CABAC_0_0_CMD_ERR_INFO_reserved0_SHIFT          10

/* VICE2_CABAC_0_0 :: CMD_ERR_INFO :: STREAM_ID [09:08] */
#define BCHP_VICE2_CABAC_0_0_CMD_ERR_INFO_STREAM_ID_MASK           0x00000300
#define BCHP_VICE2_CABAC_0_0_CMD_ERR_INFO_STREAM_ID_SHIFT          8
#define BCHP_VICE2_CABAC_0_0_CMD_ERR_INFO_STREAM_ID_DEFAULT        0x00000000

/* VICE2_CABAC_0_0 :: CMD_ERR_INFO :: PIC_SEQ_NUM [07:00] */
#define BCHP_VICE2_CABAC_0_0_CMD_ERR_INFO_PIC_SEQ_NUM_MASK         0x000000ff
#define BCHP_VICE2_CABAC_0_0_CMD_ERR_INFO_PIC_SEQ_NUM_SHIFT        0
#define BCHP_VICE2_CABAC_0_0_CMD_ERR_INFO_PIC_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *ENC_ERR_INFO - CABAC encoder error info
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: ENC_ERR_INFO :: reserved0 [31:10] */
#define BCHP_VICE2_CABAC_0_0_ENC_ERR_INFO_reserved0_MASK           0xfffffc00
#define BCHP_VICE2_CABAC_0_0_ENC_ERR_INFO_reserved0_SHIFT          10

/* VICE2_CABAC_0_0 :: ENC_ERR_INFO :: STREAM_ID [09:08] */
#define BCHP_VICE2_CABAC_0_0_ENC_ERR_INFO_STREAM_ID_MASK           0x00000300
#define BCHP_VICE2_CABAC_0_0_ENC_ERR_INFO_STREAM_ID_SHIFT          8
#define BCHP_VICE2_CABAC_0_0_ENC_ERR_INFO_STREAM_ID_DEFAULT        0x00000000

/* VICE2_CABAC_0_0 :: ENC_ERR_INFO :: PIC_SEQ_NUM [07:00] */
#define BCHP_VICE2_CABAC_0_0_ENC_ERR_INFO_PIC_SEQ_NUM_MASK         0x000000ff
#define BCHP_VICE2_CABAC_0_0_ENC_ERR_INFO_PIC_SEQ_NUM_SHIFT        0
#define BCHP_VICE2_CABAC_0_0_ENC_ERR_INFO_PIC_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *STR0_ACTIVE - CABAC Stream 0 active
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: STR0_ACTIVE :: reserved0 [31:01] */
#define BCHP_VICE2_CABAC_0_0_STR0_ACTIVE_reserved0_MASK            0xfffffffe
#define BCHP_VICE2_CABAC_0_0_STR0_ACTIVE_reserved0_SHIFT           1

/* VICE2_CABAC_0_0 :: STR0_ACTIVE :: CABAC_STR_ACTIVE [00:00] */
#define BCHP_VICE2_CABAC_0_0_STR0_ACTIVE_CABAC_STR_ACTIVE_MASK     0x00000001
#define BCHP_VICE2_CABAC_0_0_STR0_ACTIVE_CABAC_STR_ACTIVE_SHIFT    0
#define BCHP_VICE2_CABAC_0_0_STR0_ACTIVE_CABAC_STR_ACTIVE_DEFAULT  0x00000000

/***************************************************************************
 *STR1_ACTIVE - CABAC Stream 1 active
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: STR1_ACTIVE :: reserved0 [31:01] */
#define BCHP_VICE2_CABAC_0_0_STR1_ACTIVE_reserved0_MASK            0xfffffffe
#define BCHP_VICE2_CABAC_0_0_STR1_ACTIVE_reserved0_SHIFT           1

/* VICE2_CABAC_0_0 :: STR1_ACTIVE :: CABAC_STR_ACTIVE [00:00] */
#define BCHP_VICE2_CABAC_0_0_STR1_ACTIVE_CABAC_STR_ACTIVE_MASK     0x00000001
#define BCHP_VICE2_CABAC_0_0_STR1_ACTIVE_CABAC_STR_ACTIVE_SHIFT    0
#define BCHP_VICE2_CABAC_0_0_STR1_ACTIVE_CABAC_STR_ACTIVE_DEFAULT  0x00000000

/***************************************************************************
 *STR2_ACTIVE - CABAC Stream 2 active
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: STR2_ACTIVE :: reserved0 [31:01] */
#define BCHP_VICE2_CABAC_0_0_STR2_ACTIVE_reserved0_MASK            0xfffffffe
#define BCHP_VICE2_CABAC_0_0_STR2_ACTIVE_reserved0_SHIFT           1

/* VICE2_CABAC_0_0 :: STR2_ACTIVE :: CABAC_STR_ACTIVE [00:00] */
#define BCHP_VICE2_CABAC_0_0_STR2_ACTIVE_CABAC_STR_ACTIVE_MASK     0x00000001
#define BCHP_VICE2_CABAC_0_0_STR2_ACTIVE_CABAC_STR_ACTIVE_SHIFT    0
#define BCHP_VICE2_CABAC_0_0_STR2_ACTIVE_CABAC_STR_ACTIVE_DEFAULT  0x00000000

/***************************************************************************
 *STR3_ACTIVE - CABAC Stream 3 active
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: STR3_ACTIVE :: reserved0 [31:01] */
#define BCHP_VICE2_CABAC_0_0_STR3_ACTIVE_reserved0_MASK            0xfffffffe
#define BCHP_VICE2_CABAC_0_0_STR3_ACTIVE_reserved0_SHIFT           1

/* VICE2_CABAC_0_0 :: STR3_ACTIVE :: CABAC_STR_ACTIVE [00:00] */
#define BCHP_VICE2_CABAC_0_0_STR3_ACTIVE_CABAC_STR_ACTIVE_MASK     0x00000001
#define BCHP_VICE2_CABAC_0_0_STR3_ACTIVE_CABAC_STR_ACTIVE_SHIFT    0
#define BCHP_VICE2_CABAC_0_0_STR3_ACTIVE_CABAC_STR_ACTIVE_DEFAULT  0x00000000

/***************************************************************************
 *DEBUG_0 - CABAC Debug 0 register
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: DEBUG_0 :: reserved0 [31:24] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_reserved0_MASK                0xff000000
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_reserved0_SHIFT               24

/* VICE2_CABAC_0_0 :: DEBUG_0 :: CDB3_BUFF_FULL [23:23] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CDB3_BUFF_FULL_MASK           0x00800000
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CDB3_BUFF_FULL_SHIFT          23
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CDB3_BUFF_FULL_DEFAULT        0x00000000

/* VICE2_CABAC_0_0 :: DEBUG_0 :: CDB3_BUFF_EMPTY [22:22] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CDB3_BUFF_EMPTY_MASK          0x00400000
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CDB3_BUFF_EMPTY_SHIFT         22
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CDB3_BUFF_EMPTY_DEFAULT       0x00000001

/* VICE2_CABAC_0_0 :: DEBUG_0 :: ITB3_BUFF_FULL [21:21] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_ITB3_BUFF_FULL_MASK           0x00200000
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_ITB3_BUFF_FULL_SHIFT          21
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_ITB3_BUFF_FULL_DEFAULT        0x00000000

/* VICE2_CABAC_0_0 :: DEBUG_0 :: ITB3_BUFF_EMPTY [20:20] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_ITB3_BUFF_EMPTY_MASK          0x00100000
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_ITB3_BUFF_EMPTY_SHIFT         20
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_ITB3_BUFF_EMPTY_DEFAULT       0x00000001

/* VICE2_CABAC_0_0 :: DEBUG_0 :: CDB2_BUFF_FULL [19:19] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CDB2_BUFF_FULL_MASK           0x00080000
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CDB2_BUFF_FULL_SHIFT          19
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CDB2_BUFF_FULL_DEFAULT        0x00000000

/* VICE2_CABAC_0_0 :: DEBUG_0 :: CDB2_BUFF_EMPTY [18:18] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CDB2_BUFF_EMPTY_MASK          0x00040000
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CDB2_BUFF_EMPTY_SHIFT         18
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CDB2_BUFF_EMPTY_DEFAULT       0x00000001

/* VICE2_CABAC_0_0 :: DEBUG_0 :: ITB2_BUFF_FULL [17:17] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_ITB2_BUFF_FULL_MASK           0x00020000
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_ITB2_BUFF_FULL_SHIFT          17
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_ITB2_BUFF_FULL_DEFAULT        0x00000000

/* VICE2_CABAC_0_0 :: DEBUG_0 :: ITB2_BUFF_EMPTY [16:16] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_ITB2_BUFF_EMPTY_MASK          0x00010000
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_ITB2_BUFF_EMPTY_SHIFT         16
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_ITB2_BUFF_EMPTY_DEFAULT       0x00000001

/* VICE2_CABAC_0_0 :: DEBUG_0 :: CDB1_BUFF_FULL [15:15] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CDB1_BUFF_FULL_MASK           0x00008000
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CDB1_BUFF_FULL_SHIFT          15
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CDB1_BUFF_FULL_DEFAULT        0x00000000

/* VICE2_CABAC_0_0 :: DEBUG_0 :: CDB1_BUFF_EMPTY [14:14] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CDB1_BUFF_EMPTY_MASK          0x00004000
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CDB1_BUFF_EMPTY_SHIFT         14
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CDB1_BUFF_EMPTY_DEFAULT       0x00000001

/* VICE2_CABAC_0_0 :: DEBUG_0 :: ITB1_BUFF_FULL [13:13] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_ITB1_BUFF_FULL_MASK           0x00002000
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_ITB1_BUFF_FULL_SHIFT          13
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_ITB1_BUFF_FULL_DEFAULT        0x00000000

/* VICE2_CABAC_0_0 :: DEBUG_0 :: ITB1_BUFF_EMPTY [12:12] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_ITB1_BUFF_EMPTY_MASK          0x00001000
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_ITB1_BUFF_EMPTY_SHIFT         12
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_ITB1_BUFF_EMPTY_DEFAULT       0x00000001

/* VICE2_CABAC_0_0 :: DEBUG_0 :: CDB0_BUFF_FULL [11:11] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CDB0_BUFF_FULL_MASK           0x00000800
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CDB0_BUFF_FULL_SHIFT          11
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CDB0_BUFF_FULL_DEFAULT        0x00000000

/* VICE2_CABAC_0_0 :: DEBUG_0 :: CDB0_BUFF_EMPTY [10:10] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CDB0_BUFF_EMPTY_MASK          0x00000400
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CDB0_BUFF_EMPTY_SHIFT         10
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CDB0_BUFF_EMPTY_DEFAULT       0x00000001

/* VICE2_CABAC_0_0 :: DEBUG_0 :: ITB0_BUFF_FULL [09:09] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_ITB0_BUFF_FULL_MASK           0x00000200
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_ITB0_BUFF_FULL_SHIFT          9
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_ITB0_BUFF_FULL_DEFAULT        0x00000000

/* VICE2_CABAC_0_0 :: DEBUG_0 :: ITB0_BUFF_EMPTY [08:08] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_ITB0_BUFF_EMPTY_MASK          0x00000100
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_ITB0_BUFF_EMPTY_SHIFT         8
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_ITB0_BUFF_EMPTY_DEFAULT       0x00000001

/* VICE2_CABAC_0_0 :: DEBUG_0 :: CDB_BU_BUFF_FULL [07:07] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CDB_BU_BUFF_FULL_MASK         0x00000080
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CDB_BU_BUFF_FULL_SHIFT        7
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CDB_BU_BUFF_FULL_DEFAULT      0x00000000

/* VICE2_CABAC_0_0 :: DEBUG_0 :: CDB_BU_BUFF_EMPTY [06:06] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CDB_BU_BUFF_EMPTY_MASK        0x00000040
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CDB_BU_BUFF_EMPTY_SHIFT       6
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CDB_BU_BUFF_EMPTY_DEFAULT     0x00000001

/* VICE2_CABAC_0_0 :: DEBUG_0 :: ITB_BU_BUFF_FULL [05:05] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_ITB_BU_BUFF_FULL_MASK         0x00000020
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_ITB_BU_BUFF_FULL_SHIFT        5
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_ITB_BU_BUFF_FULL_DEFAULT      0x00000000

/* VICE2_CABAC_0_0 :: DEBUG_0 :: ITB_BU_BUFF_EMPTY [04:04] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_ITB_BU_BUFF_EMPTY_MASK        0x00000010
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_ITB_BU_BUFF_EMPTY_SHIFT       4
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_ITB_BU_BUFF_EMPTY_DEFAULT     0x00000001

/* VICE2_CABAC_0_0 :: DEBUG_0 :: BIN_BU_BUFF_FULL [03:03] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_BIN_BU_BUFF_FULL_MASK         0x00000008
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_BIN_BU_BUFF_FULL_SHIFT        3
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_BIN_BU_BUFF_FULL_DEFAULT      0x00000000

/* VICE2_CABAC_0_0 :: DEBUG_0 :: BIN_BU_BUFF_EMPTY [02:02] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_BIN_BU_BUFF_EMPTY_MASK        0x00000004
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_BIN_BU_BUFF_EMPTY_SHIFT       2
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_BIN_BU_BUFF_EMPTY_DEFAULT     0x00000001

/* VICE2_CABAC_0_0 :: DEBUG_0 :: CMD_BU_BUFF_FULL [01:01] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CMD_BU_BUFF_FULL_MASK         0x00000002
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CMD_BU_BUFF_FULL_SHIFT        1
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CMD_BU_BUFF_FULL_DEFAULT      0x00000000

/* VICE2_CABAC_0_0 :: DEBUG_0 :: CMD_BU_BUFF_EMPTY [00:00] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CMD_BU_BUFF_EMPTY_MASK        0x00000001
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CMD_BU_BUFF_EMPTY_SHIFT       0
#define BCHP_VICE2_CABAC_0_0_DEBUG_0_CMD_BU_BUFF_EMPTY_DEFAULT     0x00000001

/***************************************************************************
 *DEBUG_1 - CABAC Debug 1 register
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: DEBUG_1 :: CABAC_CMD_BIN_INTF [31:27] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_1_CABAC_CMD_BIN_INTF_MASK       0xf8000000
#define BCHP_VICE2_CABAC_0_0_DEBUG_1_CABAC_CMD_BIN_INTF_SHIFT      27
#define BCHP_VICE2_CABAC_0_0_DEBUG_1_CABAC_CMD_BIN_INTF_DEFAULT    0x00000000

/* VICE2_CABAC_0_0 :: DEBUG_1 :: CABAC_ENC_PASS_IF_CUR_ST [26:23] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_1_CABAC_ENC_PASS_IF_CUR_ST_MASK 0x07800000
#define BCHP_VICE2_CABAC_0_0_DEBUG_1_CABAC_ENC_PASS_IF_CUR_ST_SHIFT 23
#define BCHP_VICE2_CABAC_0_0_DEBUG_1_CABAC_ENC_PASS_IF_CUR_ST_DEFAULT 0x00000000

/* VICE2_CABAC_0_0 :: DEBUG_1 :: CABAC_IP_IF_CUR_ST [22:20] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_1_CABAC_IP_IF_CUR_ST_MASK       0x00700000
#define BCHP_VICE2_CABAC_0_0_DEBUG_1_CABAC_IP_IF_CUR_ST_SHIFT      20
#define BCHP_VICE2_CABAC_0_0_DEBUG_1_CABAC_IP_IF_CUR_ST_DEFAULT    0x00000000

/* VICE2_CABAC_0_0 :: DEBUG_1 :: reserved0 [19:19] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_1_reserved0_MASK                0x00080000
#define BCHP_VICE2_CABAC_0_0_DEBUG_1_reserved0_SHIFT               19

/* VICE2_CABAC_0_0 :: DEBUG_1 :: CABAC_SCB_RD_CTRL_CUR_ST [18:16] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_1_CABAC_SCB_RD_CTRL_CUR_ST_MASK 0x00070000
#define BCHP_VICE2_CABAC_0_0_DEBUG_1_CABAC_SCB_RD_CTRL_CUR_ST_SHIFT 16
#define BCHP_VICE2_CABAC_0_0_DEBUG_1_CABAC_SCB_RD_CTRL_CUR_ST_DEFAULT 0x00000000

/* VICE2_CABAC_0_0 :: DEBUG_1 :: reserved1 [15:13] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_1_reserved1_MASK                0x0000e000
#define BCHP_VICE2_CABAC_0_0_DEBUG_1_reserved1_SHIFT               13

/* VICE2_CABAC_0_0 :: DEBUG_1 :: CDB_ITB_CUR_STATE [12:09] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_1_CDB_ITB_CUR_STATE_MASK        0x00001e00
#define BCHP_VICE2_CABAC_0_0_DEBUG_1_CDB_ITB_CUR_STATE_SHIFT       9
#define BCHP_VICE2_CABAC_0_0_DEBUG_1_CDB_ITB_CUR_STATE_DEFAULT     0x00000000

/* VICE2_CABAC_0_0 :: DEBUG_1 :: CABAC_ENCODER_STATE [08:00] */
#define BCHP_VICE2_CABAC_0_0_DEBUG_1_CABAC_ENCODER_STATE_MASK      0x000001ff
#define BCHP_VICE2_CABAC_0_0_DEBUG_1_CABAC_ENCODER_STATE_SHIFT     0
#define BCHP_VICE2_CABAC_0_0_DEBUG_1_CABAC_ENCODER_STATE_DEFAULT   0x00000000

/***************************************************************************
 *BIN_CRC_VAL - CABAC BIN data CRC
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: BIN_CRC_VAL :: BIN_CRC_EXP [31:16] */
#define BCHP_VICE2_CABAC_0_0_BIN_CRC_VAL_BIN_CRC_EXP_MASK          0xffff0000
#define BCHP_VICE2_CABAC_0_0_BIN_CRC_VAL_BIN_CRC_EXP_SHIFT         16
#define BCHP_VICE2_CABAC_0_0_BIN_CRC_VAL_BIN_CRC_EXP_DEFAULT       0x00000000

/* VICE2_CABAC_0_0 :: BIN_CRC_VAL :: BIN_CRC_REM [15:00] */
#define BCHP_VICE2_CABAC_0_0_BIN_CRC_VAL_BIN_CRC_REM_MASK          0x0000ffff
#define BCHP_VICE2_CABAC_0_0_BIN_CRC_VAL_BIN_CRC_REM_SHIFT         0
#define BCHP_VICE2_CABAC_0_0_BIN_CRC_VAL_BIN_CRC_REM_DEFAULT       0x00000000

/***************************************************************************
 *BIN_CRC_INFO - CABAC BIN CRC info
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: BIN_CRC_INFO :: reserved0 [31:10] */
#define BCHP_VICE2_CABAC_0_0_BIN_CRC_INFO_reserved0_MASK           0xfffffc00
#define BCHP_VICE2_CABAC_0_0_BIN_CRC_INFO_reserved0_SHIFT          10

/* VICE2_CABAC_0_0 :: BIN_CRC_INFO :: BIN_CRC_ERR_SEQ_NUM [09:08] */
#define BCHP_VICE2_CABAC_0_0_BIN_CRC_INFO_BIN_CRC_ERR_SEQ_NUM_MASK 0x00000300
#define BCHP_VICE2_CABAC_0_0_BIN_CRC_INFO_BIN_CRC_ERR_SEQ_NUM_SHIFT 8
#define BCHP_VICE2_CABAC_0_0_BIN_CRC_INFO_BIN_CRC_ERR_SEQ_NUM_DEFAULT 0x00000000

/* VICE2_CABAC_0_0 :: BIN_CRC_INFO :: BIN_CRC_ERR_PIC_ID [07:00] */
#define BCHP_VICE2_CABAC_0_0_BIN_CRC_INFO_BIN_CRC_ERR_PIC_ID_MASK  0x000000ff
#define BCHP_VICE2_CABAC_0_0_BIN_CRC_INFO_BIN_CRC_ERR_PIC_ID_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_BIN_CRC_INFO_BIN_CRC_ERR_PIC_ID_DEFAULT 0x00000000

/***************************************************************************
 *SCB_STATUS - CABAC SCB 0,1 and 2 Client init status
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: SCB_STATUS :: reserved0 [31:06] */
#define BCHP_VICE2_CABAC_0_0_SCB_STATUS_reserved0_MASK             0xffffffc0
#define BCHP_VICE2_CABAC_0_0_SCB_STATUS_reserved0_SHIFT            6

/* VICE2_CABAC_0_0 :: SCB_STATUS :: SCB_2_WR_CLNT_INIT_ST [05:05] */
#define BCHP_VICE2_CABAC_0_0_SCB_STATUS_SCB_2_WR_CLNT_INIT_ST_MASK 0x00000020
#define BCHP_VICE2_CABAC_0_0_SCB_STATUS_SCB_2_WR_CLNT_INIT_ST_SHIFT 5
#define BCHP_VICE2_CABAC_0_0_SCB_STATUS_SCB_2_WR_CLNT_INIT_ST_DEFAULT 0x00000000

/* VICE2_CABAC_0_0 :: SCB_STATUS :: SCB_2_RD_CLNT_INIT_ST [04:04] */
#define BCHP_VICE2_CABAC_0_0_SCB_STATUS_SCB_2_RD_CLNT_INIT_ST_MASK 0x00000010
#define BCHP_VICE2_CABAC_0_0_SCB_STATUS_SCB_2_RD_CLNT_INIT_ST_SHIFT 4
#define BCHP_VICE2_CABAC_0_0_SCB_STATUS_SCB_2_RD_CLNT_INIT_ST_DEFAULT 0x00000000

/* VICE2_CABAC_0_0 :: SCB_STATUS :: SCB_1_WR_CLNT_INIT_ST [03:03] */
#define BCHP_VICE2_CABAC_0_0_SCB_STATUS_SCB_1_WR_CLNT_INIT_ST_MASK 0x00000008
#define BCHP_VICE2_CABAC_0_0_SCB_STATUS_SCB_1_WR_CLNT_INIT_ST_SHIFT 3
#define BCHP_VICE2_CABAC_0_0_SCB_STATUS_SCB_1_WR_CLNT_INIT_ST_DEFAULT 0x00000000

/* VICE2_CABAC_0_0 :: SCB_STATUS :: SCB_1_RD_CLNT_INIT_ST [02:02] */
#define BCHP_VICE2_CABAC_0_0_SCB_STATUS_SCB_1_RD_CLNT_INIT_ST_MASK 0x00000004
#define BCHP_VICE2_CABAC_0_0_SCB_STATUS_SCB_1_RD_CLNT_INIT_ST_SHIFT 2
#define BCHP_VICE2_CABAC_0_0_SCB_STATUS_SCB_1_RD_CLNT_INIT_ST_DEFAULT 0x00000000

/* VICE2_CABAC_0_0 :: SCB_STATUS :: SCB_0_WR_CLNT_INIT_ST [01:01] */
#define BCHP_VICE2_CABAC_0_0_SCB_STATUS_SCB_0_WR_CLNT_INIT_ST_MASK 0x00000002
#define BCHP_VICE2_CABAC_0_0_SCB_STATUS_SCB_0_WR_CLNT_INIT_ST_SHIFT 1
#define BCHP_VICE2_CABAC_0_0_SCB_STATUS_SCB_0_WR_CLNT_INIT_ST_DEFAULT 0x00000000

/* VICE2_CABAC_0_0 :: SCB_STATUS :: SCB_0_RD_CLNT_INIT_ST [00:00] */
#define BCHP_VICE2_CABAC_0_0_SCB_STATUS_SCB_0_RD_CLNT_INIT_ST_MASK 0x00000001
#define BCHP_VICE2_CABAC_0_0_SCB_STATUS_SCB_0_RD_CLNT_INIT_ST_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_SCB_STATUS_SCB_0_RD_CLNT_INIT_ST_DEFAULT 0x00000000

/***************************************************************************
 *CABAC_PIC_COUNTER - CABAC total picture counter
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CABAC_PIC_COUNTER :: CABAC_TOTAL_PIC_COUNT [31:00] */
#define BCHP_VICE2_CABAC_0_0_CABAC_PIC_COUNTER_CABAC_TOTAL_PIC_COUNT_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_0_CABAC_PIC_COUNTER_CABAC_TOTAL_PIC_COUNT_SHIFT 0
#define BCHP_VICE2_CABAC_0_0_CABAC_PIC_COUNTER_CABAC_TOTAL_PIC_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *CABAC_CURR_CMD_3 - CABAC Encoder Current command bits [127:96]
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CABAC_CURR_CMD_3 :: SG_IF_CUR_CMD [31:00] */
#define BCHP_VICE2_CABAC_0_0_CABAC_CURR_CMD_3_SG_IF_CUR_CMD_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_0_CABAC_CURR_CMD_3_SG_IF_CUR_CMD_SHIFT  0
#define BCHP_VICE2_CABAC_0_0_CABAC_CURR_CMD_3_SG_IF_CUR_CMD_DEFAULT 0x00000000

/***************************************************************************
 *CABAC_CURR_CMD_2 - CABAC Encoder Current command bits [95:64]
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CABAC_CURR_CMD_2 :: SG_IF_CUR_CMD [31:00] */
#define BCHP_VICE2_CABAC_0_0_CABAC_CURR_CMD_2_SG_IF_CUR_CMD_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_0_CABAC_CURR_CMD_2_SG_IF_CUR_CMD_SHIFT  0
#define BCHP_VICE2_CABAC_0_0_CABAC_CURR_CMD_2_SG_IF_CUR_CMD_DEFAULT 0x00000000

/***************************************************************************
 *CABAC_CURR_CMD_1 - CABAC Encoder Current command bits [63:32]
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CABAC_CURR_CMD_1 :: SG_IF_CUR_CMD [31:00] */
#define BCHP_VICE2_CABAC_0_0_CABAC_CURR_CMD_1_SG_IF_CUR_CMD_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_0_CABAC_CURR_CMD_1_SG_IF_CUR_CMD_SHIFT  0
#define BCHP_VICE2_CABAC_0_0_CABAC_CURR_CMD_1_SG_IF_CUR_CMD_DEFAULT 0x00000000

/***************************************************************************
 *CABAC_CURR_CMD_0 - CABAC Encoder Current command bits [31:0]
 ***************************************************************************/
/* VICE2_CABAC_0_0 :: CABAC_CURR_CMD_0 :: SG_IF_CUR_CMD [31:00] */
#define BCHP_VICE2_CABAC_0_0_CABAC_CURR_CMD_0_SG_IF_CUR_CMD_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_0_CABAC_CURR_CMD_0_SG_IF_CUR_CMD_SHIFT  0
#define BCHP_VICE2_CABAC_0_0_CABAC_CURR_CMD_0_SG_IF_CUR_CMD_DEFAULT 0x00000000

#endif /* #ifndef BCHP_VICE2_CABAC_0_0_H__ */

/* End of File */
