;redcode
;assert 1
	SPL 0, <-452
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <116
	MOV #-30, 9
	CMP 702, 16
	SLT 20, @12
	SPL 0, <116
	MOV #300, 90
	SLT 20, @-12
	SUB @121, 101
	SLT #300, 90
	SLT -1, <-20
	SUB #0, -11
	SUB #-30, 9
	ADD #270, <1
	SPL 0, <116
	SUB @121, 101
	SPL 0, <116
	DAT #191, #6
	MOV #300, 90
	SPL 0, <116
	DAT #191, #6
	CMP 12, @10
	DAT #101, #-9
	SUB @121, 101
	ADD #121, 106
	ADD #270, <1
	DAT #101, #-9
	DAT #101, #-9
	SPL 0, <116
	SLT -1, <-20
	SLT -1, <-20
	SUB 12, @30
	SLT -1, <-20
	SLT -1, <-20
	CMP -0, 902
	CMP 702, 10
	SLT 20, @12
	MOV -7, <-20
	SUB @121, 101
	SPL 0, -45
	CMP -207, <-120
	MOV -1, <-20
	CMP #12, @200
	CMP #12, @200
	MOV -7, <-20
	SPL 0, <-452
	MOV -7, <-20
