// Seed: 496161382
module module_0 (
    output supply1 id_0
    , id_3,
    input  supply1 id_1
);
  wire id_4;
  id_5 :
  assert property (@(posedge 1) id_5)
  else $display(id_4, 1'b0, id_3 == 1, 1 <= 'b0 - !id_5);
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output tri  id_0,
    output tri0 id_1,
    input  tri1 id_2,
    input  tri0 id_3
);
  wire id_5;
  id_6(
      (id_0), 1, 1, 1
  );
  module_0 modCall_1 (
      id_1,
      id_2
  );
  assign modCall_1.type_8 = 0;
  wire id_7;
endmodule
