=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.005021 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003081/0 sec (0.001012/0 sec, 0.001004/0 sec, 0.000461/0 sec, 0.000604/0 sec )
[LOG] Nr of iterations: 6 (2, 2, 1, 1 )
[LOG] Total clause computation time: 0.000789/0 sec (0.00038/0.00038 sec, 0.00033/0.00033 sec, 3.9e-05/3.9e-05 sec, 4e-05/4e-05 sec )
[LOG] Total clause minimization time: 0.001367/0 sec (0.000315/0.000315 sec, 0.000421/0.000421 sec, 0.000239/0.000239 sec, 0.000392/0.000392 sec )
[LOG] Total clause size reduction: 58 --> 4 (28 --> 1, 28 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 9.66667 --> 0.666667 (14 --> 0.5, 14 --> 0.5, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.005665 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0.003957 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002227/0 sec (0.000739/0 sec, 0.000734/0 sec, 0.000373/0 sec, 0.000381/0 sec )
[LOG] Nr of iterations: 6 (2, 2, 1, 1 )
[LOG] Total clause computation time: 0.000606/0 sec (0.000273/0.000273 sec, 0.000261/0.000261 sec, 3.6e-05/3.6e-05 sec, 3.6e-05/3.6e-05 sec )
[LOG] Total clause minimization time: 0.000816/0 sec (0.000193/0.000193 sec, 0.000253/0.000253 sec, 0.000175/0.000175 sec, 0.000195/0.000195 sec )
[LOG] Total clause size reduction: 46 --> 4 (22 --> 1, 22 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 7.66667 --> 0.666667 (11 --> 0.5, 11 --> 0.5, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.004551 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.015822 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013594/0 sec (0.002298/0 sec, 0.002368/0 sec, 0.002277/0 sec, 0.002332/0 sec, 0.000954/0 sec, 0.001127/0 sec, 0.001109/0 sec, 0.001129/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.003841/0 sec (0.000911/0.000911 sec, 0.00086/0.00086 sec, 0.000862/0.000862 sec, 0.000927/0.000927 sec, 7.1e-05/7.1e-05 sec, 7.2e-05/7.2e-05 sec, 6.9e-05/6.9e-05 sec, 6.9e-05/6.9e-05 sec )
[LOG] Total clause minimization time: 0.006679/0 sec (0.000787/0.000787 sec, 0.001006/0.001006 sec, 0.00095/0.00095 sec, 0.000937/0.000937 sec, 0.000605/0.000605 sec, 0.000787/0.000787 sec, 0.000795/0.000795 sec, 0.000812/0.000812 sec )
[LOG] Total clause size reduction: 287 --> 8 (70 --> 1, 70 --> 1, 71 --> 1, 72 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 23.9167 --> 0.666667 (35 --> 0.5, 35 --> 0.5, 35.5 --> 0.5, 36 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.016629 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 100 8 2 1 88
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.011692 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009578/0 sec (0.001673/0 sec, 0.001628/0 sec, 0.001634/0 sec, 0.001648/0 sec, 0.000788/0 sec, 0.00073/0 sec, 0.000754/0 sec, 0.000723/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.002824/0 sec (0.000631/0.000631 sec, 0.000633/0.000633 sec, 0.000614/0.000614 sec, 0.000638/0.000638 sec, 0.000119/0.000119 sec, 6.4e-05/6.4e-05 sec, 6.3e-05/6.3e-05 sec, 6.2e-05/6.2e-05 sec )
[LOG] Total clause minimization time: 0.004217/0 sec (0.000554/0.000554 sec, 0.000615/0.000615 sec, 0.00063/0.00063 sec, 0.000632/0.000632 sec, 0.000418/0.000418 sec, 0.00045/0.00045 sec, 0.000474/0.000474 sec, 0.000444/0.000444 sec )
[LOG] Total clause size reduction: 223 --> 8 (54 --> 1, 54 --> 1, 55 --> 1, 56 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 18.5833 --> 0.666667 (27 --> 0.5, 27 --> 0.5, 27.5 --> 0.5, 28 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.01246 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 72
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.033581 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 81 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.03072/0 sec (0.003507/0 sec, 0.003416/0 sec, 0.003475/0 sec, 0.003519/0 sec, 0.003613/0 sec, 0.003762/0 sec, 0.001435/0 sec, 0.001643/0 sec, 0.001598/0 sec, 0.001646/0 sec, 0.001536/0 sec, 0.00157/0 sec )
[LOG] Nr of iterations: 18 (2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.008987/0 sec (0.001387/0.001387 sec, 0.001344/0.001344 sec, 0.001357/0.001357 sec, 0.001405/0.001405 sec, 0.001381/0.001381 sec, 0.001498/0.001498 sec, 9.9e-05/9.9e-05 sec, 9.9e-05/9.9e-05 sec, 9.8e-05/9.8e-05 sec, 9.9e-05/9.9e-05 sec, 9.8e-05/9.8e-05 sec, 0.000122/0.000122 sec )
[LOG] Total clause minimization time: 0.015438/0 sec (0.001283/0.001283 sec, 0.001385/0.001385 sec, 0.001422/0.001422 sec, 0.001431/0.001431 sec, 0.001553/0.001553 sec, 0.001585/0.001585 sec, 0.000954/0.000954 sec, 0.001195/0.001195 sec, 0.00117/0.00117 sec, 0.001223/0.001223 sec, 0.001114/0.001114 sec, 0.001123/0.001123 sec )
[LOG] Total clause size reduction: 688 --> 12 (112 --> 1, 112 --> 1, 113 --> 1, 114 --> 1, 115 --> 1, 116 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 38.2222 --> 0.666667 (56 --> 0.5, 56 --> 0.5, 56.5 --> 0.5, 57 --> 0.5, 57.5 --> 0.5, 58 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.03451 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 160 12 2 1 144
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.023877 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 55 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.021292/0 sec (0.002533/0 sec, 0.002443/0 sec, 0.00247/0 sec, 0.002559/0 sec, 0.002441/0 sec, 0.002517/0 sec, 0.001103/0 sec, 0.001031/0 sec, 0.001061/0 sec, 0.001049/0 sec, 0.001061/0 sec, 0.001024/0 sec )
[LOG] Nr of iterations: 18 (2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.006366/0 sec (0.000935/0.000935 sec, 0.00097/0.00097 sec, 0.000988/0.000988 sec, 0.001002/0.001002 sec, 0.000943/0.000943 sec, 0.001003/0.001003 sec, 8.8e-05/8.8e-05 sec, 8.7e-05/8.7e-05 sec, 8.7e-05/8.7e-05 sec, 8.7e-05/8.7e-05 sec, 8.9e-05/8.9e-05 sec, 8.7e-05/8.7e-05 sec )
[LOG] Total clause minimization time: 0.009838/0 sec (0.000919/0.000919 sec, 0.000934/0.000934 sec, 0.000949/0.000949 sec, 0.001009/0.001009 sec, 0.000954/0.000954 sec, 0.00096/0.00096 sec, 0.000677/0.000677 sec, 0.000671/0.000671 sec, 0.000704/0.000704 sec, 0.000691/0.000691 sec, 0.000704/0.000704 sec, 0.000666/0.000666 sec )
[LOG] Total clause size reduction: 532 --> 12 (86 --> 1, 86 --> 1, 87 --> 1, 88 --> 1, 89 --> 1, 90 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 29.5556 --> 0.666667 (43 --> 0.5, 43 --> 0.5, 43.5 --> 0.5, 44 --> 0.5, 44.5 --> 0.5, 45 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.024782 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 134 12 2 1 118
=====================  add8n.aag =====================
[LOG] Relation determinization time: 0.059144 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 113 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.055514/0 sec (0.004802/0 sec, 0.004935/0 sec, 0.004689/0 sec, 0.004879/0 sec, 0.004943/0 sec, 0.004811/0 sec, 0.00483/0 sec, 0.005076/0 sec, 0.00194/0 sec, 0.002023/0 sec, 0.002138/0 sec, 0.002049/0 sec, 0.002165/0 sec, 0.00204/0 sec, 0.002034/0 sec, 0.00216/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.016296/0 sec (0.001882/0.001882 sec, 0.001871/0.001871 sec, 0.001883/0.001883 sec, 0.001927/0.001927 sec, 0.001902/0.001902 sec, 0.001894/0.001894 sec, 0.001905/0.001905 sec, 0.001979/0.001979 sec, 0.000131/0.000131 sec, 0.000132/0.000132 sec, 0.000131/0.000131 sec, 0.000133/0.000133 sec, 0.00013/0.00013 sec, 0.000131/0.000131 sec, 0.000133/0.000133 sec, 0.000132/0.000132 sec )
[LOG] Total clause minimization time: 0.027895/0 sec (0.00181/0.00181 sec, 0.002092/0.002092 sec, 0.001854/0.001854 sec, 0.002022/0.002022 sec, 0.002063/0.002063 sec, 0.001959/0.001959 sec, 0.001935/0.001935 sec, 0.002102/0.002102 sec, 0.001323/0.001323 sec, 0.001468/0.001468 sec, 0.001577/0.001577 sec, 0.001488/0.001488 sec, 0.001605/0.001605 sec, 0.001498/0.001498 sec, 0.001482/0.001482 sec, 0.001617/0.001617 sec )
[LOG] Total clause size reduction: 1261 --> 16 (154 --> 1, 154 --> 1, 155 --> 1, 156 --> 1, 157 --> 1, 158 --> 1, 159 --> 1, 160 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 52.5417 --> 0.666667 (77 --> 0.5, 77 --> 0.5, 77.5 --> 0.5, 78 --> 0.5, 78.5 --> 0.5, 79 --> 0.5, 79.5 --> 0.5, 80 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.060418 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 220 16 2 1 200
=====================  add8y.aag =====================
[LOG] Relation determinization time: 0.040736 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 77 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.037662/0 sec (0.003331/0 sec, 0.003253/0 sec, 0.003188/0 sec, 0.003301/0 sec, 0.003379/0 sec, 0.003309/0 sec, 0.003297/0 sec, 0.003416/0 sec, 0.001424/0 sec, 0.001365/0 sec, 0.001396/0 sec, 0.001383/0 sec, 0.001439/0 sec, 0.001395/0 sec, 0.0014/0 sec, 0.001386/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.011328/0 sec (0.001239/0.001239 sec, 0.001293/0.001293 sec, 0.001257/0.001257 sec, 0.001293/0.001293 sec, 0.001406/0.001406 sec, 0.001315/0.001315 sec, 0.001279/0.001279 sec, 0.001322/0.001322 sec, 0.000112/0.000112 sec, 0.000111/0.000111 sec, 0.000114/0.000114 sec, 0.000112/0.000112 sec, 0.000137/0.000137 sec, 0.000112/0.000112 sec, 0.000115/0.000115 sec, 0.000111/0.000111 sec )
[LOG] Total clause minimization time: 0.017723/0 sec (0.001226/0.001226 sec, 0.001264/0.001264 sec, 0.001257/0.001257 sec, 0.001295/0.001295 sec, 0.001277/0.001277 sec, 0.001283/0.001283 sec, 0.001315/0.001315 sec, 0.001373/0.001373 sec, 0.000893/0.000893 sec, 0.000906/0.000906 sec, 0.000923/0.000923 sec, 0.000928/0.000928 sec, 0.000964/0.000964 sec, 0.00094/0.00094 sec, 0.000947/0.000947 sec, 0.000932/0.000932 sec )
[LOG] Total clause size reduction: 973 --> 16 (118 --> 1, 118 --> 1, 119 --> 1, 120 --> 1, 121 --> 1, 122 --> 1, 123 --> 1, 124 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 40.5417 --> 0.666667 (59 --> 0.5, 59 --> 0.5, 59.5 --> 0.5, 60 --> 0.5, 60.5 --> 0.5, 61 --> 0.5, 61.5 --> 0.5, 62 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.041844 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 184 16 2 1 164
=====================  add10n.aag =====================
[LOG] Relation determinization time: 0.091396 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 145 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.086783/0 sec (0.006138/0 sec, 0.00622/0 sec, 0.005963/0 sec, 0.005951/0 sec, 0.005999/0 sec, 0.006293/0 sec, 0.006147/0 sec, 0.006165/0 sec, 0.006274/0 sec, 0.006504/0 sec, 0.002516/0 sec, 0.002482/0 sec, 0.002601/0 sec, 0.002454/0 sec, 0.002467/0 sec, 0.002489/0 sec, 0.002454/0 sec, 0.00265/0 sec, 0.002486/0 sec, 0.00253/0 sec )
[LOG] Nr of iterations: 30 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.025884/0 sec (0.002387/0.002387 sec, 0.002422/0.002422 sec, 0.002377/0.002377 sec, 0.002387/0.002387 sec, 0.002368/0.002368 sec, 0.002421/0.002421 sec, 0.00244/0.00244 sec, 0.002428/0.002428 sec, 0.002474/0.002474 sec, 0.002539/0.002539 sec, 0.000172/0.000172 sec, 0.000185/0.000185 sec, 0.000159/0.000159 sec, 0.000163/0.000163 sec, 0.000162/0.000162 sec, 0.000162/0.000162 sec, 0.000156/0.000156 sec, 0.000159/0.000159 sec, 0.000164/0.000164 sec, 0.000159/0.000159 sec )
[LOG] Total clause minimization time: 0.0432/0 sec (0.002317/0.002317 sec, 0.002553/0.002553 sec, 0.00239/0.00239 sec, 0.002381/0.002381 sec, 0.002436/0.002436 sec, 0.002639/0.002639 sec, 0.002442/0.002442 sec, 0.002445/0.002445 sec, 0.002529/0.002529 sec, 0.002689/0.002689 sec, 0.001717/0.001717 sec, 0.001794/0.001794 sec, 0.001934/0.001934 sec, 0.001799/0.001799 sec, 0.001807/0.001807 sec, 0.001811/0.001811 sec, 0.001807/0.001807 sec, 0.001997/0.001997 sec, 0.001831/0.001831 sec, 0.001882/0.001882 sec )
[LOG] Total clause size reduction: 2006 --> 20 (196 --> 1, 196 --> 1, 197 --> 1, 198 --> 1, 199 --> 1, 200 --> 1, 201 --> 1, 202 --> 1, 203 --> 1, 204 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 66.8667 --> 0.666667 (98 --> 0.5, 98 --> 0.5, 98.5 --> 0.5, 99 --> 0.5, 99.5 --> 0.5, 100 --> 0.5, 100.5 --> 0.5, 101 --> 0.5, 101.5 --> 0.5, 102 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.09293 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 280 20 2 1 256
=====================  add10y.aag =====================
[LOG] Relation determinization time: 0.062652 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 99 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05893/0 sec (0.00411/0 sec, 0.004133/0 sec, 0.004102/0 sec, 0.004218/0 sec, 0.004249/0 sec, 0.004244/0 sec, 0.004261/0 sec, 0.004302/0 sec, 0.004189/0 sec, 0.004175/0 sec, 0.001744/0 sec, 0.001647/0 sec, 0.001685/0 sec, 0.001678/0 sec, 0.001684/0 sec, 0.001706/0 sec, 0.001687/0 sec, 0.001733/0 sec, 0.001708/0 sec, 0.001675/0 sec )
[LOG] Nr of iterations: 30 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.01775/0 sec (0.001549/0.001549 sec, 0.001607/0.001607 sec, 0.001566/0.001566 sec, 0.001662/0.001662 sec, 0.00164/0.00164 sec, 0.001646/0.001646 sec, 0.00171/0.00171 sec, 0.001689/0.001689 sec, 0.001651/0.001651 sec, 0.001653/0.001653 sec, 0.000137/0.000137 sec, 0.000136/0.000136 sec, 0.000136/0.000136 sec, 0.000137/0.000137 sec, 0.000139/0.000139 sec, 0.000139/0.000139 sec, 0.000139/0.000139 sec, 0.000139/0.000139 sec, 0.000137/0.000137 sec, 0.000138/0.000138 sec )
[LOG] Total clause minimization time: 0.027885/0 sec (0.001521/0.001521 sec, 0.001651/0.001651 sec, 0.001651/0.001651 sec, 0.001641/0.001641 sec, 0.001696/0.001696 sec, 0.001654/0.001654 sec, 0.001629/0.001629 sec, 0.001626/0.001626 sec, 0.001612/0.001612 sec, 0.001619/0.001619 sec, 0.001151/0.001151 sec, 0.00112/0.00112 sec, 0.001159/0.001159 sec, 0.001154/0.001154 sec, 0.001155/0.001155 sec, 0.001161/0.001161 sec, 0.001155/0.001155 sec, 0.001202/0.001202 sec, 0.001181/0.001181 sec, 0.001147/0.001147 sec )
[LOG] Total clause size reduction: 1546 --> 20 (150 --> 1, 150 --> 1, 151 --> 1, 152 --> 1, 153 --> 1, 154 --> 1, 155 --> 1, 156 --> 1, 157 --> 1, 158 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 51.5333 --> 0.666667 (75 --> 0.5, 75 --> 0.5, 75.5 --> 0.5, 76 --> 0.5, 76.5 --> 0.5, 77 --> 0.5, 77.5 --> 0.5, 78 --> 0.5, 78.5 --> 0.5, 79 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.063937 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 234 20 2 1 210
=====================  add12n.aag =====================
[LOG] Relation determinization time: 0.135024 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 177 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.129223/0 sec (0.00727/0 sec, 0.007589/0 sec, 0.007463/0 sec, 0.007493/0 sec, 0.007508/0 sec, 0.007568/0 sec, 0.007652/0 sec, 0.007988/0 sec, 0.008027/0 sec, 0.007849/0 sec, 0.008196/0 sec, 0.007987/0 sec, 0.002979/0 sec, 0.00295/0 sec, 0.003172/0 sec, 0.002952/0 sec, 0.003/0 sec, 0.002987/0 sec, 0.003003/0 sec, 0.002992/0 sec, 0.003279/0 sec, 0.003093/0 sec, 0.003134/0 sec, 0.003092/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.037775/0 sec (0.002775/0.002775 sec, 0.002843/0.002843 sec, 0.002904/0.002904 sec, 0.002918/0.002918 sec, 0.002901/0.002901 sec, 0.002995/0.002995 sec, 0.003002/0.003002 sec, 0.002994/0.002994 sec, 0.003007/0.003007 sec, 0.003011/0.003011 sec, 0.003011/0.003011 sec, 0.003022/0.003022 sec, 0.000197/0.000197 sec, 0.000194/0.000194 sec, 0.000201/0.000201 sec, 0.000196/0.000196 sec, 0.000198/0.000198 sec, 0.000198/0.000198 sec, 0.000193/0.000193 sec, 0.000193/0.000193 sec, 0.000214/0.000214 sec, 0.000206/0.000206 sec, 0.000201/0.000201 sec, 0.000201/0.000201 sec )
[LOG] Total clause minimization time: 0.063649/0 sec (0.002811/0.002811 sec, 0.003118/0.003118 sec, 0.002916/0.002916 sec, 0.002915/0.002915 sec, 0.002953/0.002953 sec, 0.002958/0.002958 sec, 0.002981/0.002981 sec, 0.003267/0.003267 sec, 0.003281/0.003281 sec, 0.003037/0.003037 sec, 0.003384/0.003384 sec, 0.003231/0.003231 sec, 0.002086/0.002086 sec, 0.002163/0.002163 sec, 0.00237/0.00237 sec, 0.002155/0.002155 sec, 0.002168/0.002168 sec, 0.002186/0.002186 sec, 0.002204/0.002204 sec, 0.002198/0.002198 sec, 0.002427/0.002427 sec, 0.002268/0.002268 sec, 0.002296/0.002296 sec, 0.002276/0.002276 sec )
[LOG] Total clause size reduction: 2923 --> 24 (238 --> 1, 238 --> 1, 239 --> 1, 240 --> 1, 241 --> 1, 242 --> 1, 243 --> 1, 244 --> 1, 245 --> 1, 246 --> 1, 247 --> 1, 248 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 81.1944 --> 0.666667 (119 --> 0.5, 119 --> 0.5, 119.5 --> 0.5, 120 --> 0.5, 120.5 --> 0.5, 121 --> 0.5, 121.5 --> 0.5, 122 --> 0.5, 122.5 --> 0.5, 123 --> 0.5, 123.5 --> 0.5, 124 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.136928 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 340 24 2 1 312
=====================  add12y.aag =====================
[LOG] Relation determinization time: 0.089924 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 121 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.084886/0 sec (0.005148/0 sec, 0.005047/0 sec, 0.004881/0 sec, 0.004909/0 sec, 0.004953/0 sec, 0.005024/0 sec, 0.005126/0 sec, 0.005032/0 sec, 0.005021/0 sec, 0.005102/0 sec, 0.005101/0 sec, 0.005142/0 sec, 0.002088/0 sec, 0.002015/0 sec, 0.002017/0 sec, 0.002056/0 sec, 0.002002/0 sec, 0.002047/0 sec, 0.002035/0 sec, 0.002078/0 sec, 0.002022/0 sec, 0.002042/0 sec, 0.002003/0 sec, 0.001995/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.025671/0 sec (0.001944/0.001944 sec, 0.002024/0.002024 sec, 0.001862/0.001862 sec, 0.001934/0.001934 sec, 0.001962/0.001962 sec, 0.001952/0.001952 sec, 0.001998/0.001998 sec, 0.001986/0.001986 sec, 0.001996/0.001996 sec, 0.001992/0.001992 sec, 0.002015/0.002015 sec, 0.001993/0.001993 sec, 0.000169/0.000169 sec, 0.000193/0.000193 sec, 0.000167/0.000167 sec, 0.000164/0.000164 sec, 0.000168/0.000168 sec, 0.000164/0.000164 sec, 0.000168/0.000168 sec, 0.000169/0.000169 sec, 0.000165/0.000165 sec, 0.000163/0.000163 sec, 0.000161/0.000161 sec, 0.000162/0.000162 sec )
[LOG] Total clause minimization time: 0.040201/0 sec (0.001887/0.001887 sec, 0.001895/0.001895 sec, 0.00193/0.00193 sec, 0.001974/0.001974 sec, 0.001904/0.001904 sec, 0.001951/0.001951 sec, 0.001998/0.001998 sec, 0.001943/0.001943 sec, 0.001951/0.001951 sec, 0.002/0.002 sec, 0.00198/0.00198 sec, 0.001999/0.001999 sec, 0.001371/0.001371 sec, 0.001361/0.001361 sec, 0.001389/0.001389 sec, 0.001431/0.001431 sec, 0.001377/0.001377 sec, 0.001422/0.001422 sec, 0.001409/0.001409 sec, 0.001443/0.001443 sec, 0.001396/0.001396 sec, 0.001418/0.001418 sec, 0.00139/0.00139 sec, 0.001382/0.001382 sec )
[LOG] Total clause size reduction: 2251 --> 24 (182 --> 1, 182 --> 1, 183 --> 1, 184 --> 1, 185 --> 1, 186 --> 1, 187 --> 1, 188 --> 1, 189 --> 1, 190 --> 1, 191 --> 1, 192 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 62.5278 --> 0.666667 (91 --> 0.5, 91 --> 0.5, 91.5 --> 0.5, 92 --> 0.5, 92.5 --> 0.5, 93 --> 0.5, 93.5 --> 0.5, 94 --> 0.5, 94.5 --> 0.5, 95 --> 0.5, 95.5 --> 0.5, 96 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.091608 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 284 24 2 1 256
=====================  add14n.aag =====================
[LOG] Relation determinization time: 0.183239 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.176301/0 sec (0.008692/0 sec, 0.008985/0 sec, 0.008881/0 sec, 0.00873/0 sec, 0.008746/0 sec, 0.009092/0 sec, 0.009143/0 sec, 0.009038/0 sec, 0.009366/0 sec, 0.0091/0 sec, 0.008897/0 sec, 0.009241/0 sec, 0.00896/0 sec, 0.009243/0 sec, 0.003316/0 sec, 0.003345/0 sec, 0.003376/0 sec, 0.003344/0 sec, 0.00338/0 sec, 0.003716/0 sec, 0.003863/0 sec, 0.003555/0 sec, 0.00381/0 sec, 0.003589/0 sec, 0.003825/0 sec, 0.003856/0 sec, 0.003606/0 sec, 0.003606/0 sec )
[LOG] Nr of iterations: 42 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.052041/0 sec (0.003401/0.003401 sec, 0.00336/0.00336 sec, 0.003467/0.003467 sec, 0.00343/0.00343 sec, 0.003463/0.003463 sec, 0.003454/0.003454 sec, 0.003479/0.003479 sec, 0.00354/0.00354 sec, 0.003551/0.003551 sec, 0.003427/0.003427 sec, 0.003513/0.003513 sec, 0.003527/0.003527 sec, 0.003519/0.003519 sec, 0.003585/0.003585 sec, 0.000217/0.000217 sec, 0.000223/0.000223 sec, 0.000221/0.000221 sec, 0.000218/0.000218 sec, 0.000226/0.000226 sec, 0.000252/0.000252 sec, 0.000244/0.000244 sec, 0.000244/0.000244 sec, 0.000257/0.000257 sec, 0.000249/0.000249 sec, 0.000253/0.000253 sec, 0.00025/0.00025 sec, 0.000247/0.000247 sec, 0.000224/0.000224 sec )
[LOG] Total clause minimization time: 0.087215/0 sec (0.003389/0.003389 sec, 0.003702/0.003702 sec, 0.00343/0.00343 sec, 0.00334/0.00334 sec, 0.003403/0.003403 sec, 0.003718/0.003718 sec, 0.003737/0.003737 sec, 0.003508/0.003508 sec, 0.003784/0.003784 sec, 0.003696/0.003696 sec, 0.003449/0.003449 sec, 0.003765/0.003765 sec, 0.003513/0.003513 sec, 0.003764/0.003764 sec, 0.002354/0.002354 sec, 0.00247/0.00247 sec, 0.00249/0.00249 sec, 0.002469/0.002469 sec, 0.002486/0.002486 sec, 0.002762/0.002762 sec, 0.002867/0.002867 sec, 0.002615/0.002615 sec, 0.002842/0.002842 sec, 0.002622/0.002622 sec, 0.00285/0.00285 sec, 0.002892/0.002892 sec, 0.002634/0.002634 sec, 0.002664/0.002664 sec )
[LOG] Total clause size reduction: 4012 --> 28 (280 --> 1, 280 --> 1, 281 --> 1, 282 --> 1, 283 --> 1, 284 --> 1, 285 --> 1, 286 --> 1, 287 --> 1, 288 --> 1, 289 --> 1, 290 --> 1, 291 --> 1, 292 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 95.5238 --> 0.666667 (140 --> 0.5, 140 --> 0.5, 140.5 --> 0.5, 141 --> 0.5, 141.5 --> 0.5, 142 --> 0.5, 142.5 --> 0.5, 143 --> 0.5, 143.5 --> 0.5, 144 --> 0.5, 144.5 --> 0.5, 145 --> 0.5, 145.5 --> 0.5, 146 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.185424 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 400 28 2 1 368
=====================  add14y.aag =====================
[LOG] Relation determinization time: 0.121798 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 143 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.115994/1 sec (0.005827/0 sec, 0.005819/1 sec, 0.005792/0 sec, 0.006109/0 sec, 0.00594/0 sec, 0.005974/0 sec, 0.006041/0 sec, 0.005943/0 sec, 0.00603/0 sec, 0.006043/0 sec, 0.005917/0 sec, 0.005799/0 sec, 0.005935/0 sec, 0.005915/0 sec, 0.002402/0 sec, 0.002315/0 sec, 0.002314/0 sec, 0.002311/0 sec, 0.002309/0 sec, 0.002346/0 sec, 0.002397/0 sec, 0.00234/0 sec, 0.002393/0 sec, 0.002342/0 sec, 0.002347/0 sec, 0.002366/0 sec, 0.002395/0 sec, 0.002333/0 sec )
[LOG] Nr of iterations: 42 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.035315/0 sec (0.002217/0.002217 sec, 0.002291/0.002291 sec, 0.002257/0.002257 sec, 0.002339/0.002339 sec, 0.002368/0.002368 sec, 0.002359/0.002359 sec, 0.002404/0.002404 sec, 0.002372/0.002372 sec, 0.002354/0.002354 sec, 0.00239/0.00239 sec, 0.002324/0.002324 sec, 0.00232/0.00232 sec, 0.002297/0.002297 sec, 0.002314/0.002314 sec, 0.000194/0.000194 sec, 0.00019/0.00019 sec, 0.000186/0.000186 sec, 0.000187/0.000187 sec, 0.000188/0.000188 sec, 0.00019/0.00019 sec, 0.000203/0.000203 sec, 0.000189/0.000189 sec, 0.000197/0.000197 sec, 0.000188/0.000188 sec, 0.000193/0.000193 sec, 0.000217/0.000217 sec, 0.000192/0.000192 sec, 0.000195/0.000195 sec )
[LOG] Total clause minimization time: 0.054982/0 sec (0.002196/0.002196 sec, 0.002263/0.002263 sec, 0.002262/0.002262 sec, 0.002406/0.002406 sec, 0.002263/0.002263 sec, 0.002296/0.002296 sec, 0.002306/0.002306 sec, 0.002268/0.002268 sec, 0.002317/0.002317 sec, 0.002305/0.002305 sec, 0.002281/0.002281 sec, 0.002308/0.002308 sec, 0.002331/0.002331 sec, 0.002302/0.002302 sec, 0.001593/0.001593 sec, 0.001621/0.001621 sec, 0.001612/0.001612 sec, 0.001614/0.001614 sec, 0.001609/0.001609 sec, 0.001646/0.001646 sec, 0.001677/0.001677 sec, 0.001625/0.001625 sec, 0.001684/0.001684 sec, 0.001623/0.001623 sec, 0.001644/0.001644 sec, 0.001626/0.001626 sec, 0.001683/0.001683 sec, 0.001621/0.001621 sec )
[LOG] Total clause size reduction: 3088 --> 28 (214 --> 1, 214 --> 1, 215 --> 1, 216 --> 1, 217 --> 1, 218 --> 1, 219 --> 1, 220 --> 1, 221 --> 1, 222 --> 1, 223 --> 1, 224 --> 1, 225 --> 1, 226 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 73.5238 --> 0.666667 (107 --> 0.5, 107 --> 0.5, 107.5 --> 0.5, 108 --> 0.5, 108.5 --> 0.5, 109 --> 0.5, 109.5 --> 0.5, 110 --> 0.5, 110.5 --> 0.5, 111 --> 0.5, 111.5 --> 0.5, 112 --> 0.5, 112.5 --> 0.5, 113 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.123581 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 334 28 2 1 302
=====================  add16n.aag =====================
[LOG] Relation determinization time: 0.241225 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 241 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.232402/0 sec (0.010016/0 sec, 0.010007/0 sec, 0.010394/0 sec, 0.010023/0 sec, 0.010403/0 sec, 0.01018/0 sec, 0.010289/0 sec, 0.010837/0 sec, 0.010358/0 sec, 0.010199/0 sec, 0.01019/0 sec, 0.010665/0 sec, 0.010887/0 sec, 0.010527/0 sec, 0.010319/0 sec, 0.010481/0 sec, 0.0039/0 sec, 0.003918/0 sec, 0.004173/0 sec, 0.004209/0 sec, 0.003962/0 sec, 0.004006/0 sec, 0.004334/0 sec, 0.004321/0 sec, 0.004039/0 sec, 0.0044/0 sec, 0.004096/0 sec, 0.004327/0 sec, 0.004333/0 sec, 0.004118/0 sec, 0.004374/0 sec, 0.004117/0 sec )
[LOG] Nr of iterations: 48 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.067781/0 sec (0.003863/0.003863 sec, 0.003823/0.003823 sec, 0.003851/0.003851 sec, 0.003799/0.003799 sec, 0.003874/0.003874 sec, 0.003878/0.003878 sec, 0.003908/0.003908 sec, 0.004025/0.004025 sec, 0.004032/0.004032 sec, 0.00398/0.00398 sec, 0.00399/0.00399 sec, 0.003988/0.003988 sec, 0.004062/0.004062 sec, 0.004052/0.004052 sec, 0.003994/0.003994 sec, 0.00418/0.00418 sec, 0.000263/0.000263 sec, 0.000265/0.000265 sec, 0.000266/0.000266 sec, 0.000271/0.000271 sec, 0.000285/0.000285 sec, 0.000285/0.000285 sec, 0.000284/0.000284 sec, 0.000295/0.000295 sec, 0.000287/0.000287 sec, 0.000288/0.000288 sec, 0.0003/0.0003 sec, 0.000278/0.000278 sec, 0.000287/0.000287 sec, 0.000288/0.000288 sec, 0.000283/0.000283 sec, 0.000257/0.000257 sec )
[LOG] Total clause minimization time: 0.114908/0 sec (0.003839/0.003839 sec, 0.003929/0.003929 sec, 0.004242/0.004242 sec, 0.003926/0.003926 sec, 0.004289/0.004289 sec, 0.00398/0.00398 sec, 0.004003/0.004003 sec, 0.004431/0.004431 sec, 0.003946/0.003946 sec, 0.00398/0.00398 sec, 0.003935/0.003935 sec, 0.004357/0.004357 sec, 0.004427/0.004427 sec, 0.004099/0.004099 sec, 0.004009/0.004009 sec, 0.003988/0.003988 sec, 0.002763/0.002763 sec, 0.00289/0.00289 sec, 0.003148/0.003148 sec, 0.003171/0.003171 sec, 0.002918/0.002918 sec, 0.002934/0.002934 sec, 0.003259/0.003259 sec, 0.003248/0.003248 sec, 0.002949/0.002949 sec, 0.003301/0.003301 sec, 0.002989/0.002989 sec, 0.003268/0.003268 sec, 0.003262/0.003262 sec, 0.003045/0.003045 sec, 0.003301/0.003301 sec, 0.003082/0.003082 sec )
[LOG] Total clause size reduction: 5273 --> 32 (322 --> 1, 322 --> 1, 323 --> 1, 324 --> 1, 325 --> 1, 326 --> 1, 327 --> 1, 328 --> 1, 329 --> 1, 330 --> 1, 331 --> 1, 332 --> 1, 333 --> 1, 334 --> 1, 335 --> 1, 336 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 109.854 --> 0.666667 (161 --> 0.5, 161 --> 0.5, 161.5 --> 0.5, 162 --> 0.5, 162.5 --> 0.5, 163 --> 0.5, 163.5 --> 0.5, 164 --> 0.5, 164.5 --> 0.5, 165 --> 0.5, 165.5 --> 0.5, 166 --> 0.5, 166.5 --> 0.5, 167 --> 0.5, 167.5 --> 0.5, 168 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.243915 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 460 32 2 1 424
=====================  add16y.aag =====================
[LOG] Relation determinization time: 0.165121 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 165 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.158245/1 sec (0.00706/0 sec, 0.00729/1 sec, 0.00714/0 sec, 0.00713/0 sec, 0.00707/0 sec, 0.007125/0 sec, 0.007066/0 sec, 0.007047/0 sec, 0.007028/0 sec, 0.007022/0 sec, 0.00705/0 sec, 0.007017/0 sec, 0.007112/0 sec, 0.007128/0 sec, 0.007196/0 sec, 0.007302/0 sec, 0.002853/0 sec, 0.002741/0 sec, 0.002788/0 sec, 0.002808/0 sec, 0.002777/0 sec, 0.002787/0 sec, 0.002786/0 sec, 0.002773/0 sec, 0.002768/0 sec, 0.002776/0 sec, 0.00282/0 sec, 0.002729/0 sec, 0.002777/0 sec, 0.002778/0 sec, 0.002778/0 sec, 0.002723/0 sec )
[LOG] Nr of iterations: 48 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.047027/0 sec (0.002631/0.002631 sec, 0.002742/0.002742 sec, 0.002683/0.002683 sec, 0.002706/0.002706 sec, 0.002736/0.002736 sec, 0.002756/0.002756 sec, 0.002705/0.002705 sec, 0.002684/0.002684 sec, 0.002679/0.002679 sec, 0.002675/0.002675 sec, 0.002701/0.002701 sec, 0.002702/0.002702 sec, 0.002717/0.002717 sec, 0.002703/0.002703 sec, 0.002724/0.002724 sec, 0.002753/0.002753 sec, 0.000251/0.000251 sec, 0.000235/0.000235 sec, 0.000236/0.000236 sec, 0.000237/0.000237 sec, 0.000234/0.000234 sec, 0.00023/0.00023 sec, 0.000235/0.000235 sec, 0.000229/0.000229 sec, 0.000232/0.000232 sec, 0.000239/0.000239 sec, 0.000231/0.000231 sec, 0.000228/0.000228 sec, 0.000231/0.000231 sec, 0.00023/0.00023 sec, 0.000224/0.000224 sec, 0.000228/0.000228 sec )
[LOG] Total clause minimization time: 0.073287/0 sec (0.002626/0.002626 sec, 0.002698/0.002698 sec, 0.002619/0.002619 sec, 0.002709/0.002709 sec, 0.002609/0.002609 sec, 0.002624/0.002624 sec, 0.00262/0.00262 sec, 0.002599/0.002599 sec, 0.002643/0.002643 sec, 0.002634/0.002634 sec, 0.00265/0.00265 sec, 0.002627/0.002627 sec, 0.002667/0.002667 sec, 0.002699/0.002699 sec, 0.002734/0.002734 sec, 0.002757/0.002757 sec, 0.001905/0.001905 sec, 0.001892/0.001892 sec, 0.001932/0.001932 sec, 0.001939/0.001939 sec, 0.001925/0.001925 sec, 0.001927/0.001927 sec, 0.001936/0.001936 sec, 0.001934/0.001934 sec, 0.001919/0.001919 sec, 0.001928/0.001928 sec, 0.001967/0.001967 sec, 0.001891/0.001891 sec, 0.001934/0.001934 sec, 0.001944/0.001944 sec, 0.001938/0.001938 sec, 0.001861/0.001861 sec )
[LOG] Total clause size reduction: 4057 --> 32 (246 --> 1, 246 --> 1, 247 --> 1, 248 --> 1, 249 --> 1, 250 --> 1, 251 --> 1, 252 --> 1, 253 --> 1, 254 --> 1, 255 --> 1, 256 --> 1, 257 --> 1, 258 --> 1, 259 --> 1, 260 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 84.5208 --> 0.666667 (123 --> 0.5, 123 --> 0.5, 123.5 --> 0.5, 124 --> 0.5, 124.5 --> 0.5, 125 --> 0.5, 125.5 --> 0.5, 126 --> 0.5, 126.5 --> 0.5, 127 --> 0.5, 127.5 --> 0.5, 128 --> 0.5, 128.5 --> 0.5, 129 --> 0.5, 129.5 --> 0.5, 130 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.16715 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 384 32 2 1 348
=====================  add18n.aag =====================
[LOG] Relation determinization time: 0.30498 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 273 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.294385/0 sec (0.011422/0 sec, 0.011865/0 sec, 0.011507/0 sec, 0.011618/0 sec, 0.011304/0 sec, 0.012047/0 sec, 0.011583/0 sec, 0.011853/0 sec, 0.011405/0 sec, 0.011362/0 sec, 0.011512/0 sec, 0.011779/0 sec, 0.011798/0 sec, 0.01163/0 sec, 0.012049/0 sec, 0.011674/0 sec, 0.012332/0 sec, 0.012504/0 sec, 0.004483/0 sec, 0.004477/0 sec, 0.004816/0 sec, 0.004811/0 sec, 0.004666/0 sec, 0.004404/0 sec, 0.004433/0 sec, 0.004745/0 sec, 0.004453/0 sec, 0.004462/0 sec, 0.004502/0 sec, 0.004833/0 sec, 0.004543/0 sec, 0.004569/0 sec, 0.004598/0 sec, 0.004637/0 sec, 0.005038/0 sec, 0.004671/0 sec )
[LOG] Nr of iterations: 54 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.085471/0 sec (0.004359/0.004359 sec, 0.004392/0.004392 sec, 0.00441/0.00441 sec, 0.004269/0.004269 sec, 0.004282/0.004282 sec, 0.004333/0.004333 sec, 0.004381/0.004381 sec, 0.004369/0.004369 sec, 0.004336/0.004336 sec, 0.004303/0.004303 sec, 0.004504/0.004504 sec, 0.004529/0.004529 sec, 0.004542/0.004542 sec, 0.004466/0.004466 sec, 0.004482/0.004482 sec, 0.004485/0.004485 sec, 0.004558/0.004558 sec, 0.004757/0.004757 sec, 0.000323/0.000323 sec, 0.000326/0.000326 sec, 0.000328/0.000328 sec, 0.000331/0.000331 sec, 0.000281/0.000281 sec, 0.000322/0.000322 sec, 0.000303/0.000303 sec, 0.000314/0.000314 sec, 0.000301/0.000301 sec, 0.000306/0.000306 sec, 0.000323/0.000323 sec, 0.000316/0.000316 sec, 0.000303/0.000303 sec, 0.000319/0.000319 sec, 0.000324/0.000324 sec, 0.000338/0.000338 sec, 0.00033/0.00033 sec, 0.000326/0.000326 sec )
[LOG] Total clause minimization time: 0.146092/0 sec (0.004469/0.004469 sec, 0.004869/0.004869 sec, 0.004498/0.004498 sec, 0.004786/0.004786 sec, 0.004412/0.004412 sec, 0.004936/0.004936 sec, 0.004555/0.004555 sec, 0.004822/0.004822 sec, 0.004455/0.004455 sec, 0.004497/0.004497 sec, 0.004545/0.004545 sec, 0.004566/0.004566 sec, 0.004599/0.004599 sec, 0.004576/0.004576 sec, 0.004957/0.004957 sec, 0.004606/0.004606 sec, 0.005057/0.005057 sec, 0.005041/0.005041 sec, 0.0032/0.0032 sec, 0.003278/0.003278 sec, 0.003615/0.003615 sec, 0.003585/0.003585 sec, 0.003515/0.003515 sec, 0.003277/0.003277 sec, 0.003282/0.003282 sec, 0.0036/0.0036 sec, 0.003306/0.003306 sec, 0.003322/0.003322 sec, 0.003315/0.003315 sec, 0.003675/0.003675 sec, 0.00336/0.00336 sec, 0.003399/0.003399 sec, 0.003407/0.003407 sec, 0.003437/0.003437 sec, 0.003807/0.003807 sec, 0.003466/0.003466 sec )
[LOG] Total clause size reduction: 6706 --> 36 (364 --> 1, 364 --> 1, 365 --> 1, 366 --> 1, 367 --> 1, 368 --> 1, 369 --> 1, 370 --> 1, 371 --> 1, 372 --> 1, 373 --> 1, 374 --> 1, 375 --> 1, 376 --> 1, 377 --> 1, 378 --> 1, 379 --> 1, 380 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 124.185 --> 0.666667 (182 --> 0.5, 182 --> 0.5, 182.5 --> 0.5, 183 --> 0.5, 183.5 --> 0.5, 184 --> 0.5, 184.5 --> 0.5, 185 --> 0.5, 185.5 --> 0.5, 186 --> 0.5, 186.5 --> 0.5, 187 --> 0.5, 187.5 --> 0.5, 188 --> 0.5, 188.5 --> 0.5, 189 --> 0.5, 189.5 --> 0.5, 190 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.308035 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 520 36 2 1 480
=====================  add18y.aag =====================
[LOG] Relation determinization time: 0.204663 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 187 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.196541/0 sec (0.007728/0 sec, 0.007891/0 sec, 0.00783/0 sec, 0.007678/0 sec, 0.007731/0 sec, 0.007703/0 sec, 0.007819/0 sec, 0.007881/0 sec, 0.007993/0 sec, 0.008039/0 sec, 0.007871/0 sec, 0.007851/0 sec, 0.007973/0 sec, 0.007923/0 sec, 0.007911/0 sec, 0.008035/0 sec, 0.008125/0 sec, 0.008184/0 sec, 0.003134/0 sec, 0.003033/0 sec, 0.003034/0 sec, 0.003042/0 sec, 0.003076/0 sec, 0.003073/0 sec, 0.003033/0 sec, 0.002962/0 sec, 0.002925/0 sec, 0.003018/0 sec, 0.003016/0 sec, 0.002979/0 sec, 0.003037/0 sec, 0.002995/0 sec, 0.002996/0 sec, 0.002961/0 sec, 0.003071/0 sec, 0.00299/0 sec )
[LOG] Nr of iterations: 54 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.05891/0 sec (0.002863/0.002863 sec, 0.003031/0.003031 sec, 0.002952/0.002952 sec, 0.002907/0.002907 sec, 0.00298/0.00298 sec, 0.002965/0.002965 sec, 0.003029/0.003029 sec, 0.002987/0.002987 sec, 0.003072/0.003072 sec, 0.003077/0.003077 sec, 0.003008/0.003008 sec, 0.00305/0.00305 sec, 0.003037/0.003037 sec, 0.003052/0.003052 sec, 0.003034/0.003034 sec, 0.003078/0.003078 sec, 0.003079/0.003079 sec, 0.003115/0.003115 sec, 0.00027/0.00027 sec, 0.000284/0.000284 sec, 0.000255/0.000255 sec, 0.000254/0.000254 sec, 0.000254/0.000254 sec, 0.000263/0.000263 sec, 0.000259/0.000259 sec, 0.000243/0.000243 sec, 0.000244/0.000244 sec, 0.000255/0.000255 sec, 0.000245/0.000245 sec, 0.00025/0.00025 sec, 0.000254/0.000254 sec, 0.000249/0.000249 sec, 0.000254/0.000254 sec, 0.000252/0.000252 sec, 0.000254/0.000254 sec, 0.000255/0.000255 sec )
[LOG] Total clause minimization time: 0.091671/0 sec (0.002949/0.002949 sec, 0.00294/0.00294 sec, 0.002966/0.002966 sec, 0.002956/0.002956 sec, 0.002931/0.002931 sec, 0.002906/0.002906 sec, 0.002948/0.002948 sec, 0.002995/0.002995 sec, 0.002986/0.002986 sec, 0.003011/0.003011 sec, 0.002949/0.002949 sec, 0.00294/0.00294 sec, 0.003046/0.003046 sec, 0.002999/0.002999 sec, 0.003014/0.003014 sec, 0.003057/0.003057 sec, 0.003105/0.003105 sec, 0.003097/0.003097 sec, 0.002088/0.002088 sec, 0.002084/0.002084 sec, 0.002109/0.002109 sec, 0.002124/0.002124 sec, 0.002139/0.002139 sec, 0.002138/0.002138 sec, 0.002102/0.002102 sec, 0.002049/0.002049 sec, 0.002061/0.002061 sec, 0.002128/0.002128 sec, 0.002115/0.002115 sec, 0.002074/0.002074 sec, 0.002137/0.002137 sec, 0.002104/0.002104 sec, 0.0021/0.0021 sec, 0.002059/0.002059 sec, 0.002174/0.002174 sec, 0.002091/0.002091 sec )
[LOG] Total clause size reduction: 5158 --> 36 (278 --> 1, 278 --> 1, 279 --> 1, 280 --> 1, 281 --> 1, 282 --> 1, 283 --> 1, 284 --> 1, 285 --> 1, 286 --> 1, 287 --> 1, 288 --> 1, 289 --> 1, 290 --> 1, 291 --> 1, 292 --> 1, 293 --> 1, 294 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 95.5185 --> 0.666667 (139 --> 0.5, 139 --> 0.5, 139.5 --> 0.5, 140 --> 0.5, 140.5 --> 0.5, 141 --> 0.5, 141.5 --> 0.5, 142 --> 0.5, 142.5 --> 0.5, 143 --> 0.5, 143.5 --> 0.5, 144 --> 0.5, 144.5 --> 0.5, 145 --> 0.5, 145.5 --> 0.5, 146 --> 0.5, 146.5 --> 0.5, 147 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.207072 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 434 36 2 1 394
=====================  add20n.aag =====================
[LOG] Relation determinization time: 0.376628 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 305 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.364171/1 sec (0.012741/0 sec, 0.012624/0 sec, 0.01303/0 sec, 0.012569/0 sec, 0.012664/0 sec, 0.01252/0 sec, 0.012709/0 sec, 0.013104/0 sec, 0.013385/0 sec, 0.013286/0 sec, 0.012724/0 sec, 0.012828/0 sec, 0.013287/0 sec, 0.013592/0 sec, 0.013801/0 sec, 0.013211/0 sec, 0.013108/0 sec, 0.013127/0 sec, 0.013052/0 sec, 0.013257/0 sec, 0.004973/0 sec, 0.005036/0 sec, 0.005459/0 sec, 0.0054/0 sec, 0.004941/0 sec, 0.005301/0 sec, 0.004926/0 sec, 0.005253/0 sec, 0.004934/0 sec, 0.004919/1 sec, 0.005024/0 sec, 0.005044/0 sec, 0.005135/0 sec, 0.005138/0 sec, 0.005481/0 sec, 0.005099/0 sec, 0.005438/0 sec, 0.005224/0 sec, 0.005239/0 sec, 0.005588/0 sec )
[LOG] Nr of iterations: 60 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.106455/0 sec (0.004929/0.004929 sec, 0.00483/0.00483 sec, 0.004876/0.004876 sec, 0.004835/0.004835 sec, 0.004861/0.004861 sec, 0.004792/0.004792 sec, 0.004708/0.004708 sec, 0.004889/0.004889 sec, 0.004924/0.004924 sec, 0.004907/0.004907 sec, 0.004877/0.004877 sec, 0.004967/0.004967 sec, 0.004878/0.004878 sec, 0.00507/0.00507 sec, 0.005154/0.005154 sec, 0.005078/0.005078 sec, 0.005089/0.005089 sec, 0.00509/0.00509 sec, 0.005096/0.005096 sec, 0.005274/0.005274 sec, 0.00037/0.00037 sec, 0.000374/0.000374 sec, 0.000378/0.000378 sec, 0.000377/0.000377 sec, 0.000328/0.000328 sec, 0.000359/0.000359 sec, 0.000343/0.000343 sec, 0.000348/0.000348 sec, 0.000348/0.000348 sec, 0.000336/0.000336 sec, 0.000365/0.000365 sec, 0.000361/0.000361 sec, 0.000375/0.000375 sec, 0.000385/0.000385 sec, 0.000381/0.000381 sec, 0.000376/0.000376 sec, 0.000383/0.000383 sec, 0.000384/0.000384 sec, 0.000371/0.000371 sec, 0.000389/0.000389 sec )
[LOG] Total clause minimization time: 0.180149/1 sec (0.004988/0.004988 sec, 0.004888/0.004888 sec, 0.005343/0.005343 sec, 0.004918/0.004918 sec, 0.004934/0.004934 sec, 0.004845/0.004845 sec, 0.005276/0.005276 sec, 0.005474/0.005474 sec, 0.00552/0.00552 sec, 0.005389/0.005389 sec, 0.004943/0.004943 sec, 0.005054/0.005054 sec, 0.005505/0.005505 sec, 0.005537/0.005537 sec, 0.005606/0.005606 sec, 0.005137/0.005137 sec, 0.004989/0.004989 sec, 0.005066/0.005066 sec, 0.005039/0.005039 sec, 0.005076/0.005076 sec, 0.003536/0.003536 sec, 0.003681/0.003681 sec, 0.004069/0.004069 sec, 0.00403/0.00403 sec, 0.003621/0.003621 sec, 0.004/0.004 sec, 0.003628/0.003628 sec, 0.003976/0.003976 sec, 0.003642/0.003642 sec, 0.003662/0.003662 sec, 0.003706/0.003706 sec, 0.003715/0.003715 sec, 0.003741/0.003741 sec, 0.003773/0.003773 sec, 0.004098/0.004098 sec, 0.003722/0.003722 sec, 0.004092/0.004092 sec, 0.003857/0.003857 sec, 0.003859/0.003859 sec, 0.004214/0.004214 sec )
[LOG] Total clause size reduction: 8311 --> 40 (406 --> 1, 406 --> 1, 407 --> 1, 408 --> 1, 409 --> 1, 410 --> 1, 411 --> 1, 412 --> 1, 413 --> 1, 414 --> 1, 415 --> 1, 416 --> 1, 417 --> 1, 418 --> 1, 419 --> 1, 420 --> 1, 421 --> 1, 422 --> 1, 423 --> 1, 424 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 138.517 --> 0.666667 (203 --> 0.5, 203 --> 0.5, 203.5 --> 0.5, 204 --> 0.5, 204.5 --> 0.5, 205 --> 0.5, 205.5 --> 0.5, 206 --> 0.5, 206.5 --> 0.5, 207 --> 0.5, 207.5 --> 0.5, 208 --> 0.5, 208.5 --> 0.5, 209 --> 0.5, 209.5 --> 0.5, 210 --> 0.5, 210.5 --> 0.5, 211 --> 0.5, 211.5 --> 0.5, 212 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.380189 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.53 sec (Real time) / 0.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 580 40 2 1 536
=====================  add20y.aag =====================
[LOG] Relation determinization time: 0.259175 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.249264/0 sec (0.008583/0 sec, 0.00877/0 sec, 0.008802/0 sec, 0.009261/0 sec, 0.009046/0 sec, 0.009221/0 sec, 0.008851/0 sec, 0.008821/0 sec, 0.008941/0 sec, 0.0088/0 sec, 0.009058/0 sec, 0.009066/0 sec, 0.009238/0 sec, 0.008977/0 sec, 0.009088/0 sec, 0.009092/0 sec, 0.009004/0 sec, 0.009136/0 sec, 0.009306/0 sec, 0.009399/0 sec, 0.003713/0 sec, 0.003531/0 sec, 0.003513/0 sec, 0.003395/0 sec, 0.003317/0 sec, 0.00336/0 sec, 0.003406/0 sec, 0.003393/0 sec, 0.003378/0 sec, 0.003424/0 sec, 0.003401/0 sec, 0.003386/0 sec, 0.003389/0 sec, 0.0034/0 sec, 0.003425/0 sec, 0.003448/0 sec, 0.003454/0 sec, 0.003561/0 sec, 0.003504/0 sec, 0.003406/0 sec )
[LOG] Nr of iterations: 60 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.074334/0 sec (0.00321/0.00321 sec, 0.003358/0.003358 sec, 0.003279/0.003279 sec, 0.003468/0.003468 sec, 0.003437/0.003437 sec, 0.003546/0.003546 sec, 0.003423/0.003423 sec, 0.003407/0.003407 sec, 0.003366/0.003366 sec, 0.003399/0.003399 sec, 0.003406/0.003406 sec, 0.003459/0.003459 sec, 0.003504/0.003504 sec, 0.003436/0.003436 sec, 0.00345/0.00345 sec, 0.003442/0.003442 sec, 0.003435/0.003435 sec, 0.003487/0.003487 sec, 0.003513/0.003513 sec, 0.003519/0.003519 sec, 0.000311/0.000311 sec, 0.000305/0.000305 sec, 0.000295/0.000295 sec, 0.000276/0.000276 sec, 0.000281/0.000281 sec, 0.000289/0.000289 sec, 0.000283/0.000283 sec, 0.000278/0.000278 sec, 0.00028/0.00028 sec, 0.000278/0.000278 sec, 0.000283/0.000283 sec, 0.000275/0.000275 sec, 0.000279/0.000279 sec, 0.000293/0.000293 sec, 0.000304/0.000304 sec, 0.000289/0.000289 sec, 0.000295/0.000295 sec, 0.000297/0.000297 sec, 0.0003/0.0003 sec, 0.000299/0.000299 sec )
[LOG] Total clause minimization time: 0.115954/0 sec (0.003299/0.003299 sec, 0.003304/0.003304 sec, 0.003368/0.003368 sec, 0.003507/0.003507 sec, 0.003351/0.003351 sec, 0.003324/0.003324 sec, 0.003231/0.003231 sec, 0.003326/0.003326 sec, 0.003305/0.003305 sec, 0.003305/0.003305 sec, 0.003423/0.003423 sec, 0.003409/0.003409 sec, 0.003459/0.003459 sec, 0.003405/0.003405 sec, 0.00338/0.00338 sec, 0.003424/0.003424 sec, 0.003408/0.003408 sec, 0.003445/0.003445 sec, 0.003493/0.003493 sec, 0.003517/0.003517 sec, 0.002489/0.002489 sec, 0.002457/0.002457 sec, 0.00245/0.00245 sec, 0.002394/0.002394 sec, 0.002345/0.002345 sec, 0.002383/0.002383 sec, 0.002407/0.002407 sec, 0.002389/0.002389 sec, 0.002392/0.002392 sec, 0.002441/0.002441 sec, 0.002399/0.002399 sec, 0.002406/0.002406 sec, 0.002398/0.002398 sec, 0.002394/0.002394 sec, 0.002366/0.002366 sec, 0.002401/0.002401 sec, 0.002423/0.002423 sec, 0.002501/0.002501 sec, 0.002452/0.002452 sec, 0.002384/0.002384 sec )
[LOG] Total clause size reduction: 6391 --> 40 (310 --> 1, 310 --> 1, 311 --> 1, 312 --> 1, 313 --> 1, 314 --> 1, 315 --> 1, 316 --> 1, 317 --> 1, 318 --> 1, 319 --> 1, 320 --> 1, 321 --> 1, 322 --> 1, 323 --> 1, 324 --> 1, 325 --> 1, 326 --> 1, 327 --> 1, 328 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 106.517 --> 0.666667 (155 --> 0.5, 155 --> 0.5, 155.5 --> 0.5, 156 --> 0.5, 156.5 --> 0.5, 157 --> 0.5, 157.5 --> 0.5, 158 --> 0.5, 158.5 --> 0.5, 159 --> 0.5, 159.5 --> 0.5, 160 --> 0.5, 160.5 --> 0.5, 161 --> 0.5, 161.5 --> 0.5, 162 --> 0.5, 162.5 --> 0.5, 163 --> 0.5, 163.5 --> 0.5, 164 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.261811 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 484 40 2 1 440
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0.002236 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000559/0 sec (0.000376/0 sec, 0.000183/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.1e-05/0 sec (2.1e-05/2.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002875 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0.002032 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000383/0 sec (0.000244/0 sec, 0.000139/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00263 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0.002467 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000761/0 sec (0.000533/0 sec, 0.000228/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.3e-05/0 sec (2.3e-05/2.3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00318 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0.002165 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000446/0 sec (0.000294/0 sec, 0.000152/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.2e-05/0 sec (1.2e-05/1.2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002794 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0.002554 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000848/0 sec (0.000596/0 sec, 0.000252/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.3e-05/0 sec (2.3e-05/2.3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003265 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0.002059 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000499/0 sec (0.000331/0 sec, 0.000168/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.2e-05/0 sec (1.2e-05/1.2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002654 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0.002877 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001026/0 sec (0.000736/0 sec, 0.00029/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3e-05/0 sec (3e-05/3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003726 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0.002233 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000561/0 sec (0.000374/0 sec, 0.000187/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.1e-05/0 sec (1.1e-05/1.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002904 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0.003082 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001159/0 sec (0.000832/0 sec, 0.000327/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.7e-05/0 sec (2.7e-05/2.7e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003968 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0.002282 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000627/0 sec (0.000428/0 sec, 0.000199/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.1e-05/0 sec (1.1e-05/1.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002954 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0.004222 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002125/0 sec (0.001726/0 sec, 0.000399/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000813/0 sec (0.000813/0.000813 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005214 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0.002583 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000747/0 sec (0.000524/0 sec, 0.000223/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.3e-05/0 sec (1.3e-05/1.3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003311 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0.003292 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001421/0 sec (0.001029/0 sec, 0.000392/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3e-05/0 sec (3e-05/3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004307 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0.002517 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000737/0 sec (0.000505/0 sec, 0.000232/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.5e-05/0 sec (1.5e-05/1.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003263 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0.003699 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001566/0 sec (0.001142/0 sec, 0.000424/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.1e-05/0 sec (3.1e-05/3.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004851 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.61 sec (Real time) / 0.59 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0.00246 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000811/0 sec (0.00057/0 sec, 0.000241/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.6e-05/0 sec (1.6e-05/1.6e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00328 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.36 sec (Real time) / 0.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0.003972 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001739/1 sec (0.001268/1 sec, 0.000471/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.8e-05/0 sec (3.8e-05/3.8e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005182 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.93 sec (Real time) / 1.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0.002734 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000868/0 sec (0.000603/0 sec, 0.000265/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.2e-05/0 sec (1.2e-05/1.2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003549 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.45 sec (Real time) / 1.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0.004156 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00191/0 sec (0.001414/0 sec, 0.000496/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.5e-05/0 sec (3.5e-05/3.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005467 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.76 sec (Real time) / 5.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0.002849 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000964/0 sec (0.00069/0 sec, 0.000274/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.7e-05/0 sec (1.7e-05/1.7e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003686 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.35 sec (Real time) / 4.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0.00503 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002449/0 sec (0.001809/0 sec, 0.00064/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 5e-05/0 sec (5e-05/5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.0068 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 779.95 sec (Real time) / 766.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0.003204 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001173/0 sec (0.000846/0 sec, 0.000327/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.5e-05/0 sec (1.5e-05/1.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004252 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 498.73 sec (Real time) / 487.69 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.006212 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003198/0 sec (0.002346/0 sec, 0.000852/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 5.7e-05/0 sec (5.7e-05/5.7e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.008583 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.30 sec (Real time) / 9901.47 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0.003777 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001487/0 sec (0.001082/0 sec, 0.000405/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.6e-05/0 sec (1.6e-05/1.6e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005042 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.38 sec (Real time) / 9901.47 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.010217 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006456/0 sec (0.005349/0 sec, 0.001107/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.002302/0 sec (0.002302/0.002302 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01354 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.45 sec (Real time) / 9899.23 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0.004399 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001817/0 sec (0.001329/0 sec, 0.000488/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2e-05/0 sec (2e-05/2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005946 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.48 sec (Real time) / 9900.72 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.008933 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004956/0 sec (0.003729/0 sec, 0.001227/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 9e-05/0 sec (9e-05/9e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.013339 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.33 sec (Real time) / 9907.56 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0.005009 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002202/0 sec (0.001629/0 sec, 0.000573/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.7e-05/0 sec (2.7e-05/2.7e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006852 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.61 sec (Real time) / 9893.60 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0.002566 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000512/0 sec (0.000347/0 sec, 0.000165/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.1e-05/0 sec (2.1e-05/2.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003268 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0.002315 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.00045/0 sec (0.000298/0 sec, 0.000152/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.3e-05/0 sec (2.3e-05/2.3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002993 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0.0027 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000848/0 sec (0.000669/0 sec, 0.000179/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000313/0 sec (0.000313/0.000313 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003374 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0.002313 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000419/0 sec (0.000265/0 sec, 0.000154/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002986 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.012057 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009459/0 sec (0.003727/0 sec, 0.001069/0 sec, 0.000536/0 sec, 0.003569/0 sec, 0.000297/0 sec, 0.000261/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.00374/0 sec (0.001447/0.001447 sec, 0.000518/0.000518 sec, 2.4e-05/2.4e-05 sec, 0.001751/0.001751 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.003065/0 sec (0.001551/0.001551 sec, 0/0 sec, 0/0 sec, 0.001514/0.001514 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 130 --> 5 (128 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 21.6667 --> 0.833333 (42.6667 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.013041 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.007258 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.004895/0 sec (0.001813/0 sec, 0.000703/0 sec, 0.000624/0 sec, 0.001334/0 sec, 0.000216/0 sec, 0.000205/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.001553/0 sec (0.000629/0.000629 sec, 0.000319/0.000319 sec, 0.000238/0.000238 sec, 0.000367/0.000367 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.001359/0 sec (0.000629/0.000629 sec, 0/0 sec, 0/0 sec, 0.00073/0.00073 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 68 --> 5 (66 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 11.3333 --> 0.833333 (22 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.008047 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.011306 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008622/0 sec (0.003553/0 sec, 0.001566/0 sec, 0.001328/0 sec, 0.001675/0 sec, 0.000255/0 sec, 0.000245/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.004075/0 sec (0.001496/0.001496 sec, 0.001058/0.001058 sec, 0.000872/0.000872 sec, 0.000649/0.000649 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.002149/0 sec (0.001411/0.001411 sec, 0/0 sec, 0/0 sec, 0.000738/0.000738 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 74 --> 5 (72 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 12.3333 --> 0.833333 (24 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.012188 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0.004939 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002664/0 sec (0.000992/0 sec, 0.000403/0 sec, 0.00031/0 sec, 0.000593/0 sec, 0.000186/0 sec, 0.00018/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000531/0 sec (0.000288/0.000288 sec, 9.7e-05/9.7e-05 sec, 1.8e-05/1.8e-05 sec, 0.000128/0.000128 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000555/0 sec (0.00029/0.00029 sec, 0/0 sec, 0/0 sec, 0.000265/0.000265 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 42 --> 5 (40 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7 --> 0.833333 (13.3333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005756 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.075931 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.070721/0 sec (0.02396/0 sec, 0.011231/0 sec, 0.00776/0 sec, 0.006545/0 sec, 0.004264/0 sec, 0.002576/0 sec, 0.001461/0 sec, 0.009838/0 sec, 0.000642/0 sec, 0.000487/0 sec, 0.000495/0 sec, 0.000485/0 sec, 0.000489/0 sec, 0.000488/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.035916/0 sec (0.006794/0.006794 sec, 0.009444/0.009444 sec, 0.00611/0.00611 sec, 0.004826/0.004826 sec, 0.002666/0.002666 sec, 0.001042/0.001042 sec, 4.9e-05/4.9e-05 sec, 0.004985/0.004985 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.019259/0 sec (0.015089/0.015089 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00417/0.00417 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4870 --> 193 (4864 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 121.75 --> 4.825 (147.394 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.07737 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.042922 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.038972/0 sec (0.012937/0 sec, 0.007435/0 sec, 0.004187/0 sec, 0.002981/0 sec, 0.002093/0 sec, 0.001731/0 sec, 0.001556/0 sec, 0.003943/0 sec, 0.000383/0 sec, 0.000344/0 sec, 0.000343/0 sec, 0.000367/0 sec, 0.000336/0 sec, 0.000336/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.017961/0 sec (0.003261/0.003261 sec, 0.006133/0.006133 sec, 0.003062/0.003062 sec, 0.001904/0.001904 sec, 0.001037/0.001037 sec, 0.000686/0.000686 sec, 0.00053/0.00053 sec, 0.001348/0.001348 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.010542/0 sec (0.008416/0.008416 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002126/0.002126 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2342 --> 193 (2336 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.55 --> 4.825 (70.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04419 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.048717 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.044288/0 sec (0.014489/0 sec, 0.008353/0 sec, 0.00476/0 sec, 0.004002/0 sec, 0.002827/0 sec, 0.002167/0 sec, 0.002091/0 sec, 0.003263/0 sec, 0.00043/0 sec, 0.000385/0 sec, 0.000381/0 sec, 0.00038/0 sec, 0.000376/0 sec, 0.000384/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.0216/0 sec (0.003895/0.003895 sec, 0.006632/0.006632 sec, 0.003455/0.003455 sec, 0.002775/0.002775 sec, 0.001641/0.001641 sec, 0.001025/0.001025 sec, 0.000944/0.000944 sec, 0.001233/0.001233 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.010548/0 sec (0.009107/0.009107 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001441/0.001441 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2438 --> 193 (2432 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 60.95 --> 4.825 (73.697 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.049997 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.030262 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02677/0 sec (0.009631/0 sec, 0.006517/0 sec, 0.003014/0 sec, 0.002059/0 sec, 0.001127/0 sec, 0.000954/0 sec, 0.00083/0 sec, 0.001085/0 sec, 0.000268/0 sec, 0.000258/0 sec, 0.000259/0 sec, 0.000252/0 sec, 0.000256/0 sec, 0.00026/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.011836/0 sec (0.00226/0.00226 sec, 0.005459/0.005459 sec, 0.002095/0.002095 sec, 0.001231/0.001231 sec, 0.000343/0.000343 sec, 0.00019/0.00019 sec, 3.6e-05/3.6e-05 sec, 0.000222/0.000222 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.006855/0 sec (0.006352/0.006352 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000503/0.000503 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1286 --> 193 (1280 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 32.15 --> 4.825 (38.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.031297 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.937181 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.906094/1 sec (0.471587/1 sec, 0.144128/0 sec, 0.061572/0 sec, 0.037897/0 sec, 0.042132/0 sec, 0.029538/0 sec, 0.025421/0 sec, 0.022396/0 sec, 0.018374/0 sec, 0.015881/0 sec, 0.012623/0 sec, 0.01735/0 sec, 0.000962/0 sec, 0.0007/0 sec, 0.000689/0 sec, 0.000686/0 sec, 0.000686/0 sec, 0.000707/0 sec, 0.000706/0 sec, 0.000689/0 sec, 0.000684/0 sec, 0.000686/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.340911/0 sec (0.049571/0.049571 sec, 0.13004/0.13004 sec, 0.047659/0.047659 sec, 0.024653/0.024653 sec, 0.029705/0.029705 sec, 0.016936/0.016936 sec, 0.012885/0.012885 sec, 0.011499/0.011499 sec, 0.005908/0.005908 sec, 0.003851/0.003851 sec, 0.000239/0.000239 sec, 0.007965/0.007965 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.412303/1 sec (0.406097/0.406097 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.006206/0.006206 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 122890 --> 5121 (122880 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 234.523 --> 9.7729 (239.532 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.940007 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.09 sec (Real time) / 0.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.725751 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.693774/1 sec (0.290202/1 sec, 0.157709/0 sec, 0.061776/0 sec, 0.033194/0 sec, 0.036558/0 sec, 0.022184/0 sec, 0.017355/0 sec, 0.016162/0 sec, 0.016926/0 sec, 0.014671/0 sec, 0.013419/0 sec, 0.008893/0 sec, 0.000595/0 sec, 0.000472/0 sec, 0.000454/0 sec, 0.000475/0 sec, 0.000459/0 sec, 0.000457/0 sec, 0.000454/0 sec, 0.000455/0 sec, 0.000448/0 sec, 0.000456/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.304485/0 sec (0.033175/0.033175 sec, 0.144782/0.144782 sec, 0.049104/0.049104 sec, 0.020012/0.020012 sec, 0.024807/0.024807 sec, 0.01027/0.01027 sec, 0.005851/0.005851 sec, 0.00481/0.00481 sec, 0.003791/0.003791 sec, 0.003109/0.003109 sec, 0.002977/0.002977 sec, 0.001797/0.001797 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.249657/1 sec (0.246111/0.246111 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.003546/0.003546 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 57866 --> 5121 (57856 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 110.431 --> 9.7729 (112.78 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.7281 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.88 sec (Real time) / 0.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.754268 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.721065/1 sec (0.301768/1 sec, 0.158967/0 sec, 0.065809/0 sec, 0.034501/0 sec, 0.036071/0 sec, 0.022287/0 sec, 0.02165/0 sec, 0.018472/0 sec, 0.017048/0 sec, 0.015995/0 sec, 0.015486/0 sec, 0.007602/0 sec, 0.000767/0 sec, 0.000522/0 sec, 0.000511/0 sec, 0.000518/0 sec, 0.000508/0 sec, 0.000531/0 sec, 0.000509/0 sec, 0.000516/0 sec, 0.000509/0 sec, 0.000518/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.323018/0 sec (0.035004/0.035004 sec, 0.146281/0.146281 sec, 0.053375/0.053375 sec, 0.02369/0.02369 sec, 0.024339/0.024339 sec, 0.011294/0.011294 sec, 0.007686/0.007686 sec, 0.006571/0.006571 sec, 0.005001/0.005001 sec, 0.003991/0.003991 sec, 0.003621/0.003621 sec, 0.002165/0.002165 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.257981/1 sec (0.255521/0.255521 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00246/0.00246 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 59402 --> 5121 (59392 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 113.363 --> 9.7729 (115.774 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.756754 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.91 sec (Real time) / 0.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.595415 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.56684/1 sec (0.237253/1 sec, 0.12573/0 sec, 0.049915/0 sec, 0.030743/0 sec, 0.031747/0 sec, 0.019271/0 sec, 0.015639/0 sec, 0.014287/0 sec, 0.012177/0 sec, 0.011939/0 sec, 0.010975/0 sec, 0.003825/0 sec, 0.000356/0 sec, 0.000368/0 sec, 0.000329/0 sec, 0.000326/0 sec, 0.000335/0 sec, 0.000324/0 sec, 0.000325/0 sec, 0.000326/0 sec, 0.000325/0 sec, 0.000325/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.248482/0 sec (0.028628/0.028628 sec, 0.114271/0.114271 sec, 0.038764/0.038764 sec, 0.020926/0.020926 sec, 0.02249/0.02249 sec, 0.008604/0.008604 sec, 0.00537/0.00537 sec, 0.00391/0.00391 sec, 0.002477/0.002477 sec, 0.002444/0.002444 sec, 0.000192/0.000192 sec, 0.000406/0.000406 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.200325/1 sec (0.199521/0.199521 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000804/0.000804 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 30730 --> 5121 (30720 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.645 --> 9.7729 (59.883 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.597184 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.74 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 236.975 sec CPU time.
[LOG] Relation determinization time: 238 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 235.744/236 sec (15.1252/15 sec, 139.992/141 sec, 65.6632/66 sec, 2.84088/3 sec, 1.85167/1 sec, 1.37667/1 sec, 1.17267/1 sec, 1.07984/1 sec, 1.08921/2 sec, 1.01283/1 sec, 0.98026/1 sec, 0.962322/1 sec, 0.986978/1 sec, 0.976985/1 sec, 0.43564/0 sec, 0.184862/0 sec, 0.001202/0 sec, 0.000892/0 sec, 0.000912/0 sec, 0.000899/0 sec, 0.000879/0 sec, 0.00089/0 sec, 0.000887/0 sec, 0.000929/0 sec, 0.000899/0 sec, 0.000901/0 sec, 0.000899/0 sec, 0.000915/0 sec, 0.000897/0 sec, 0.000897/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 215.678/218 sec (1.5687/1.5687 sec, 139.622/139.622 sec, 65.175/65.175 sec, 2.33411/2.33411 sec, 1.35965/1.35965 sec, 0.897781/0.897781 sec, 0.738465/0.738465 sec, 0.65553/0.65553 sec, 0.620968/0.620968 sec, 0.5816/0.5816 sec, 0.547922/0.547922 sec, 0.534297/0.534297 sec, 0.5184/0.5184 sec, 0.511141/0.511141 sec, 0.002701/0.002701 sec, 0.009425/0.009425 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 12.6908/15 sec (12.6811/12.6811 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.009711/0.009711 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2686990 --> 114689 (2686976 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 327.362 --> 13.9728 (327.96 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 236.984 sec CPU time.
[LOG] Overall execution time: 238 sec real time.
Synthesis time: 237.74 sec (Real time) / 232.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 236.168 sec CPU time.
[LOG] Relation determinization time: 237 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 234.632/235 sec (10.2292/10 sec, 126.445/127 sec, 60.8263/61 sec, 24.9925/25 sec, 1.85081/2 sec, 1.36284/2 sec, 1.16516/1 sec, 1.07151/1 sec, 0.955794/1 sec, 0.979754/1 sec, 0.95169/0 sec, 0.947799/1 sec, 0.941476/1 sec, 0.862148/1 sec, 0.914905/1 sec, 0.126736/0 sec, 0.000879/0 sec, 0.000596/0 sec, 0.000604/0 sec, 0.000574/0 sec, 0.000574/0 sec, 0.00058/0 sec, 0.000586/0 sec, 0.000587/0 sec, 0.000586/0 sec, 0.000606/0 sec, 0.000586/0 sec, 0.000588/0 sec, 0.000587/0 sec, 0.000587/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 219.837/220 sec (1.50219/1.50219 sec, 126.027/126.027 sec, 60.3304/60.3304 sec, 24.5322/24.5322 sec, 1.43212/1.43212 sec, 0.909608/0.909608 sec, 0.732646/0.732646 sec, 0.643037/0.643037 sec, 0.60541/0.60541 sec, 0.561147/0.561147 sec, 0.524372/0.524372 sec, 0.517049/0.517049 sec, 0.511981/0.511981 sec, 0.501657/0.501657 sec, 0.503966/0.503966 sec, 0.002534/0.002534 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 7.75483/5 sec (7.74995/7.74995 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.004877/0.004877 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1253390 --> 114689 (1253376 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 152.703 --> 13.9728 (152.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 236.179 sec CPU time.
[LOG] Overall execution time: 237 sec real time.
Synthesis time: 236.97 sec (Real time) / 232.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 256.28 sec CPU time.
[LOG] Relation determinization time: 257 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 254.947/257 sec (10.4231/11 sec, 135.148/135 sec, 94.4407/95 sec, 2.61009/3 sec, 1.88841/2 sec, 1.37053/1 sec, 1.15473/1 sec, 1.05595/1 sec, 1.06247/2 sec, 1.02501/1 sec, 0.998176/1 sec, 0.946816/1 sec, 0.938084/1 sec, 0.932944/1 sec, 0.904099/1 sec, 0.037983/0 sec, 0.00095/0 sec, 0.000683/0 sec, 0.000678/0 sec, 0.000666/0 sec, 0.000677/0 sec, 0.00066/0 sec, 0.000676/0 sec, 0.000666/0 sec, 0.000683/0 sec, 0.000679/0 sec, 0.000674/0 sec, 0.000659/0 sec, 0.000658/0 sec, 0.000648/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 239.856/246 sec (1.50699/1.50699 sec, 134.743/134.743 sec, 93.973/93.973 sec, 2.1795/2.1795 sec, 1.42374/1.42374 sec, 0.905231/0.905231 sec, 0.731181/0.731181 sec, 0.641156/0.641156 sec, 0.607428/0.607428 sec, 0.559445/0.559445 sec, 0.537853/0.537853 sec, 0.528902/0.528902 sec, 0.508499/0.508499 sec, 0.50942/0.50942 sec, 0.49896/0.49896 sec, 0.002028/0.002028 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 7.93269/5 sec (7.93003/7.93003 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002665/0.002665 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1277966 --> 114689 (1277952 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 155.698 --> 13.9728 (155.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 256.292 sec CPU time.
[LOG] Overall execution time: 257 sec real time.
Synthesis time: 257.10 sec (Real time) / 252.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 215.514 sec CPU time.
[LOG] Relation determinization time: 217 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 214.216/215 sec (8.67451/9 sec, 129.508/130 sec, 62.5656/63 sec, 2.62205/2 sec, 1.68212/1 sec, 1.28245/2 sec, 1.06951/1 sec, 0.99476/1 sec, 0.956297/1 sec, 0.855909/1 sec, 0.889367/1 sec, 0.879061/1 sec, 0.876219/1 sec, 0.875593/1 sec, 0.3732/0 sec, 0.105213/0 sec, 0.000661/0 sec, 0.000422/0 sec, 0.000451/0 sec, 0.000412/0 sec, 0.000413/0 sec, 0.000404/0 sec, 0.000406/0 sec, 0.000417/0 sec, 0.000405/0 sec, 0.000401/0 sec, 0.000411/0 sec, 0.000427/0 sec, 0.000407/0 sec, 0.000405/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 201.419/205 sec (1.36835/1.36835 sec, 129.099/129.099 sec, 62.0859/62.0859 sec, 2.22839/2.22839 sec, 1.26506/1.26506 sec, 0.874284/0.874284 sec, 0.707322/0.707322 sec, 0.634214/0.634214 sec, 0.587595/0.587595 sec, 0.548412/0.548412 sec, 0.52353/0.52353 sec, 0.504328/0.504328 sec, 0.497903/0.497903 sec, 0.492338/0.492338 sec, 0.002519/0.002519 sec, 0.000441/0.000441 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 6.3849/5 sec (6.38385/6.38385 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001042/0.001042 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 655374 --> 114689 (655360 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 79.8458 --> 13.9728 (79.9902 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 215.521 sec CPU time.
[LOG] Overall execution time: 217 sec real time.
Synthesis time: 216.22 sec (Real time) / 212.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 1696.88 sec CPU time.
[LOG] Relation determinization time: 1701 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1684.31/1689 sec (70.7046/71 sec, 854.828/856 sec, 349.232/350 sec, 138.392/139 sec, 76.0028/77 sec, 64.0276/64 sec, 14.6941/15 sec, 13.1352/14 sec, 12.5748/13 sec, 12.0941/12 sec, 11.8014/12 sec, 11.3662/12 sec, 11.2568/11 sec, 11.1398/11 sec, 11.0152/11 sec, 10.9503/11 sec, 10.8879/10 sec, 0.190459/0 sec, 0.001024/0 sec, 0.000743/0 sec, 0.000739/0 sec, 0.000726/0 sec, 0.000732/0 sec, 0.000746/0 sec, 0.000738/0 sec, 0.000731/0 sec, 0.00074/0 sec, 0.000726/0 sec, 0.000768/0 sec, 0.000726/0 sec, 0.000737/0 sec, 0.000731/0 sec, 0.000744/0 sec, 0.000746/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1602.82/1606 sec (12.891/12.891 sec, 853.072/853.072 sec, 347.593/347.593 sec, 136.821/136.821 sec, 74.7329/74.7329 sec, 62.7603/62.7603 sec, 13.4248/13.4248 sec, 11.8841/11.8841 sec, 11.3281/11.3281 sec, 10.6112/10.6112 sec, 10.3198/10.3198 sec, 9.91029/9.91029 sec, 9.72126/9.72126 sec, 9.5597/9.5597 sec, 9.43491/9.43491 sec, 9.38904/9.38904 sec, 9.36425/9.36425 sec, 0.002363/0.002363 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 39.0244/39 sec (39.0215/39.0215 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002875/0.002875 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5767184 --> 524289 (5767168 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 175.904 --> 15.9912 (175.995 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1696.92 sec CPU time.
[LOG] Overall execution time: 1701 sec real time.
Synthesis time: 1701.19 sec (Real time) / 1657.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 1827.23 sec CPU time.
[LOG] Relation determinization time: 1832 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1813.17/1818 sec (62.4326/63 sec, 1024.11/1026 sec, 287.82/289 sec, 157.7/158 sec, 87.1412/87 sec, 68.8943/69 sec, 15.7174/15 sec, 13.9989/14 sec, 13.1407/13 sec, 12.3841/13 sec, 11.9108/12 sec, 11.6218/12 sec, 11.2997/11 sec, 11.137/11 sec, 11.1094/11 sec, 10.996/11 sec, 1.56582/2 sec, 0.185466/1 sec, 0.000692/0 sec, 0.000463/0 sec, 0.000479/0 sec, 0.000467/0 sec, 0.000452/0 sec, 0.000451/0 sec, 0.000452/0 sec, 0.000452/0 sec, 0.000453/0 sec, 0.000449/0 sec, 0.000475/0 sec, 0.000449/0 sec, 0.000453/0 sec, 0.000451/0 sec, 0.000455/0 sec, 0.00045/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1737.34/1738 sec (12.6007/12.6007 sec, 1022.36/1022.36 sec, 286.152/286.152 sec, 156.058/156.058 sec, 85.5/85.5 sec, 67.2686/67.2686 sec, 14.1069/14.1069 sec, 12.4214/12.4214 sec, 11.5469/11.5469 sec, 10.8016/10.8016 sec, 10.3354/10.3354 sec, 10.0432/10.0432 sec, 9.71937/9.71937 sec, 9.5166/9.5166 sec, 9.50923/9.50923 sec, 9.38684/9.38684 sec, 0.012139/0.012139 sec, 0.000545/0.000545 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 31.7088/29 sec (31.7076/31.7076 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001237/0.001237 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2949136 --> 524289 (2949120 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 89.9511 --> 15.9912 (89.9973 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1827.23 sec CPU time.
[LOG] Overall execution time: 1832 sec real time.
Synthesis time: 1832.05 sec (Real time) / 1783.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Synthesis time: 10000.13 sec (Real time) / 9373.42 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Synthesis time: 10000.13 sec (Real time) / 9395.92 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
Synthesis time: 10000.14 sec (Real time) / 9361.79 sec (User CPU time)
Timeout: 1
=====================  mvs20y.aag =====================
Synthesis time: 10000.12 sec (Real time) / 9399.79 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
Synthesis time: 10000.01 sec (Real time) / 2927.06 sec (User CPU time)
Timeout: 1
=====================  mvs22y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 2896.41 sec (User CPU time)
Timeout: 1
=====================  mvs24n.aag =====================
Synthesis time: 10000.02 sec (Real time) / 2591.55 sec (User CPU time)
Timeout: 1
=====================  mvs24y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 2259.41 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
Synthesis time: 10000.02 sec (Real time) / 2177.19 sec (User CPU time)
Timeout: 1
=====================  mvs28y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 1965.60 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.007273 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005324/0 sec (0.000926/0 sec, 0.000907/0 sec, 0.000815/0 sec, 0.000736/0 sec, 0.000611/0 sec, 0.000557/0 sec, 0.000398/0 sec, 0.000374/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.00169/0 sec (0.00032/0.00032 sec, 0.00037/0.00037 sec, 0.000364/0.000364 sec, 0.000332/0.000332 sec, 0.000127/0.000127 sec, 9.2e-05/9.2e-05 sec, 6.9e-05/6.9e-05 sec, 1.6e-05/1.6e-05 sec )
[LOG] Total clause minimization time: 0.001883/0 sec (0.00029/0.00029 sec, 0.000287/0.000287 sec, 0.000203/0.000203 sec, 0.000151/0.000151 sec, 0.000303/0.000303 sec, 0.000296/0.000296 sec, 0.000161/0.000161 sec, 0.000192/0.000192 sec )
[LOG] Total clause size reduction: 107 --> 8 (25 --> 1, 26 --> 1, 27 --> 1, 25 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 8.91667 --> 0.666667 (12.5 --> 0.5, 13 --> 0.5, 13.5 --> 0.5, 12.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.008158 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.06373 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 95 new AND gates.
[LOG] Size before ABC: 105 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.060166/0 sec (0.004837/0 sec, 0.004476/0 sec, 0.004572/0 sec, 0.004603/0 sec, 0.004592/0 sec, 0.004631/0 sec, 0.004503/0 sec, 0.005087/0 sec, 0.00203/0 sec, 0.002057/0 sec, 0.001888/0 sec, 0.002285/0 sec, 0.003515/0 sec, 0.004071/0 sec, 0.003923/0 sec, 0.003096/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.018061/0 sec (0.002/0.002 sec, 0.00181/0.00181 sec, 0.001859/0.001859 sec, 0.001824/0.001824 sec, 0.001795/0.001795 sec, 0.001826/0.001826 sec, 0.001833/0.001833 sec, 0.002133/0.002133 sec, 0.000212/0.000212 sec, 0.000404/0.000404 sec, 0.000203/0.000203 sec, 0.000429/0.000429 sec, 0.000433/0.000433 sec, 0.000441/0.000441 sec, 0.000427/0.000427 sec, 0.000432/0.000432 sec )
[LOG] Total clause minimization time: 0.031469/0 sec (0.001754/0.001754 sec, 0.001769/0.001769 sec, 0.00182/0.00182 sec, 0.001826/0.001826 sec, 0.001914/0.001914 sec, 0.001937/0.001937 sec, 0.001798/0.001798 sec, 0.002075/0.002075 sec, 0.001321/0.001321 sec, 0.00127/0.00127 sec, 0.001299/0.001299 sec, 0.001475/0.001475 sec, 0.002695/0.002695 sec, 0.003208/0.003208 sec, 0.003065/0.003065 sec, 0.002243/0.002243 sec )
[LOG] Total clause size reduction: 1087 --> 16 (137 --> 1, 137 --> 1, 139 --> 1, 132 --> 1, 136 --> 1, 132 --> 1, 132 --> 1, 134 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 45.2917 --> 0.666667 (68.5 --> 0.5, 68.5 --> 0.5, 69.5 --> 0.5, 66 --> 0.5, 68 --> 0.5, 66 --> 0.5, 66 --> 0.5, 67 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.065164 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 233 8 0 1 223
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.140489 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 163 new AND gates.
[LOG] Size before ABC: 188 AND gates.
[LOG] Size after ABC: 158 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.135015/0 sec (0.008034/0 sec, 0.007502/0 sec, 0.00778/0 sec, 0.007777/0 sec, 0.007456/0 sec, 0.007678/0 sec, 0.007851/0 sec, 0.008155/0 sec, 0.007961/0 sec, 0.008796/0 sec, 0.003768/0 sec, 0.003539/0 sec, 0.003554/0 sec, 0.003937/0 sec, 0.004504/0 sec, 0.006155/0 sec, 0.0066/0 sec, 0.007302/0 sec, 0.009059/0 sec, 0.007607/0 sec )
[LOG] Nr of iterations: 30 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.03947/0 sec (0.003381/0.003381 sec, 0.003075/0.003075 sec, 0.003044/0.003044 sec, 0.003002/0.003002 sec, 0.003019/0.003019 sec, 0.002986/0.002986 sec, 0.00304/0.00304 sec, 0.00307/0.00307 sec, 0.003166/0.003166 sec, 0.0041/0.0041 sec, 0.000719/0.000719 sec, 0.000759/0.000759 sec, 0.000726/0.000726 sec, 0.000736/0.000736 sec, 0.000762/0.000762 sec, 0.00073/0.00073 sec, 0.000786/0.000786 sec, 0.000835/0.000835 sec, 0.000727/0.000727 sec, 0.000807/0.000807 sec )
[LOG] Total clause minimization time: 0.074532/0 sec (0.002919/0.002919 sec, 0.002975/0.002975 sec, 0.003315/0.003315 sec, 0.003338/0.003338 sec, 0.003021/0.003021 sec, 0.003282/0.003282 sec, 0.003396/0.003396 sec, 0.00359/0.00359 sec, 0.003301/0.003301 sec, 0.003193/0.003193 sec, 0.00232/0.00232 sec, 0.002188/0.002188 sec, 0.002237/0.002237 sec, 0.0026/0.0026 sec, 0.003123/0.003123 sec, 0.004814/0.004814 sec, 0.005198/0.005198 sec, 0.005848/0.005848 sec, 0.0077/0.0077 sec, 0.006174/0.006174 sec )
[LOG] Total clause size reduction: 2299 --> 20 (228 --> 1, 228 --> 1, 228 --> 1, 228 --> 1, 230 --> 1, 227 --> 1, 227 --> 1, 228 --> 1, 232 --> 1, 233 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 76.6333 --> 0.666667 (114 --> 0.5, 114 --> 0.5, 114 --> 0.5, 114 --> 0.5, 115 --> 0.5, 113.5 --> 0.5, 113.5 --> 0.5, 114 --> 0.5, 116 --> 0.5, 116.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.142355 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 395 10 0 1 380
=====================  mult6.aag =====================
[LOG] Relation determinization time: 0.265992 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 247 new AND gates.
[LOG] Size before ABC: 287 AND gates.
[LOG] Size after ABC: 244 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.25752/1 sec (0.015019/0 sec, 0.012475/0 sec, 0.012548/0 sec, 0.012391/0 sec, 0.012969/0 sec, 0.012091/0 sec, 0.012943/0 sec, 0.012648/0 sec, 0.012922/1 sec, 0.013114/0 sec, 0.012567/0 sec, 0.012066/0 sec, 0.005403/0 sec, 0.005129/0 sec, 0.00516/0 sec, 0.005804/0 sec, 0.006495/0 sec, 0.008337/0 sec, 0.010892/0 sec, 0.010897/0 sec, 0.011239/0 sec, 0.01148/0 sec, 0.012071/0 sec, 0.01086/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.073955/1 sec (0.007644/0.007644 sec, 0.005224/0.005224 sec, 0.004707/0.004707 sec, 0.004788/0.004788 sec, 0.00487/0.00487 sec, 0.004779/0.004779 sec, 0.004849/0.004849 sec, 0.004806/0.004806 sec, 0.004768/0.004768 sec, 0.004895/0.004895 sec, 0.004879/0.004879 sec, 0.004816/0.004816 sec, 0.001043/0.001043 sec, 0.00102/0.00102 sec, 0.001005/0.001005 sec, 0.001067/0.001067 sec, 0.001078/0.001078 sec, 0.001156/0.001156 sec, 0.001097/0.001097 sec, 0.001082/0.001082 sec, 0.001079/0.001079 sec, 0.001083/0.001083 sec, 0.001097/0.001097 sec, 0.001123/0.001123 sec )
[LOG] Total clause minimization time: 0.143651/0 sec (0.004797/0.004797 sec, 0.004831/0.004831 sec, 0.005421/0.005421 sec, 0.005174/0.005174 sec, 0.005732/0.005732 sec, 0.004852/0.004852 sec, 0.005716/0.005716 sec, 0.005355/0.005355 sec, 0.005698/0.005698 sec, 0.005799/0.005799 sec, 0.005259/0.005259 sec, 0.004794/0.004794 sec, 0.00339/0.00339 sec, 0.00328/0.00328 sec, 0.003322/0.003322 sec, 0.003887/0.003887 sec, 0.004525/0.004525 sec, 0.006315/0.006315 sec, 0.008897/0.008897 sec, 0.008927/0.008927 sec, 0.009229/0.009229 sec, 0.009531/0.009531 sec, 0.010063/0.010063 sec, 0.008857/0.008857 sec )
[LOG] Total clause size reduction: 4058 --> 24 (338 --> 1, 340 --> 1, 342 --> 1, 338 --> 1, 338 --> 1, 335 --> 1, 335 --> 1, 336 --> 1, 338 --> 1, 335 --> 1, 336 --> 1, 335 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 112.722 --> 0.666667 (169 --> 0.5, 170 --> 0.5, 171 --> 0.5, 169 --> 0.5, 169 --> 0.5, 167.5 --> 0.5, 167.5 --> 0.5, 168 --> 0.5, 169 --> 0.5, 167.5 --> 0.5, 168 --> 0.5, 167.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.268835 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.02 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.61 sec (Real time) / 0.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.87 sec (Real time) / 0.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 590 12 0 1 569
=====================  mult7.aag =====================
[LOG] Relation determinization time: 0.437819 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 351 new AND gates.
[LOG] Size before ABC: 414 AND gates.
[LOG] Size after ABC: 348 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.4256/0 sec (0.01801/0 sec, 0.018103/0 sec, 0.01769/0 sec, 0.017959/0 sec, 0.017801/0 sec, 0.017915/0 sec, 0.018431/0 sec, 0.018158/0 sec, 0.018454/0 sec, 0.018086/0 sec, 0.018067/0 sec, 0.017842/0 sec, 0.019439/0 sec, 0.017826/0 sec, 0.007805/0 sec, 0.007506/0 sec, 0.007239/0 sec, 0.007934/0 sec, 0.009025/0 sec, 0.010901/0 sec, 0.012664/0 sec, 0.0124/0 sec, 0.013877/0 sec, 0.015786/0 sec, 0.016556/0 sec, 0.016789/0 sec, 0.016245/0 sec, 0.017092/0 sec )
[LOG] Nr of iterations: 42 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.122552/0 sec (0.00768/0.00768 sec, 0.007653/0.007653 sec, 0.007082/0.007082 sec, 0.007069/0.007069 sec, 0.006896/0.006896 sec, 0.006995/0.006995 sec, 0.007176/0.007176 sec, 0.007192/0.007192 sec, 0.007127/0.007127 sec, 0.007127/0.007127 sec, 0.007087/0.007087 sec, 0.006952/0.006952 sec, 0.007964/0.007964 sec, 0.007132/0.007132 sec, 0.001537/0.001537 sec, 0.001539/0.001539 sec, 0.001393/0.001393 sec, 0.001422/0.001422 sec, 0.001511/0.001511 sec, 0.001564/0.001564 sec, 0.001548/0.001548 sec, 0.001512/0.001512 sec, 0.001539/0.001539 sec, 0.001641/0.001641 sec, 0.001526/0.001526 sec, 0.001515/0.001515 sec, 0.001585/0.001585 sec, 0.001588/0.001588 sec )
[LOG] Total clause minimization time: 0.240185/0 sec (0.00688/0.00688 sec, 0.00721/0.00721 sec, 0.007293/0.007293 sec, 0.007633/0.007633 sec, 0.007661/0.007661 sec, 0.007708/0.007708 sec, 0.008016/0.008016 sec, 0.007654/0.007654 sec, 0.007984/0.007984 sec, 0.007617/0.007617 sec, 0.007609/0.007609 sec, 0.007576/0.007576 sec, 0.008232/0.008232 sec, 0.007335/0.007335 sec, 0.004954/0.004954 sec, 0.004801/0.004801 sec, 0.004697/0.004697 sec, 0.005397/0.005397 sec, 0.006375/0.006375 sec, 0.008178/0.008178 sec, 0.009903/0.009903 sec, 0.009714/0.009714 sec, 0.011112/0.011112 sec, 0.012938/0.012938 sec, 0.01382/0.01382 sec, 0.014083/0.014083 sec, 0.013474/0.013474 sec, 0.014331/0.014331 sec )
[LOG] Total clause size reduction: 6660 --> 28 (475 --> 1, 475 --> 1, 475 --> 1, 475 --> 1, 477 --> 1, 474 --> 1, 474 --> 1, 475 --> 1, 475 --> 1, 472 --> 1, 472 --> 1, 473 --> 1, 477 --> 1, 477 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 158.571 --> 0.666667 (237.5 --> 0.5, 237.5 --> 0.5, 237.5 --> 0.5, 237.5 --> 0.5, 238.5 --> 0.5, 237 --> 0.5, 237 --> 0.5, 237.5 --> 0.5, 237.5 --> 0.5, 236 --> 0.5, 236 --> 0.5, 236.5 --> 0.5, 238.5 --> 0.5, 238.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.441112 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.72 sec (Real time) / 0.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.11 sec (Real time) / 2.97 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.09 sec (Real time) / 8.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 831 14 0 1 806
=====================  mult8.aag =====================
[LOG] Relation determinization time: 0.667278 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 477 new AND gates.
[LOG] Size before ABC: 557 AND gates.
[LOG] Size after ABC: 474 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.650279/1 sec (0.026402/0 sec, 0.025761/0 sec, 0.023228/0 sec, 0.024037/0 sec, 0.024122/0 sec, 0.024206/0 sec, 0.023659/0 sec, 0.024159/0 sec, 0.024247/1 sec, 0.023388/0 sec, 0.02495/0 sec, 0.024919/0 sec, 0.024242/0 sec, 0.024152/0 sec, 0.023736/0 sec, 0.023552/0 sec, 0.01039/0 sec, 0.009452/0 sec, 0.009478/0 sec, 0.009479/0 sec, 0.010258/0 sec, 0.014257/0 sec, 0.016755/0 sec, 0.016024/0 sec, 0.017453/0 sec, 0.019545/0 sec, 0.019486/0 sec, 0.02077/0 sec, 0.021688/0 sec, 0.02145/0 sec, 0.022821/0 sec, 0.022213/0 sec )
[LOG] Nr of iterations: 48 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.187972/0 sec (0.012087/0.012087 sec, 0.011684/0.011684 sec, 0.0094/0.0094 sec, 0.009108/0.009108 sec, 0.009323/0.009323 sec, 0.00951/0.00951 sec, 0.009467/0.009467 sec, 0.009509/0.009509 sec, 0.009154/0.009154 sec, 0.009518/0.009518 sec, 0.009694/0.009694 sec, 0.009778/0.009778 sec, 0.009429/0.009429 sec, 0.009341/0.009341 sec, 0.009539/0.009539 sec, 0.009485/0.009485 sec, 0.002087/0.002087 sec, 0.001864/0.001864 sec, 0.001887/0.001887 sec, 0.001748/0.001748 sec, 0.001958/0.001958 sec, 0.002017/0.002017 sec, 0.002005/0.002005 sec, 0.002025/0.002025 sec, 0.002041/0.002041 sec, 0.002064/0.002064 sec, 0.002003/0.002003 sec, 0.002065/0.002065 sec, 0.00207/0.00207 sec, 0.002071/0.002071 sec, 0.00208/0.00208 sec, 0.001961/0.001961 sec )
[LOG] Total clause minimization time: 0.366219/1 sec (0.009513/0.009513 sec, 0.009533/0.009533 sec, 0.009337/0.009337 sec, 0.010541/0.010541 sec, 0.010379/0.010379 sec, 0.010432/0.010432 sec, 0.009727/0.009727 sec, 0.010228/0.010228 sec, 0.010651/0.010651 sec, 0.009296/0.009296 sec, 0.010685/0.010685 sec, 0.010632/0.010632 sec, 0.010178/0.010178 sec, 0.010319/0.010319 sec, 0.009614/0.009614 sec, 0.009454/0.009454 sec, 0.006589/0.006589 sec, 0.006162/0.006162 sec, 0.006195/0.006195 sec, 0.006348/0.006348 sec, 0.006883/0.006883 sec, 0.010694/0.010694 sec, 0.013198/0.013198 sec, 0.012508/0.012508 sec, 0.013946/0.013946 sec, 0.016006/0.016006 sec, 0.015939/0.015939 sec, 0.017203/0.017203 sec, 0.018093/0.018093 sec, 0.017898/0.017898 sec, 0.019258/0.019258 sec, 0.01878/0.01878 sec )
[LOG] Total clause size reduction: 10023 --> 32 (628 --> 1, 628 --> 1, 632 --> 1, 629 --> 1, 627 --> 1, 623 --> 1, 623 --> 1, 624 --> 1, 625 --> 1, 622 --> 1, 622 --> 1, 623 --> 1, 627 --> 1, 624 --> 1, 624 --> 1, 626 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 208.812 --> 0.666667 (314 --> 0.5, 314 --> 0.5, 316 --> 0.5, 314.5 --> 0.5, 313.5 --> 0.5, 311.5 --> 0.5, 311.5 --> 0.5, 312 --> 0.5, 312.5 --> 0.5, 311 --> 0.5, 311 --> 0.5, 311.5 --> 0.5, 313.5 --> 0.5, 312 --> 0.5, 312 --> 0.5, 313 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.671567 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.99 sec (Real time) / 0.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 21.06 sec (Real time) / 20.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 60.51 sec (Real time) / 60.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 1110 16 0 1 1081
=====================  mult9.aag =====================
[LOG] Relation determinization time: 1.02342 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 633 new AND gates.
[LOG] Size before ABC: 706 AND gates.
[LOG] Size after ABC: 627 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.999904/1 sec (0.030764/0 sec, 0.031124/0 sec, 0.033179/0 sec, 0.031935/0 sec, 0.031702/0 sec, 0.031304/0 sec, 0.032279/0 sec, 0.031896/0 sec, 0.032527/0 sec, 0.03295/0 sec, 0.031444/0 sec, 0.033643/0 sec, 0.032617/0 sec, 0.032329/0 sec, 0.03499/0 sec, 0.033043/0 sec, 0.034129/0 sec, 0.032032/1 sec, 0.014253/0 sec, 0.01406/0 sec, 0.014832/0 sec, 0.015331/0 sec, 0.016508/0 sec, 0.017823/0 sec, 0.019557/0 sec, 0.019839/0 sec, 0.023097/0 sec, 0.022968/0 sec, 0.025839/0 sec, 0.026612/0 sec, 0.027738/0 sec, 0.028373/0 sec, 0.03013/0 sec, 0.033931/0 sec, 0.032108/0 sec, 0.033018/0 sec )
[LOG] Nr of iterations: 54 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.291808/1 sec (0.012813/0.012813 sec, 0.012994/0.012994 sec, 0.012759/0.012759 sec, 0.013186/0.013186 sec, 0.012533/0.012533 sec, 0.012912/0.012912 sec, 0.012804/0.012804 sec, 0.012663/0.012663 sec, 0.012987/0.012987 sec, 0.012803/0.012803 sec, 0.0127/0.0127 sec, 0.012728/0.012728 sec, 0.013338/0.013338 sec, 0.012495/0.012495 sec, 0.013229/0.013229 sec, 0.013294/0.013294 sec, 0.013157/0.013157 sec, 0.013304/0.013304 sec, 0.003045/0.003045 sec, 0.003246/0.003246 sec, 0.003277/0.003277 sec, 0.003263/0.003263 sec, 0.003179/0.003179 sec, 0.003272/0.003272 sec, 0.003255/0.003255 sec, 0.00333/0.00333 sec, 0.003369/0.003369 sec, 0.003185/0.003185 sec, 0.003295/0.003295 sec, 0.003341/0.003341 sec, 0.00324/0.00324 sec, 0.003369/0.003369 sec, 0.003306/0.003306 sec, 0.00341/0.00341 sec, 0.003437/0.003437 sec, 0.00329/0.00329 sec )
[LOG] Total clause minimization time: 0.568125/0 sec (0.011802/0.011802 sec, 0.012385/0.012385 sec, 0.014786/0.014786 sec, 0.012964/0.012964 sec, 0.013457/0.013457 sec, 0.012758/0.012758 sec, 0.013637/0.013637 sec, 0.013515/0.013515 sec, 0.013743/0.013743 sec, 0.014225/0.014225 sec, 0.01286/0.01286 sec, 0.015183/0.015183 sec, 0.013436/0.013436 sec, 0.014045/0.014045 sec, 0.015998/0.015998 sec, 0.01369/0.01369 sec, 0.015074/0.015074 sec, 0.012858/0.012858 sec, 0.00875/0.00875 sec, 0.008876/0.008876 sec, 0.009598/0.009598 sec, 0.010134/0.010134 sec, 0.011427/0.011427 sec, 0.012695/0.012695 sec, 0.014353/0.014353 sec, 0.014593/0.014593 sec, 0.017842/0.017842 sec, 0.017827/0.017827 sec, 0.02064/0.02064 sec, 0.021375/0.021375 sec, 0.022591/0.022591 sec, 0.023092/0.023092 sec, 0.024816/0.024816 sec, 0.02865/0.02865 sec, 0.026687/0.026687 sec, 0.027763/0.027763 sec )
[LOG] Total clause size reduction: 14093 --> 36 (784 --> 1, 783 --> 1, 785 --> 1, 787 --> 1, 779 --> 1, 782 --> 1, 779 --> 1, 780 --> 1, 782 --> 1, 779 --> 1, 779 --> 1, 780 --> 1, 782 --> 1, 779 --> 1, 779 --> 1, 780 --> 1, 790 --> 1, 786 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 260.981 --> 0.666667 (392 --> 0.5, 391.5 --> 0.5, 392.5 --> 0.5, 393.5 --> 0.5, 389.5 --> 0.5, 391 --> 0.5, 389.5 --> 0.5, 390 --> 0.5, 391 --> 0.5, 389.5 --> 0.5, 389.5 --> 0.5, 390 --> 0.5, 391 --> 0.5, 389.5 --> 0.5, 389.5 --> 0.5, 390 --> 0.5, 395 --> 0.5, 393 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 1.02859 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.38 sec (Real time) / 1.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 131.10 sec (Real time) / 127.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1229.37 sec (Real time) / 1225.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 36 0 1 759
Raw AIGER output size: aag 1422 18 0 1 1392
=====================  mult10.aag =====================
[LOG] Relation determinization time: 1.37569 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 777 new AND gates.
[LOG] Size before ABC: 905 AND gates.
[LOG] Size after ABC: 770 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.34452/1 sec (0.042167/0 sec, 0.040498/0 sec, 0.038099/0 sec, 0.040592/0 sec, 0.039221/0 sec, 0.039582/0 sec, 0.039745/0 sec, 0.040321/0 sec, 0.03901/0 sec, 0.040266/0 sec, 0.040286/0 sec, 0.040607/0 sec, 0.039073/0 sec, 0.0412/0 sec, 0.039796/0 sec, 0.038263/1 sec, 0.041801/0 sec, 0.039997/0 sec, 0.041527/0 sec, 0.038336/0 sec, 0.016105/0 sec, 0.015778/0 sec, 0.015977/0 sec, 0.017065/0 sec, 0.017745/0 sec, 0.0193/0 sec, 0.021934/0 sec, 0.022081/0 sec, 0.02378/0 sec, 0.025294/0 sec, 0.02816/0 sec, 0.031623/0 sec, 0.032574/0 sec, 0.035397/0 sec, 0.035097/0 sec, 0.038042/0 sec, 0.035967/0 sec, 0.036772/0 sec, 0.038539/0 sec, 0.036902/0 sec )
[LOG] Nr of iterations: 60 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.384283/1 sec (0.018758/0.018758 sec, 0.016841/0.016841 sec, 0.015807/0.015807 sec, 0.015657/0.015657 sec, 0.015227/0.015227 sec, 0.015969/0.015969 sec, 0.015271/0.015271 sec, 0.015813/0.015813 sec, 0.015656/0.015656 sec, 0.015767/0.015767 sec, 0.015841/0.015841 sec, 0.016141/0.016141 sec, 0.016198/0.016198 sec, 0.017315/0.017315 sec, 0.015898/0.015898 sec, 0.015948/0.015948 sec, 0.015624/0.015624 sec, 0.015403/0.015403 sec, 0.016601/0.016601 sec, 0.015614/0.015614 sec, 0.003191/0.003191 sec, 0.003109/0.003109 sec, 0.003171/0.003171 sec, 0.003194/0.003194 sec, 0.003233/0.003233 sec, 0.002956/0.002956 sec, 0.003211/0.003211 sec, 0.002975/0.002975 sec, 0.003161/0.003161 sec, 0.00306/0.00306 sec, 0.00321/0.00321 sec, 0.003176/0.003176 sec, 0.003221/0.003221 sec, 0.003018/0.003018 sec, 0.003213/0.003213 sec, 0.003153/0.003153 sec, 0.003222/0.003222 sec, 0.003229/0.003229 sec, 0.003262/0.003262 sec, 0.002969/0.002969 sec )
[LOG] Total clause minimization time: 0.768896/0 sec (0.015682/0.015682 sec, 0.01635/0.01635 sec, 0.015232/0.015232 sec, 0.017636/0.017636 sec, 0.016965/0.016965 sec, 0.016453/0.016453 sec, 0.017353/0.017353 sec, 0.017164/0.017164 sec, 0.01622/0.01622 sec, 0.017195/0.017195 sec, 0.017354/0.017354 sec, 0.017087/0.017087 sec, 0.015555/0.015555 sec, 0.016743/0.016743 sec, 0.016546/0.016546 sec, 0.015192/0.015192 sec, 0.018901/0.018901 sec, 0.01719/0.01719 sec, 0.017583/0.017583 sec, 0.015215/0.015215 sec, 0.010322/0.010322 sec, 0.010387/0.010387 sec, 0.010456/0.010456 sec, 0.011587/0.011587 sec, 0.012219/0.012219 sec, 0.014014/0.014014 sec, 0.016379/0.016379 sec, 0.016879/0.016879 sec, 0.018365/0.018365 sec, 0.019959/0.019959 sec, 0.02264/0.02264 sec, 0.026201/0.026201 sec, 0.02708/0.02708 sec, 0.030074/0.030074 sec, 0.029615/0.029615 sec, 0.032658/0.032658 sec, 0.030538/0.030538 sec, 0.031237/0.031237 sec, 0.033042/0.033042 sec, 0.031628/0.031628 sec )
[LOG] Total clause size reduction: 19867 --> 40 (992 --> 1, 992 --> 1, 995 --> 1, 994 --> 1, 1000 --> 1, 996 --> 1, 996 --> 1, 997 --> 1, 996 --> 1, 993 --> 1, 993 --> 1, 994 --> 1, 992 --> 1, 988 --> 1, 988 --> 1, 989 --> 1, 990 --> 1, 987 --> 1, 988 --> 1, 987 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 331.117 --> 0.666667 (496 --> 0.5, 496 --> 0.5, 497.5 --> 0.5, 497 --> 0.5, 500 --> 0.5, 498 --> 0.5, 498 --> 0.5, 498.5 --> 0.5, 498 --> 0.5, 496.5 --> 0.5, 496.5 --> 0.5, 497 --> 0.5, 496 --> 0.5, 494 --> 0.5, 494 --> 0.5, 494.5 --> 0.5, 495 --> 0.5, 493.5 --> 0.5, 494 --> 0.5, 493.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 1.38271 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.90 sec (Real time) / 1.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 427.01 sec (Real time) / 418.81 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3876.05 sec (Real time) / 3864.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1004 40 0 1 964
Raw AIGER output size: aag 1774 20 0 1 1741
=====================  mult11.aag =====================
[LOG] Relation determinization time: 1.90376 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 935 new AND gates.
[LOG] Size before ABC: 1042 AND gates.
[LOG] Size after ABC: 931 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.86271/2 sec (0.04716/0 sec, 0.048091/0 sec, 0.047637/0 sec, 0.048521/0 sec, 0.048279/0 sec, 0.050025/1 sec, 0.047988/0 sec, 0.049584/0 sec, 0.049134/0 sec, 0.048432/0 sec, 0.049045/0 sec, 0.049543/0 sec, 0.048401/0 sec, 0.047987/0 sec, 0.048157/0 sec, 0.048964/0 sec, 0.049795/0 sec, 0.048228/0 sec, 0.049834/0 sec, 0.050145/0 sec, 0.049946/0 sec, 0.049159/0 sec, 0.021702/0 sec, 0.021213/0 sec, 0.021445/0 sec, 0.023055/0 sec, 0.022352/0 sec, 0.027605/0 sec, 0.030037/1 sec, 0.027773/0 sec, 0.031763/0 sec, 0.034574/0 sec, 0.03624/0 sec, 0.035529/0 sec, 0.039768/0 sec, 0.03987/0 sec, 0.043224/0 sec, 0.042783/0 sec, 0.045374/0 sec, 0.04783/0 sec, 0.048616/0 sec, 0.049696/0 sec, 0.049486/0 sec, 0.048715/0 sec )
[LOG] Nr of iterations: 66 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.53828/2 sec (0.019473/0.019473 sec, 0.019059/0.019059 sec, 0.019118/0.019118 sec, 0.018884/0.018884 sec, 0.019241/0.019241 sec, 0.019409/0.019409 sec, 0.019486/0.019486 sec, 0.019024/0.019024 sec, 0.019013/0.019013 sec, 0.020346/0.020346 sec, 0.019186/0.019186 sec, 0.018876/0.018876 sec, 0.019231/0.019231 sec, 0.019541/0.019541 sec, 0.019562/0.019562 sec, 0.019269/0.019269 sec, 0.019314/0.019314 sec, 0.019408/0.019408 sec, 0.019355/0.019355 sec, 0.01968/0.01968 sec, 0.019738/0.019738 sec, 0.019935/0.019935 sec, 0.005128/0.005128 sec, 0.005003/0.005003 sec, 0.005243/0.005243 sec, 0.005268/0.005268 sec, 0.004885/0.004885 sec, 0.005296/0.005296 sec, 0.0051/0.0051 sec, 0.005272/0.005272 sec, 0.00528/0.00528 sec, 0.004924/0.004924 sec, 0.005142/0.005142 sec, 0.005201/0.005201 sec, 0.005182/0.005182 sec, 0.004996/0.004996 sec, 0.00491/0.00491 sec, 0.005197/0.005197 sec, 0.005132/0.005132 sec, 0.004944/0.004944 sec, 0.004975/0.004975 sec, 0.005226/0.005226 sec, 0.005046/0.005046 sec, 0.004782/0.004782 sec )
[LOG] Total clause minimization time: 1.06707/0 sec (0.018247/0.018247 sec, 0.020307/0.020307 sec, 0.01959/0.01959 sec, 0.020963/0.020963 sec, 0.020141/0.020141 sec, 0.021908/0.021908 sec, 0.019658/0.019658 sec, 0.021519/0.021519 sec, 0.020632/0.020632 sec, 0.019365/0.019365 sec, 0.020918/0.020918 sec, 0.021531/0.021531 sec, 0.019805/0.019805 sec, 0.019471/0.019471 sec, 0.019574/0.019574 sec, 0.020836/0.020836 sec, 0.021419/0.021419 sec, 0.019825/0.019825 sec, 0.021424/0.021424 sec, 0.021295/0.021295 sec, 0.021493/0.021493 sec, 0.020377/0.020377 sec, 0.013567/0.013567 sec, 0.013417/0.013417 sec, 0.013454/0.013454 sec, 0.015056/0.015056 sec, 0.014747/0.014747 sec, 0.019657/0.019657 sec, 0.022219/0.022219 sec, 0.019811/0.019811 sec, 0.023824/0.023824 sec, 0.026904/0.026904 sec, 0.028436/0.028436 sec, 0.027571/0.027571 sec, 0.031852/0.031852 sec, 0.032228/0.032228 sec, 0.035612/0.035612 sec, 0.034944/0.034944 sec, 0.037485/0.037485 sec, 0.040161/0.040161 sec, 0.041009/0.041009 sec, 0.041739/0.041739 sec, 0.041789/0.041789 sec, 0.041294/0.041294 sec )
[LOG] Total clause size reduction: 25140 --> 44 (1140 --> 1, 1140 --> 1, 1140 --> 1, 1140 --> 1, 1139 --> 1, 1142 --> 1, 1139 --> 1, 1140 --> 1, 1145 --> 1, 1142 --> 1, 1142 --> 1, 1143 --> 1, 1145 --> 1, 1142 --> 1, 1142 --> 1, 1143 --> 1, 1143 --> 1, 1140 --> 1, 1140 --> 1, 1141 --> 1, 1146 --> 1, 1144 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 380.909 --> 0.666667 (570 --> 0.5, 570 --> 0.5, 570 --> 0.5, 570 --> 0.5, 569.5 --> 0.5, 571 --> 0.5, 569.5 --> 0.5, 570 --> 0.5, 572.5 --> 0.5, 571 --> 0.5, 571 --> 0.5, 571.5 --> 0.5, 572.5 --> 0.5, 571 --> 0.5, 571 --> 0.5, 571.5 --> 0.5, 571.5 --> 0.5, 570 --> 0.5, 570 --> 0.5, 570.5 --> 0.5, 573 --> 0.5, 572 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 1.91199 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.40 sec (Real time) / 2.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6630.91 sec (Real time) / 6556.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.00 sec (Real time) / 9969.31 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1151 44 0 1 1107
Raw AIGER output size: aag 2082 22 0 1 2042
=====================  mult12.aag =====================
[LOG] Relation determinization time: 2.60105 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1160 new AND gates.
[LOG] Size before ABC: 1308 AND gates.
[LOG] Size after ABC: 1153 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.5454/2 sec (0.059172/0 sec, 0.060012/0 sec, 0.061365/0 sec, 0.061548/0 sec, 0.059099/0 sec, 0.059223/0 sec, 0.060823/0 sec, 0.06072/0 sec, 0.060521/0 sec, 0.063799/0 sec, 0.060182/0 sec, 0.063273/0 sec, 0.060472/0 sec, 0.061983/1 sec, 0.060108/0 sec, 0.062125/0 sec, 0.063031/0 sec, 0.064331/0 sec, 0.061223/0 sec, 0.063874/0 sec, 0.063632/0 sec, 0.064398/0 sec, 0.063665/0 sec, 0.064308/0 sec, 0.0271/0 sec, 0.026693/0 sec, 0.02848/0 sec, 0.026226/0 sec, 0.02937/0 sec, 0.032393/0 sec, 0.033094/0 sec, 0.034586/0 sec, 0.035967/0 sec, 0.038151/0 sec, 0.041372/1 sec, 0.042607/0 sec, 0.04548/0 sec, 0.047092/0 sec, 0.048619/0 sec, 0.052636/0 sec, 0.053442/0 sec, 0.055805/0 sec, 0.056902/0 sec, 0.059457/0 sec, 0.062819/0 sec, 0.058491/0 sec, 0.063115/0 sec, 0.062615/0 sec )
[LOG] Nr of iterations: 72 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.74961/0 sec (0.023861/0.023861 sec, 0.024127/0.024127 sec, 0.024435/0.024435 sec, 0.024988/0.024988 sec, 0.02384/0.02384 sec, 0.024269/0.024269 sec, 0.024433/0.024433 sec, 0.023773/0.023773 sec, 0.024847/0.024847 sec, 0.025082/0.025082 sec, 0.024665/0.024665 sec, 0.024776/0.024776 sec, 0.023901/0.023901 sec, 0.024607/0.024607 sec, 0.024536/0.024536 sec, 0.024595/0.024595 sec, 0.025082/0.025082 sec, 0.026627/0.026627 sec, 0.023956/0.023956 sec, 0.024723/0.024723 sec, 0.026089/0.026089 sec, 0.026237/0.026237 sec, 0.025123/0.025123 sec, 0.024575/0.024575 sec, 0.005973/0.005973 sec, 0.006598/0.006598 sec, 0.006611/0.006611 sec, 0.006207/0.006207 sec, 0.006542/0.006542 sec, 0.006601/0.006601 sec, 0.00663/0.00663 sec, 0.006378/0.006378 sec, 0.006563/0.006563 sec, 0.006647/0.006647 sec, 0.00654/0.00654 sec, 0.00614/0.00614 sec, 0.006615/0.006615 sec, 0.006624/0.006624 sec, 0.006595/0.006595 sec, 0.006622/0.006622 sec, 0.006424/0.006424 sec, 0.006573/0.006573 sec, 0.006706/0.006706 sec, 0.006465/0.006465 sec, 0.006598/0.006598 sec, 0.006636/0.006636 sec, 0.006579/0.006579 sec, 0.006596/0.006596 sec )
[LOG] Total clause minimization time: 1.44559/2 sec (0.023735/0.023735 sec, 0.024732/0.024732 sec, 0.025963/0.025963 sec, 0.025746/0.025746 sec, 0.024363/0.024363 sec, 0.023982/0.023982 sec, 0.02549/0.02549 sec, 0.026249/0.026249 sec, 0.024661/0.024661 sec, 0.027639/0.027639 sec, 0.024541/0.024541 sec, 0.027353/0.027353 sec, 0.026235/0.026235 sec, 0.02613/0.02613 sec, 0.024377/0.024377 sec, 0.027133/0.027133 sec, 0.0267/0.0267 sec, 0.026437/0.026437 sec, 0.026056/0.026056 sec, 0.027704/0.027704 sec, 0.026877/0.026877 sec, 0.026828/0.026828 sec, 0.027322/0.027322 sec, 0.028419/0.028419 sec, 0.016766/0.016766 sec, 0.016572/0.016572 sec, 0.018292/0.018292 sec, 0.016742/0.016742 sec, 0.019493/0.019493 sec, 0.022352/0.022352 sec, 0.022871/0.022871 sec, 0.024781/0.024781 sec, 0.025769/0.025769 sec, 0.028049/0.028049 sec, 0.031192/0.031192 sec, 0.032956/0.032956 sec, 0.035343/0.035343 sec, 0.037015/0.037015 sec, 0.038357/0.038357 sec, 0.042491/0.042491 sec, 0.04336/0.04336 sec, 0.045804/0.045804 sec, 0.046643/0.046643 sec, 0.049562/0.049562 sec, 0.052651/0.052651 sec, 0.048366/0.048366 sec, 0.052963/0.052963 sec, 0.052523/0.052523 sec )
[LOG] Total clause size reduction: 33977 --> 48 (1415 --> 1, 1415 --> 1, 1415 --> 1, 1418 --> 1, 1411 --> 1, 1415 --> 1, 1411 --> 1, 1412 --> 1, 1423 --> 1, 1419 --> 1, 1419 --> 1, 1420 --> 1, 1419 --> 1, 1416 --> 1, 1416 --> 1, 1417 --> 1, 1413 --> 1, 1410 --> 1, 1410 --> 1, 1411 --> 1, 1414 --> 1, 1411 --> 1, 1411 --> 1, 1412 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 471.903 --> 0.666667 (707.5 --> 0.5, 707.5 --> 0.5, 707.5 --> 0.5, 709 --> 0.5, 705.5 --> 0.5, 707.5 --> 0.5, 705.5 --> 0.5, 706 --> 0.5, 711.5 --> 0.5, 709.5 --> 0.5, 709.5 --> 0.5, 710 --> 0.5, 709.5 --> 0.5, 708 --> 0.5, 708 --> 0.5, 708.5 --> 0.5, 706.5 --> 0.5, 705 --> 0.5, 705 --> 0.5, 705.5 --> 0.5, 707 --> 0.5, 705.5 --> 0.5, 705.5 --> 0.5, 706 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 2.61103 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.18 sec (Real time) / 3.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.00 sec (Real time) / 9902.06 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.00 sec (Real time) / 9969.31 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1427 48 0 1 1379
Raw AIGER output size: aag 2580 24 0 1 2539
=====================  mult13.aag =====================
[LOG] Relation determinization time: 3.0084 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1296 new AND gates.
[LOG] Size before ABC: 1443 AND gates.
[LOG] Size after ABC: 1287 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.9522/3 sec (0.063085/0 sec, 0.063912/0 sec, 0.065173/0 sec, 0.065275/0 sec, 0.06284/0 sec, 0.065113/0 sec, 0.062622/0 sec, 0.064017/0 sec, 0.066386/1 sec, 0.065819/0 sec, 0.066093/0 sec, 0.065479/0 sec, 0.065597/0 sec, 0.064757/0 sec, 0.066396/0 sec, 0.064059/0 sec, 0.065458/0 sec, 0.067424/0 sec, 0.069706/0 sec, 0.064334/0 sec, 0.06465/0 sec, 0.068398/0 sec, 0.067501/0 sec, 0.064617/1 sec, 0.068161/0 sec, 0.069115/0 sec, 0.029481/0 sec, 0.028577/0 sec, 0.028077/0 sec, 0.030005/0 sec, 0.029205/0 sec, 0.033866/0 sec, 0.034877/0 sec, 0.036179/0 sec, 0.035619/0 sec, 0.039357/0 sec, 0.041067/0 sec, 0.043406/0 sec, 0.04729/0 sec, 0.047216/0 sec, 0.05136/0 sec, 0.052843/0 sec, 0.057797/0 sec, 0.057826/0 sec, 0.061491/0 sec, 0.060368/1 sec, 0.061757/0 sec, 0.065073/0 sec, 0.065356/0 sec, 0.069256/0 sec, 0.070388/0 sec, 0.068478/0 sec )
[LOG] Nr of iterations: 78 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.866794/1 sec (0.025772/0.025772 sec, 0.025864/0.025864 sec, 0.026783/0.026783 sec, 0.025989/0.025989 sec, 0.02557/0.02557 sec, 0.026027/0.026027 sec, 0.025565/0.025565 sec, 0.026142/0.026142 sec, 0.02663/0.02663 sec, 0.026237/0.026237 sec, 0.026165/0.026165 sec, 0.026245/0.026245 sec, 0.026042/0.026042 sec, 0.025985/0.025985 sec, 0.026012/0.026012 sec, 0.026311/0.026311 sec, 0.026279/0.026279 sec, 0.027621/0.027621 sec, 0.028753/0.028753 sec, 0.026173/0.026173 sec, 0.026294/0.026294 sec, 0.028275/0.028275 sec, 0.027279/0.027279 sec, 0.026762/0.026762 sec, 0.02742/0.02742 sec, 0.027729/0.027729 sec, 0.007055/0.007055 sec, 0.006912/0.006912 sec, 0.00645/0.00645 sec, 0.006473/0.006473 sec, 0.006443/0.006443 sec, 0.006979/0.006979 sec, 0.006463/0.006463 sec, 0.006951/0.006951 sec, 0.006656/0.006656 sec, 0.006576/0.006576 sec, 0.006556/0.006556 sec, 0.007068/0.007068 sec, 0.00702/0.00702 sec, 0.006734/0.006734 sec, 0.006815/0.006815 sec, 0.007065/0.007065 sec, 0.006823/0.006823 sec, 0.006924/0.006924 sec, 0.006998/0.006998 sec, 0.006788/0.006788 sec, 0.006832/0.006832 sec, 0.00671/0.00671 sec, 0.006675/0.006675 sec, 0.007054/0.007054 sec, 0.006798/0.006798 sec, 0.007052/0.007052 sec )
[LOG] Total clause minimization time: 1.69563/2 sec (0.025512/0.025512 sec, 0.02664/0.02664 sec, 0.027036/0.027036 sec, 0.02805/0.02805 sec, 0.025834/0.025834 sec, 0.027602/0.027602 sec, 0.025974/0.025974 sec, 0.026671/0.026671 sec, 0.028443/0.028443 sec, 0.028204/0.028204 sec, 0.028518/0.028518 sec, 0.027888/0.027888 sec, 0.028083/0.028083 sec, 0.027631/0.027631 sec, 0.029026/0.029026 sec, 0.026291/0.026291 sec, 0.027885/0.027885 sec, 0.028378/0.028378 sec, 0.029419/0.029419 sec, 0.026861/0.026861 sec, 0.026856/0.026856 sec, 0.028766/0.028766 sec, 0.028847/0.028847 sec, 0.026477/0.026477 sec, 0.029149/0.029149 sec, 0.02988/0.02988 sec, 0.01823/0.01823 sec, 0.017911/0.017911 sec, 0.01806/0.01806 sec, 0.019958/0.019958 sec, 0.01918/0.01918 sec, 0.023363/0.023363 sec, 0.024825/0.024825 sec, 0.025666/0.025666 sec, 0.025397/0.025397 sec, 0.029193/0.029193 sec, 0.030955/0.030955 sec, 0.032789/0.032789 sec, 0.03673/0.03673 sec, 0.036924/0.036924 sec, 0.041016/0.041016 sec, 0.042217/0.042217 sec, 0.047364/0.047364 sec, 0.047318/0.047318 sec, 0.050932/0.050932 sec, 0.049975/0.049975 sec, 0.051375/0.051375 sec, 0.054791/0.054791 sec, 0.055111/0.055111 sec, 0.0586/0.0586 sec, 0.060001/0.060001 sec, 0.057833/0.057833 sec )
[LOG] Total clause size reduction: 40549 --> 52 (1564 --> 1, 1564 --> 1, 1567 --> 1, 1566 --> 1, 1560 --> 1, 1563 --> 1, 1560 --> 1, 1561 --> 1, 1563 --> 1, 1559 --> 1, 1559 --> 1, 1560 --> 1, 1559 --> 1, 1556 --> 1, 1556 --> 1, 1557 --> 1, 1556 --> 1, 1553 --> 1, 1553 --> 1, 1554 --> 1, 1556 --> 1, 1553 --> 1, 1553 --> 1, 1554 --> 1, 1559 --> 1, 1558 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 519.859 --> 0.666667 (782 --> 0.5, 782 --> 0.5, 783.5 --> 0.5, 783 --> 0.5, 780 --> 0.5, 781.5 --> 0.5, 780 --> 0.5, 780.5 --> 0.5, 781.5 --> 0.5, 779.5 --> 0.5, 779.5 --> 0.5, 780 --> 0.5, 779.5 --> 0.5, 778 --> 0.5, 778 --> 0.5, 778.5 --> 0.5, 778 --> 0.5, 776.5 --> 0.5, 776.5 --> 0.5, 777 --> 0.5, 778 --> 0.5, 776.5 --> 0.5, 776.5 --> 0.5, 777 --> 0.5, 779.5 --> 0.5, 779 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 3.01881 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.61 sec (Real time) / 3.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.01 sec (Real time) / 9906.08 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.00 sec (Real time) / 9967.98 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1572 52 0 1 1520
Raw AIGER output size: aag 2859 26 0 1 2816
=====================  mult14.aag =====================
[LOG] Relation determinization time: 3.93817 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1556 new AND gates.
[LOG] Size before ABC: 1765 AND gates.
[LOG] Size after ABC: 1550 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.864/4 sec (0.079569/0 sec, 0.082347/0 sec, 0.080034/0 sec, 0.079271/0 sec, 0.080953/0 sec, 0.080518/0 sec, 0.079753/0 sec, 0.079793/0 sec, 0.079587/0 sec, 0.081459/0 sec, 0.08024/1 sec, 0.081279/0 sec, 0.081969/0 sec, 0.079976/0 sec, 0.078998/0 sec, 0.08114/0 sec, 0.080384/0 sec, 0.082709/0 sec, 0.080294/0 sec, 0.081682/0 sec, 0.080959/0 sec, 0.083295/0 sec, 0.084306/1 sec, 0.081001/0 sec, 0.082276/0 sec, 0.08135/0 sec, 0.084188/0 sec, 0.082091/0 sec, 0.036197/0 sec, 0.035033/0 sec, 0.035174/0 sec, 0.035554/0 sec, 0.036446/0 sec, 0.039461/0 sec, 0.041557/0 sec, 0.041384/0 sec, 0.044626/0 sec, 0.046881/0 sec, 0.047919/0 sec, 0.0516/0 sec, 0.051375/1 sec, 0.055347/0 sec, 0.058667/0 sec, 0.060332/0 sec, 0.061751/0 sec, 0.065362/0 sec, 0.068536/0 sec, 0.069267/0 sec, 0.071538/0 sec, 0.072376/0 sec, 0.074282/0 sec, 0.075509/0 sec, 0.076575/0 sec, 0.078031/0 sec, 0.0814/0 sec, 0.080402/1 sec )
[LOG] Nr of iterations: 84 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.18434/2 sec (0.032747/0.032747 sec, 0.033462/0.033462 sec, 0.032828/0.032828 sec, 0.032713/0.032713 sec, 0.033889/0.033889 sec, 0.032877/0.032877 sec, 0.032831/0.032831 sec, 0.032723/0.032723 sec, 0.032885/0.032885 sec, 0.034254/0.034254 sec, 0.033014/0.033014 sec, 0.033043/0.033043 sec, 0.034404/0.034404 sec, 0.03286/0.03286 sec, 0.032771/0.032771 sec, 0.033193/0.033193 sec, 0.032862/0.032862 sec, 0.035813/0.035813 sec, 0.032999/0.032999 sec, 0.03466/0.03466 sec, 0.033218/0.033218 sec, 0.032558/0.032558 sec, 0.03633/0.03633 sec, 0.033981/0.033981 sec, 0.034104/0.034104 sec, 0.034263/0.034263 sec, 0.0359/0.0359 sec, 0.033499/0.033499 sec, 0.008696/0.008696 sec, 0.008723/0.008723 sec, 0.0085/0.0085 sec, 0.008531/0.008531 sec, 0.008739/0.008739 sec, 0.008561/0.008561 sec, 0.009152/0.009152 sec, 0.008537/0.008537 sec, 0.008624/0.008624 sec, 0.008734/0.008734 sec, 0.008687/0.008687 sec, 0.008637/0.008637 sec, 0.008595/0.008595 sec, 0.008796/0.008796 sec, 0.008759/0.008759 sec, 0.008579/0.008579 sec, 0.008566/0.008566 sec, 0.008892/0.008892 sec, 0.00879/0.00879 sec, 0.008662/0.008662 sec, 0.008786/0.008786 sec, 0.008856/0.008856 sec, 0.008731/0.008731 sec, 0.008621/0.008621 sec, 0.008693/0.008693 sec, 0.00878/0.00878 sec, 0.008746/0.008746 sec, 0.008683/0.008683 sec )
[LOG] Total clause minimization time: 2.17725/2 sec (0.032403/0.032403 sec, 0.035024/0.035024 sec, 0.033385/0.033385 sec, 0.032857/0.032857 sec, 0.033433/0.033433 sec, 0.033953/0.033953 sec, 0.033203/0.033203 sec, 0.033373/0.033373 sec, 0.03303/0.03303 sec, 0.033637/0.033637 sec, 0.03332/0.03332 sec, 0.034301/0.034301 sec, 0.033557/0.033557 sec, 0.033319/0.033319 sec, 0.033303/0.033303 sec, 0.034054/0.034054 sec, 0.03487/0.03487 sec, 0.033202/0.033202 sec, 0.033654/0.033654 sec, 0.033286/0.033286 sec, 0.033975/0.033975 sec, 0.036971/0.036971 sec, 0.034099/0.034099 sec, 0.033267/0.033267 sec, 0.034404/0.034404 sec, 0.033293/0.033293 sec, 0.034504/0.034504 sec, 0.034791/0.034791 sec, 0.02253/0.02253 sec, 0.022096/0.022096 sec, 0.022458/0.022458 sec, 0.022812/0.022812 sec, 0.023458/0.023458 sec, 0.026722/0.026722 sec, 0.028181/0.028181 sec, 0.028611/0.028611 sec, 0.031832/0.031832 sec, 0.033984/0.033984 sec, 0.035016/0.035016 sec, 0.038801/0.038801 sec, 0.03857/0.03857 sec, 0.042352/0.042352 sec, 0.045692/0.045692 sec, 0.047591/0.047591 sec, 0.049007/0.049007 sec, 0.05227/0.05227 sec, 0.055574/0.055574 sec, 0.056443/0.056443 sec, 0.058568/0.058568 sec, 0.059354/0.059354 sec, 0.061342/0.061342 sec, 0.062722/0.062722 sec, 0.063693/0.063693 sec, 0.065046/0.065046 sec, 0.068489/0.068489 sec, 0.067569/0.067569 sec )
[LOG] Total clause size reduction: 53009 --> 56 (1896 --> 1, 1896 --> 1, 1899 --> 1, 1898 --> 1, 1890 --> 1, 1893 --> 1, 1890 --> 1, 1891 --> 1, 1893 --> 1, 1890 --> 1, 1890 --> 1, 1891 --> 1, 1894 --> 1, 1891 --> 1, 1891 --> 1, 1892 --> 1, 1894 --> 1, 1891 --> 1, 1891 --> 1, 1892 --> 1, 1893 --> 1, 1890 --> 1, 1890 --> 1, 1891 --> 1, 1893 --> 1, 1890 --> 1, 1890 --> 1, 1891 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 631.06 --> 0.666667 (948 --> 0.5, 948 --> 0.5, 949.5 --> 0.5, 949 --> 0.5, 945 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 947 --> 0.5, 945.5 --> 0.5, 945.5 --> 0.5, 946 --> 0.5, 947 --> 0.5, 945.5 --> 0.5, 945.5 --> 0.5, 946 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 3.95112 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.59 sec (Real time) / 4.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.00 sec (Real time) / 9901.45 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.00 sec (Real time) / 9967.52 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1904 56 0 1 1848
Raw AIGER output size: aag 3454 28 0 1 3404
=====================  mult15.aag =====================
[LOG] Relation determinization time: 4.5468 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 1717 new AND gates.
[LOG] Size before ABC: 1914 AND gates.
[LOG] Size after ABC: 1711 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.46227/5 sec (0.087387/0 sec, 0.087526/1 sec, 0.086678/0 sec, 0.086706/0 sec, 0.086123/0 sec, 0.086574/0 sec, 0.086744/0 sec, 0.088524/0 sec, 0.087193/0 sec, 0.086511/0 sec, 0.087417/0 sec, 0.086809/0 sec, 0.086023/0 sec, 0.086275/1 sec, 0.087024/0 sec, 0.087639/0 sec, 0.086384/0 sec, 0.086126/0 sec, 0.087318/0 sec, 0.088316/0 sec, 0.091155/0 sec, 0.086226/0 sec, 0.086643/0 sec, 0.086456/0 sec, 0.08945/1 sec, 0.087786/0 sec, 0.088507/0 sec, 0.09255/0 sec, 0.088624/0 sec, 0.10337/0 sec, 0.037837/0 sec, 0.035863/0 sec, 0.035661/0 sec, 0.036045/0 sec, 0.039309/0 sec, 0.039839/0 sec, 0.042003/0 sec, 0.043477/0 sec, 0.043804/0 sec, 0.046528/0 sec, 0.048694/0 sec, 0.050962/1 sec, 0.054457/0 sec, 0.056811/0 sec, 0.058771/0 sec, 0.063089/0 sec, 0.062974/0 sec, 0.06601/0 sec, 0.06964/0 sec, 0.072049/0 sec, 0.074147/0 sec, 0.075736/0 sec, 0.079646/0 sec, 0.080148/0 sec, 0.083031/0 sec, 0.083568/1 sec, 0.085217/0 sec, 0.085187/0 sec, 0.087004/0 sec, 0.084694/0 sec )
[LOG] Nr of iterations: 90 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.31867/1 sec (0.035529/0.035529 sec, 0.035738/0.035738 sec, 0.035306/0.035306 sec, 0.035455/0.035455 sec, 0.03529/0.03529 sec, 0.035362/0.035362 sec, 0.035191/0.035191 sec, 0.036064/0.036064 sec, 0.035644/0.035644 sec, 0.035118/0.035118 sec, 0.035834/0.035834 sec, 0.034992/0.034992 sec, 0.035373/0.035373 sec, 0.03534/0.03534 sec, 0.035401/0.035401 sec, 0.035191/0.035191 sec, 0.035144/0.035144 sec, 0.035017/0.035017 sec, 0.035205/0.035205 sec, 0.035546/0.035546 sec, 0.035622/0.035622 sec, 0.034097/0.034097 sec, 0.03541/0.03541 sec, 0.034915/0.034915 sec, 0.037932/0.037932 sec, 0.035355/0.035355 sec, 0.036919/0.036919 sec, 0.041062/0.041062 sec, 0.035563/0.035563 sec, 0.036231/0.036231 sec, 0.008472/0.008472 sec, 0.008098/0.008098 sec, 0.007969/0.007969 sec, 0.007977/0.007977 sec, 0.008589/0.008589 sec, 0.007867/0.007867 sec, 0.008597/0.008597 sec, 0.00802/0.00802 sec, 0.007837/0.007837 sec, 0.008492/0.008492 sec, 0.00849/0.00849 sec, 0.007905/0.007905 sec, 0.008472/0.008472 sec, 0.008417/0.008417 sec, 0.008438/0.008438 sec, 0.007976/0.007976 sec, 0.007874/0.007874 sec, 0.008533/0.008533 sec, 0.00857/0.00857 sec, 0.007894/0.007894 sec, 0.007898/0.007898 sec, 0.008455/0.008455 sec, 0.008543/0.008543 sec, 0.007858/0.007858 sec, 0.008572/0.008572 sec, 0.008594/0.008594 sec, 0.008524/0.008524 sec, 0.007787/0.007787 sec, 0.008607/0.008607 sec, 0.008503/0.008503 sec )
[LOG] Total clause minimization time: 2.52894/2 sec (0.035535/0.035535 sec, 0.035777/0.035777 sec, 0.03598/0.03598 sec, 0.035921/0.035921 sec, 0.03531/0.03531 sec, 0.035757/0.035757 sec, 0.036073/0.036073 sec, 0.036887/0.036887 sec, 0.036063/0.036063 sec, 0.035634/0.035634 sec, 0.036174/0.036174 sec, 0.035879/0.035879 sec, 0.035415/0.035415 sec, 0.035277/0.035277 sec, 0.036159/0.036159 sec, 0.036751/0.036751 sec, 0.035944/0.035944 sec, 0.036063/0.036063 sec, 0.036623/0.036623 sec, 0.037025/0.037025 sec, 0.039897/0.039897 sec, 0.036255/0.036255 sec, 0.035551/0.035551 sec, 0.035902/0.035902 sec, 0.035628/0.035628 sec, 0.036738/0.036738 sec, 0.035898/0.035898 sec, 0.035712/0.035712 sec, 0.037229/0.037229 sec, 0.051388/0.051388 sec, 0.023197/0.023197 sec, 0.023004/0.023004 sec, 0.022948/0.022948 sec, 0.023351/0.023351 sec, 0.025822/0.025822 sec, 0.02724/0.02724 sec, 0.028532/0.028532 sec, 0.030622/0.030622 sec, 0.031027/0.031027 sec, 0.033311/0.033311 sec, 0.035283/0.035283 sec, 0.038303/0.038303 sec, 0.041096/0.041096 sec, 0.0437/0.0437 sec, 0.045567/0.045567 sec, 0.050392/0.050392 sec, 0.050273/0.050273 sec, 0.052751/0.052751 sec, 0.056171/0.056171 sec, 0.059417/0.059417 sec, 0.061404/0.061404 sec, 0.062527/0.062527 sec, 0.066253/0.066253 sec, 0.067498/0.067498 sec, 0.069467/0.069467 sec, 0.070219/0.070219 sec, 0.071754/0.071754 sec, 0.072596/0.072596 sec, 0.073437/0.073437 sec, 0.071335/0.071335 sec )
[LOG] Total clause size reduction: 61549 --> 60 (2054 --> 1, 2054 --> 1, 2058 --> 1, 2057 --> 1, 2048 --> 1, 2051 --> 1, 2048 --> 1, 2049 --> 1, 2054 --> 1, 2050 --> 1, 2050 --> 1, 2051 --> 1, 2052 --> 1, 2049 --> 1, 2049 --> 1, 2049 --> 1, 2055 --> 1, 2051 --> 1, 2051 --> 1, 2052 --> 1, 2051 --> 1, 2048 --> 1, 2048 --> 1, 2049 --> 1, 2049 --> 1, 2046 --> 1, 2046 --> 1, 2047 --> 1, 2052 --> 1, 2051 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 683.878 --> 0.666667 (1027 --> 0.5, 1027 --> 0.5, 1029 --> 0.5, 1028.5 --> 0.5, 1024 --> 0.5, 1025.5 --> 0.5, 1024 --> 0.5, 1024.5 --> 0.5, 1027 --> 0.5, 1025 --> 0.5, 1025 --> 0.5, 1025.5 --> 0.5, 1026 --> 0.5, 1024.5 --> 0.5, 1024.5 --> 0.5, 1024.5 --> 0.5, 1027.5 --> 0.5, 1025.5 --> 0.5, 1025.5 --> 0.5, 1026 --> 0.5, 1025.5 --> 0.5, 1024 --> 0.5, 1024 --> 0.5, 1024.5 --> 0.5, 1024.5 --> 0.5, 1023 --> 0.5, 1023 --> 0.5, 1023.5 --> 0.5, 1026 --> 0.5, 1025.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 4.56131 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.27 sec (Real time) / 5.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.01 sec (Real time) / 9909.02 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.01 sec (Real time) / 9968.55 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 2063 60 0 1 2003
Raw AIGER output size: aag 3774 30 0 1 3720
=====================  mult16.aag =====================
[LOG] Relation determinization time: 5.97058 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 2113 new AND gates.
[LOG] Size before ABC: 2355 AND gates.
[LOG] Size after ABC: 2111 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 5.83625/6 sec (0.10167/0 sec, 0.10368/0 sec, 0.103365/0 sec, 0.103615/0 sec, 0.105239/0 sec, 0.104446/0 sec, 0.105267/0 sec, 0.104354/1 sec, 0.105609/0 sec, 0.104315/0 sec, 0.10413/0 sec, 0.104047/0 sec, 0.108432/0 sec, 0.105686/0 sec, 0.105572/0 sec, 0.106532/0 sec, 0.104502/1 sec, 0.105297/0 sec, 0.106039/0 sec, 0.107086/0 sec, 0.107996/0 sec, 0.108364/0 sec, 0.109828/0 sec, 0.106974/0 sec, 0.105933/0 sec, 0.110098/1 sec, 0.105412/0 sec, 0.10573/0 sec, 0.110527/0 sec, 0.112954/0 sec, 0.108027/0 sec, 0.108461/0 sec, 0.046759/0 sec, 0.044613/0 sec, 0.043031/0 sec, 0.04587/0 sec, 0.046838/0 sec, 0.04785/1 sec, 0.04963/0 sec, 0.051937/0 sec, 0.054243/0 sec, 0.055108/0 sec, 0.057547/0 sec, 0.060534/0 sec, 0.062747/0 sec, 0.065953/0 sec, 0.07162/0 sec, 0.073684/0 sec, 0.07682/0 sec, 0.081354/0 sec, 0.0861/0 sec, 0.0889/0 sec, 0.091153/1 sec, 0.095572/0 sec, 0.097358/0 sec, 0.096814/0 sec, 0.103254/0 sec, 0.104483/0 sec, 0.102562/0 sec, 0.103681/0 sec, 0.108033/0 sec, 0.106972/0 sec, 0.10745/1 sec, 0.108593/0 sec )
[LOG] Nr of iterations: 96 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.65361/2 sec (0.041256/0.041256 sec, 0.040448/0.040448 sec, 0.040719/0.040719 sec, 0.040321/0.040321 sec, 0.040886/0.040886 sec, 0.040719/0.040719 sec, 0.040618/0.040618 sec, 0.040952/0.040952 sec, 0.041111/0.041111 sec, 0.040836/0.040836 sec, 0.039856/0.039856 sec, 0.041337/0.041337 sec, 0.041136/0.041136 sec, 0.041239/0.041239 sec, 0.041212/0.041212 sec, 0.041789/0.041789 sec, 0.040626/0.040626 sec, 0.041233/0.041233 sec, 0.042593/0.042593 sec, 0.041435/0.041435 sec, 0.042998/0.042998 sec, 0.041326/0.041326 sec, 0.041163/0.041163 sec, 0.040752/0.040752 sec, 0.041458/0.041458 sec, 0.04192/0.04192 sec, 0.041/0.041 sec, 0.04129/0.04129 sec, 0.041354/0.041354 sec, 0.042145/0.042145 sec, 0.041359/0.041359 sec, 0.042777/0.042777 sec, 0.010266/0.010266 sec, 0.010245/0.010245 sec, 0.010129/0.010129 sec, 0.010376/0.010376 sec, 0.010249/0.010249 sec, 0.010426/0.010426 sec, 0.01039/0.01039 sec, 0.010445/0.010445 sec, 0.010346/0.010346 sec, 0.010185/0.010185 sec, 0.010568/0.010568 sec, 0.010476/0.010476 sec, 0.010215/0.010215 sec, 0.00997/0.00997 sec, 0.010619/0.010619 sec, 0.010326/0.010326 sec, 0.010633/0.010633 sec, 0.01111/0.01111 sec, 0.010429/0.010429 sec, 0.01063/0.01063 sec, 0.011078/0.011078 sec, 0.010387/0.010387 sec, 0.010542/0.010542 sec, 0.011003/0.011003 sec, 0.009995/0.009995 sec, 0.010568/0.010568 sec, 0.010431/0.010431 sec, 0.010534/0.010534 sec, 0.010274/0.010274 sec, 0.010148/0.010148 sec, 0.010343/0.010343 sec, 0.010415/0.010415 sec )
[LOG] Total clause minimization time: 3.2326/3 sec (0.03899/0.03899 sec, 0.040425/0.040425 sec, 0.042928/0.042928 sec, 0.040464/0.040464 sec, 0.041013/0.041013 sec, 0.040993/0.040993 sec, 0.041317/0.041317 sec, 0.04036/0.04036 sec, 0.040608/0.040608 sec, 0.041381/0.041381 sec, 0.041202/0.041202 sec, 0.040533/0.040533 sec, 0.041584/0.041584 sec, 0.041499/0.041499 sec, 0.041674/0.041674 sec, 0.040836/0.040836 sec, 0.041885/0.041885 sec, 0.040866/0.040866 sec, 0.041499/0.041499 sec, 0.042765/0.042765 sec, 0.04199/0.04199 sec, 0.044361/0.044361 sec, 0.045272/0.045272 sec, 0.041957/0.041957 sec, 0.04062/0.04062 sec, 0.043514/0.043514 sec, 0.042044/0.042044 sec, 0.041303/0.041303 sec, 0.045705/0.045705 sec, 0.044547/0.044547 sec, 0.044037/0.044037 sec, 0.042611/0.042611 sec, 0.027078/0.027078 sec, 0.028079/0.028079 sec, 0.026647/0.026647 sec, 0.02839/0.02839 sec, 0.029785/0.029785 sec, 0.031271/0.031271 sec, 0.032471/0.032471 sec, 0.035197/0.035197 sec, 0.037117/0.037117 sec, 0.038812/0.038812 sec, 0.040516/0.040516 sec, 0.043946/0.043946 sec, 0.045774/0.045774 sec, 0.049862/0.049862 sec, 0.053727/0.053727 sec, 0.057059/0.057059 sec, 0.059582/0.059582 sec, 0.063757/0.063757 sec, 0.068303/0.068303 sec, 0.071923/0.071923 sec, 0.073237/0.073237 sec, 0.078584/0.078584 sec, 0.080575/0.080575 sec, 0.079486/0.079486 sec, 0.086019/0.086019 sec, 0.087647/0.087647 sec, 0.085359/0.085359 sec, 0.086897/0.086897 sec, 0.091022/0.091022 sec, 0.090887/0.090887 sec, 0.090819/0.090819 sec, 0.091987/0.091987 sec )
[LOG] Total clause size reduction: 80083 --> 64 (2505 --> 1, 2505 --> 1, 2504 --> 1, 2507 --> 1, 2504 --> 1, 2507 --> 1, 2504 --> 1, 2505 --> 1, 2507 --> 1, 2504 --> 1, 2504 --> 1, 2505 --> 1, 2505 --> 1, 2501 --> 1, 2501 --> 1, 2501 --> 1, 2499 --> 1, 2496 --> 1, 2496 --> 1, 2497 --> 1, 2499 --> 1, 2496 --> 1, 2496 --> 1, 2497 --> 1, 2501 --> 1, 2498 --> 1, 2498 --> 1, 2499 --> 1, 2505 --> 1, 2502 --> 1, 2502 --> 1, 2501 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 834.198 --> 0.666667 (1252.5 --> 0.5, 1252.5 --> 0.5, 1252 --> 0.5, 1253.5 --> 0.5, 1252 --> 0.5, 1253.5 --> 0.5, 1252 --> 0.5, 1252.5 --> 0.5, 1253.5 --> 0.5, 1252 --> 0.5, 1252 --> 0.5, 1252.5 --> 0.5, 1252.5 --> 0.5, 1250.5 --> 0.5, 1250.5 --> 0.5, 1250.5 --> 0.5, 1249.5 --> 0.5, 1248 --> 0.5, 1248 --> 0.5, 1248.5 --> 0.5, 1249.5 --> 0.5, 1248 --> 0.5, 1248 --> 0.5, 1248.5 --> 0.5, 1250.5 --> 0.5, 1249 --> 0.5, 1249 --> 0.5, 1249.5 --> 0.5, 1252.5 --> 0.5, 1251 --> 0.5, 1251 --> 0.5, 1250.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 5.98931 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.88 sec (Real time) / 6.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.01 sec (Real time) / 9914.02 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.01 sec (Real time) / 9970.66 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 2514 64 0 1 2450
Raw AIGER output size: aag 4625 32 0 1 4563
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0.005134 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002784/0 sec (0.002162/0 sec, 0.000622/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.001361/0 sec (0.001351/0.001351 sec, 1e-05/1e-05 sec )
[LOG] Total clause minimization time: 0.000302/0 sec (3.5e-05/3.5e-05 sec, 0.000267/0.000267 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23.6667 --> 0 (35.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006252 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0.00435 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002225/0 sec (0.00179/0 sec, 0.000435/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.00103/0 sec (0.001022/0.001022 sec, 8e-06/8e-06 sec )
[LOG] Total clause minimization time: 0.000129/0 sec (2.5e-05/2.5e-05 sec, 0.000104/0.000104 sec )
[LOG] Total clause size reduction: 69 --> 0 (69 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23 --> 0 (34.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005356 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.010953 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007328/0 sec (0.005741/0 sec, 0.001587/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.003552/0 sec (0.003538/0.003538 sec, 1.4e-05/1.4e-05 sec )
[LOG] Total clause minimization time: 0.000822/0 sec (8.3e-05/8.3e-05 sec, 0.000739/0.000739 sec )
[LOG] Total clause size reduction: 233 --> 0 (233 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 77.6667 --> 0 (116.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.013109 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.009919 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.006523/0 sec (0.005482/0 sec, 0.001041/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.003286/0 sec (0.003274/0.003274 sec, 1.2e-05/1.2e-05 sec )
[LOG] Total clause minimization time: 0.000337/0 sec (7.1e-05/7.1e-05 sec, 0.000266/0.000266 sec )
[LOG] Total clause size reduction: 231 --> 0 (231 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 77 --> 0 (115.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.012121 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.023688 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.017748/0 sec (0.014307/0 sec, 0.003441/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.008887/0 sec (0.008867/0.008867 sec, 2e-05/2e-05 sec )
[LOG] Total clause minimization time: 0.001746/0 sec (0.000162/0.000162 sec, 0.001584/0.001584 sec )
[LOG] Total clause size reduction: 554 --> 0 (554 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 184.667 --> 0 (277 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.028395 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.022188 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016588/0 sec (0.01415/0 sec, 0.002438/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.008587/0 sec (0.008568/0.008568 sec, 1.9e-05/1.9e-05 sec )
[LOG] Total clause minimization time: 0.000771/0 sec (0.000161/0.000161 sec, 0.00061/0.00061 sec )
[LOG] Total clause size reduction: 552 --> 0 (552 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 184 --> 0 (276 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.027211 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.05489 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.044361/0 sec (0.036388/0 sec, 0.007973/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.023708/0 sec (0.023654/0.023654 sec, 5.4e-05/5.4e-05 sec )
[LOG] Total clause minimization time: 0.003942/0 sec (0.000326/0.000326 sec, 0.003616/0.003616 sec )
[LOG] Total clause size reduction: 1291 --> 0 (1291 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 430.333 --> 0 (645.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.067542 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.053275 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.042828/0 sec (0.036999/0 sec, 0.005829/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.023457/0 sec (0.023415/0.023415 sec, 4.2e-05/4.2e-05 sec )
[LOG] Total clause minimization time: 0.001743/0 sec (0.000267/0.000267 sec, 0.001476/0.001476 sec )
[LOG] Total clause size reduction: 1289 --> 0 (1289 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 429.667 --> 0 (644.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.0661 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.144979 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.122701/0 sec (0.101971/0 sec, 0.02073/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.067935/0 sec (0.067808/0.067808 sec, 0.000127/0.000127 sec )
[LOG] Total clause minimization time: 0.009379/0 sec (0.000637/0.000637 sec, 0.008742/0.008742 sec )
[LOG] Total clause size reduction: 2956 --> 0 (2956 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 985.333 --> 0 (1478 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.186058 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.136238 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.113995/0 sec (0.099447/0 sec, 0.014548/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.065192/0 sec (0.065089/0.065089 sec, 0.000103/0.000103 sec )
[LOG] Total clause minimization time: 0.003851/0 sec (0.000601/0.000601 sec, 0.00325/0.00325 sec )
[LOG] Total clause size reduction: 2954 --> 0 (2954 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 984.667 --> 0 (1477 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.17713 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0.004477 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002289/0 sec (0.00045/0 sec, 0.000316/0 sec, 0.000925/0 sec, 0.000209/0 sec, 0.000183/0 sec, 0.000206/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0.00064/0 sec (1.4e-05/1.4e-05 sec, 1.3e-05/1.3e-05 sec, 0.000606/0.000606 sec, 0/0 sec, 0/0 sec, 7e-06/7e-06 sec )
[LOG] Total clause minimization time: 3.6e-05/0 sec (0/0 sec, 0/0 sec, 2.2e-05/2.2e-05 sec, 0/0 sec, 0/0 sec, 1.4e-05/1.4e-05 sec )
[LOG] Total clause size reduction: 36 --> 0 (0 --> 0, 0 --> 0, 36 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.2 --> 0 (0 --> 0, 0 --> 0, 18 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005481 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0.003566 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001622/0 sec (0.0003/0 sec, 0.000229/0 sec, 0.00061/0 sec, 0.000166/0 sec, 0.000151/0 sec, 0.000166/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0.000375/0 sec (1.1e-05/1.1e-05 sec, 1.2e-05/1.2e-05 sec, 0.000346/0.000346 sec, 0/0 sec, 0/0 sec, 6e-06/6e-06 sec )
[LOG] Total clause minimization time: 2.5e-05/0 sec (0/0 sec, 0/0 sec, 1.6e-05/1.6e-05 sec, 0/0 sec, 0/0 sec, 9e-06/9e-06 sec )
[LOG] Total clause size reduction: 26 --> 0 (0 --> 0, 0 --> 0, 26 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.2 --> 0 (0 --> 0, 0 --> 0, 13 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004431 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.009351 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006459/0 sec (0.000861/0 sec, 0.000602/0 sec, 0.00065/0 sec, 0.000575/0 sec, 0.002196/0 sec, 0.000357/0 sec, 0.000316/0 sec, 0.000293/0 sec, 0.000294/0 sec, 0.000315/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.001649/0 sec (1.5e-05/1.5e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.3e-05/1.3e-05 sec, 0.001586/0.001586 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7e-06/7e-06 sec )
[LOG] Total clause minimization time: 5.4e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.4e-05/3.4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-05/2e-05 sec )
[LOG] Total clause size reduction: 95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 95 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13.5714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.010567 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0.007207 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004556/0 sec (0.000679/0 sec, 0.000479/0 sec, 0.000462/0 sec, 0.000452/0 sec, 0.001249/0 sec, 0.000275/0 sec, 0.000234/0 sec, 0.000236/0 sec, 0.000232/0 sec, 0.000258/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000818/0 sec (1.6e-05/1.6e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 1.4e-05/1.4e-05 sec, 0.000756/0.000756 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6e-06/6e-06 sec )
[LOG] Total clause minimization time: 4.1e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.8e-05/2.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.3e-05/1.3e-05 sec )
[LOG] Total clause size reduction: 72 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 72 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 10.2857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 36 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.008399 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.022183 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.017077/0 sec (0.001828/0 sec, 0.001273/0 sec, 0.001275/0 sec, 0.00125/0 sec, 0.001262/0 sec, 0.001242/0 sec, 0.004794/0 sec, 0.000714/0 sec, 0.000586/0 sec, 0.000542/0 sec, 0.000544/0 sec, 0.000544/0 sec, 0.00055/0 sec, 0.000673/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.003564/0 sec (2.5e-05/2.5e-05 sec, 2e-05/2e-05 sec, 2e-05/2e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 2e-05/2e-05 sec, 0.003429/0.003429 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.2e-05/1.2e-05 sec )
[LOG] Total clause minimization time: 0.000183/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.4e-05/9.4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.9e-05/8.9e-05 sec )
[LOG] Total clause size reduction: 215 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 215 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23.8889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 107.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.024079 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.014482 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01086/0 sec (0.00123/0 sec, 0.000859/0 sec, 0.000848/0 sec, 0.000849/0 sec, 0.000888/0 sec, 0.000816/0 sec, 0.002521/0 sec, 0.000473/0 sec, 0.000393/0 sec, 0.00039/0 sec, 0.00039/0 sec, 0.000391/0 sec, 0.000388/0 sec, 0.000424/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.001749/0 sec (2.1e-05/2.1e-05 sec, 1.7e-05/1.7e-05 sec, 1.5e-05/1.5e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 1.5e-05/1.5e-05 sec, 0.00164/0.00164 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9e-06/9e-06 sec )
[LOG] Total clause minimization time: 6.9e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.8e-05/4.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.1e-05/2.1e-05 sec )
[LOG] Total clause size reduction: 149 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 149 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 16.5556 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 74.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.016002 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.04834 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.041233/0 sec (0.003427/0 sec, 0.002865/0 sec, 0.002713/0 sec, 0.002735/0 sec, 0.002772/0 sec, 0.002663/0 sec, 0.002651/0 sec, 0.002744/0 sec, 0.010296/0 sec, 0.001181/0 sec, 0.000924/0 sec, 0.000883/0 sec, 0.000888/0 sec, 0.000888/0 sec, 0.000868/0 sec, 0.000889/0 sec, 0.000886/0 sec, 0.00096/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.007681/0 sec (5.3e-05/5.3e-05 sec, 4.3e-05/4.3e-05 sec, 4.4e-05/4.4e-05 sec, 4.2e-05/4.2e-05 sec, 3.9e-05/3.9e-05 sec, 3.9e-05/3.9e-05 sec, 3.9e-05/3.9e-05 sec, 4.4e-05/4.4e-05 sec, 0.007326/0.007326 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.2e-05/1.2e-05 sec )
[LOG] Total clause minimization time: 0.000187/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000135/0.000135 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.2e-05/5.2e-05 sec )
[LOG] Total clause size reduction: 399 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 399 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 36.2727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 199.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.051405 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.029472 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.024422/0 sec (0.001963/0 sec, 0.001609/0 sec, 0.001639/0 sec, 0.001596/0 sec, 0.001705/0 sec, 0.001716/0 sec, 0.00173/0 sec, 0.001693/0 sec, 0.004946/0 sec, 0.000746/0 sec, 0.000616/0 sec, 0.000614/0 sec, 0.000626/0 sec, 0.000634/0 sec, 0.00064/0 sec, 0.000631/0 sec, 0.00062/0 sec, 0.000698/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.003294/0 sec (2.3e-05/2.3e-05 sec, 2.1e-05/2.1e-05 sec, 2e-05/2e-05 sec, 2e-05/2e-05 sec, 2.1e-05/2.1e-05 sec, 2e-05/2e-05 sec, 1.9e-05/1.9e-05 sec, 2.2e-05/2.2e-05 sec, 0.003117/0.003117 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.1e-05/1.1e-05 sec )
[LOG] Total clause minimization time: 0.000107/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.4e-05/6.4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.3e-05/4.3e-05 sec )
[LOG] Total clause size reduction: 264 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 264 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 132 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.031686 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.094508 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.082504/0 sec (0.005535/0 sec, 0.00486/0 sec, 0.004861/0 sec, 0.004476/0 sec, 0.004895/0 sec, 0.005142/0 sec, 0.004996/0 sec, 0.004752/0 sec, 0.00469/0 sec, 0.004746/0 sec, 0.01719/0 sec, 0.001807/0 sec, 0.00138/0 sec, 0.001431/0 sec, 0.001368/0 sec, 0.001433/0 sec, 0.001465/0 sec, 0.001515/0 sec, 0.001476/0 sec, 0.001451/0 sec, 0.001398/0 sec, 0.001637/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.012788/0 sec (7.8e-05/7.8e-05 sec, 6.9e-05/6.9e-05 sec, 6.5e-05/6.5e-05 sec, 6.5e-05/6.5e-05 sec, 6.9e-05/6.9e-05 sec, 7.3e-05/7.3e-05 sec, 7.1e-05/7.1e-05 sec, 5.6e-05/5.6e-05 sec, 6.1e-05/6.1e-05 sec, 6.3e-05/6.3e-05 sec, 0.0121/0.0121 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.8e-05/1.8e-05 sec )
[LOG] Total clause minimization time: 0.000264/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000185/0.000185 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.9e-05/7.9e-05 sec )
[LOG] Total clause size reduction: 647 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 647 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 49.7692 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 323.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.099568 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.05385 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.046247/0 sec (0.003251/0 sec, 0.002773/0 sec, 0.00276/0 sec, 0.002709/0 sec, 0.00267/0 sec, 0.002747/0 sec, 0.002852/0 sec, 0.002658/0 sec, 0.002742/0 sec, 0.002836/0 sec, 0.007629/0 sec, 0.001085/0 sec, 0.000919/0 sec, 0.000968/0 sec, 0.000955/0 sec, 0.001/0 sec, 0.000922/0 sec, 0.000938/0 sec, 0.000929/0 sec, 0.000989/0 sec, 0.000916/0 sec, 0.000999/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.005163/0 sec (3.6e-05/3.6e-05 sec, 3.3e-05/3.3e-05 sec, 3.4e-05/3.4e-05 sec, 3.2e-05/3.2e-05 sec, 3.4e-05/3.4e-05 sec, 3.5e-05/3.5e-05 sec, 3.3e-05/3.3e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.5e-05/3.5e-05 sec, 0.004816/0.004816 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.3e-05/1.3e-05 sec )
[LOG] Total clause minimization time: 0.00015/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.8e-05/9.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.2e-05/5.2e-05 sec )
[LOG] Total clause size reduction: 415 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 415 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 31.9231 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 207.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.05726 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.165749 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.146261/0 sec (0.007291/0 sec, 0.007004/0 sec, 0.007445/0 sec, 0.007426/0 sec, 0.00773/0 sec, 0.007911/0 sec, 0.007458/0 sec, 0.007341/0 sec, 0.007211/0 sec, 0.008268/0 sec, 0.00918/0 sec, 0.007404/0 sec, 0.026911/0 sec, 0.002831/0 sec, 0.00212/0 sec, 0.002095/0 sec, 0.002073/0 sec, 0.002059/0 sec, 0.002044/0 sec, 0.002073/0 sec, 0.002036/0 sec, 0.002088/0 sec, 0.001977/0 sec, 0.002093/0 sec, 0.00201/0 sec, 0.002182/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.020055/0 sec (8e-05/8e-05 sec, 0.000101/0.000101 sec, 9e-05/9e-05 sec, 0.000119/0.000119 sec, 9.2e-05/9.2e-05 sec, 9.7e-05/9.7e-05 sec, 9.5e-05/9.5e-05 sec, 7.8e-05/7.8e-05 sec, 7.1e-05/7.1e-05 sec, 0.000141/0.000141 sec, 7.9e-05/7.9e-05 sec, 9.1e-05/9.1e-05 sec, 0.018898/0.018898 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.3e-05/2.3e-05 sec )
[LOG] Total clause minimization time: 0.000295/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000211/0.000211 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.4e-05/8.4e-05 sec )
[LOG] Total clause size reduction: 959 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 959 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 63.9333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 479.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.172797 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.09558 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.083426/0 sec (0.004748/0 sec, 0.004514/0 sec, 0.004456/0 sec, 0.004422/0 sec, 0.004374/0 sec, 0.004597/0 sec, 0.004516/0 sec, 0.004515/0 sec, 0.004587/0 sec, 0.004343/0 sec, 0.004599/0 sec, 0.004212/0 sec, 0.012286/0 sec, 0.001583/0 sec, 0.001304/0 sec, 0.0013/0 sec, 0.001252/0 sec, 0.001329/0 sec, 0.001273/0 sec, 0.001309/0 sec, 0.001284/0 sec, 0.001325/0 sec, 0.001311/0 sec, 0.001301/0 sec, 0.001258/0 sec, 0.001428/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.008314/0 sec (6.2e-05/6.2e-05 sec, 6.9e-05/6.9e-05 sec, 6.4e-05/6.4e-05 sec, 6.1e-05/6.1e-05 sec, 6.6e-05/6.6e-05 sec, 6.6e-05/6.6e-05 sec, 6.8e-05/6.8e-05 sec, 5.9e-05/5.9e-05 sec, 6.3e-05/6.3e-05 sec, 6e-05/6e-05 sec, 5.6e-05/5.6e-05 sec, 6.3e-05/6.3e-05 sec, 0.007541/0.007541 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.6e-05/1.6e-05 sec )
[LOG] Total clause minimization time: 0.000225/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000155/0.000155 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7e-05/7e-05 sec )
[LOG] Total clause size reduction: 602 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 602 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 40.1333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 301 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.100458 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.272704 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.240584/0 sec (0.011061/0 sec, 0.011037/0 sec, 0.010651/0 sec, 0.010593/0 sec, 0.010694/0 sec, 0.011851/0 sec, 0.012038/0 sec, 0.011382/0 sec, 0.011365/0 sec, 0.011476/0 sec, 0.011539/0 sec, 0.011368/0 sec, 0.011939/0 sec, 0.011744/0 sec, 0.036102/0 sec, 0.004293/0 sec, 0.003014/0 sec, 0.002929/0 sec, 0.002913/0 sec, 0.003008/0 sec, 0.002945/0 sec, 0.002981/0 sec, 0.002898/0 sec, 0.002939/0 sec, 0.002925/0 sec, 0.002951/0 sec, 0.002877/0 sec, 0.002991/0 sec, 0.002954/0 sec, 0.003126/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.025596/0 sec (0.000139/0.000139 sec, 0.000141/0.000141 sec, 0.000128/0.000128 sec, 0.000107/0.000107 sec, 0.000107/0.000107 sec, 0.000151/0.000151 sec, 0.000131/0.000131 sec, 0.000118/0.000118 sec, 0.000121/0.000121 sec, 0.000131/0.000131 sec, 0.000119/0.000119 sec, 0.000118/0.000118 sec, 0.000113/0.000113 sec, 0.000127/0.000127 sec, 0.023816/0.023816 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.9e-05/2.9e-05 sec )
[LOG] Total clause minimization time: 0.000402/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000313/0.000313 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.9e-05/8.9e-05 sec )
[LOG] Total clause size reduction: 1335 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1335 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 78.5294 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 667.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.28324 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.155424 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.136826/0 sec (0.006931/0 sec, 0.007121/0 sec, 0.006209/0 sec, 0.005853/0 sec, 0.005771/0 sec, 0.006498/0 sec, 0.006382/0 sec, 0.006677/0 sec, 0.006444/0 sec, 0.006556/0 sec, 0.006918/0 sec, 0.006942/0 sec, 0.006764/0 sec, 0.006641/0 sec, 0.017875/0 sec, 0.002133/0 sec, 0.001757/0 sec, 0.001824/0 sec, 0.001776/0 sec, 0.001832/0 sec, 0.001767/0 sec, 0.00181/0 sec, 0.001749/0 sec, 0.001803/0 sec, 0.001751/0 sec, 0.001832/0 sec, 0.001761/0 sec, 0.001762/0 sec, 0.0018/0 sec, 0.001887/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.012157/0 sec (0.000105/0.000105 sec, 9.6e-05/9.6e-05 sec, 9.3e-05/9.3e-05 sec, 6.8e-05/6.8e-05 sec, 7.4e-05/7.4e-05 sec, 8.1e-05/8.1e-05 sec, 8.1e-05/8.1e-05 sec, 8.1e-05/8.1e-05 sec, 7.5e-05/7.5e-05 sec, 8.2e-05/8.2e-05 sec, 8.3e-05/8.3e-05 sec, 8.8e-05/8.8e-05 sec, 8.6e-05/8.6e-05 sec, 8.3e-05/8.3e-05 sec, 0.010961/0.010961 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-05/2e-05 sec )
[LOG] Total clause minimization time: 0.000263/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000203/0.000203 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6e-05/6e-05 sec )
[LOG] Total clause size reduction: 825 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 825 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 48.5294 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 412.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.162142 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.424541 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.371871/0 sec (0.015241/0 sec, 0.015071/0 sec, 0.014828/0 sec, 0.015267/0 sec, 0.015242/0 sec, 0.014308/0 sec, 0.016182/0 sec, 0.019684/0 sec, 0.016572/0 sec, 0.015788/0 sec, 0.016449/0 sec, 0.016273/0 sec, 0.015416/0 sec, 0.015095/0 sec, 0.015408/0 sec, 0.016363/0 sec, 0.047279/0 sec, 0.005632/0 sec, 0.00424/0 sec, 0.004356/0 sec, 0.004128/0 sec, 0.004213/0 sec, 0.004122/0 sec, 0.00425/0 sec, 0.00398/0 sec, 0.00411/0 sec, 0.00416/0 sec, 0.004359/0 sec, 0.004015/0 sec, 0.004034/0 sec, 0.00386/0 sec, 0.003929/0 sec, 0.003937/0 sec, 0.00408/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.032744/0 sec (0.000148/0.000148 sec, 0.000165/0.000165 sec, 0.000178/0.000178 sec, 0.000165/0.000165 sec, 0.000122/0.000122 sec, 0.000139/0.000139 sec, 0.000157/0.000157 sec, 0.000161/0.000161 sec, 0.000171/0.000171 sec, 0.000159/0.000159 sec, 0.000135/0.000135 sec, 0.000148/0.000148 sec, 0.000114/0.000114 sec, 0.000118/0.000118 sec, 0.000116/0.000116 sec, 0.000263/0.000263 sec, 0.030249/0.030249 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.6e-05/3.6e-05 sec )
[LOG] Total clause minimization time: 0.000486/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000396/0.000396 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9e-05/9e-05 sec )
[LOG] Total clause size reduction: 1775 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1775 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 93.4211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 887.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.439428 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.59 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.239492 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.211363/1 sec (0.009328/0 sec, 0.008225/0 sec, 0.00845/0 sec, 0.008548/0 sec, 0.008894/1 sec, 0.008841/0 sec, 0.009108/0 sec, 0.009379/0 sec, 0.009424/0 sec, 0.009298/0 sec, 0.00927/0 sec, 0.009528/0 sec, 0.00972/0 sec, 0.009147/0 sec, 0.0095/0 sec, 0.009506/0 sec, 0.024113/0 sec, 0.00305/0 sec, 0.002416/0 sec, 0.002452/0 sec, 0.002282/0 sec, 0.002385/0 sec, 0.002294/0 sec, 0.002394/0 sec, 0.00235/0 sec, 0.002392/0 sec, 0.002386/0 sec, 0.002372/0 sec, 0.002292/0 sec, 0.00241/0 sec, 0.002345/0 sec, 0.002428/0 sec, 0.002349/0 sec, 0.002487/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.015838/0 sec (0.000115/0.000115 sec, 9.8e-05/9.8e-05 sec, 0.000103/0.000103 sec, 0.000104/0.000104 sec, 0.000109/0.000109 sec, 9.6e-05/9.6e-05 sec, 0.0001/0.0001 sec, 9.2e-05/9.2e-05 sec, 0.000104/0.000104 sec, 9.9e-05/9.9e-05 sec, 0.000102/0.000102 sec, 0.0001/0.0001 sec, 9.8e-05/9.8e-05 sec, 9.5e-05/9.5e-05 sec, 9.9e-05/9.9e-05 sec, 0.000106/0.000106 sec, 0.014194/0.014194 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.4e-05/2.4e-05 sec )
[LOG] Total clause minimization time: 0.000308/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000233/0.000233 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.5e-05/7.5e-05 sec )
[LOG] Total clause size reduction: 1084 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1084 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 57.0526 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 542 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.248791 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.638038 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.566164/1 sec (0.019935/0 sec, 0.020568/0 sec, 0.020065/0 sec, 0.01992/0 sec, 0.021699/0 sec, 0.02153/0 sec, 0.021208/0 sec, 0.02178/0 sec, 0.022404/0 sec, 0.023086/0 sec, 0.023035/0 sec, 0.022721/0 sec, 0.022124/0 sec, 0.02251/0 sec, 0.023326/0 sec, 0.023166/0 sec, 0.023665/0 sec, 0.022616/0 sec, 0.059553/1 sec, 0.008033/0 sec, 0.00559/0 sec, 0.005908/0 sec, 0.005517/0 sec, 0.005996/0 sec, 0.005615/0 sec, 0.005882/0 sec, 0.005647/0 sec, 0.005903/0 sec, 0.005635/0 sec, 0.005869/0 sec, 0.005625/0 sec, 0.005784/0 sec, 0.005459/0 sec, 0.00592/0 sec, 0.005552/0 sec, 0.005769/0 sec, 0.005573/0 sec, 0.005976/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.039571/1 sec (0.000268/0.000268 sec, 0.000178/0.000178 sec, 0.000247/0.000247 sec, 0.000207/0.000207 sec, 0.000214/0.000214 sec, 0.000179/0.000179 sec, 0.000211/0.000211 sec, 0.00016/0.00016 sec, 0.00019/0.00019 sec, 0.000155/0.000155 sec, 0.00023/0.00023 sec, 0.000173/0.000173 sec, 0.000199/0.000199 sec, 0.000158/0.000158 sec, 0.000204/0.000204 sec, 0.000148/0.000148 sec, 0.000174/0.000174 sec, 0.000204/0.000204 sec, 0.036013/0.036013 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.9e-05/5.9e-05 sec )
[LOG] Total clause minimization time: 0.000614/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000506/0.000506 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000108/0.000108 sec )
[LOG] Total clause size reduction: 2279 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2279 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 108.524 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1139.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.658216 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.82 sec (Real time) / 0.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.356622 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.315216/0 sec (0.011965/0 sec, 0.011721/0 sec, 0.011902/0 sec, 0.011706/0 sec, 0.012498/0 sec, 0.012095/0 sec, 0.012398/0 sec, 0.012612/0 sec, 0.012549/0 sec, 0.012555/0 sec, 0.012389/0 sec, 0.012514/0 sec, 0.013038/0 sec, 0.01303/0 sec, 0.012568/0 sec, 0.012648/0 sec, 0.012425/0 sec, 0.012644/0 sec, 0.032026/0 sec, 0.003909/0 sec, 0.003045/0 sec, 0.00299/0 sec, 0.003046/0 sec, 0.003038/0 sec, 0.002994/0 sec, 0.003033/0 sec, 0.003069/0 sec, 0.002991/0 sec, 0.003069/0 sec, 0.003009/0 sec, 0.00301/0 sec, 0.003014/0 sec, 0.003027/0 sec, 0.003009/0 sec, 0.003052/0 sec, 0.003388/0 sec, 0.003762/0 sec, 0.003478/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.021095/0 sec (0.00014/0.00014 sec, 0.000124/0.000124 sec, 0.000147/0.000147 sec, 0.000131/0.000131 sec, 0.000134/0.000134 sec, 0.000114/0.000114 sec, 0.000125/0.000125 sec, 0.000127/0.000127 sec, 0.000128/0.000128 sec, 0.000118/0.000118 sec, 0.000126/0.000126 sec, 0.000118/0.000118 sec, 0.000115/0.000115 sec, 0.000121/0.000121 sec, 0.00011/0.00011 sec, 0.00012/0.00012 sec, 0.000113/0.000113 sec, 0.000122/0.000122 sec, 0.018826/0.018826 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.6e-05/3.6e-05 sec )
[LOG] Total clause minimization time: 0.000381/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000297/0.000297 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.4e-05/8.4e-05 sec )
[LOG] Total clause size reduction: 1379 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1379 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 65.6667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 689.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.369411 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.933603 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.824362/1 sec (0.024891/0 sec, 0.026444/0 sec, 0.028853/0 sec, 0.030032/0 sec, 0.026427/0 sec, 0.030454/0 sec, 0.031374/0 sec, 0.028934/0 sec, 0.030138/0 sec, 0.030755/0 sec, 0.030874/0 sec, 0.03169/0 sec, 0.030836/0 sec, 0.031702/0 sec, 0.03132/0 sec, 0.028455/0 sec, 0.034284/0 sec, 0.030346/0 sec, 0.030419/0 sec, 0.028873/0 sec, 0.073472/0 sec, 0.010039/0 sec, 0.007377/1 sec, 0.007251/0 sec, 0.007104/0 sec, 0.0072/0 sec, 0.007066/0 sec, 0.006942/0 sec, 0.006833/0 sec, 0.006943/0 sec, 0.00699/0 sec, 0.006857/0 sec, 0.006826/0 sec, 0.007381/0 sec, 0.008155/0 sec, 0.007375/0 sec, 0.007046/0 sec, 0.007282/0 sec, 0.007099/0 sec, 0.007252/0 sec, 0.007228/0 sec, 0.007543/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.049436/0 sec (0.000315/0.000315 sec, 0.000268/0.000268 sec, 0.000279/0.000279 sec, 0.000268/0.000268 sec, 0.000264/0.000264 sec, 0.000256/0.000256 sec, 0.000254/0.000254 sec, 0.000242/0.000242 sec, 0.00024/0.00024 sec, 0.000216/0.000216 sec, 0.000334/0.000334 sec, 0.000217/0.000217 sec, 0.000237/0.000237 sec, 0.000227/0.000227 sec, 0.0002/0.0002 sec, 0.000164/0.000164 sec, 0.000204/0.000204 sec, 0.000197/0.000197 sec, 0.000181/0.000181 sec, 0.000188/0.000188 sec, 0.0446/0.0446 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.5e-05/8.5e-05 sec )
[LOG] Total clause minimization time: 0.000686/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000559/0.000559 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000127/0.000127 sec )
[LOG] Total clause size reduction: 2847 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2847 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 123.783 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1423.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.960115 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.11 sec (Real time) / 1.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.495671 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.439302/1 sec (0.014753/0 sec, 0.014396/0 sec, 0.014366/0 sec, 0.014576/0 sec, 0.014946/0 sec, 0.014299/0 sec, 0.014968/0 sec, 0.015096/0 sec, 0.015453/0 sec, 0.014866/0 sec, 0.017498/0 sec, 0.01664/0 sec, 0.016046/0 sec, 0.01621/0 sec, 0.016587/0 sec, 0.016276/0 sec, 0.016312/0 sec, 0.016771/0 sec, 0.016444/0 sec, 0.016984/0 sec, 0.040043/0 sec, 0.005706/0 sec, 0.003894/0 sec, 0.003974/0 sec, 0.003798/0 sec, 0.003896/0 sec, 0.003761/0 sec, 0.003783/0 sec, 0.003713/0 sec, 0.003816/0 sec, 0.003724/0 sec, 0.00378/1 sec, 0.003692/0 sec, 0.0038/0 sec, 0.003698/0 sec, 0.003712/0 sec, 0.003714/0 sec, 0.004483/0 sec, 0.004679/0 sec, 0.004205/0 sec, 0.004051/0 sec, 0.005893/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.026419/0 sec (0.000165/0.000165 sec, 0.000138/0.000138 sec, 0.000175/0.000175 sec, 0.000153/0.000153 sec, 0.000162/0.000162 sec, 0.000156/0.000156 sec, 0.000141/0.000141 sec, 0.000146/0.000146 sec, 0.000112/0.000112 sec, 0.000126/0.000126 sec, 0.000123/0.000123 sec, 0.000164/0.000164 sec, 0.000131/0.000131 sec, 0.000126/0.000126 sec, 0.00014/0.00014 sec, 0.00013/0.00013 sec, 0.000133/0.000133 sec, 0.000138/0.000138 sec, 0.000143/0.000143 sec, 0.000126/0.000126 sec, 0.023535/0.023535 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.6e-05/5.6e-05 sec )
[LOG] Total clause minimization time: 0.002199/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000396/0.000396 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001803/0.001803 sec )
[LOG] Total clause size reduction: 1710 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1710 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 74.3478 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 855 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.511992 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 1.30619 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.15067/1 sec (0.030632/0 sec, 0.033953/0 sec, 0.039238/0 sec, 0.036704/0 sec, 0.037607/0 sec, 0.038158/0 sec, 0.04195/0 sec, 0.039017/0 sec, 0.039692/0 sec, 0.040354/0 sec, 0.040024/0 sec, 0.045625/0 sec, 0.041992/0 sec, 0.041912/1 sec, 0.039997/0 sec, 0.032493/0 sec, 0.039592/0 sec, 0.037064/0 sec, 0.042279/0 sec, 0.037803/0 sec, 0.03962/0 sec, 0.040177/0 sec, 0.094551/0 sec, 0.00906/0 sec, 0.008413/0 sec, 0.008486/0 sec, 0.008447/0 sec, 0.009216/0 sec, 0.008673/0 sec, 0.008527/0 sec, 0.008362/0 sec, 0.00867/0 sec, 0.008776/0 sec, 0.008716/0 sec, 0.00878/0 sec, 0.008525/0 sec, 0.008685/0 sec, 0.008504/0 sec, 0.008582/0 sec, 0.008659/0 sec, 0.008612/0 sec, 0.00852/0 sec, 0.008565/0 sec, 0.008452/0 sec, 0.009066/0 sec, 0.009942/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.060355/0 sec (0.00041/0.00041 sec, 0.000327/0.000327 sec, 0.000301/0.000301 sec, 0.000294/0.000294 sec, 0.000268/0.000268 sec, 0.000264/0.000264 sec, 0.00028/0.00028 sec, 0.000279/0.000279 sec, 0.000281/0.000281 sec, 0.000282/0.000282 sec, 0.000295/0.000295 sec, 0.000318/0.000318 sec, 0.000272/0.000272 sec, 0.000274/0.000274 sec, 0.000271/0.000271 sec, 0.000211/0.000211 sec, 0.000275/0.000275 sec, 0.000221/0.000221 sec, 0.000288/0.000288 sec, 0.000215/0.000215 sec, 0.000274/0.000274 sec, 0.000439/0.000439 sec, 0.053872/0.053872 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000144/0.000144 sec )
[LOG] Total clause minimization time: 0.000892/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00075/0.00075 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000142/0.000142 sec )
[LOG] Total clause size reduction: 3479 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3479 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 139.16 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1739.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.34079 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.49 sec (Real time) / 1.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.690391 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.610759/0 sec (0.017551/0 sec, 0.017121/0 sec, 0.016877/0 sec, 0.019309/0 sec, 0.017467/0 sec, 0.018128/0 sec, 0.0197/0 sec, 0.019037/0 sec, 0.020767/0 sec, 0.020609/0 sec, 0.020679/0 sec, 0.020846/0 sec, 0.019847/0 sec, 0.019519/0 sec, 0.02165/0 sec, 0.021851/0 sec, 0.02138/0 sec, 0.019409/0 sec, 0.021401/0 sec, 0.020197/0 sec, 0.021544/0 sec, 0.021175/0 sec, 0.04966/0 sec, 0.007731/0 sec, 0.005211/0 sec, 0.005447/0 sec, 0.005098/0 sec, 0.00542/0 sec, 0.005302/0 sec, 0.005522/0 sec, 0.005079/0 sec, 0.005466/0 sec, 0.005145/0 sec, 0.005528/0 sec, 0.00533/0 sec, 0.005484/0 sec, 0.005133/0 sec, 0.00559/0 sec, 0.005158/0 sec, 0.005512/0 sec, 0.005142/0 sec, 0.00538/0 sec, 0.005236/0 sec, 0.005415/0 sec, 0.005121/0 sec, 0.005585/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.033232/0 sec (0.000202/0.000202 sec, 0.000178/0.000178 sec, 0.000154/0.000154 sec, 0.00021/0.00021 sec, 0.000144/0.000144 sec, 0.000163/0.000163 sec, 0.000186/0.000186 sec, 0.000147/0.000147 sec, 0.000242/0.000242 sec, 0.000173/0.000173 sec, 0.00015/0.00015 sec, 0.000174/0.000174 sec, 0.000162/0.000162 sec, 0.000167/0.000167 sec, 0.000174/0.000174 sec, 0.00014/0.00014 sec, 0.000169/0.000169 sec, 0.000174/0.000174 sec, 0.00016/0.00016 sec, 0.000145/0.000145 sec, 0.000143/0.000143 sec, 0.000179/0.000179 sec, 0.029443/0.029443 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.3e-05/5.3e-05 sec )
[LOG] Total clause minimization time: 0.000502/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000415/0.000415 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.7e-05/8.7e-05 sec )
[LOG] Total clause size reduction: 2077 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2077 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 83.08 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1038.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.710574 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.18 sec (Real time) / 0.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 1.77143 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.56498/1 sec (0.038417/0 sec, 0.040964/0 sec, 0.035756/0 sec, 0.046131/0 sec, 0.047526/0 sec, 0.04833/0 sec, 0.046785/0 sec, 0.04042/0 sec, 0.050242/1 sec, 0.051767/0 sec, 0.047759/0 sec, 0.050276/0 sec, 0.051599/0 sec, 0.042394/0 sec, 0.05224/0 sec, 0.052554/0 sec, 0.052449/0 sec, 0.05549/0 sec, 0.04927/0 sec, 0.04999/0 sec, 0.04947/0 sec, 0.041497/0 sec, 0.048428/0 sec, 0.048902/0 sec, 0.118778/0 sec, 0.019228/0 sec, 0.011101/0 sec, 0.012496/0 sec, 0.010304/0 sec, 0.011654/0 sec, 0.010868/0 sec, 0.013258/0 sec, 0.011527/0 sec, 0.012114/0 sec, 0.010874/0 sec, 0.013119/0 sec, 0.011327/0 sec, 0.013083/0 sec, 0.011338/0 sec, 0.012392/0 sec, 0.01219/0 sec, 0.013891/0 sec, 0.01111/0 sec, 0.012831/0 sec, 0.011245/0 sec, 0.013105/0 sec, 0.01098/0 sec, 0.013023/0 sec, 0.011041/0 sec, 0.013451/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.074983/0 sec (0.000363/0.000363 sec, 0.000321/0.000321 sec, 0.000366/0.000366 sec, 0.000398/0.000398 sec, 0.000374/0.000374 sec, 0.000352/0.000352 sec, 0.000302/0.000302 sec, 0.000371/0.000371 sec, 0.000298/0.000298 sec, 0.000336/0.000336 sec, 0.000263/0.000263 sec, 0.000281/0.000281 sec, 0.00033/0.00033 sec, 0.0003/0.0003 sec, 0.000315/0.000315 sec, 0.000241/0.000241 sec, 0.00023/0.00023 sec, 0.000312/0.000312 sec, 0.000245/0.000245 sec, 0.000304/0.000304 sec, 0.000235/0.000235 sec, 0.000305/0.000305 sec, 0.000315/0.000315 sec, 0.000305/0.000305 sec, 0.067369/0.067369 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000152/0.000152 sec )
[LOG] Total clause minimization time: 0.000983/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000807/0.000807 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000176/0.000176 sec )
[LOG] Total clause size reduction: 4175 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4175 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 154.63 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2087.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.81556 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.97 sec (Real time) / 1.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.937648 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.832742/1 sec (0.020747/0 sec, 0.022267/0 sec, 0.026817/0 sec, 0.0228/0 sec, 0.024951/0 sec, 0.024073/0 sec, 0.024159/0 sec, 0.023394/1 sec, 0.025188/0 sec, 0.026538/0 sec, 0.02568/0 sec, 0.025159/0 sec, 0.023992/0 sec, 0.025459/0 sec, 0.026842/0 sec, 0.024994/0 sec, 0.027598/0 sec, 0.027406/0 sec, 0.026565/0 sec, 0.026281/0 sec, 0.026518/0 sec, 0.025728/0 sec, 0.03037/0 sec, 0.025731/0 sec, 0.062671/0 sec, 0.00924/0 sec, 0.006288/0 sec, 0.006722/0 sec, 0.006139/0 sec, 0.006491/0 sec, 0.006093/0 sec, 0.006692/0 sec, 0.006099/0 sec, 0.0066/0 sec, 0.005866/0 sec, 0.00603/0 sec, 0.006042/0 sec, 0.005981/0 sec, 0.00582/0 sec, 0.006025/0 sec, 0.005696/0 sec, 0.007114/0 sec, 0.006527/0 sec, 0.007/0 sec, 0.006061/0 sec, 0.006613/0 sec, 0.006098/0 sec, 0.006511/0 sec, 0.006252/0 sec, 0.006814/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.038825/0 sec (0.000277/0.000277 sec, 0.000182/0.000182 sec, 0.000206/0.000206 sec, 0.000206/0.000206 sec, 0.000235/0.000235 sec, 0.000216/0.000216 sec, 0.000169/0.000169 sec, 0.000178/0.000178 sec, 0.000224/0.000224 sec, 0.00021/0.00021 sec, 0.000205/0.000205 sec, 0.000215/0.000215 sec, 0.000204/0.000204 sec, 0.000202/0.000202 sec, 0.000202/0.000202 sec, 0.000173/0.000173 sec, 0.000207/0.000207 sec, 0.000168/0.000168 sec, 0.000232/0.000232 sec, 0.000166/0.000166 sec, 0.000197/0.000197 sec, 0.000172/0.000172 sec, 0.000182/0.000182 sec, 0.000226/0.000226 sec, 0.033908/0.033908 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.3e-05/6.3e-05 sec )
[LOG] Total clause minimization time: 0.000721/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000615/0.000615 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000106/0.000106 sec )
[LOG] Total clause size reduction: 2480 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2480 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 91.8519 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1240 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.963732 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.11 sec (Real time) / 1.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.526663 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 73 new AND gates.
[LOG] Size before ABC: 100 AND gates.
[LOG] Size after ABC: 71 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.49646/0 sec (0.035929/0 sec, 0.037759/0 sec, 0.047566/0 sec, 0.014568/0 sec, 0.051693/0 sec, 0.036189/0 sec, 0.044571/0 sec, 0.041638/0 sec, 0.04999/0 sec, 0.030596/0 sec, 0.055169/0 sec, 0.050792/0 sec )
[LOG] Nr of iterations: 70 (10, 11, 4, 2, 9, 2, 9, 10, 3, 1, 8, 1 )
[LOG] Total clause computation time: 0.209609/0 sec (0.014559/0.014559 sec, 0.017586/0.017586 sec, 0.021155/0.021155 sec, 0.008319/0.008319 sec, 0.024655/0.024655 sec, 0.017262/0.017262 sec, 0.020973/0.020973 sec, 0.016967/0.016967 sec, 0.022708/0.022708 sec, 4.9e-05/4.9e-05 sec, 0.022313/0.022313 sec, 0.023063/0.023063 sec )
[LOG] Total clause minimization time: 0.264131/0 sec (0.018614/0.018614 sec, 0.017764/0.017764 sec, 0.024053/0.024053 sec, 0.004006/0.004006 sec, 0.024617/0.024617 sec, 0.016627/0.016627 sec, 0.022264/0.022264 sec, 0.023246/0.023246 sec, 0.025924/0.025924 sec, 0.029048/0.029048 sec, 0.031528/0.031528 sec, 0.02644/0.02644 sec )
[LOG] Total clause size reduction: 3980 --> 106 (1242 --> 14, 1240 --> 21, 330 --> 5, 157 --> 0, 856 --> 12, 102 --> 1, 14 --> 14, 21 --> 21, 5 --> 5, 0 --> 0, 12 --> 12, 1 --> 1 )
[LOG] Average clause size reduction: 56.8571 --> 1.51429 (124.2 --> 1.4, 112.727 --> 1.90909, 82.5 --> 1.25, 78.5 --> 0, 95.1111 --> 1.33333, 51 --> 0.5, 1.55556 --> 1.55556, 2.1 --> 2.1, 1.66667 --> 1.66667, 0 --> 0, 1.5 --> 1.5, 1 --> 1 )
[LOG] Overall execution time: 0.528644 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.69 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 237 5 21 1 207
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 1.82497 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 200 new AND gates.
[LOG] Size before ABC: 232 AND gates.
[LOG] Size after ABC: 198 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.7439/1 sec (0.077378/0 sec, 0.089828/0 sec, 0.078228/0 sec, 0.077429/0 sec, 0.081756/0 sec, 0.10398/0 sec, 0.069396/0 sec, 0.122506/0 sec, 0.12061/0 sec, 0.284459/1 sec, 0.109146/0 sec, 0.088464/0 sec, 0.105127/0 sec, 0.335593/0 sec )
[LOG] Nr of iterations: 130 (16, 21, 6, 6, 5, 14, 2, 13, 20, 5, 4, 4, 13, 1 )
[LOG] Total clause computation time: 0.530769/1 sec (0.036157/0.036157 sec, 0.040838/0.040838 sec, 0.037156/0.037156 sec, 0.028898/0.028898 sec, 0.039084/0.039084 sec, 0.049065/0.049065 sec, 0.032546/0.032546 sec, 0.044082/0.044082 sec, 0.050001/0.050001 sec, 0.041181/0.041181 sec, 0.032136/0.032136 sec, 0.025157/0.025157 sec, 0.038565/0.038565 sec, 0.035903/0.035903 sec )
[LOG] Total clause minimization time: 1.16296/0 sec (0.036402/0.036402 sec, 0.044444/0.044444 sec, 0.036972/0.036972 sec, 0.04409/0.04409 sec, 0.038371/0.038371 sec, 0.05045/0.05045 sec, 0.032103/0.032103 sec, 0.075833/0.075833 sec, 0.067579/0.067579 sec, 0.240624/0.240624 sec, 0.07438/0.07438 sec, 0.060753/0.060753 sec, 0.063716/0.063716 sec, 0.297242/0.297242 sec )
[LOG] Total clause size reduction: 9786 --> 303 (2655 --> 44, 3260 --> 72, 725 --> 8, 670 --> 8, 524 --> 5, 1677 --> 25, 124 --> 1, 35 --> 35, 72 --> 61, 8 --> 8, 5 --> 5, 5 --> 5, 25 --> 25, 1 --> 1 )
[LOG] Average clause size reduction: 75.2769 --> 2.33077 (165.938 --> 2.75, 155.238 --> 3.42857, 120.833 --> 1.33333, 111.667 --> 1.33333, 104.8 --> 1, 119.786 --> 1.78571, 62 --> 0.5, 2.69231 --> 2.69231, 3.6 --> 3.05, 1.6 --> 1.6, 1.25 --> 1.25, 1.25 --> 1.25, 1.92308 --> 1.92308, 1 --> 1 )
[LOG] Overall execution time: 1.82763 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.02 sec (Real time) / 1.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.67 sec (Real time) / 0.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 404 6 24 1 369
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 12.8889 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 183 new AND gates.
[LOG] Size before ABC: 225 AND gates.
[LOG] Size after ABC: 182 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 12.6937/12 sec (0.161816/0 sec, 0.145699/0 sec, 0.127733/0 sec, 0.137368/0 sec, 0.153642/0 sec, 0.160699/0 sec, 2.46299/3 sec, 0.224356/0 sec, 0.143532/0 sec, 0.843181/1 sec, 0.673286/1 sec, 0.863365/1 sec, 0.8891/1 sec, 1.57952/1 sec, 1.40774/2 sec, 1.07016/1 sec, 0.684927/0 sec, 0.964616/1 sec )
[LOG] Nr of iterations: 151 (23, 16, 6, 6, 6, 7, 5, 17, 2, 15, 10, 5, 5, 5, 4, 4, 14, 1 )
[LOG] Total clause computation time: 1.39392/2 sec (0.071089/0.071089 sec, 0.06052/0.06052 sec, 0.060348/0.060348 sec, 0.054189/0.054189 sec, 0.056142/0.056142 sec, 0.075877/0.075877 sec, 0.120614/0.120614 sec, 0.104783/0.104783 sec, 0.077843/0.077843 sec, 0.093402/0.093402 sec, 0.108351/0.108351 sec, 0.07302/0.07302 sec, 0.061509/0.061509 sec, 0.059874/0.059874 sec, 0.101119/0.101119 sec, 0.073808/0.073808 sec, 0.073353/0.073353 sec, 0.068076/0.068076 sec )
[LOG] Total clause minimization time: 11.1965/10 sec (0.083061/0.083061 sec, 0.077738/0.077738 sec, 0.060354/0.060354 sec, 0.07649/0.07649 sec, 0.090612/0.090612 sec, 0.077647/0.077647 sec, 2.33534/2.33534 sec, 0.111594/0.111594 sec, 0.059136/0.059136 sec, 0.745468/0.745468 sec, 0.560431/0.560431 sec, 0.786074/0.786074 sec, 0.823101/0.823101 sec, 1.51567/1.51567 sec, 1.30233/1.30233 sec, 0.992259/0.992259 sec, 0.606901/0.606901 sec, 0.892272/0.892272 sec )
[LOG] Total clause size reduction: 14436 --> 345 (4752 --> 72, 3030 --> 55, 895 --> 6, 860 --> 8, 770 --> 7, 882 --> 20, 584 --> 6, 2320 --> 41, 210 --> 1, 38 --> 37, 27 --> 24, 6 --> 6, 8 --> 8, 7 --> 7, 9 --> 9, 6 --> 6, 31 --> 31, 1 --> 1 )
[LOG] Average clause size reduction: 95.6026 --> 2.28477 (206.609 --> 3.13043, 189.375 --> 3.4375, 149.167 --> 1, 143.333 --> 1.33333, 128.333 --> 1.16667, 126 --> 2.85714, 116.8 --> 1.2, 136.471 --> 2.41176, 105 --> 0.5, 2.53333 --> 2.46667, 2.7 --> 2.4, 1.2 --> 1.2, 1.6 --> 1.6, 1.4 --> 1.4, 2.25 --> 2.25, 1.5 --> 1.5, 2.21429 --> 2.21429, 1 --> 1 )
[LOG] Overall execution time: 12.8926 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 13.23 sec (Real time) / 12.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.22 sec (Real time) / 1.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 427 7 27 1 385
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 78.5304 sec CPU time.
[LOG] Relation determinization time: 79 sec real time.
[LOG] Final circuit size: 237 new AND gates.
[LOG] Size before ABC: 281 AND gates.
[LOG] Size after ABC: 236 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 78.0272/79 sec (0.548642/1 sec, 0.398219/0 sec, 0.285225/1 sec, 0.239157/0 sec, 0.257055/0 sec, 0.263335/0 sec, 0.44156/1 sec, 0.502387/0 sec, 0.455547/1 sec, 0.245371/0 sec, 7.53645/8 sec, 5.56896/5 sec, 8.7831/9 sec, 6.9214/7 sec, 10.9137/11 sec, 10.4432/10 sec, 5.1069/5 sec, 7.38342/8 sec, 2.18029/2 sec, 9.55338/10 sec )
[LOG] Nr of iterations: 183 (24, 15, 8, 6, 5, 6, 11, 8, 19, 2, 22, 8, 7, 4, 4, 5, 6, 5, 17, 1 )
[LOG] Total clause computation time: 3.4565/5 sec (0.331103/0.331103 sec, 0.162236/0.162236 sec, 0.163591/0.163591 sec, 0.113679/0.113679 sec, 0.108844/0.108844 sec, 0.109811/0.109811 sec, 0.233804/0.233804 sec, 0.27982/0.27982 sec, 0.241467/0.241467 sec, 0.120472/0.120472 sec, 0.19019/0.19019 sec, 0.456093/0.456093 sec, 0.09644/0.09644 sec, 0.093671/0.093671 sec, 0.134126/0.134126 sec, 0.105421/0.105421 sec, 0.142564/0.142564 sec, 0.110356/0.110356 sec, 0.16124/0.16124 sec, 0.101572/0.101572 sec )
[LOG] Total clause minimization time: 74.3541/72 sec (0.204585/0.204585 sec, 0.222562/0.222562 sec, 0.109198/0.109198 sec, 0.113252/0.113252 sec, 0.136397/0.136397 sec, 0.14096/0.14096 sec, 0.195123/0.195123 sec, 0.210451/0.210451 sec, 0.200631/0.200631 sec, 0.112102/0.112102 sec, 7.33636/7.33636 sec, 5.10149/5.10149 sec, 8.6782/8.6782 sec, 6.81751/6.81751 sec, 10.7717/10.7717 sec, 10.3298/10.3298 sec, 4.95582/4.95582 sec, 7.26407/7.26407 sec, 2.01003/2.01003 sec, 9.44391/9.44391 sec )
[LOG] Total clause size reduction: 19809 --> 425 (6049 --> 72, 3458 --> 45, 1491 --> 10, 1005 --> 9, 748 --> 8, 940 --> 7, 1670 --> 42, 1162 --> 16, 2952 --> 44, 159 --> 1, 66 --> 63, 17 --> 17, 10 --> 10, 6 --> 6, 8 --> 8, 7 --> 7, 13 --> 12, 8 --> 8, 39 --> 39, 1 --> 1 )
[LOG] Average clause size reduction: 108.246 --> 2.3224 (252.042 --> 3, 230.533 --> 3, 186.375 --> 1.25, 167.5 --> 1.5, 149.6 --> 1.6, 156.667 --> 1.16667, 151.818 --> 3.81818, 145.25 --> 2, 155.368 --> 2.31579, 79.5 --> 0.5, 3 --> 2.86364, 2.125 --> 2.125, 1.42857 --> 1.42857, 1.5 --> 1.5, 2 --> 2, 1.4 --> 1.4, 2.16667 --> 2, 1.6 --> 1.6, 2.29412 --> 2.29412, 1 --> 1 )
[LOG] Overall execution time: 78.5361 sec CPU time.
[LOG] Overall execution time: 79 sec real time.
Synthesis time: 78.93 sec (Real time) / 77.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.38 sec (Real time) / 1.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 526 8 30 1 479
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 393.571 sec CPU time.
[LOG] Relation determinization time: 395 sec real time.
[LOG] Final circuit size: 556 new AND gates.
[LOG] Size before ABC: 667 AND gates.
[LOG] Size after ABC: 556 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 392.61/394 sec (0.542043/1 sec, 0.569803/0 sec, 0.563094/1 sec, 0.419916/0 sec, 0.458144/1 sec, 0.41841/0 sec, 0.611951/1 sec, 8.09315/8 sec, 15.7871/16 sec, 25.2704/25 sec, 20.3905/21 sec, 23.0812/23 sec, 23.391/23 sec, 21.1483/21 sec, 20.4814/21 sec, 34.9669/35 sec, 23.7355/24 sec, 25.6051/26 sec, 24.726/24 sec, 27.7403/28 sec, 20.0612/20 sec, 24.2758/25 sec, 23.4572/23 sec, 26.8156/27 sec )
[LOG] Nr of iterations: 395 (3, 4, 25, 4, 13, 10, 14, 36, 35, 37, 22, 6, 2, 3, 23, 3, 11, 7, 12, 34, 32, 36, 18, 5 )
[LOG] Total clause computation time: 12.0341/14 sec (0.272722/0.272722 sec, 0.24314/0.24314 sec, 0.306647/0.306647 sec, 0.197192/0.197192 sec, 0.232787/0.232787 sec, 0.136174/0.136174 sec, 0.239533/0.239533 sec, 0.345605/0.345605 sec, 0.333522/0.333522 sec, 1.51094/1.51094 sec, 0.567429/0.567429 sec, 0.744624/0.744624 sec, 0.307242/0.307242 sec, 0.974763/0.974763 sec, 0.183301/0.183301 sec, 0.227185/0.227185 sec, 0.2123/0.2123 sec, 0.31701/0.31701 sec, 0.19624/0.19624 sec, 2.55544/2.55544 sec, 0.622021/0.622021 sec, 0.562488/0.562488 sec, 0.205608/0.205608 sec, 0.540176/0.540176 sec )
[LOG] Total clause minimization time: 380.126/380 sec (0.252059/0.252059 sec, 0.308607/0.308607 sec, 0.235732/0.235732 sec, 0.203752/0.203752 sec, 0.205907/0.205907 sec, 0.26169/0.26169 sec, 0.352029/0.352029 sec, 7.72204/7.72204 sec, 15.4279/15.4279 sec, 23.7288/23.7288 sec, 19.7977/19.7977 sec, 22.3142/22.3142 sec, 23.0729/23.0729 sec, 20.1599/20.1599 sec, 20.2812/20.2812 sec, 34.7261/34.7261 sec, 23.5099/23.5099 sec, 25.2736/25.2736 sec, 24.516/24.516 sec, 25.1652/25.1652 sec, 19.4207/19.4207 sec, 23.6915/23.6915 sec, 23.2372/23.2372 sec, 26.2618/26.2618 sec )
[LOG] Total clause size reduction: 41861 --> 1143 (656 --> 2, 933 --> 3, 6408 --> 64, 756 --> 4, 2964 --> 14, 2016 --> 14, 2782 --> 20, 7105 --> 122, 6494 --> 138, 6516 --> 163, 3780 --> 51, 895 --> 15, 2 --> 2, 3 --> 3, 58 --> 58, 4 --> 4, 12 --> 12, 9 --> 8, 16 --> 15, 115 --> 115, 121 --> 117, 163 --> 146, 38 --> 38, 15 --> 15 )
[LOG] Average clause size reduction: 105.977 --> 2.89367 (218.667 --> 0.666667, 233.25 --> 0.75, 256.32 --> 2.56, 189 --> 1, 228 --> 1.07692, 201.6 --> 1.4, 198.714 --> 1.42857, 197.361 --> 3.38889, 185.543 --> 3.94286, 176.108 --> 4.40541, 171.818 --> 2.31818, 149.167 --> 2.5, 1 --> 1, 1 --> 1, 2.52174 --> 2.52174, 1.33333 --> 1.33333, 1.09091 --> 1.09091, 1.28571 --> 1.14286, 1.33333 --> 1.25, 3.38235 --> 3.38235, 3.78125 --> 3.65625, 4.52778 --> 4.05556, 2.11111 --> 2.11111, 3 --> 3 )
[LOG] Overall execution time: 393.577 sec CPU time.
[LOG] Overall execution time: 395 sec real time.
Synthesis time: 394.85 sec (Real time) / 391.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.78 sec (Real time) / 6.71 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 894 9 33 1 840
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 556.106 sec CPU time.
[LOG] Relation determinization time: 558 sec real time.
[LOG] Final circuit size: 776 new AND gates.
[LOG] Size before ABC: 956 AND gates.
[LOG] Size after ABC: 775 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 554.766/556 sec (0.762598/0 sec, 0.865763/1 sec, 0.859079/1 sec, 0.77201/1 sec, 0.852721/1 sec, 0.742967/0 sec, 0.735282/1 sec, 0.648834/1 sec, 19.3977/19 sec, 22.1756/23 sec, 25.9911/26 sec, 18.0911/18 sec, 31.2669/31 sec, 32.1908/32 sec, 51.3944/52 sec, 30.9749/31 sec, 26.0077/26 sec, 34.0901/34 sec, 30.5412/31 sec, 25.7547/26 sec, 28.3365/28 sec, 28.3082/28 sec, 30.518/31 sec, 44.1715/44 sec, 30.7626/31 sec, 38.5537/39 sec )
[LOG] Nr of iterations: 564 (5, 2, 39, 12, 11, 11, 11, 5, 47, 45, 59, 45, 14, 4, 1, 32, 11, 8, 9, 10, 3, 39, 41, 47, 41, 12 )
[LOG] Total clause computation time: 43.1791/38 sec (0.360271/0.360271 sec, 0.420685/0.420685 sec, 0.469063/0.469063 sec, 0.441358/0.441358 sec, 0.391942/0.391942 sec, 0.325032/0.325032 sec, 0.32952/0.32952 sec, 0.220082/0.220082 sec, 0.454518/0.454518 sec, 0.390002/0.390002 sec, 3.43106/3.43106 sec, 0.899388/0.899388 sec, 2.51893/2.51893 sec, 0.569564/0.569564 sec, 21.6453/21.6453 sec, 0.39028/0.39028 sec, 0.449377/0.449377 sec, 0.26594/0.26594 sec, 0.335551/0.335551 sec, 0.31886/0.31886 sec, 0.447572/0.447572 sec, 1.08908/1.08908 sec, 2.79621/2.79621 sec, 1.76079/1.76079 sec, 1.23301/1.23301 sec, 1.22573/1.22573 sec )
[LOG] Total clause minimization time: 510.896/516 sec (0.378865/0.378865 sec, 0.419085/0.419085 sec, 0.359301/0.359301 sec, 0.304818/0.304818 sec, 0.429637/0.429637 sec, 0.394701/0.394701 sec, 0.377388/0.377388 sec, 0.40131/0.40131 sec, 18.9073/18.9073 sec, 21.7459/21.7459 sec, 22.5121/22.5121 sec, 17.1488/17.1488 sec, 28.7125/28.7125 sec, 31.6065/31.6065 sec, 29.731/29.731 sec, 30.5611/30.5611 sec, 25.5394/25.5394 sec, 33.8071/33.8071 sec, 30.1856/30.1856 sec, 25.4186/25.4186 sec, 27.8698/27.8698 sec, 27.1933/27.1933 sec, 27.6954/27.6954 sec, 42.384/42.384 sec, 29.5024/29.5024 sec, 37.31/37.31 sec )
[LOG] Total clause size reduction: 68206 --> 1899 (1484 --> 4, 350 --> 1, 11134 --> 125, 3113 --> 23, 2690 --> 15, 2670 --> 18, 2420 --> 27, 932 --> 7, 10580 --> 182, 9504 --> 209, 11368 --> 258, 8580 --> 201, 2522 --> 33, 4 --> 4, 1 --> 1, 87 --> 85, 23 --> 23, 10 --> 10, 13 --> 13, 27 --> 26, 5 --> 5, 129 --> 128, 181 --> 159, 176 --> 148, 174 --> 165, 29 --> 29 )
[LOG] Average clause size reduction: 120.933 --> 3.36702 (296.8 --> 0.8, 175 --> 0.5, 285.487 --> 3.20513, 259.417 --> 1.91667, 244.545 --> 1.36364, 242.727 --> 1.63636, 220 --> 2.45455, 186.4 --> 1.4, 225.106 --> 3.87234, 211.2 --> 4.64444, 192.678 --> 4.37288, 190.667 --> 4.46667, 180.143 --> 2.35714, 1 --> 1, 1 --> 1, 2.71875 --> 2.65625, 2.09091 --> 2.09091, 1.25 --> 1.25, 1.44444 --> 1.44444, 2.7 --> 2.6, 1.66667 --> 1.66667, 3.30769 --> 3.28205, 4.41463 --> 3.87805, 3.74468 --> 3.14894, 4.2439 --> 4.02439, 2.41667 --> 2.41667 )
[LOG] Overall execution time: 556.116 sec CPU time.
[LOG] Overall execution time: 558 sec real time.
Synthesis time: 557.84 sec (Real time) / 553.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.52 sec (Real time) / 11.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1156 10 35 1 1099
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 656.92 sec CPU time.
[LOG] Relation determinization time: 659 sec real time.
[LOG] Final circuit size: 783 new AND gates.
[LOG] Size before ABC: 1011 AND gates.
[LOG] Size after ABC: 781 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 655.132/656 sec (0.954322/1 sec, 1.11439/1 sec, 1.86505/2 sec, 1.16059/1 sec, 17.5361/17 sec, 3.58432/4 sec, 0.887288/1 sec, 20.2508/20 sec, 20.4825/21 sec, 9.60455/9 sec, 22.0308/22 sec, 14.742/14 sec, 18.406/19 sec, 22.2806/22 sec, 35.5084/36 sec, 62.9496/63 sec, 28.2591/28 sec, 33.8524/34 sec, 31.5051/32 sec, 26.6617/26 sec, 25.3826/26 sec, 33.1619/33 sec, 25.563/26 sec, 44.0935/44 sec, 32.8609/33 sec, 42.4646/43 sec, 28.8978/28 sec, 49.0717/50 sec )
[LOG] Nr of iterations: 562 (2, 2, 22, 10, 5, 11, 7, 11, 28, 20, 40, 73, 62, 8, 1, 1, 18, 9, 4, 10, 6, 9, 24, 18, 38, 58, 58, 7 )
[LOG] Total clause computation time: 75.5302/72 sec (0.465189/0.465189 sec, 0.531614/0.531614 sec, 0.577981/0.577981 sec, 0.555355/0.555355 sec, 0.448152/0.448152 sec, 0.38998/0.38998 sec, 0.312938/0.312938 sec, 0.266017/0.266017 sec, 0.664717/0.664717 sec, 0.331603/0.331603 sec, 0.548837/0.548837 sec, 1.38243/1.38243 sec, 1.75237/1.75237 sec, 3.2358/3.2358 sec, 7.21474/7.21474 sec, 21.1743/21.1743 sec, 0.583219/0.583219 sec, 0.591966/0.591966 sec, 0.365253/0.365253 sec, 0.425969/0.425969 sec, 0.523576/0.523576 sec, 0.390047/0.390047 sec, 1.53763/1.53763 sec, 0.517533/0.517533 sec, 2.52448/2.52448 sec, 2.53487/2.53487 sec, 2.47047/2.47047 sec, 23.2132/23.2132 sec )
[LOG] Total clause minimization time: 578.638/583 sec (0.459448/0.459448 sec, 0.54957/0.54957 sec, 1.25024/1.25024 sec, 0.569208/0.569208 sec, 17.0511/17.0511 sec, 3.158/3.158 sec, 0.538985/0.538985 sec, 19.9473/19.9473 sec, 19.7768/19.7768 sec, 9.23332/9.23332 sec, 21.4353/21.4353 sec, 13.2881/13.2881 sec, 16.59/16.59 sec, 18.9998/18.9998 sec, 28.2749/28.2749 sec, 41.7507/41.7507 sec, 27.6508/27.6508 sec, 33.2346/33.2346 sec, 31.1189/31.1189 sec, 26.21/26.21 sec, 24.8353/24.8353 sec, 32.7471/32.7471 sec, 23.9982/23.9982 sec, 43.5503/43.5503 sec, 30.3072/30.3072 sec, 39.8905/39.8905 sec, 26.388/26.388 sec, 25.8349/25.8349 sec )
[LOG] Total clause size reduction: 69861 --> 1937 (413 --> 1, 388 --> 1, 6741 --> 51, 2799 --> 13, 1188 --> 5, 2800 --> 15, 1602 --> 7, 2530 --> 19, 8289 --> 108, 4408 --> 39, 8619 --> 163, 15048 --> 355, 12688 --> 295, 1449 --> 26, 1 --> 1, 1 --> 1, 38 --> 37, 13 --> 13, 5 --> 5, 15 --> 15, 7 --> 7, 13 --> 13, 80 --> 78, 33 --> 31, 153 --> 148, 250 --> 216, 264 --> 248, 26 --> 26 )
[LOG] Average clause size reduction: 124.308 --> 3.44662 (206.5 --> 0.5, 194 --> 0.5, 306.409 --> 2.31818, 279.9 --> 1.3, 237.6 --> 1, 254.545 --> 1.36364, 228.857 --> 1, 230 --> 1.72727, 296.036 --> 3.85714, 220.4 --> 1.95, 215.475 --> 4.075, 206.137 --> 4.86301, 204.645 --> 4.75806, 181.125 --> 3.25, 1 --> 1, 1 --> 1, 2.11111 --> 2.05556, 1.44444 --> 1.44444, 1.25 --> 1.25, 1.5 --> 1.5, 1.16667 --> 1.16667, 1.44444 --> 1.44444, 3.33333 --> 3.25, 1.83333 --> 1.72222, 4.02632 --> 3.89474, 4.31034 --> 3.72414, 4.55172 --> 4.27586, 3.71429 --> 3.71429 )
[LOG] Overall execution time: 656.931 sec CPU time.
[LOG] Overall execution time: 659 sec real time.
Synthesis time: 658.92 sec (Real time) / 652.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.32 sec (Real time) / 14.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1204 11 37 1 1144
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 1177.81 sec CPU time.
[LOG] Relation determinization time: 1181 sec real time.
[LOG] Final circuit size: 803 new AND gates.
[LOG] Size before ABC: 965 AND gates.
[LOG] Size after ABC: 802 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1171.46/1174 sec (1.87713/2 sec, 2.09765/2 sec, 5.47004/5 sec, 1.8602/2 sec, 2.01277/2 sec, 19.6676/20 sec, 14.2769/14 sec, 31.0399/31 sec, 27.5084/28 sec, 15.1308/15 sec, 54.348/55 sec, 15.1516/15 sec, 26.7567/27 sec, 31.2376/31 sec, 50.2056/50 sec, 95.0641/96 sec, 69.1447/69 sec, 43.8893/44 sec, 54.7208/55 sec, 41.5078/41 sec, 105.561/106 sec, 35.9795/36 sec, 46.1728/47 sec, 40.0091/40 sec, 43.6121/44 sec, 67.2455/67 sec, 36.269/36 sec, 58.8679/59 sec, 66.8723/67 sec, 67.8992/68 sec )
[LOG] Nr of iterations: 582 (2, 4, 27, 6, 8, 9, 7, 13, 47, 21, 39, 11, 51, 36, 31, 1, 2, 26, 5, 5, 8, 6, 12, 43, 18, 34, 9, 40, 32, 29 )
[LOG] Total clause computation time: 127.893/128 sec (0.742444/0.742444 sec, 0.886804/0.886804 sec, 0.960904/0.960904 sec, 0.762992/0.762992 sec, 0.77892/0.77892 sec, 0.745127/0.745127 sec, 0.711716/0.711716 sec, 1.08597/1.08597 sec, 1.40448/1.40448 sec, 0.908974/0.908974 sec, 1.52759/1.52759 sec, 0.771772/0.771772 sec, 3.08593/3.08593 sec, 3.82572/3.82572 sec, 2.62267/2.62267 sec, 25.186/25.186 sec, 46.1859/46.1859 sec, 0.94629/0.94629 sec, 0.917075/0.917075 sec, 0.788675/0.788675 sec, 0.788385/0.788385 sec, 1.17896/1.17896 sec, 0.965374/0.965374 sec, 2.75905/2.75905 sec, 0.82871/0.82871 sec, 18.1553/18.1553 sec, 0.567601/0.567601 sec, 2.45024/2.45024 sec, 2.7397/2.7397 sec, 2.61361/2.61361 sec )
[LOG] Total clause minimization time: 1041.26/1045 sec (1.06624/1.06624 sec, 1.12773/1.12773 sec, 4.41757/4.41757 sec, 1.01382/1.01382 sec, 1.14582/1.14582 sec, 18.8379/18.8379 sec, 13.4805/13.4805 sec, 29.8623/29.8623 sec, 25.996/25.996 sec, 14.1302/14.1302 sec, 52.7154/52.7154 sec, 14.2886/14.2886 sec, 23.5441/23.5441 sec, 27.2941/27.2941 sec, 47.4723/47.4723 sec, 69.8304/69.8304 sec, 22.9025/22.9025 sec, 42.8872/42.8872 sec, 53.7522/53.7522 sec, 40.6685/40.6685 sec, 104.713/104.713 sec, 34.7566/34.7566 sec, 45.1552/45.1552 sec, 37.1797/37.1797 sec, 42.7303/42.7303 sec, 49.0232/49.0232 sec, 35.6473/35.6473 sec, 56.3352/56.3352 sec, 64.0652/64.0652 sec, 65.2183/65.2183 sec )
[LOG] Total clause size reduction: 82318 --> 1759 (463 --> 1, 1302 --> 7, 9542 --> 85, 1775 --> 6, 2471 --> 15, 2680 --> 9, 1878 --> 17, 3684 --> 23, 13156 --> 216, 5440 --> 37, 9842 --> 153, 2470 --> 12, 11700 --> 233, 8155 --> 123, 6960 --> 73, 1 --> 1, 2 --> 2, 85 --> 79, 6 --> 6, 6 --> 6, 9 --> 9, 17 --> 17, 23 --> 23, 184 --> 172, 23 --> 23, 119 --> 118, 10 --> 10, 149 --> 130, 98 --> 85, 68 --> 68 )
[LOG] Average clause size reduction: 141.44 --> 3.02234 (231.5 --> 0.5, 325.5 --> 1.75, 353.407 --> 3.14815, 295.833 --> 1, 308.875 --> 1.875, 297.778 --> 1, 268.286 --> 2.42857, 283.385 --> 1.76923, 279.915 --> 4.59574, 259.048 --> 1.7619, 252.359 --> 3.92308, 224.545 --> 1.09091, 229.412 --> 4.56863, 226.528 --> 3.41667, 224.516 --> 2.35484, 1 --> 1, 1 --> 1, 3.26923 --> 3.03846, 1.2 --> 1.2, 1.2 --> 1.2, 1.125 --> 1.125, 2.83333 --> 2.83333, 1.91667 --> 1.91667, 4.27907 --> 4, 1.27778 --> 1.27778, 3.5 --> 3.47059, 1.11111 --> 1.11111, 3.725 --> 3.25, 3.0625 --> 2.65625, 2.34483 --> 2.34483 )
[LOG] Overall execution time: 1177.84 sec CPU time.
[LOG] Overall execution time: 1181 sec real time.
Synthesis time: 1181.14 sec (Real time) / 1167.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.30 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.85 sec (Real time) / 6.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1275 12 40 1 1209
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 935.742 sec CPU time.
[LOG] Relation determinization time: 939 sec real time.
[LOG] Final circuit size: 1016 new AND gates.
[LOG] Size before ABC: 1242 AND gates.
[LOG] Size after ABC: 1015 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 933.566/936 sec (1.08133/1 sec, 1.09362/1 sec, 1.708/2 sec, 4.85286/5 sec, 5.51286/5 sec, 8.00726/8 sec, 5.13755/6 sec, 10.1026/10 sec, 24.5121/24 sec, 11.8856/12 sec, 27.1058/27 sec, 4.28729/5 sec, 9.67833/9 sec, 40.642/41 sec, 37.9793/38 sec, 30.4254/31 sec, 42.4098/42 sec, 36.8988/37 sec, 60.0318/60 sec, 37.4216/38 sec, 33.0317/33 sec, 37.0193/37 sec, 42.7957/43 sec, 41.1651/41 sec, 35.0653/36 sec, 42.1201/42 sec, 53.6848/54 sec, 26.3388/26 sec, 27.65/28 sec, 49.2858/49 sec, 37.6462/38 sec, 32.4402/33 sec, 41.7625/41 sec, 32.786/33 sec )
[LOG] Nr of iterations: 738 (3, 2, 37, 8, 7, 6, 8, 19, 63, 15, 56, 17, 15, 76, 30, 24, 14, 2, 1, 21, 6, 6, 5, 6, 18, 60, 10, 52, 15, 11, 61, 28, 23, 13 )
[LOG] Total clause computation time: 71.9924/71 sec (0.497128/0.497128 sec, 0.546064/0.546064 sec, 0.714152/0.714152 sec, 0.810139/0.810139 sec, 0.604116/0.604116 sec, 0.578268/0.578268 sec, 0.523287/0.523287 sec, 0.606159/0.606159 sec, 2.23084/2.23084 sec, 0.499727/0.499727 sec, 0.722891/0.722891 sec, 0.372025/0.372025 sec, 0.52653/0.52653 sec, 4.48021/4.48021 sec, 1.93514/1.93514 sec, 1.41588/1.41588 sec, 1.74985/1.74985 sec, 0.94254/0.94254 sec, 21.238/21.238 sec, 0.815157/0.815157 sec, 0.610066/0.610066 sec, 1.16539/1.16539 sec, 0.656573/0.656573 sec, 1.02758/1.02758 sec, 0.55968/0.55968 sec, 13.9522/13.9522 sec, 0.470103/0.470103 sec, 2.74345/2.74345 sec, 0.759948/0.759948 sec, 0.730841/0.730841 sec, 2.26103/2.26103 sec, 1.37315/1.37315 sec, 1.45907/1.45907 sec, 2.41519/2.41519 sec )
[LOG] Total clause minimization time: 860.144/863 sec (0.547875/0.547875 sec, 0.503882/0.503882 sec, 0.948255/0.948255 sec, 3.99807/3.99807 sec, 4.86755/4.86755 sec, 7.382/7.382 sec, 4.56857/4.56857 sec, 9.44487/9.44487 sec, 22.215/22.215 sec, 11.336/11.336 sec, 26.3207/26.3207 sec, 3.8634/3.8634 sec, 9.10059/9.10059 sec, 36.0768/36.0768 sec, 35.9851/35.9851 sec, 28.9496/28.9496 sec, 40.6034/40.6034 sec, 35.9331/35.9331 sec, 38.7648/38.7648 sec, 36.5789/36.5789 sec, 32.3963/32.3963 sec, 35.8223/35.8223 sec, 42.1133/42.1133 sec, 40.1072/40.1072 sec, 34.4756/34.4756 sec, 28.1225/28.1225 sec, 53.19/53.19 sec, 23.554/23.554 sec, 26.8623/26.8623 sec, 48.526/48.526 sec, 35.3421/35.3421 sec, 31.0326/31.0326 sec, 40.2722/40.2722 sec, 30.3389/30.3389 sec )
[LOG] Total clause size reduction: 118651 --> 2418 (1052 --> 2, 493 --> 1, 15336 --> 117, 2856 --> 9, 2412 --> 7, 1860 --> 6, 2506 --> 9, 6120 --> 30, 20398 --> 274, 4410 --> 25, 16555 --> 237, 4528 --> 24, 3976 --> 25, 18825 --> 448, 7250 --> 109, 5727 --> 55, 3224 --> 36, 2 --> 2, 1 --> 1, 52 --> 51, 7 --> 7, 7 --> 7, 6 --> 6, 7 --> 7, 30 --> 28, 251 --> 216, 11 --> 11, 204 --> 195, 21 --> 20, 14 --> 13, 318 --> 272, 101 --> 78, 55 --> 54, 36 --> 36 )
[LOG] Average clause size reduction: 160.774 --> 3.27642 (350.667 --> 0.666667, 246.5 --> 0.5, 414.486 --> 3.16216, 357 --> 1.125, 344.571 --> 1, 310 --> 1, 313.25 --> 1.125, 322.105 --> 1.57895, 323.778 --> 4.34921, 294 --> 1.66667, 295.625 --> 4.23214, 266.353 --> 1.41176, 265.067 --> 1.66667, 247.697 --> 5.89474, 241.667 --> 3.63333, 238.625 --> 2.29167, 230.286 --> 2.57143, 1 --> 1, 1 --> 1, 2.47619 --> 2.42857, 1.16667 --> 1.16667, 1.16667 --> 1.16667, 1.2 --> 1.2, 1.16667 --> 1.16667, 1.66667 --> 1.55556, 4.18333 --> 3.6, 1.1 --> 1.1, 3.92308 --> 3.75, 1.4 --> 1.33333, 1.27273 --> 1.18182, 5.21311 --> 4.45902, 3.60714 --> 2.78571, 2.3913 --> 2.34783, 2.76923 --> 2.76923 )
[LOG] Overall execution time: 935.755 sec CPU time.
[LOG] Overall execution time: 939 sec real time.
Synthesis time: 938.60 sec (Real time) / 928.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.38 sec (Real time) / 0.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.36 sec (Real time) / 15.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1551 13 43 1 1479
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 1409.11 sec CPU time.
[LOG] Relation determinization time: 1414 sec real time.
[LOG] Final circuit size: 1251 new AND gates.
[LOG] Size before ABC: 1532 AND gates.
[LOG] Size after ABC: 1249 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1406.34/1410 sec (1.35593/1 sec, 1.30555/2 sec, 1.78208/2 sec, 1.30838/1 sec, 1.49571/1 sec, 17.4951/18 sec, 1.4735/1 sec, 1.34269/2 sec, 15.6959/15 sec, 1.8706/2 sec, 22.8931/23 sec, 18.1703/19 sec, 17.8227/17 sec, 18.0277/19 sec, 44.6454/44 sec, 39.2501/40 sec, 46.1482/46 sec, 46.902/47 sec, 53.0111/53 sec, 56.6712/57 sec, 63.432/64 sec, 42.6572/42 sec, 59.4928/60 sec, 70.9291/71 sec, 72.6236/73 sec, 46.2571/46 sec, 47.4776/48 sec, 74.6156/75 sec, 100.246/100 sec, 100.318/101 sec, 43.3128/43 sec, 56.0931/57 sec, 50.1938/50 sec, 71.8234/72 sec, 41.4939/42 sec, 56.708/56 sec )
[LOG] Nr of iterations: 853 (2, 2, 33, 9, 10, 6, 13, 7, 70, 19, 71, 6, 12, 8, 74, 69, 29, 12, 1, 1, 32, 8, 8, 5, 11, 5, 68, 16, 65, 5, 10, 7, 63, 60, 25, 11 )
[LOG] Total clause computation time: 150.328/152 sec (0.630631/0.630631 sec, 0.663198/0.663198 sec, 0.700397/0.700397 sec, 0.662627/0.662627 sec, 0.862569/0.862569 sec, 0.657207/0.657207 sec, 0.795941/0.795941 sec, 0.544959/0.544959 sec, 1.04263/1.04263 sec, 1.11824/1.11824 sec, 1.51939/1.51939 sec, 0.609998/0.609998 sec, 0.623948/0.623948 sec, 0.642837/0.642837 sec, 2.45445/2.45445 sec, 7.31035/7.31035 sec, 1.43937/1.43937 sec, 5.58307/5.58307 sec, 21.0681/21.0681 sec, 24.2582/24.2582 sec, 0.542002/0.542002 sec, 1.33215/1.33215 sec, 1.77115/1.77115 sec, 1.5055/1.5055 sec, 1.45526/1.45526 sec, 0.601549/0.601549 sec, 2.19456/2.19456 sec, 1.68401/1.68401 sec, 20.9687/20.9687 sec, 0.771782/0.771782 sec, 1.28684/1.28684 sec, 0.937174/0.937174 sec, 2.04725/2.04725 sec, 18.1691/18.1691 sec, 1.2147/1.2147 sec, 20.6582/20.6582 sec )
[LOG] Total clause minimization time: 1254.19/1256 sec (0.68244/0.68244 sec, 0.590288/0.590288 sec, 1.0255/1.0255 sec, 0.593389/0.593389 sec, 0.578888/0.578888 sec, 16.7826/16.7826 sec, 0.622694/0.622694 sec, 0.745663/0.745663 sec, 14.5775/14.5775 sec, 0.695122/0.695122 sec, 21.2921/21.2921 sec, 17.502/17.502 sec, 17.1354/17.1354 sec, 17.3233/17.3233 sec, 42.1007/42.1007 sec, 31.8459/31.8459 sec, 44.6374/44.6374 sec, 41.2536/41.2536 sec, 31.9154/31.9154 sec, 32.3815/32.3815 sec, 62.8533/62.8533 sec, 41.2884/41.2884 sec, 57.6923/57.6923 sec, 69.3874/69.3874 sec, 71.1344/71.1344 sec, 45.6176/45.6176 sec, 45.231/45.231 sec, 72.8921/72.8921 sec, 79.2283/79.2283 sec, 99.5121/99.5121 sec, 41.9933/41.9933 sec, 55.1248/55.1248 sec, 48.0921/48.0921 sec, 53.6013/53.6013 sec, 40.2431/40.2431 sec, 36.0154/36.0154 sec )
[LOG] Total clause size reduction: 148110 --> 2894 (561 --> 1, 524 --> 1, 14560 --> 98, 3520 --> 10, 3834 --> 19, 2035 --> 7, 4824 --> 19, 2250 --> 8, 28221 --> 293, 6606 --> 39, 24640 --> 274, 1670 --> 8, 3630 --> 13, 2310 --> 11, 19345 --> 370, 17952 --> 362, 7364 --> 74, 2882 --> 27, 1 --> 1, 1 --> 1, 98 --> 97, 10 --> 10, 12 --> 12, 7 --> 7, 16 --> 16, 6 --> 6, 279 --> 255, 27 --> 26, 236 --> 225, 8 --> 8, 11 --> 11, 11 --> 11, 289 --> 242, 283 --> 246, 60 --> 59, 27 --> 27 )
[LOG] Average clause size reduction: 173.634 --> 3.39273 (280.5 --> 0.5, 262 --> 0.5, 441.212 --> 2.9697, 391.111 --> 1.11111, 383.4 --> 1.9, 339.167 --> 1.16667, 371.077 --> 1.46154, 321.429 --> 1.14286, 403.157 --> 4.18571, 347.684 --> 2.05263, 347.042 --> 3.85915, 278.333 --> 1.33333, 302.5 --> 1.08333, 288.75 --> 1.375, 261.419 --> 5, 260.174 --> 5.24638, 253.931 --> 2.55172, 240.167 --> 2.25, 1 --> 1, 1 --> 1, 3.0625 --> 3.03125, 1.25 --> 1.25, 1.5 --> 1.5, 1.4 --> 1.4, 1.45455 --> 1.45455, 1.2 --> 1.2, 4.10294 --> 3.75, 1.6875 --> 1.625, 3.63077 --> 3.46154, 1.6 --> 1.6, 1.1 --> 1.1, 1.57143 --> 1.57143, 4.5873 --> 3.84127, 4.71667 --> 4.1, 2.4 --> 2.36, 2.45455 --> 2.45455 )
[LOG] Overall execution time: 1409.12 sec CPU time.
[LOG] Overall execution time: 1414 sec real time.
Synthesis time: 1413.41 sec (Real time) / 1397.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.53 sec (Real time) / 0.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 23.35 sec (Real time) / 23.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 1820 14 45 1 1745
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 1390.1 sec CPU time.
[LOG] Relation determinization time: 1394 sec real time.
[LOG] Final circuit size: 727 new AND gates.
[LOG] Size before ABC: 877 AND gates.
[LOG] Size after ABC: 726 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1386.57/1391 sec (14.6946/15 sec, 2.72045/3 sec, 1.44532/1 sec, 1.91598/2 sec, 15.9012/16 sec, 11.347/11 sec, 13.101/13 sec, 15.9472/16 sec, 16.1037/17 sec, 13.3173/13 sec, 12.9291/13 sec, 14.147/14 sec, 14.0337/14 sec, 14.6972/15 sec, 14.349/14 sec, 16.4223/17 sec, 15.1564/15 sec, 59.1424/59 sec, 59.2869/60 sec, 26.4719/26 sec, 45.1212/46 sec, 43.5563/43 sec, 46.2727/47 sec, 37.9591/38 sec, 45.3218/45 sec, 50.061/50 sec, 58.0496/59 sec, 56.837/57 sec, 49.6162/49 sec, 67.1934/68 sec, 48.9185/49 sec, 78.4333/78 sec, 52.6742/53 sec, 61.5152/62 sec, 60.234/60 sec, 44.2877/45 sec, 118.367/118 sec, 69.0237/70 sec )
[LOG] Nr of iterations: 615 (11, 4, 2, 33, 21, 7, 12, 22, 8, 14, 17, 9, 5, 18, 24, 16, 68, 26, 19, 7, 3, 1, 27, 14, 6, 11, 20, 6, 12, 13, 8, 4, 17, 21, 15, 53, 23, 18 )
[LOG] Total clause computation time: 150.192/150 sec (13.7258/13.7258 sec, 1.72134/1.72134 sec, 0.66095/0.66095 sec, 0.808117/0.808117 sec, 0.942935/0.942935 sec, 0.802842/0.802842 sec, 0.771248/0.771248 sec, 0.915519/0.915519 sec, 0.813526/0.813526 sec, 0.827085/0.827085 sec, 0.809199/0.809199 sec, 0.749715/0.749715 sec, 0.8289/0.8289 sec, 0.807407/0.807407 sec, 0.753586/0.753586 sec, 0.857599/0.857599 sec, 0.950548/0.950548 sec, 5.18729/5.18729 sec, 5.28955/5.28955 sec, 6.24793/6.24793 sec, 30.0113/30.0113 sec, 1.50742/1.50742 sec, 1.58691/1.58691 sec, 2.86945/2.86945 sec, 1.42136/1.42136 sec, 1.88962/1.88962 sec, 1.52375/1.52375 sec, 1.35388/1.35388 sec, 1.38311/1.38311 sec, 1.34754/1.34754 sec, 1.43915/1.43915 sec, 1.1812/1.1812 sec, 0.792797/0.792797 sec, 1.23536/1.23536 sec, 0.592234/0.592234 sec, 1.52896/1.52896 sec, 28.7692/28.7692 sec, 25.2876/25.2876 sec )
[LOG] Total clause minimization time: 1234.24/1239 sec (0.917788/0.917788 sec, 0.934464/0.934464 sec, 0.715423/0.715423 sec, 1.0308/1.0308 sec, 14.8865/14.8865 sec, 10.4804/10.4804 sec, 12.2714/12.2714 sec, 14.9601/14.9601 sec, 15.2213/15.2213 sec, 12.4184/12.4184 sec, 12.0499/12.0499 sec, 13.3275/13.3275 sec, 13.1373/13.1373 sec, 13.8238/13.8238 sec, 13.523/13.523 sec, 15.4912/15.4912 sec, 14.1157/14.1157 sec, 53.8733/53.8733 sec, 53.9197/53.9197 sec, 20.187/20.187 sec, 15.0664/15.0664 sec, 42.0132/42.0132 sec, 44.6354/44.6354 sec, 35.0539/35.0539 sec, 43.8564/43.8564 sec, 48.1358/48.1358 sec, 56.479/56.479 sec, 55.4451/55.4451 sec, 48.1859/48.1859 sec, 65.8077/65.8077 sec, 47.435/47.435 sec, 77.216/77.216 sec, 51.8345/51.8345 sec, 60.2407/60.2407 sec, 59.5959/59.5959 sec, 42.7104/42.7104 sec, 89.5472/89.5472 sec, 43.6942/43.6942 sec )
[LOG] Total clause size reduction: 116968 --> 1512 (5340 --> 16, 1599 --> 3, 602 --> 2, 17984 --> 126, 10860 --> 101, 2526 --> 7, 4510 --> 16, 8316 --> 44, 2667 --> 13, 4888 --> 26, 5776 --> 37, 2784 --> 14, 1296 --> 13, 5236 --> 31, 6762 --> 44, 4275 --> 29, 18961 --> 209, 6950 --> 96, 4986 --> 62, 7 --> 7, 3 --> 3, 2 --> 2, 90 --> 76, 41 --> 38, 7 --> 7, 16 --> 16, 38 --> 38, 9 --> 9, 20 --> 20, 19 --> 19, 14 --> 14, 13 --> 13, 31 --> 30, 34 --> 34, 29 --> 29, 134 --> 134, 81 --> 72, 62 --> 62 )
[LOG] Average clause size reduction: 190.192 --> 2.45854 (485.455 --> 1.45455, 399.75 --> 0.75, 301 --> 1, 544.97 --> 3.81818, 517.143 --> 4.80952, 360.857 --> 1, 375.833 --> 1.33333, 378 --> 2, 333.375 --> 1.625, 349.143 --> 1.85714, 339.765 --> 2.17647, 309.333 --> 1.55556, 259.2 --> 2.6, 290.889 --> 1.72222, 281.75 --> 1.83333, 267.188 --> 1.8125, 278.838 --> 3.07353, 267.308 --> 3.69231, 262.421 --> 3.26316, 1 --> 1, 1 --> 1, 2 --> 2, 3.33333 --> 2.81481, 2.92857 --> 2.71429, 1.16667 --> 1.16667, 1.45455 --> 1.45455, 1.9 --> 1.9, 1.5 --> 1.5, 1.66667 --> 1.66667, 1.46154 --> 1.46154, 1.75 --> 1.75, 3.25 --> 3.25, 1.82353 --> 1.76471, 1.61905 --> 1.61905, 1.93333 --> 1.93333, 2.5283 --> 2.5283, 3.52174 --> 3.13043, 3.44444 --> 3.44444 )
[LOG] Overall execution time: 1390.12 sec CPU time.
[LOG] Overall execution time: 1394 sec real time.
Synthesis time: 1394.11 sec (Real time) / 1381.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.78 sec (Real time) / 6.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1338 15 47 1 1258
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 1182.77 sec CPU time.
[LOG] Relation determinization time: 1186 sec real time.
[LOG] Final circuit size: 794 new AND gates.
[LOG] Size before ABC: 964 AND gates.
[LOG] Size after ABC: 794 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1180.1/1183 sec (2.0453/2 sec, 1.7133/1 sec, 1.10834/1 sec, 1.60782/2 sec, 16.6581/17 sec, 4.73677/5 sec, 7.21092/7 sec, 5.27526/5 sec, 7.57313/8 sec, 10.1793/10 sec, 10.4408/10 sec, 5.87018/6 sec, 5.32028/6 sec, 5.23355/5 sec, 15.0376/15 sec, 6.39519/6 sec, 5.1829/6 sec, 14.86/14 sec, 58.9495/60 sec, 37.7271/37 sec, 49.3458/50 sec, 57.7295/58 sec, 39.0692/39 sec, 39.7988/40 sec, 40.2205/40 sec, 37.7845/38 sec, 38.6021/39 sec, 51.7175/52 sec, 58.9844/59 sec, 53.1234/53 sec, 36.5834/37 sec, 39.1336/39 sec, 50.3029/50 sec, 46.85/47 sec, 50.9078/51 sec, 42.1033/43 sec, 50.478/50 sec, 47.8661/48 sec, 56.0094/56 sec, 70.3665/71 sec )
[LOG] Nr of iterations: 649 (8, 7, 3, 34, 28, 8, 9, 15, 9, 9, 9, 6, 12, 21, 14, 19, 59, 42, 21, 22, 6, 6, 2, 30, 11, 7, 8, 14, 8, 6, 8, 5, 11, 19, 11, 18, 47, 40, 16, 21 )
[LOG] Total clause computation time: 171.848/172 sec (1.14048/1.14048 sec, 0.913419/0.913419 sec, 0.331647/0.331647 sec, 0.612891/0.612891 sec, 0.679467/0.679467 sec, 0.750585/0.750585 sec, 0.685012/0.685012 sec, 0.692474/0.692474 sec, 0.742796/0.742796 sec, 0.734231/0.734231 sec, 0.711574/0.711574 sec, 0.725453/0.725453 sec, 0.706071/0.706071 sec, 0.708509/0.708509 sec, 0.725444/0.725444 sec, 0.598572/0.598572 sec, 1.03227/1.03227 sec, 0.381139/0.381139 sec, 18.8581/18.8581 sec, 3.84712/3.84712 sec, 36.6219/36.6219 sec, 42.6788/42.6788 sec, 0.866029/0.866029 sec, 2.50943/2.50943 sec, 16.3493/16.3493 sec, 0.907219/0.907219 sec, 1.11848/1.11848 sec, 0.529407/0.529407 sec, 0.614214/0.614214 sec, 3.98669/3.98669 sec, 0.84895/0.84895 sec, 0.404069/0.404069 sec, 0.447436/0.447436 sec, 1.19129/1.19129 sec, 0.445789/0.445789 sec, 0.601759/0.601759 sec, 1.25061/1.25061 sec, 1.54161/1.54161 sec, 3.79808/3.79808 sec, 19.5596/19.5596 sec )
[LOG] Total clause minimization time: 1006.48/1009 sec (0.861418/0.861418 sec, 0.748183/0.748183 sec, 0.72669/0.72669 sec, 0.935624/0.935624 sec, 15.9154/15.9154 sec, 3.94356/3.94356 sec, 6.47172/6.47172 sec, 4.52991/4.52991 sec, 6.77745/6.77745 sec, 9.38941/9.38941 sec, 9.6754/9.6754 sec, 5.09098/5.09098 sec, 4.55819/4.55819 sec, 4.46404/4.46404 sec, 14.2564/14.2564 sec, 5.74114/5.74114 sec, 4.07289/4.07289 sec, 14.4167/14.4167 sec, 40.0197/40.0197 sec, 33.8129/33.8129 sec, 12.6967/12.6967 sec, 15.017/15.017 sec, 38.1758/38.1758 sec, 37.2502/37.2502 sec, 23.8423/23.8423 sec, 36.8443/36.8443 sec, 37.4546/37.4546 sec, 51.1548/51.1548 sec, 58.3423/58.3423 sec, 49.1079/49.1079 sec, 35.7063/35.7063 sec, 38.7012/38.7012 sec, 49.8268/49.8268 sec, 45.6253/45.6253 sec, 50.4337/50.4337 sec, 41.4664/41.4664 sec, 49.1939/49.1939 sec, 46.2864/46.2864 sec, 52.1803/52.1803 sec, 50.7689/50.7689 sec )
[LOG] Total clause size reduction: 131310 --> 1675 (3934 --> 8, 3366 --> 8, 1272 --> 2, 19635 --> 109, 15660 --> 117, 3143 --> 10, 3488 --> 11, 5922 --> 18, 3256 --> 14, 3216 --> 30, 3104 --> 13, 1880 --> 9, 3861 --> 21, 6960 --> 36, 4472 --> 36, 5562 --> 27, 17806 --> 225, 12136 --> 115, 5820 --> 97, 6090 --> 76, 6 --> 6, 8 --> 8, 2 --> 2, 90 --> 83, 27 --> 26, 10 --> 10, 11 --> 11, 18 --> 18, 14 --> 14, 14 --> 13, 13 --> 13, 9 --> 9, 21 --> 21, 29 --> 29, 22 --> 22, 27 --> 27, 156 --> 147, 107 --> 107, 67 --> 51, 76 --> 76 )
[LOG] Average clause size reduction: 202.327 --> 2.58089 (491.75 --> 1, 480.857 --> 1.14286, 424 --> 0.666667, 577.5 --> 3.20588, 559.286 --> 4.17857, 392.875 --> 1.25, 387.556 --> 1.22222, 394.8 --> 1.2, 361.778 --> 1.55556, 357.333 --> 3.33333, 344.889 --> 1.44444, 313.333 --> 1.5, 321.75 --> 1.75, 331.429 --> 1.71429, 319.429 --> 2.57143, 292.737 --> 1.42105, 301.797 --> 3.81356, 288.952 --> 2.7381, 277.143 --> 4.61905, 276.818 --> 3.45455, 1 --> 1, 1.33333 --> 1.33333, 1 --> 1, 3 --> 2.76667, 2.45455 --> 2.36364, 1.42857 --> 1.42857, 1.375 --> 1.375, 1.28571 --> 1.28571, 1.75 --> 1.75, 2.33333 --> 2.16667, 1.625 --> 1.625, 1.8 --> 1.8, 1.90909 --> 1.90909, 1.52632 --> 1.52632, 2 --> 2, 1.5 --> 1.5, 3.31915 --> 3.12766, 2.675 --> 2.675, 4.1875 --> 3.1875, 3.61905 --> 3.61905 )
[LOG] Overall execution time: 1182.78 sec CPU time.
[LOG] Overall execution time: 1186 sec real time.
Synthesis time: 1186.01 sec (Real time) / 1174.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.30 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.25 sec (Real time) / 11.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1440 16 49 1 1355
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 1472.5 sec CPU time.
[LOG] Relation determinization time: 1477 sec real time.
[LOG] Final circuit size: 1023 new AND gates.
[LOG] Size before ABC: 1231 AND gates.
[LOG] Size after ABC: 1022 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1468.47/1472 sec (2.92123/3 sec, 2.99679/3 sec, 1.34968/1 sec, 2.19933/2 sec, 17.437/18 sec, 11.9881/12 sec, 9.85295/10 sec, 11.6174/11 sec, 11.4618/12 sec, 10.9185/11 sec, 11.3205/11 sec, 11.3208/12 sec, 11.6306/11 sec, 12.811/13 sec, 14.0364/14 sec, 16.4158/17 sec, 12.2847/12 sec, 16.4756/16 sec, 18.3552/19 sec, 64.8435/65 sec, 61.5982/62 sec, 62.6416/62 sec, 75.2589/76 sec, 30.9585/31 sec, 54.4959/55 sec, 50.5735/50 sec, 35.1201/35 sec, 59.0277/60 sec, 35.947/36 sec, 32.9778/33 sec, 26.2428/26 sec, 64.8515/65 sec, 60.1406/60 sec, 67.5909/68 sec, 60.4312/61 sec, 51.5312/51 sec, 72.0647/73 sec, 62.499/62 sec, 72.8106/73 sec, 56.442/57 sec, 36.3334/36 sec, 66.6952/67 sec )
[LOG] Nr of iterations: 801 (10, 4, 2, 47, 25, 9, 7, 10, 7, 7, 12, 8, 10, 14, 13, 21, 100, 40, 53, 19, 20, 7, 3, 1, 25, 18, 8, 6, 9, 6, 6, 11, 7, 9, 12, 11, 20, 77, 39, 52, 18, 18 )
[LOG] Total clause computation time: 208.708/212 sec (1.81789/1.81789 sec, 1.97419/1.97419 sec, 0.512802/0.512802 sec, 0.962886/0.962886 sec, 0.845444/0.845444 sec, 0.887741/0.887741 sec, 0.706919/0.706919 sec, 0.812913/0.812913 sec, 0.794521/0.794521 sec, 0.841731/0.841731 sec, 0.873781/0.873781 sec, 0.806566/0.806566 sec, 0.85462/0.85462 sec, 0.863118/0.863118 sec, 0.775204/0.775204 sec, 0.810557/0.810557 sec, 1.48017/1.48017 sec, 0.723347/0.723347 sec, 0.593756/0.593756 sec, 23.0902/23.0902 sec, 3.96795/3.96795 sec, 34.3259/34.3259 sec, 38.9689/38.9689 sec, 0.960637/0.960637 sec, 15.6901/15.6901 sec, 22.5475/22.5475 sec, 1.9095/1.9095 sec, 0.83203/0.83203 sec, 1.95076/1.95076 sec, 1.52254/1.52254 sec, 0.678382/0.678382 sec, 1.07209/1.07209 sec, 1.05509/1.05509 sec, 1.22033/1.22033 sec, 1.12999/1.12999 sec, 1.29473/1.29473 sec, 1.67003/1.67003 sec, 1.90628/1.90628 sec, 0.797489/0.797489 sec, 0.965309/0.965309 sec, 6.05347/6.05347 sec, 27.1605/27.1605 sec )
[LOG] Total clause minimization time: 1257.12/1259 sec (1.04445/1.04445 sec, 0.951176/0.951176 sec, 0.771706/0.771706 sec, 1.15068/1.15068 sec, 16.5078/16.5078 sec, 11.0261/11.0261 sec, 9.07152/9.07152 sec, 10.7287/10.7287 sec, 10.5952/10.5952 sec, 10.0057/10.0057 sec, 10.3718/10.3718 sec, 10.4408/10.4408 sec, 10.6992/10.6992 sec, 11.8707/11.8707 sec, 13.1818/13.1818 sec, 15.5265/15.5265 sec, 10.6819/10.6819 sec, 15.6634/15.6634 sec, 17.6644/17.6644 sec, 41.6613/41.6613 sec, 57.5435/57.5435 sec, 28.277/28.277 sec, 36.2426/36.2426 sec, 29.9592/29.9592 sec, 38.7541/38.7541 sec, 27.9805/27.9805 sec, 33.1627/33.1627 sec, 58.1542/58.1542 sec, 33.9473/33.9473 sec, 31.414/31.414 sec, 25.5262/25.5262 sec, 63.7382/63.7382 sec, 59.0414/59.0414 sec, 66.3299/66.3299 sec, 59.2523/59.2523 sec, 50.1973/50.1973 sec, 70.3456/70.3456 sec, 60.5279/60.5279 sec, 71.9624/71.9624 sec, 55.4312/55.4312 sec, 30.2336/30.2336 sec, 39.4879/39.4879 sec )
[LOG] Total clause size reduction: 168901 --> 2289 (5409 --> 14, 1827 --> 4, 681 --> 1, 29210 --> 193, 14904 --> 88, 3832 --> 10, 2802 --> 9, 4077 --> 11, 2628 --> 8, 2598 --> 11, 4719 --> 15, 2835 --> 16, 3411 --> 16, 4771 --> 32, 4212 --> 30, 6760 --> 32, 33264 --> 462, 12480 --> 101, 16172 --> 153, 5508 --> 76, 5795 --> 62, 8 --> 8, 4 --> 4, 1 --> 1, 65 --> 62, 51 --> 46, 10 --> 10, 9 --> 9, 11 --> 11, 8 --> 8, 11 --> 11, 15 --> 15, 16 --> 16, 16 --> 16, 25 --> 25, 23 --> 23, 32 --> 32, 316 --> 283, 101 --> 101, 153 --> 148, 76 --> 61, 55 --> 55 )
[LOG] Average clause size reduction: 210.863 --> 2.85768 (540.9 --> 1.4, 456.75 --> 1, 340.5 --> 0.5, 621.489 --> 4.10638, 596.16 --> 3.52, 425.778 --> 1.11111, 400.286 --> 1.28571, 407.7 --> 1.1, 375.429 --> 1.14286, 371.143 --> 1.57143, 393.25 --> 1.25, 354.375 --> 2, 341.1 --> 1.6, 340.786 --> 2.28571, 324 --> 2.30769, 321.905 --> 1.52381, 332.64 --> 4.62, 312 --> 2.525, 305.132 --> 2.88679, 289.895 --> 4, 289.75 --> 3.1, 1.14286 --> 1.14286, 1.33333 --> 1.33333, 1 --> 1, 2.6 --> 2.48, 2.83333 --> 2.55556, 1.25 --> 1.25, 1.5 --> 1.5, 1.22222 --> 1.22222, 1.33333 --> 1.33333, 1.83333 --> 1.83333, 1.36364 --> 1.36364, 2.28571 --> 2.28571, 1.77778 --> 1.77778, 2.08333 --> 2.08333, 2.09091 --> 2.09091, 1.6 --> 1.6, 4.1039 --> 3.67532, 2.58974 --> 2.58974, 2.94231 --> 2.84615, 4.22222 --> 3.38889, 3.05556 --> 3.05556 )
[LOG] Overall execution time: 1472.52 sec CPU time.
[LOG] Overall execution time: 1477 sec real time.
Synthesis time: 1476.59 sec (Real time) / 1459.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.42 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 22.24 sec (Real time) / 22.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 1713 17 51 1 1625
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 1735.47 sec CPU time.
[LOG] Relation determinization time: 1741 sec real time.
[LOG] Final circuit size: 1085 new AND gates.
[LOG] Size before ABC: 1277 AND gates.
[LOG] Size after ABC: 1084 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1730.38/1735 sec (37.0203/37 sec, 2.81555/3 sec, 1.76322/2 sec, 19.9078/20 sec, 27.0819/27 sec, 11.5285/11 sec, 12.4717/13 sec, 12.4732/13 sec, 12.2511/12 sec, 15.0171/15 sec, 14.7866/15 sec, 13.2044/13 sec, 16.3996/16 sec, 19.6576/20 sec, 17.7267/18 sec, 15.6503/16 sec, 17.969/18 sec, 19.6775/19 sec, 21.152/22 sec, 21.2146/21 sec, 35.9953/36 sec, 51.0692/51 sec, 68.4582/69 sec, 59.6024/60 sec, 45.8189/46 sec, 59.5839/59 sec, 41.8193/42 sec, 35.7193/36 sec, 52.266/53 sec, 68.9888/69 sec, 71.499/71 sec, 63.9967/65 sec, 40.9394/41 sec, 64.3067/64 sec, 57.6176/58 sec, 40.6284/41 sec, 63.7589/64 sec, 76.2857/76 sec, 84.0229/84 sec, 54.4264/55 sec, 101.22/101 sec, 35.6281/36 sec, 55.3692/56 sec, 71.594/71 sec )
[LOG] Nr of iterations: 845 (12, 7, 2, 43, 34, 8, 12, 9, 12, 12, 6, 16, 7, 21, 15, 10, 82, 41, 54, 7, 31, 19, 9, 3, 1, 41, 21, 7, 11, 8, 11, 10, 5, 15, 6, 19, 12, 9, 63, 29, 52, 6, 29, 18 )
[LOG] Total clause computation time: 200.994/199 sec (1.40687/1.40687 sec, 1.34761/1.34761 sec, 0.618594/0.618594 sec, 0.895051/0.895051 sec, 1.31512/1.31512 sec, 0.863715/0.863715 sec, 0.946741/0.946741 sec, 0.947722/0.947722 sec, 0.865907/0.865907 sec, 1.05081/1.05081 sec, 0.872773/0.872773 sec, 0.927701/0.927701 sec, 0.856664/0.856664 sec, 1.41598/1.41598 sec, 1.28033/1.28033 sec, 0.87325/0.87325 sec, 2.15914/2.15914 sec, 0.824463/0.824463 sec, 0.726079/0.726079 sec, 0.742309/0.742309 sec, 3.01825/3.01825 sec, 9.44928/9.44928 sec, 28.1408/28.1408 sec, 24.0326/24.0326 sec, 12.1131/12.1131 sec, 20.8958/20.8958 sec, 3.96865/3.96865 sec, 1.2577/1.2577 sec, 2.31219/2.31219 sec, 1.6136/1.6136 sec, 1.29076/1.29076 sec, 0.889963/0.889963 sec, 1.73378/1.73378 sec, 1.19529/1.19529 sec, 1.69942/1.69942 sec, 1.60282/1.60282 sec, 7.74507/7.74507 sec, 2.00628/2.00628 sec, 14.3621/14.3621 sec, 1.1019/1.1019 sec, 0.789935/0.789935 sec, 0.774563/0.774563 sec, 1.7801/1.7801 sec, 36.2831/36.2831 sec )
[LOG] Total clause minimization time: 1526.34/1533 sec (35.5438/35.5438 sec, 1.3847/1.3847 sec, 1.08306/1.08306 sec, 18.9288/18.9288 sec, 25.6867/25.6867 sec, 10.5778/10.5778 sec, 11.4525/11.4525 sec, 11.4497/11.4497 sec, 11.2922/11.2922 sec, 13.8793/13.8793 sec, 13.8213/13.8213 sec, 12.1846/12.1846 sec, 15.453/15.453 sec, 18.1651/18.1651 sec, 16.3649/16.3649 sec, 14.7056/14.7056 sec, 15.6751/15.6751 sec, 18.7487/18.7487 sec, 20.3175/20.3175 sec, 20.3907/20.3907 sec, 32.8631/32.8631 sec, 41.5257/41.5257 sec, 40.268/40.268 sec, 35.5167/35.5167 sec, 33.6634/33.6634 sec, 38.6205/38.6205 sec, 37.8008/37.8008 sec, 34.4084/34.4084 sec, 49.9082/49.9082 sec, 67.3194/67.3194 sec, 70.158/70.158 sec, 63.057/63.057 sec, 39.1584/39.1584 sec, 63.0636/63.0636 sec, 55.8701/55.8701 sec, 38.9734/38.9734 sec, 55.9648/55.9648 sec, 74.2314/74.2314 sec, 69.5982/69.5982 sec, 53.2801/53.2801 sec, 100.382/100.382 sec, 34.8118/34.8118 sec, 53.5346/53.5346 sec, 35.2618/35.2618 sec )
[LOG] Total clause size reduction: 192031 --> 2356 (6996 --> 21, 3810 --> 13, 722 --> 1, 28392 --> 155, 21747 --> 116, 3570 --> 8, 5478 --> 14, 3872 --> 10, 5148 --> 15, 4994 --> 24, 2195 --> 9, 6405 --> 23, 2454 --> 11, 8120 --> 38, 5320 --> 34, 3294 --> 16, 29484 --> 428, 13920 --> 103, 17755 --> 156, 1950 --> 15, 9600 --> 123, 5742 --> 58, 13 --> 13, 4 --> 4, 1 --> 1, 148 --> 134, 48 --> 47, 8 --> 8, 14 --> 14, 10 --> 10, 15 --> 15, 20 --> 20, 9 --> 8, 23 --> 23, 11 --> 11, 29 --> 28, 21 --> 21, 16 --> 16, 283 --> 233, 55 --> 55, 147 --> 138, 15 --> 15, 115 --> 93, 58 --> 58 )
[LOG] Average clause size reduction: 227.256 --> 2.78817 (583 --> 1.75, 544.286 --> 1.85714, 361 --> 0.5, 660.279 --> 3.60465, 639.618 --> 3.41176, 446.25 --> 1, 456.5 --> 1.16667, 430.222 --> 1.11111, 429 --> 1.25, 416.167 --> 2, 365.833 --> 1.5, 400.312 --> 1.4375, 350.571 --> 1.57143, 386.667 --> 1.80952, 354.667 --> 2.26667, 329.4 --> 1.6, 359.561 --> 5.21951, 339.512 --> 2.5122, 328.796 --> 2.88889, 278.571 --> 2.14286, 309.677 --> 3.96774, 302.211 --> 3.05263, 1.44444 --> 1.44444, 1.33333 --> 1.33333, 1 --> 1, 3.60976 --> 3.26829, 2.28571 --> 2.2381, 1.14286 --> 1.14286, 1.27273 --> 1.27273, 1.25 --> 1.25, 1.36364 --> 1.36364, 2 --> 2, 1.8 --> 1.6, 1.53333 --> 1.53333, 1.83333 --> 1.83333, 1.52632 --> 1.47368, 1.75 --> 1.75, 1.77778 --> 1.77778, 4.49206 --> 3.69841, 1.89655 --> 1.89655, 2.82692 --> 2.65385, 2.5 --> 2.5, 3.96552 --> 3.2069, 3.22222 --> 3.22222 )
[LOG] Overall execution time: 1735.5 sec CPU time.
[LOG] Overall execution time: 1741 sec real time.
Synthesis time: 1740.43 sec (Real time) / 1718.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.49 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 22.85 sec (Real time) / 22.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 1816 18 53 1 1724
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 1824.45 sec CPU time.
[LOG] Relation determinization time: 1830 sec real time.
[LOG] Final circuit size: 1537 new AND gates.
[LOG] Size before ABC: 1856 AND gates.
[LOG] Size after ABC: 1536 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1818.94/1823 sec (22.3759/23 sec, 3.83721/4 sec, 1.67055/1 sec, 2.61686/3 sec, 23.4249/23 sec, 10.1541/11 sec, 10.8108/10 sec, 12.0528/12 sec, 10.494/10 sec, 11.8959/12 sec, 11.5234/12 sec, 11.8461/12 sec, 11.8725/11 sec, 12.9662/13 sec, 12.9897/13 sec, 15.4399/15 sec, 16.7042/17 sec, 15.67/15 sec, 18.3086/19 sec, 27.7263/28 sec, 30.7095/30 sec, 40.0451/41 sec, 66.0846/66 sec, 70.6299/71 sec, 88.0413/88 sec, 47.7515/48 sec, 40.0301/40 sec, 53.144/53 sec, 66.6425/67 sec, 43.7547/44 sec, 69.3937/70 sec, 58.3118/58 sec, 43.4484/44 sec, 61.9905/62 sec, 67.0008/67 sec, 61.7697/62 sec, 52.8188/53 sec, 56.3412/57 sec, 59.0853/59 sec, 71.0376/71 sec, 60.0139/60 sec, 60.4892/61 sec, 55.2743/55 sec, 58.9251/59 sec, 67.7192/68 sec, 104.111/105 sec )
[LOG] Nr of iterations: 1052 (9, 5, 2, 34, 26, 13, 8, 12, 15, 20, 13, 9, 18, 14, 11, 14, 70, 46, 56, 25, 15, 108, 18, 6, 4, 1, 28, 23, 12, 7, 11, 13, 14, 12, 7, 17, 12, 9, 12, 64, 39, 49, 22, 12, 100, 17 )
[LOG] Total clause computation time: 350.618/347 sec (20.8781/20.8781 sec, 2.6747/2.6747 sec, 0.5132/0.5132 sec, 1.09198/1.09198 sec, 0.909581/0.909581 sec, 1.0218/1.0218 sec, 1.02699/1.02699 sec, 0.806085/0.806085 sec, 1.08174/1.08174 sec, 1.01486/1.01486 sec, 0.861297/0.861297 sec, 0.855226/0.855226 sec, 0.870649/0.870649 sec, 0.851565/0.851565 sec, 0.894768/0.894768 sec, 0.825668/0.825668 sec, 1.78685/1.78685 sec, 0.757558/0.757558 sec, 0.976327/0.976327 sec, 0.674617/0.674617 sec, 0.88451/0.88451 sec, 3.55813/3.55813 sec, 28.5718/28.5718 sec, 34.7616/34.7616 sec, 39.2921/39.2921 sec, 15.4791/15.4791 sec, 3.82556/3.82556 sec, 25.5025/25.5025 sec, 1.61008/1.61008 sec, 2.04515/2.04515 sec, 1.54479/1.54479 sec, 1.96735/1.96735 sec, 1.38948/1.38948 sec, 3.91442/3.91442 sec, 1.72985/1.72985 sec, 1.10451/1.10451 sec, 1.45006/1.45006 sec, 1.32047/1.32047 sec, 18.0882/18.0882 sec, 24.1316/24.1316 sec, 1.09748/1.09748 sec, 1.9855/1.9855 sec, 0.931195/0.931195 sec, 6.89577/6.89577 sec, 26.291/26.291 sec, 60.8722/60.8722 sec )
[LOG] Total clause minimization time: 1464.94/1471 sec (1.42768/1.42768 sec, 1.0893/1.0893 sec, 1.07547/1.07547 sec, 1.44119/1.44119 sec, 22.4291/22.4291 sec, 9.04269/9.04269 sec, 9.69111/9.69111 sec, 11.1585/11.1585 sec, 9.33136/9.33136 sec, 10.8047/10.8047 sec, 10.5714/10.5714 sec, 10.8987/10.8987 sec, 10.9302/10.9302 sec, 12.0329/12.0329 sec, 12.0066/12.0066 sec, 14.5207/14.5207 sec, 14.7928/14.7928 sec, 14.807/14.807 sec, 17.2195/17.2195 sec, 26.9501/26.9501 sec, 29.7448/29.7448 sec, 36.3074/36.3074 sec, 37.4065/37.4065 sec, 35.8252/35.8252 sec, 48.6965/48.6965 sec, 32.2305/32.2305 sec, 36.1467/36.1467 sec, 27.5838/27.5838 sec, 64.981/64.981 sec, 41.6605/41.6605 sec, 67.8033/67.8033 sec, 56.2963/56.2963 sec, 42.0146/42.0146 sec, 58.0335/58.0335 sec, 65.2248/65.2248 sec, 60.6176/60.6176 sec, 51.3248/51.3248 sec, 54.9658/54.9658 sec, 40.9548/40.9548 sec, 46.8275/46.8275 sec, 58.8663/58.8663 sec, 58.4401/58.4401 sec, 54.2938/54.2938 sec, 51.9727/51.9727 sec, 41.3293/41.3293 sec, 43.1753/43.1753 sec )
[LOG] Total clause size reduction: 234291 --> 3452 (5440 --> 13, 2752 --> 5, 772 --> 1, 23892 --> 136, 17550 --> 96, 6492 --> 15, 3689 --> 10, 5654 --> 14, 6986 --> 18, 9215 --> 56, 5640 --> 22, 3664 --> 17, 7463 --> 30, 5525 --> 23, 4080 --> 24, 5135 --> 28, 27117 --> 381, 16965 --> 131, 20020 --> 158, 8376 --> 42, 4760 --> 49, 35845 --> 607, 5678 --> 60, 7 --> 7, 5 --> 5, 1 --> 1, 90 --> 90, 71 --> 70, 15 --> 15, 10 --> 10, 14 --> 14, 16 --> 16, 21 --> 21, 22 --> 22, 12 --> 12, 30 --> 30, 19 --> 19, 18 --> 18, 23 --> 23, 330 --> 300, 93 --> 93, 126 --> 125, 34 --> 34, 32 --> 30, 532 --> 501, 60 --> 60 )
[LOG] Average clause size reduction: 222.71 --> 3.28137 (604.444 --> 1.44444, 550.4 --> 1, 386 --> 0.5, 702.706 --> 4, 675 --> 3.69231, 499.385 --> 1.15385, 461.125 --> 1.25, 471.167 --> 1.16667, 465.733 --> 1.2, 460.75 --> 2.8, 433.846 --> 1.69231, 407.111 --> 1.88889, 414.611 --> 1.66667, 394.643 --> 1.64286, 370.909 --> 2.18182, 366.786 --> 2, 387.386 --> 5.44286, 368.804 --> 2.84783, 357.5 --> 2.82143, 335.04 --> 1.68, 317.333 --> 3.26667, 331.898 --> 5.62037, 315.444 --> 3.33333, 1.16667 --> 1.16667, 1.25 --> 1.25, 1 --> 1, 3.21429 --> 3.21429, 3.08696 --> 3.04348, 1.25 --> 1.25, 1.42857 --> 1.42857, 1.27273 --> 1.27273, 1.23077 --> 1.23077, 1.5 --> 1.5, 1.83333 --> 1.83333, 1.71429 --> 1.71429, 1.76471 --> 1.76471, 1.58333 --> 1.58333, 2 --> 2, 1.91667 --> 1.91667, 5.15625 --> 4.6875, 2.38462 --> 2.38462, 2.57143 --> 2.55102, 1.54545 --> 1.54545, 2.66667 --> 2.5, 5.32 --> 5.01, 3.52941 --> 3.52941 )
[LOG] Overall execution time: 1824.47 sec CPU time.
[LOG] Overall execution time: 1830 sec real time.
Synthesis time: 1829.88 sec (Real time) / 1804.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.74 sec (Real time) / 0.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 55.79 sec (Real time) / 55.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 2318 19 55 1 2222
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 1855.07 sec CPU time.
[LOG] Relation determinization time: 1860 sec real time.
[LOG] Final circuit size: 1509 new AND gates.
[LOG] Size before ABC: 1851 AND gates.
[LOG] Size after ABC: 1508 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1848.72/1854 sec (39.4263/39 sec, 43.3522/44 sec, 1.46917/1 sec, 21.2752/21 sec, 24.5124/25 sec, 14.5737/15 sec, 13.7691/13 sec, 11.1736/12 sec, 10.544/10 sec, 11.7274/12 sec, 12.919/13 sec, 13.0662/13 sec, 12.0718/12 sec, 13.7683/14 sec, 22.9486/23 sec, 13.5041/14 sec, 14.5187/14 sec, 22.8873/23 sec, 30.5721/31 sec, 23.0506/23 sec, 19.6574/20 sec, 22.2755/22 sec, 20.3272/20 sec, 42.7078/43 sec, 71.5749/72 sec, 45.528/46 sec, 60.5618/60 sec, 78.7344/79 sec, 35.9504/36 sec, 44.8125/45 sec, 86.4024/87 sec, 55.7879/56 sec, 45.5892/46 sec, 51.2488/51 sec, 49.1792/49 sec, 55.7282/56 sec, 56.5271/57 sec, 43.4601/44 sec, 43.6082/43 sec, 45.1239/46 sec, 100.874/101 sec, 79.9526/80 sec, 52.0017/52 sec, 54.6385/55 sec, 50.6569/51 sec, 45.7059/45 sec, 58.9823/60 sec, 59.9908/60 sec )
[LOG] Nr of iterations: 1059 (11, 6, 2, 45, 28, 9, 5, 8, 10, 12, 6, 9, 15, 20, 13, 14, 44, 8, 53, 10, 22, 11, 43, 153, 9, 5, 1, 40, 20, 7, 4, 7, 9, 11, 5, 7, 13, 18, 10, 12, 38, 7, 51, 9, 17, 9, 42, 151 )
[LOG] Total clause computation time: 136.362/134 sec (0.869748/0.869748 sec, 1.89074/1.89074 sec, 0.601576/0.601576 sec, 1.27403/1.27403 sec, 1.12309/1.12309 sec, 0.990243/0.990243 sec, 1.06845/1.06845 sec, 1.15169/1.15169 sec, 1.01982/1.01982 sec, 1.04087/1.04087 sec, 1.23079/1.23079 sec, 1.21793/1.21793 sec, 1.25217/1.25217 sec, 1.10734/1.10734 sec, 0.935925/0.935925 sec, 0.999667/0.999667 sec, 1.95693/1.95693 sec, 0.858117/0.858117 sec, 0.899112/0.899112 sec, 0.827098/0.827098 sec, 0.95946/0.95946 sec, 0.86814/0.86814 sec, 3.17351/3.17351 sec, 1.92107/1.92107 sec, 18.3651/18.3651 sec, 2.27262/2.27262 sec, 14.2882/14.2882 sec, 16.3638/16.3638 sec, 5.31026/5.31026 sec, 2.18242/2.18242 sec, 1.93915/1.93915 sec, 1.87189/1.87189 sec, 1.78465/1.78465 sec, 1.82137/1.82137 sec, 1.61826/1.61826 sec, 1.02567/1.02567 sec, 2.3014/2.3014 sec, 2.40048/2.40048 sec, 1.41846/1.41846 sec, 1.33059/1.33059 sec, 18.9605/18.9605 sec, 1.43113/1.43113 sec, 1.71272/1.71272 sec, 1.58061/1.58061 sec, 1.70105/1.70105 sec, 1.66126/1.66126 sec, 2.03552/2.03552 sec, 1.7472/1.7472 sec )
[LOG] Total clause minimization time: 1708.42/1715 sec (38.4737/38.4737 sec, 41.3555/41.3555 sec, 0.782803/0.782803 sec, 19.8772/19.8772 sec, 23.2798/23.2798 sec, 13.5/13.5 sec, 12.5996/12.5996 sec, 9.92168/9.92168 sec, 9.42514/9.42514 sec, 10.602/10.602 sec, 11.5832/11.5832 sec, 11.7401/11.7401 sec, 10.7029/10.7029 sec, 12.5495/12.5495 sec, 21.9056/21.9056 sec, 12.43/12.43 sec, 12.4406/12.4406 sec, 21.9281/21.9281 sec, 29.5777/29.5777 sec, 22.1379/22.1379 sec, 18.6099/18.6099 sec, 21.3252/21.3252 sec, 17.0219/17.0219 sec, 40.6062/40.6062 sec, 53.1545/53.1545 sec, 43.1872/43.1872 sec, 46.222/46.222 sec, 62.2955/62.2955 sec, 30.5808/30.5808 sec, 42.5687/42.5687 sec, 84.4084/84.4084 sec, 53.8507/53.8507 sec, 43.7496/43.7496 sec, 49.3706/49.3706 sec, 47.5102/47.5102 sec, 54.6532/54.6532 sec, 54.1711/54.1711 sec, 41.0066/41.0066 sec, 42.1334/42.1334 sec, 43.7382/43.7382 sec, 81.8449/81.8449 sec, 78.4665/78.4665 sec, 50.2216/50.2216 sec, 53.0022/53.0022 sec, 48.8955/48.8955 sec, 43.9896/43.9896 sec, 56.8767/56.8767 sec, 58.1498/58.1498 sec )
[LOG] Total clause size reduction: 253017 --> 3251 (7270 --> 11, 3630 --> 6, 825 --> 1, 33924 --> 161, 20358 --> 97, 4696 --> 12, 2344 --> 5, 3997 --> 9, 5085 --> 12, 5841 --> 20, 2620 --> 9, 4176 --> 18, 6930 --> 30, 9139 --> 33, 5580 --> 38, 5772 --> 42, 19006 --> 220, 2975 --> 14, 21372 --> 153, 3564 --> 32, 8211 --> 53, 3690 --> 22, 15288 --> 186, 55176 --> 580, 9 --> 9, 6 --> 6, 1 --> 1, 135 --> 132, 47 --> 46, 8 --> 8, 5 --> 5, 9 --> 9, 12 --> 12, 20 --> 20, 9 --> 9, 10 --> 10, 24 --> 24, 29 --> 29, 20 --> 20, 33 --> 33, 174 --> 147, 14 --> 14, 144 --> 136, 32 --> 32, 32 --> 32, 18 --> 18, 186 --> 164, 571 --> 571 )
[LOG] Average clause size reduction: 238.921 --> 3.06988 (660.909 --> 1, 605 --> 1, 412.5 --> 0.5, 753.867 --> 3.57778, 727.071 --> 3.46429, 521.778 --> 1.33333, 468.8 --> 1, 499.625 --> 1.125, 508.5 --> 1.2, 486.75 --> 1.66667, 436.667 --> 1.5, 464 --> 2, 462 --> 2, 456.95 --> 1.65, 429.231 --> 2.92308, 412.286 --> 3, 431.955 --> 5, 371.875 --> 1.75, 403.245 --> 2.88679, 356.4 --> 3.2, 373.227 --> 2.40909, 335.455 --> 2, 355.535 --> 4.32558, 360.627 --> 3.79085, 1 --> 1, 1.2 --> 1.2, 1 --> 1, 3.375 --> 3.3, 2.35 --> 2.3, 1.14286 --> 1.14286, 1.25 --> 1.25, 1.28571 --> 1.28571, 1.33333 --> 1.33333, 1.81818 --> 1.81818, 1.8 --> 1.8, 1.42857 --> 1.42857, 1.84615 --> 1.84615, 1.61111 --> 1.61111, 2 --> 2, 2.75 --> 2.75, 4.57895 --> 3.86842, 2 --> 2, 2.82353 --> 2.66667, 3.55556 --> 3.55556, 1.88235 --> 1.88235, 2 --> 2, 4.42857 --> 3.90476, 3.78146 --> 3.78146 )
[LOG] Overall execution time: 1855.1 sec CPU time.
[LOG] Overall execution time: 1860 sec real time.
Synthesis time: 1860.43 sec (Real time) / 1835.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.70 sec (Real time) / 0.69 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 41.39 sec (Real time) / 41.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2343 20 58 1 2242
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.485274 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 79 new AND gates.
[LOG] Size before ABC: 112 AND gates.
[LOG] Size after ABC: 78 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.462302/0 sec (0.028886/0 sec, 0.038386/0 sec, 0.048309/0 sec, 0.017937/0 sec, 0.052962/0 sec, 0.042509/0 sec, 0.03463/0 sec, 0.038291/0 sec, 0.046959/0 sec, 0.030478/0 sec, 0.042858/0 sec, 0.040097/0 sec )
[LOG] Nr of iterations: 76 (13, 12, 4, 2, 9, 3, 11, 11, 3, 1, 6, 1 )
[LOG] Total clause computation time: 0.190932/0 sec (0.011157/0.011157 sec, 0.017195/0.017195 sec, 0.021081/0.021081 sec, 0.009826/0.009826 sec, 0.024907/0.024907 sec, 0.020427/0.020427 sec, 0.013561/0.013561 sec, 0.015796/0.015796 sec, 0.019715/0.019715 sec, 6.6e-05/6.6e-05 sec, 0.019263/0.019263 sec, 0.017938/0.017938 sec )
[LOG] Total clause minimization time: 0.251147/0 sec (0.015487/0.015487 sec, 0.01898/0.01898 sec, 0.025021/0.025021 sec, 0.006048/0.006048 sec, 0.025922/0.025922 sec, 0.020098/0.020098 sec, 0.019871/0.019871 sec, 0.021287/0.021287 sec, 0.02608/0.02608 sec, 0.028991/0.028991 sec, 0.022269/0.022269 sec, 0.021093/0.021093 sec )
[LOG] Total clause size reduction: 4668 --> 128 (1632 --> 23, 1408 --> 26, 333 --> 4, 166 --> 0, 864 --> 15, 206 --> 3, 20 --> 19, 26 --> 25, 4 --> 4, 0 --> 0, 8 --> 8, 1 --> 1 )
[LOG] Average clause size reduction: 61.4211 --> 1.68421 (125.538 --> 1.76923, 117.333 --> 2.16667, 83.25 --> 1, 83 --> 0, 96 --> 1.66667, 68.6667 --> 1, 1.81818 --> 1.72727, 2.36364 --> 2.27273, 1.33333 --> 1.33333, 0 --> 0, 1.33333 --> 1.33333, 1 --> 1 )
[LOG] Overall execution time: 0.487177 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 253 5 23 1 220
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.94451 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 180 new AND gates.
[LOG] Size before ABC: 200 AND gates.
[LOG] Size after ABC: 179 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.903834/0 sec (0.044547/0 sec, 0.050791/0 sec, 0.059134/0 sec, 0.069701/0 sec, 0.073689/0 sec, 0.079512/0 sec, 0.059232/0 sec, 0.072446/0 sec, 0.066286/0 sec, 0.061252/0 sec, 0.068442/0 sec, 0.065922/0 sec, 0.067157/0 sec, 0.065723/0 sec )
[LOG] Nr of iterations: 118 (16, 21, 7, 3, 4, 13, 3, 13, 17, 4, 2, 3, 11, 1 )
[LOG] Total clause computation time: 0.367637/0 sec (0.021113/0.021113 sec, 0.018287/0.018287 sec, 0.025295/0.025295 sec, 0.032265/0.032265 sec, 0.034828/0.034828 sec, 0.036058/0.036058 sec, 0.028304/0.028304 sec, 0.027482/0.027482 sec, 0.018704/0.018704 sec, 0.028138/0.028138 sec, 0.027818/0.027818 sec, 0.019722/0.019722 sec, 0.023184/0.023184 sec, 0.026439/0.026439 sec )
[LOG] Total clause minimization time: 0.503478/0 sec (0.020409/0.020409 sec, 0.029343/0.029343 sec, 0.030847/0.030847 sec, 0.034438/0.034438 sec, 0.035894/0.035894 sec, 0.040094/0.040094 sec, 0.028029/0.028029 sec, 0.043261/0.043261 sec, 0.04582/0.04582 sec, 0.031555/0.031555 sec, 0.039114/0.039114 sec, 0.044647/0.044647 sec, 0.042248/0.042248 sec, 0.037779/0.037779 sec )
[LOG] Total clause size reduction: 9307 --> 287 (2595 --> 45, 3300 --> 71, 864 --> 14, 264 --> 3, 387 --> 5, 1524 --> 26, 244 --> 3, 36 --> 31, 55 --> 51, 7 --> 7, 3 --> 3, 5 --> 5, 22 --> 22, 1 --> 1 )
[LOG] Average clause size reduction: 78.8729 --> 2.4322 (162.188 --> 2.8125, 157.143 --> 3.38095, 123.429 --> 2, 88 --> 1, 96.75 --> 1.25, 117.231 --> 2, 81.3333 --> 1, 2.76923 --> 2.38462, 3.23529 --> 3, 1.75 --> 1.75, 1.5 --> 1.5, 1.66667 --> 1.66667, 2 --> 2, 1 --> 1 )
[LOG] Overall execution time: 0.946744 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.12 sec (Real time) / 1.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.74 sec (Real time) / 0.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 392 6 26 1 354
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 4.94067 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 197 new AND gates.
[LOG] Size before ABC: 244 AND gates.
[LOG] Size after ABC: 196 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.85788/4 sec (0.068293/0 sec, 0.071927/0 sec, 0.066414/0 sec, 0.072936/0 sec, 0.068974/0 sec, 0.092544/0 sec, 0.888242/1 sec, 0.113705/0 sec, 0.064786/0 sec, 0.362431/0 sec, 0.617883/1 sec, 0.331699/0 sec, 0.428936/1 sec, 0.377494/0 sec, 0.462313/1 sec, 0.521177/0 sec, 0.110573/0 sec, 0.137556/0 sec )
[LOG] Nr of iterations: 145 (15, 16, 4, 5, 4, 13, 6, 16, 2, 12, 14, 3, 4, 3, 9, 5, 13, 1 )
[LOG] Total clause computation time: 0.702612/0 sec (0.029246/0.029246 sec, 0.027315/0.027315 sec, 0.028302/0.028302 sec, 0.02598/0.02598 sec, 0.026017/0.026017 sec, 0.04375/0.04375 sec, 0.051706/0.051706 sec, 0.049139/0.049139 sec, 0.030807/0.030807 sec, 0.052923/0.052923 sec, 0.043557/0.043557 sec, 0.037346/0.037346 sec, 0.035097/0.035097 sec, 0.032396/0.032396 sec, 0.054103/0.054103 sec, 0.052326/0.052326 sec, 0.047482/0.047482 sec, 0.03512/0.03512 sec )
[LOG] Total clause minimization time: 4.09365/4 sec (0.034615/0.034615 sec, 0.039911/0.039911 sec, 0.034207/0.034207 sec, 0.042877/0.042877 sec, 0.038991/0.038991 sec, 0.044374/0.044374 sec, 0.832226/0.832226 sec, 0.059984/0.059984 sec, 0.029967/0.029967 sec, 0.306584/0.306584 sec, 0.571797/0.571797 sec, 0.29202/0.29202 sec, 0.391249/0.391249 sec, 0.342725/0.342725 sec, 0.40541/0.40541 sec, 0.466212/0.466212 sec, 0.060197/0.060197 sec, 0.100302/0.100302 sec )
[LOG] Total clause size reduction: 12660 --> 355 (2996 --> 51, 3090 --> 56, 534 --> 4, 648 --> 5, 492 --> 4, 1740 --> 43, 720 --> 7, 2145 --> 38, 138 --> 1, 37 --> 36, 50 --> 41, 4 --> 4, 5 --> 5, 4 --> 4, 20 --> 19, 7 --> 7, 29 --> 29, 1 --> 1 )
[LOG] Average clause size reduction: 87.3103 --> 2.44828 (199.733 --> 3.4, 193.125 --> 3.5, 133.5 --> 1, 129.6 --> 1, 123 --> 1, 133.846 --> 3.30769, 120 --> 1.16667, 134.062 --> 2.375, 69 --> 0.5, 3.08333 --> 3, 3.57143 --> 2.92857, 1.33333 --> 1.33333, 1.25 --> 1.25, 1.33333 --> 1.33333, 2.22222 --> 2.11111, 1.4 --> 1.4, 2.23077 --> 2.23077, 1 --> 1 )
[LOG] Overall execution time: 4.9436 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.14 sec (Real time) / 4.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.91 sec (Real time) / 0.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 450 7 30 1 405
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 5.11543 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 220 new AND gates.
[LOG] Size before ABC: 279 AND gates.
[LOG] Size after ABC: 218 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.01782/5 sec (0.044147/0 sec, 0.042552/0 sec, 0.064548/0 sec, 0.06315/0 sec, 0.063453/0 sec, 0.068385/0 sec, 0.11961/0 sec, 0.119995/0 sec, 0.145569/1 sec, 0.135473/0 sec, 0.440214/0 sec, 0.61188/1 sec, 0.509999/0 sec, 0.501063/1 sec, 0.356027/0 sec, 0.390665/0 sec, 0.393213/1 sec, 0.460769/0 sec, 0.332327/1 sec, 0.154783/0 sec )
[LOG] Nr of iterations: 207 (2, 2, 15, 6, 10, 6, 16, 12, 28, 17, 1, 1, 9, 3, 9, 5, 14, 11, 24, 16 )
[LOG] Total clause computation time: 0.896231/0 sec (0.017214/0.017214 sec, 0.020576/0.020576 sec, 0.02776/0.02776 sec, 0.024582/0.024582 sec, 0.02652/0.02652 sec, 0.027864/0.027864 sec, 0.054474/0.054474 sec, 0.061597/0.061597 sec, 0.056438/0.056438 sec, 0.057141/0.057141 sec, 0.051304/0.051304 sec, 0.057572/0.057572 sec, 0.053336/0.053336 sec, 0.047345/0.047345 sec, 0.047823/0.047823 sec, 0.045641/0.045641 sec, 0.06467/0.06467 sec, 0.060011/0.060011 sec, 0.045483/0.045483 sec, 0.04888/0.04888 sec )
[LOG] Total clause minimization time: 4.04358/5 sec (0.021847/0.021847 sec, 0.017679/0.017679 sec, 0.032437/0.032437 sec, 0.034294/0.034294 sec, 0.032147/0.032147 sec, 0.036196/0.036196 sec, 0.059945/0.059945 sec, 0.05355/0.05355 sec, 0.083437/0.083437 sec, 0.073145/0.073145 sec, 0.386334/0.386334 sec, 0.551402/0.551402 sec, 0.453325/0.453325 sec, 0.451082/0.451082 sec, 0.30508/0.30508 sec, 0.342369/0.342369 sec, 0.325361/0.325361 sec, 0.397898/0.397898 sec, 0.283293/0.283293 sec, 0.102764/0.102764 sec )
[LOG] Total clause size reduction: 19243 --> 470 (286 --> 1, 273 --> 1, 3122 --> 36, 1060 --> 16, 1881 --> 15, 995 --> 8, 2550 --> 47, 1782 --> 27, 4455 --> 88, 2624 --> 31, 1 --> 1, 1 --> 1, 14 --> 13, 5 --> 5, 15 --> 15, 8 --> 8, 42 --> 39, 27 --> 23, 71 --> 64, 31 --> 31 )
[LOG] Average clause size reduction: 92.9614 --> 2.27053 (143 --> 0.5, 136.5 --> 0.5, 208.133 --> 2.4, 176.667 --> 2.66667, 188.1 --> 1.5, 165.833 --> 1.33333, 159.375 --> 2.9375, 148.5 --> 2.25, 159.107 --> 3.14286, 154.353 --> 1.82353, 1 --> 1, 1 --> 1, 1.55556 --> 1.44444, 1.66667 --> 1.66667, 1.66667 --> 1.66667, 1.6 --> 1.6, 3 --> 2.78571, 2.45455 --> 2.09091, 2.95833 --> 2.66667, 1.9375 --> 1.9375 )
[LOG] Overall execution time: 5.11867 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.31 sec (Real time) / 5.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.21 sec (Real time) / 1.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 514 8 33 1 465
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 17.4898 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 556 new AND gates.
[LOG] Size before ABC: 698 AND gates.
[LOG] Size after ABC: 555 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 17.3283/17 sec (0.056615/0 sec, 0.059967/0 sec, 0.088421/0 sec, 0.081378/0 sec, 0.080738/0 sec, 0.084293/0 sec, 0.098762/0 sec, 0.206539/0 sec, 0.201934/1 sec, 1.08387/1 sec, 0.94953/1 sec, 1.40282/1 sec, 1.2176/1 sec, 1.17095/1 sec, 1.17606/2 sec, 1.40428/1 sec, 1.77305/2 sec, 0.822806/1 sec, 0.855552/0 sec, 0.823302/1 sec, 0.906471/1 sec, 1.02948/1 sec, 0.642898/1 sec, 1.11098/1 sec )
[LOG] Nr of iterations: 401 (5, 2, 16, 9, 9, 8, 8, 27, 21, 63, 38, 8, 4, 1, 15, 6, 6, 6, 5, 26, 20, 55, 37, 6 )
[LOG] Total clause computation time: 2.07689/3 sec (0.022832/0.022832 sec, 0.028977/0.028977 sec, 0.039834/0.039834 sec, 0.034901/0.034901 sec, 0.033479/0.033479 sec, 0.032144/0.032144 sec, 0.038256/0.038256 sec, 0.090295/0.090295 sec, 0.080916/0.080916 sec, 0.181379/0.181379 sec, 0.106031/0.106031 sec, 0.162053/0.162053 sec, 0.08035/0.08035 sec, 0.210272/0.210272 sec, 0.18066/0.18066 sec, 0.068912/0.068912 sec, 0.066516/0.066516 sec, 0.068401/0.068401 sec, 0.070245/0.070245 sec, 0.106284/0.106284 sec, 0.11749/0.11749 sec, 0.100559/0.100559 sec, 0.088051/0.088051 sec, 0.068048/0.068048 sec )
[LOG] Total clause minimization time: 15.1157/14 sec (0.028165/0.028165 sec, 0.025846/0.025846 sec, 0.042683/0.042683 sec, 0.040761/0.040761 sec, 0.041525/0.041525 sec, 0.046511/0.046511 sec, 0.054665/0.054665 sec, 0.109013/0.109013 sec, 0.113923/0.113923 sec, 0.890954/0.890954 sec, 0.833732/0.833732 sec, 1.233/1.233 sec, 1.13361/1.13361 sec, 0.957013/0.957013 sec, 0.991052/0.991052 sec, 1.3315/1.3315 sec, 1.70239/1.70239 sec, 0.750546/0.750546 sec, 0.781454/0.781454 sec, 0.712261/0.712261 sec, 0.783828/0.783828 sec, 0.922556/0.922556 sec, 0.549719/0.549719 sec, 1.039/1.039 sec )
[LOG] Total clause size reduction: 40813 --> 1304 (1320 --> 4, 313 --> 1, 3930 --> 40, 1976 --> 15, 1872 --> 14, 1533 --> 15, 1463 --> 15, 4966 --> 110, 3660 --> 74, 11222 --> 343, 6660 --> 96, 1253 --> 18, 4 --> 4, 1 --> 1, 40 --> 37, 9 --> 9, 8 --> 8, 9 --> 9, 7 --> 6, 110 --> 93, 74 --> 65, 273 --> 217, 96 --> 96, 14 --> 14 )
[LOG] Average clause size reduction: 101.778 --> 3.25187 (264 --> 0.8, 156.5 --> 0.5, 245.625 --> 2.5, 219.556 --> 1.66667, 208 --> 1.55556, 191.625 --> 1.875, 182.875 --> 1.875, 183.926 --> 4.07407, 174.286 --> 3.52381, 178.127 --> 5.44444, 175.263 --> 2.52632, 156.625 --> 2.25, 1 --> 1, 1 --> 1, 2.66667 --> 2.46667, 1.5 --> 1.5, 1.33333 --> 1.33333, 1.5 --> 1.5, 1.4 --> 1.2, 4.23077 --> 3.57692, 3.7 --> 3.25, 4.96364 --> 3.94545, 2.59459 --> 2.59459, 2.33333 --> 2.33333 )
[LOG] Overall execution time: 17.494 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 17.79 sec (Real time) / 17.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.80 sec (Real time) / 3.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 895 9 37 1 838
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 75.6996 sec CPU time.
[LOG] Relation determinization time: 76 sec real time.
[LOG] Final circuit size: 834 new AND gates.
[LOG] Size before ABC: 1040 AND gates.
[LOG] Size after ABC: 833 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 75.4201/76 sec (0.089848/1 sec, 0.101144/0 sec, 0.119803/0 sec, 0.10873/0 sec, 0.116316/0 sec, 0.126205/0 sec, 0.111848/0 sec, 0.117852/0 sec, 0.238795/1 sec, 0.220562/0 sec, 0.909763/1 sec, 3.62438/3 sec, 8.54572/9 sec, 4.49294/4 sec, 5.32078/6 sec, 3.81723/4 sec, 5.21181/5 sec, 5.41102/5 sec, 3.81759/4 sec, 4.3551/5 sec, 7.51346/7 sec, 4.38942/4 sec, 5.35821/6 sec, 4.28422/4 sec, 2.69288/3 sec, 4.3245/4 sec )
[LOG] Nr of iterations: 602 (4, 2, 17, 7, 5, 9, 6, 6, 27, 28, 56, 139, 22, 3, 1, 16, 5, 4, 7, 5, 5, 25, 27, 49, 106, 21 )
[LOG] Total clause computation time: 5.51207/6 sec (0.036963/0.036963 sec, 0.047656/0.047656 sec, 0.056483/0.056483 sec, 0.044305/0.044305 sec, 0.044739/0.044739 sec, 0.054146/0.054146 sec, 0.038848/0.038848 sec, 0.04415/0.04415 sec, 0.104624/0.104624 sec, 0.091542/0.091542 sec, 0.153862/0.153862 sec, 0.207013/0.207013 sec, 0.278358/0.278358 sec, 0.131695/0.131695 sec, 1.21914/1.21914 sec, 0.236236/0.236236 sec, 0.148149/0.148149 sec, 0.134168/0.134168 sec, 0.127435/0.127435 sec, 0.268623/0.268623 sec, 0.149145/0.149145 sec, 0.611451/0.611451 sec, 0.734547/0.734547 sec, 0.218409/0.218409 sec, 0.141369/0.141369 sec, 0.189012/0.189012 sec )
[LOG] Total clause minimization time: 69.6764/70 sec (0.045029/0.045029 sec, 0.046079/0.046079 sec, 0.055036/0.055036 sec, 0.05653/0.05653 sec, 0.063678/0.063678 sec, 0.063832/0.063832 sec, 0.065097/0.065097 sec, 0.065676/0.065676 sec, 0.124714/0.124714 sec, 0.119583/0.119583 sec, 0.743154/0.743154 sec, 3.39221/3.39221 sec, 8.2534/8.2534 sec, 4.35532/4.35532 sec, 4.09595/4.09595 sec, 3.57423/3.57423 sec, 5.0573/5.0573 sec, 5.2701/5.2701 sec, 3.6836/3.6836 sec, 4.08026/4.08026 sec, 7.35714/7.35714 sec, 3.76953/3.76953 sec, 4.6161/4.6161 sec, 4.05543/4.05543 sec, 2.53894/2.53894 sec, 4.12842/4.12842 sec )
[LOG] Total clause size reduction: 67790 --> 2365 (1125 --> 3, 354 --> 1, 4560 --> 36, 1650 --> 15, 1048 --> 5, 2160 --> 15, 1175 --> 6, 1185 --> 7, 6682 --> 111, 6723 --> 95, 10340 --> 244, 25806 --> 888, 3906 --> 54, 3 --> 3, 1 --> 1, 36 --> 36, 9 --> 9, 5 --> 5, 11 --> 11, 6 --> 6, 7 --> 7, 102 --> 88, 95 --> 84, 191 --> 162, 556 --> 419, 54 --> 54 )
[LOG] Average clause size reduction: 112.608 --> 3.92857 (281.25 --> 0.75, 177 --> 0.5, 268.235 --> 2.11765, 235.714 --> 2.14286, 209.6 --> 1, 240 --> 1.66667, 195.833 --> 1, 197.5 --> 1.16667, 247.481 --> 4.11111, 240.107 --> 3.39286, 184.643 --> 4.35714, 185.655 --> 6.38849, 177.545 --> 2.45455, 1 --> 1, 1 --> 1, 2.25 --> 2.25, 1.8 --> 1.8, 1.25 --> 1.25, 1.57143 --> 1.57143, 1.2 --> 1.2, 1.4 --> 1.4, 4.08 --> 3.52, 3.51852 --> 3.11111, 3.89796 --> 3.30612, 5.24528 --> 3.95283, 2.57143 --> 2.57143 )
[LOG] Overall execution time: 75.7041 sec CPU time.
[LOG] Overall execution time: 76 sec real time.
Synthesis time: 76.22 sec (Real time) / 74.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.41 sec (Real time) / 5.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 1218 10 40 1 1156
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 96.6868 sec CPU time.
[LOG] Relation determinization time: 97 sec real time.
[LOG] Final circuit size: 885 new AND gates.
[LOG] Size before ABC: 1161 AND gates.
[LOG] Size after ABC: 883 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 96.4179/97 sec (0.082003/1 sec, 0.088603/0 sec, 0.135857/0 sec, 0.110626/0 sec, 0.110149/0 sec, 0.107594/0 sec, 0.114209/0 sec, 0.118563/0 sec, 0.227276/1 sec, 0.172741/0 sec, 0.208387/0 sec, 1.77834/2 sec, 2.94868/3 sec, 8.64477/8 sec, 7.03069/7 sec, 6.246/7 sec, 5.95431/6 sec, 5.35855/5 sec, 5.81288/6 sec, 6.75826/7 sec, 4.4256/4 sec, 4.07806/4 sec, 5.60561/6 sec, 5.44623/5 sec, 7.76231/8 sec, 4.09671/4 sec, 7.16279/7 sec, 5.83212/6 sec )
[LOG] Nr of iterations: 611 (2, 2, 26, 6, 5, 7, 9, 9, 32, 10, 26, 96, 88, 19, 1, 1, 24, 5, 4, 6, 6, 8, 30, 8, 25, 71, 73, 12 )
[LOG] Total clause computation time: 15.7765/14 sec (0.030154/0.030154 sec, 0.044976/0.044976 sec, 0.050493/0.050493 sec, 0.048766/0.048766 sec, 0.044488/0.044488 sec, 0.043746/0.043746 sec, 0.041397/0.041397 sec, 0.043556/0.043556 sec, 0.096107/0.096107 sec, 0.058567/0.058567 sec, 0.082716/0.082716 sec, 0.179928/0.179928 sec, 0.219757/0.219757 sec, 0.630264/0.630264 sec, 0.282099/0.282099 sec, 0.934938/0.934938 sec, 0.405024/0.405024 sec, 0.299841/0.299841 sec, 0.419952/0.419952 sec, 0.546753/0.546753 sec, 0.150833/0.150833 sec, 0.273736/0.273736 sec, 0.90212/0.90212 sec, 0.231679/0.231679 sec, 2.87273/2.87273 sec, 0.458225/0.458225 sec, 4.27589/4.27589 sec, 2.10774/2.10774 sec )
[LOG] Total clause minimization time: 80.3872/82 sec (0.043564/0.043564 sec, 0.035794/0.035794 sec, 0.076891/0.076891 sec, 0.053542/0.053542 sec, 0.057526/0.057526 sec, 0.05555/0.05555 sec, 0.06479/0.06479 sec, 0.06683/0.06683 sec, 0.120887/0.120887 sec, 0.105591/0.105591 sec, 0.116201/0.116201 sec, 1.57913/1.57913 sec, 2.70644/2.70644 sec, 8.00098/8.00098 sec, 6.74344/6.74344 sec, 5.30532/5.30532 sec, 5.54142/5.54142 sec, 5.05287/5.05287 sec, 5.38657/5.38657 sec, 6.20566/6.20566 sec, 4.26865/4.26865 sec, 3.79796/3.79796 sec, 4.69497/4.69497 sec, 5.20766/5.20766 sec, 4.88136/4.88136 sec, 3.62404/3.62404 sec, 2.87569/2.87569 sec, 3.71791/3.71791 sec )
[LOG] Total clause size reduction: 76623 --> 2543 (416 --> 1, 391 --> 1, 7825 --> 65, 1525 --> 8, 1164 --> 6, 1656 --> 7, 2192 --> 11, 1992 --> 10, 9145 --> 127, 1989 --> 17, 7175 --> 76, 19095 --> 690, 17400 --> 475, 3582 --> 60, 1 --> 1, 1 --> 1, 60 --> 57, 8 --> 8, 6 --> 6, 7 --> 7, 7 --> 7, 10 --> 10, 115 --> 87, 12 --> 12, 76 --> 61, 403 --> 376, 336 --> 322, 34 --> 34 )
[LOG] Average clause size reduction: 125.406 --> 4.16203 (208 --> 0.5, 195.5 --> 0.5, 300.962 --> 2.5, 254.167 --> 1.33333, 232.8 --> 1.2, 236.571 --> 1, 243.556 --> 1.22222, 221.333 --> 1.11111, 285.781 --> 3.96875, 198.9 --> 1.7, 275.962 --> 2.92308, 198.906 --> 7.1875, 197.727 --> 5.39773, 188.526 --> 3.15789, 1 --> 1, 1 --> 1, 2.5 --> 2.375, 1.6 --> 1.6, 1.5 --> 1.5, 1.16667 --> 1.16667, 1.16667 --> 1.16667, 1.25 --> 1.25, 3.83333 --> 2.9, 1.5 --> 1.5, 3.04 --> 2.44, 5.67606 --> 5.29577, 4.60274 --> 4.41096, 2.83333 --> 2.83333 )
[LOG] Overall execution time: 96.6921 sec CPU time.
[LOG] Overall execution time: 97 sec real time.
Synthesis time: 97.25 sec (Real time) / 95.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.12 sec (Real time) / 4.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 1309 11 43 1 1243
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 121.223 sec CPU time.
[LOG] Relation determinization time: 122 sec real time.
[LOG] Final circuit size: 871 new AND gates.
[LOG] Size before ABC: 1028 AND gates.
[LOG] Size after ABC: 870 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 120.848/122 sec (0.103798/0 sec, 0.115954/1 sec, 0.140328/0 sec, 0.170315/0 sec, 0.162234/0 sec, 0.158056/0 sec, 0.13512/0 sec, 0.147157/0 sec, 1.79268/2 sec, 0.189905/0 sec, 0.416602/1 sec, 0.239507/0 sec, 1.16425/1 sec, 1.47747/2 sec, 1.75917/2 sec, 9.50019/9 sec, 8.37354/8 sec, 5.96389/6 sec, 7.90271/8 sec, 4.30587/5 sec, 8.59203/8 sec, 5.98861/6 sec, 7.40551/8 sec, 5.46493/5 sec, 6.66813/7 sec, 7.91811/8 sec, 21.7849/22 sec, 3.95746/4 sec, 6.01421/6 sec, 2.83555/3 sec )
[LOG] Nr of iterations: 643 (5, 2, 23, 17, 9, 11, 8, 8, 33, 7, 36, 18, 79, 67, 30, 4, 1, 20, 5, 6, 10, 6, 5, 32, 5, 35, 12, 63, 58, 28 )
[LOG] Total clause computation time: 9.07789/11 sec (0.03951/0.03951 sec, 0.056721/0.056721 sec, 0.065469/0.065469 sec, 0.076172/0.076172 sec, 0.063235/0.063235 sec, 0.063215/0.063215 sec, 0.049324/0.049324 sec, 0.052912/0.052912 sec, 0.15279/0.15279 sec, 0.064998/0.064998 sec, 0.174944/0.174944 sec, 0.084329/0.084329 sec, 0.1827/0.1827 sec, 0.250882/0.250882 sec, 0.49698/0.49698 sec, 0.172189/0.172189 sec, 4.09219/4.09219 sec, 0.129559/0.129559 sec, 0.11279/0.11279 sec, 0.099336/0.099336 sec, 0.172335/0.172335 sec, 0.093915/0.093915 sec, 0.090733/0.090733 sec, 1.14145/1.14145 sec, 0.11773/0.11773 sec, 0.467691/0.467691 sec, 0.101181/0.101181 sec, 0.132352/0.132352 sec, 0.148016/0.148016 sec, 0.13224/0.13224 sec )
[LOG] Total clause minimization time: 111.452/111 sec (0.053567/0.053567 sec, 0.050334/0.050334 sec, 0.063202/0.063202 sec, 0.083247/0.083247 sec, 0.089124/0.089124 sec, 0.084835/0.084835 sec, 0.074563/0.074563 sec, 0.083661/0.083661 sec, 1.6277/1.6277 sec, 0.113292/0.113292 sec, 0.227681/0.227681 sec, 0.14249/0.14249 sec, 0.960628/0.960628 sec, 1.2032/1.2032 sec, 1.24592/1.24592 sec, 9.32098/9.32098 sec, 4.27483/4.27483 sec, 5.82635/5.82635 sec, 7.78304/7.78304 sec, 4.19969/4.19969 sec, 8.4124/8.4124 sec, 5.88705/5.88705 sec, 7.30817/7.30817 sec, 4.31398/4.31398 sec, 6.54344/6.54344 sec, 7.43972/7.43972 sec, 21.676/21.676 sec, 3.81287/3.81287 sec, 5.8552/5.8552 sec, 2.69447/2.69447 sec )
[LOG] Total clause size reduction: 86364 --> 2147 (1832 --> 4, 429 --> 1, 7502 --> 49, 5296 --> 54, 2560 --> 23, 3050 --> 12, 2044 --> 13, 1946 --> 14, 8768 --> 151, 1542 --> 10, 9310 --> 137, 4063 --> 34, 16770 --> 421, 14124 --> 283, 6177 --> 81, 4 --> 4, 1 --> 1, 39 --> 39, 6 --> 6, 8 --> 8, 12 --> 12, 8 --> 8, 7 --> 7, 151 --> 127, 7 --> 7, 137 --> 119, 16 --> 16, 268 --> 240, 212 --> 191, 75 --> 75 )
[LOG] Average clause size reduction: 134.314 --> 3.33904 (366.4 --> 0.8, 214.5 --> 0.5, 326.174 --> 2.13043, 311.529 --> 3.17647, 284.444 --> 2.55556, 277.273 --> 1.09091, 255.5 --> 1.625, 243.25 --> 1.75, 265.697 --> 4.57576, 220.286 --> 1.42857, 258.611 --> 3.80556, 225.722 --> 1.88889, 212.278 --> 5.32911, 210.806 --> 4.22388, 205.9 --> 2.7, 1 --> 1, 1 --> 1, 1.95 --> 1.95, 1.2 --> 1.2, 1.33333 --> 1.33333, 1.2 --> 1.2, 1.33333 --> 1.33333, 1.4 --> 1.4, 4.71875 --> 3.96875, 1.4 --> 1.4, 3.91429 --> 3.4, 1.33333 --> 1.33333, 4.25397 --> 3.80952, 3.65517 --> 3.2931, 2.67857 --> 2.67857 )
[LOG] Overall execution time: 121.229 sec CPU time.
[LOG] Overall execution time: 122 sec real time.
Synthesis time: 121.87 sec (Real time) / 120.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.49 sec (Real time) / 10.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 1338 12 46 1 1266
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 344.354 sec CPU time.
[LOG] Relation determinization time: 345 sec real time.
[LOG] Final circuit size: 1119 new AND gates.
[LOG] Size before ABC: 1408 AND gates.
[LOG] Size after ABC: 1119 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 343.757/345 sec (0.158332/0 sec, 0.190189/1 sec, 0.208216/0 sec, 0.211394/0 sec, 0.204219/0 sec, 0.180231/0 sec, 0.200066/1 sec, 0.206792/0 sec, 5.07502/5 sec, 0.259993/0 sec, 6.07327/6 sec, 0.354395/1 sec, 0.952876/1 sec, 17.9344/18 sec, 24.4656/24 sec, 18.2464/18 sec, 20.1672/21 sec, 17.9383/18 sec, 7.98936/8 sec, 14.1068/14 sec, 11.9376/12 sec, 14.6561/14 sec, 20.3528/21 sec, 13.1692/13 sec, 18.4792/19 sec, 12.7284/12 sec, 16.1448/16 sec, 17.2842/18 sec, 17.3595/17 sec, 13.4538/14 sec, 12.4692/12 sec, 9.71559/10 sec, 14.6477/15 sec, 16.2363/16 sec )
[LOG] Nr of iterations: 892 (3, 4, 26, 15, 11, 6, 15, 16, 46, 13, 52, 19, 10, 132, 55, 40, 28, 2, 3, 20, 12, 4, 4, 10, 11, 44, 11, 48, 17, 5, 94, 52, 39, 25 )
[LOG] Total clause computation time: 9.509/8 sec (0.053896/0.053896 sec, 0.107319/0.107319 sec, 0.094056/0.094056 sec, 0.089877/0.089877 sec, 0.078416/0.078416 sec, 0.07687/0.07687 sec, 0.07715/0.07715 sec, 0.078805/0.078805 sec, 0.213972/0.213972 sec, 0.088318/0.088318 sec, 0.176391/0.176391 sec, 0.110414/0.110414 sec, 0.103817/0.103817 sec, 0.832943/0.832943 sec, 0.39356/0.39356 sec, 0.35258/0.35258 sec, 0.711352/0.711352 sec, 0.377778/0.377778 sec, 0.785109/0.785109 sec, 0.245782/0.245782 sec, 0.168083/0.168083 sec, 0.241462/0.241462 sec, 0.159163/0.159163 sec, 0.157267/0.157267 sec, 0.705761/0.705761 sec, 0.581523/0.581523 sec, 0.125957/0.125957 sec, 1.24819/1.24819 sec, 0.117999/0.117999 sec, 0.156147/0.156147 sec, 0.260129/0.260129 sec, 0.179597/0.179597 sec, 0.166176/0.166176 sec, 0.193142/0.193142 sec )
[LOG] Total clause minimization time: 333.673/336 sec (0.09017/0.09017 sec, 0.068067/0.068067 sec, 0.098884/0.098884 sec, 0.106857/0.106857 sec, 0.110491/0.110491 sec, 0.088437/0.088437 sec, 0.10747/0.10747 sec, 0.112481/0.112481 sec, 4.84014/4.84014 sec, 0.15538/0.15538 sec, 5.87516/5.87516 sec, 0.226889/0.226889 sec, 0.831907/0.831907 sec, 17.0558/17.0558 sec, 24.042/24.042 sec, 17.8667/17.8667 sec, 19.4306/19.4306 sec, 17.5511/17.5511 sec, 7.19385/7.19385 sec, 13.8471/13.8471 sec, 11.7571/11.7571 sec, 14.4041/14.4041 sec, 20.183/20.183 sec, 13.0019/13.0019 sec, 17.7612/17.7612 sec, 12.1288/12.1288 sec, 16.0067/16.0067 sec, 16.0189/16.0189 sec, 17.2288/17.2288 sec, 13.2868/13.2868 sec, 12.1814/12.1814 sec, 9.5189/9.5189 sec, 14.4648/14.4648 sec, 16.0312/16.0312 sec )
[LOG] Total clause size reduction: 131766 --> 3344 (1026 --> 2, 1440 --> 3, 9675 --> 78, 5194 --> 37, 3580 --> 38, 1725 --> 8, 4802 --> 23, 4920 --> 23, 13950 --> 227, 3552 --> 15, 15402 --> 255, 4932 --> 28, 2376 --> 17, 30261 --> 1026, 12420 --> 191, 8931 --> 94, 6156 --> 66, 2 --> 2, 3 --> 3, 51 --> 50, 18 --> 18, 5 --> 5, 6 --> 6, 12 --> 12, 13 --> 13, 214 --> 170, 13 --> 13, 218 --> 174, 25 --> 24, 6 --> 6, 518 --> 413, 170 --> 154, 94 --> 94, 56 --> 56 )
[LOG] Average clause size reduction: 147.72 --> 3.74888 (342 --> 0.666667, 360 --> 0.75, 372.115 --> 3, 346.267 --> 2.46667, 325.455 --> 3.45455, 287.5 --> 1.33333, 320.133 --> 1.53333, 307.5 --> 1.4375, 303.261 --> 4.93478, 273.231 --> 1.15385, 296.192 --> 4.90385, 259.579 --> 1.47368, 237.6 --> 1.7, 229.25 --> 7.77273, 225.818 --> 3.47273, 223.275 --> 2.35, 219.857 --> 2.35714, 1 --> 1, 1 --> 1, 2.55 --> 2.5, 1.5 --> 1.5, 1.25 --> 1.25, 1.5 --> 1.5, 1.2 --> 1.2, 1.18182 --> 1.18182, 4.86364 --> 3.86364, 1.18182 --> 1.18182, 4.54167 --> 3.625, 1.47059 --> 1.41176, 1.2 --> 1.2, 5.51064 --> 4.39362, 3.26923 --> 2.96154, 2.41026 --> 2.41026, 2.24 --> 2.24 )
[LOG] Overall execution time: 344.362 sec CPU time.
[LOG] Overall execution time: 345 sec real time.
Synthesis time: 345.62 sec (Real time) / 342.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.37 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.94 sec (Real time) / 11.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 1642 13 50 1 1562
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 155.647 sec CPU time.
[LOG] Relation determinization time: 156 sec real time.
[LOG] Final circuit size: 605 new AND gates.
[LOG] Size before ABC: 752 AND gates.
[LOG] Size after ABC: 605 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 154.955/156 sec (0.210669/1 sec, 0.197767/0 sec, 0.160447/0 sec, 0.391002/0 sec, 0.322025/1 sec, 0.221813/0 sec, 0.234498/0 sec, 0.878006/1 sec, 0.262944/0 sec, 0.281273/1 sec, 0.283041/0 sec, 0.282689/0 sec, 0.284071/0 sec, 1.97899/2 sec, 0.768354/1 sec, 0.473014/1 sec, 11.9973/12 sec, 10.4533/10 sec, 7.72246/8 sec, 9.73365/10 sec, 8.0897/8 sec, 5.69539/5 sec, 8.01934/9 sec, 3.96462/3 sec, 6.91545/7 sec, 8.33322/9 sec, 7.80788/8 sec, 8.87222/9 sec, 11.5427/11 sec, 5.06399/5 sec, 10.8275/11 sec, 6.28972/6 sec, 5.53742/6 sec, 1.15888/1 sec, 5.57936/6 sec, 4.12008/4 sec )
[LOG] Nr of iterations: 593 (10, 3, 3, 33, 29, 9, 9, 12, 12, 16, 19, 18, 12, 16, 13, 47, 22, 58, 4, 2, 2, 13, 16, 7, 8, 11, 10, 12, 17, 15, 11, 13, 12, 40, 15, 44 )
[LOG] Total clause computation time: 18.0805/19 sec (0.09667/0.09667 sec, 0.092336/0.092336 sec, 0.059596/0.059596 sec, 0.155419/0.155419 sec, 0.105906/0.105906 sec, 0.103153/0.103153 sec, 0.114425/0.114425 sec, 0.126471/0.126471 sec, 0.122104/0.122104 sec, 0.099264/0.099264 sec, 0.112334/0.112334 sec, 0.115091/0.115091 sec, 0.102905/0.102905 sec, 0.114932/0.114932 sec, 0.097668/0.097668 sec, 0.204975/0.204975 sec, 0.836715/0.836715 sec, 0.446997/0.446997 sec, 7.48022/7.48022 sec, 3.79078/3.79078 sec, 0.166854/0.166854 sec, 0.494388/0.494388 sec, 0.366331/0.366331 sec, 0.096856/0.096856 sec, 0.099235/0.099235 sec, 0.165444/0.165444 sec, 0.114015/0.114015 sec, 0.098835/0.098835 sec, 0.102352/0.102352 sec, 0.084188/0.084188 sec, 0.101936/0.101936 sec, 0.098991/0.098991 sec, 0.107665/0.107665 sec, 0.243358/0.243358 sec, 0.670186/0.670186 sec, 0.691901/0.691901 sec )
[LOG] Total clause minimization time: 136.38/137 sec (0.099155/0.099155 sec, 0.091182/0.091182 sec, 0.085909/0.085909 sec, 0.217297/0.217297 sec, 0.198386/0.198386 sec, 0.104386/0.104386 sec, 0.105035/0.105035 sec, 0.73586/0.73586 sec, 0.124604/0.124604 sec, 0.164686/0.164686 sec, 0.1538/0.1538 sec, 0.150616/0.150616 sec, 0.165657/0.165657 sec, 1.84611/1.84611 sec, 0.654023/0.654023 sec, 0.246929/0.246929 sec, 11.1396/11.1396 sec, 9.9804/9.9804 sec, 0.23371/0.23371 sec, 5.93377/5.93377 sec, 7.91396/7.91396 sec, 5.19005/5.19005 sec, 7.64171/7.64171 sec, 3.85789/3.85789 sec, 6.80708/6.80708 sec, 8.15748/8.15748 sec, 7.68476/7.68476 sec, 8.76317/8.76317 sec, 11.4301/11.4301 sec, 4.96913/4.96913 sec, 10.7153/10.7153 sec, 6.18148/6.18148 sec, 5.42042/5.42042 sec, 0.902274/0.902274 sec, 4.89845/4.89845 sec, 3.41535/3.41535 sec )
[LOG] Total clause size reduction: 105575 --> 1483 (4392 --> 16, 974 --> 2, 1100 --> 2, 16192 --> 138, 13944 --> 122, 2864 --> 11, 2784 --> 12, 3685 --> 17, 3663 --> 16, 4635 --> 44, 5346 --> 39, 4845 --> 35, 2992 --> 22, 4035 --> 41, 3264 --> 22, 11408 --> 133, 5103 --> 82, 13794 --> 182, 4 --> 4, 2 --> 2, 2 --> 2, 34 --> 33, 44 --> 43, 8 --> 8, 12 --> 12, 17 --> 17, 13 --> 13, 20 --> 20, 33 --> 33, 27 --> 27, 22 --> 22, 33 --> 33, 22 --> 22, 99 --> 99, 47 --> 41, 116 --> 116 )
[LOG] Average clause size reduction: 178.035 --> 2.50084 (439.2 --> 1.6, 324.667 --> 0.666667, 366.667 --> 0.666667, 490.667 --> 4.18182, 480.828 --> 4.2069, 318.222 --> 1.22222, 309.333 --> 1.33333, 307.083 --> 1.41667, 305.25 --> 1.33333, 289.688 --> 2.75, 281.368 --> 2.05263, 269.167 --> 1.94444, 249.333 --> 1.83333, 252.188 --> 2.5625, 251.077 --> 1.69231, 242.723 --> 2.82979, 231.955 --> 3.72727, 237.828 --> 3.13793, 1 --> 1, 1 --> 1, 1 --> 1, 2.61538 --> 2.53846, 2.75 --> 2.6875, 1.14286 --> 1.14286, 1.5 --> 1.5, 1.54545 --> 1.54545, 1.3 --> 1.3, 1.66667 --> 1.66667, 1.94118 --> 1.94118, 1.8 --> 1.8, 2 --> 2, 2.53846 --> 2.53846, 1.83333 --> 1.83333, 2.475 --> 2.475, 3.13333 --> 2.73333, 2.63636 --> 2.63636 )
[LOG] Overall execution time: 155.657 sec CPU time.
[LOG] Overall execution time: 156 sec real time.
Synthesis time: 156.32 sec (Real time) / 154.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.53 sec (Real time) / 8.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1165 14 53 1 1080
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 268.834 sec CPU time.
[LOG] Relation determinization time: 270 sec real time.
[LOG] Final circuit size: 661 new AND gates.
[LOG] Size before ABC: 818 AND gates.
[LOG] Size after ABC: 661 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 267.824/267 sec (0.250921/0 sec, 0.248748/0 sec, 0.206347/0 sec, 0.503621/0 sec, 0.453267/0 sec, 0.255958/1 sec, 0.292681/0 sec, 0.273955/0 sec, 0.282318/1 sec, 0.304954/0 sec, 0.29505/0 sec, 0.305601/1 sec, 0.342692/0 sec, 0.365246/0 sec, 0.310296/1 sec, 12.7417/12 sec, 1.57867/2 sec, 23.8341/24 sec, 16.1696/16 sec, 10.4202/10 sec, 1.02878/2 sec, 16.1913/16 sec, 9.30051/9 sec, 10.9854/11 sec, 10.5455/11 sec, 12.0174/12 sec, 12.9934/13 sec, 9.79216/10 sec, 13.0588/13 sec, 10.9424/11 sec, 15.2621/15 sec, 14.4948/14 sec, 13.096/14 sec, 13.5463/13 sec, 12.6432/13 sec, 1.9073/2 sec, 12.0801/12 sec, 8.50241/8 sec )
[LOG] Nr of iterations: 574 (8, 3, 4, 28, 38, 7, 9, 10, 10, 15, 14, 9, 14, 9, 12, 19, 58, 31, 25, 6, 2, 3, 16, 26, 5, 6, 9, 8, 11, 13, 7, 13, 7, 9, 18, 56, 19, 17 )
[LOG] Total clause computation time: 20.4193/24 sec (0.116019/0.116019 sec, 0.116777/0.116777 sec, 0.071692/0.071692 sec, 0.184001/0.184001 sec, 0.137915/0.137915 sec, 0.120568/0.120568 sec, 0.13833/0.13833 sec, 0.113667/0.113667 sec, 0.11828/0.11828 sec, 0.127269/0.127269 sec, 0.123605/0.123605 sec, 0.129092/0.129092 sec, 0.109885/0.109885 sec, 0.130321/0.130321 sec, 0.109322/0.109322 sec, 0.135916/0.135916 sec, 0.202375/0.202375 sec, 0.892999/0.892999 sec, 0.838276/0.838276 sec, 10.083/10.083 sec, 0.828843/0.828843 sec, 0.328685/0.328685 sec, 1.15692/1.15692 sec, 0.864351/0.864351 sec, 0.158504/0.158504 sec, 0.147003/0.147003 sec, 0.114983/0.114983 sec, 0.117834/0.117834 sec, 0.125542/0.125542 sec, 0.180093/0.180093 sec, 0.217029/0.217029 sec, 0.122461/0.122461 sec, 0.169347/0.169347 sec, 0.165609/0.165609 sec, 0.139259/0.139259 sec, 0.209112/0.209112 sec, 0.767754/0.767754 sec, 0.606741/0.606741 sec )
[LOG] Total clause minimization time: 246.809/243 sec (0.118142/0.118142 sec, 0.115732/0.115732 sec, 0.118363/0.118363 sec, 0.299617/0.299617 sec, 0.294077/0.294077 sec, 0.118506/0.118506 sec, 0.137423/0.137423 sec, 0.142186/0.142186 sec, 0.144783/0.144783 sec, 0.159266/0.159266 sec, 0.152271/0.152271 sec, 0.157848/0.157848 sec, 0.213551/0.213551 sec, 0.218752/0.218752 sec, 0.183092/0.183092 sec, 12.5869/12.5869 sec, 1.35138/1.35138 sec, 22.9129/22.9129 sec, 15.3071/15.3071 sec, 0.326373/0.326373 sec, 0.188806/0.188806 sec, 15.8525/15.8525 sec, 8.12953/8.12953 sec, 10.1076/10.1076 sec, 10.3764/10.3764 sec, 11.86/11.86 sec, 12.8678/12.8678 sec, 9.6628/9.6628 sec, 12.9207/12.9207 sec, 10.7519/10.7519 sec, 15.0323/15.0323 sec, 14.3615/14.3615 sec, 12.9135/12.9135 sec, 13.3681/13.3681 sec, 12.4916/12.4916 sec, 1.68401/1.68401 sec, 11.2995/11.2995 sec, 7.88247/7.88247 sec )
[LOG] Total clause size reduction: 107849 --> 1499 (3654 --> 8, 1042 --> 2, 1770 --> 3, 14688 --> 114, 19832 --> 153, 2304 --> 10, 2992 --> 16, 3249 --> 15, 3141 --> 12, 4690 --> 34, 4199 --> 27, 2568 --> 16, 3887 --> 21, 2288 --> 21, 3003 --> 32, 5148 --> 34, 14934 --> 157, 7710 --> 132, 6144 --> 103, 6 --> 6, 2 --> 2, 3 --> 3, 45 --> 39, 84 --> 77, 7 --> 7, 10 --> 10, 15 --> 15, 10 --> 10, 21 --> 21, 27 --> 27, 12 --> 12, 21 --> 21, 13 --> 13, 20 --> 20, 34 --> 34, 148 --> 148, 68 --> 64, 60 --> 60 )
[LOG] Average clause size reduction: 187.89 --> 2.6115 (456.75 --> 1, 347.333 --> 0.666667, 442.5 --> 0.75, 524.571 --> 4.07143, 521.895 --> 4.02632, 329.143 --> 1.42857, 332.444 --> 1.77778, 324.9 --> 1.5, 314.1 --> 1.2, 312.667 --> 2.26667, 299.929 --> 1.92857, 285.333 --> 1.77778, 277.643 --> 1.5, 254.222 --> 2.33333, 250.25 --> 2.66667, 270.947 --> 1.78947, 257.483 --> 2.7069, 248.71 --> 4.25806, 245.76 --> 4.12, 1 --> 1, 1 --> 1, 1 --> 1, 2.8125 --> 2.4375, 3.23077 --> 2.96154, 1.4 --> 1.4, 1.66667 --> 1.66667, 1.66667 --> 1.66667, 1.25 --> 1.25, 1.90909 --> 1.90909, 2.07692 --> 2.07692, 1.71429 --> 1.71429, 1.61538 --> 1.61538, 1.85714 --> 1.85714, 2.22222 --> 2.22222, 1.88889 --> 1.88889, 2.64286 --> 2.64286, 3.57895 --> 3.36842, 3.52941 --> 3.52941 )
[LOG] Overall execution time: 268.843 sec CPU time.
[LOG] Overall execution time: 270 sec real time.
Synthesis time: 269.82 sec (Real time) / 266.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.58 sec (Real time) / 9.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1261 15 56 1 1171
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 405.882 sec CPU time.
[LOG] Relation determinization time: 407 sec real time.
[LOG] Final circuit size: 846 new AND gates.
[LOG] Size before ABC: 1068 AND gates.
[LOG] Size after ABC: 846 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 405.009/406 sec (0.275797/1 sec, 0.278337/0 sec, 0.232725/0 sec, 0.398228/1 sec, 0.395327/0 sec, 0.289132/0 sec, 1.74758/2 sec, 3.51902/4 sec, 1.83855/1 sec, 1.22584/2 sec, 0.352768/0 sec, 0.366823/0 sec, 0.327386/1 sec, 0.374457/0 sec, 1.63118/2 sec, 0.395901/0 sec, 2.06306/2 sec, 7.17345/7 sec, 34.5425/35 sec, 16.6345/17 sec, 17.3557/17 sec, 14.7614/15 sec, 14.3511/14 sec, 15.2662/16 sec, 17.4067/17 sec, 12.7171/13 sec, 18.7736/19 sec, 14.5241/14 sec, 23.4719/24 sec, 16.0104/16 sec, 18.1401/18 sec, 14.3046/14 sec, 16.3751/17 sec, 18.5483/18 sec, 20.4329/21 sec, 19.4268/19 sec, 4.95079/5 sec, 17.4046/17 sec, 17.674/18 sec, 19.0516/19 sec )
[LOG] Nr of iterations: 702 (10, 7, 3, 34, 24, 8, 10, 12, 8, 7, 8, 19, 9, 10, 12, 20, 82, 34, 38, 26, 6, 6, 2, 19, 14, 7, 8, 11, 6, 6, 7, 17, 8, 9, 11, 19, 79, 30, 32, 24 )
[LOG] Total clause computation time: 51.7238/53 sec (0.128109/0.128109 sec, 0.13123/0.13123 sec, 0.102644/0.102644 sec, 0.15193/0.15193 sec, 0.151362/0.151362 sec, 0.110166/0.110166 sec, 0.114705/0.114705 sec, 0.12923/0.12923 sec, 0.162193/0.162193 sec, 0.152936/0.152936 sec, 0.14994/0.14994 sec, 0.157979/0.157979 sec, 0.134397/0.134397 sec, 0.133161/0.133161 sec, 0.128853/0.128853 sec, 0.141065/0.141065 sec, 0.261766/0.261766 sec, 0.16022/0.16022 sec, 10.0615/10.0615 sec, 0.994807/0.994807 sec, 7.34606/7.34606 sec, 14.4455/14.4455 sec, 0.600709/0.600709 sec, 0.600813/0.600813 sec, 0.739956/0.739956 sec, 0.191529/0.191529 sec, 0.152371/0.152371 sec, 0.159722/0.159722 sec, 0.218177/0.218177 sec, 0.320572/0.320572 sec, 0.150675/0.150675 sec, 0.346221/0.346221 sec, 0.17026/0.17026 sec, 0.266669/0.266669 sec, 0.191311/0.191311 sec, 0.178951/0.178951 sec, 0.602191/0.602191 sec, 0.123213/0.123213 sec, 6.14227/6.14227 sec, 5.11843/5.11843 sec )
[LOG] Total clause minimization time: 352.598/353 sec (0.130067/0.130067 sec, 0.128788/0.128788 sec, 0.11161/0.11161 sec, 0.224518/0.224518 sec, 0.221292/0.221292 sec, 0.158507/0.158507 sec, 1.61323/1.61323 sec, 3.37083/3.37083 sec, 1.65666/1.65666 sec, 1.05255/1.05255 sec, 0.183643/0.183643 sec, 0.188372/0.188372 sec, 0.17432/0.17432 sec, 0.221404/0.221404 sec, 1.48214/1.48214 sec, 0.234134/0.234134 sec, 1.77112/1.77112 sec, 6.98699/6.98699 sec, 24.4506/24.4506 sec, 15.6112/15.6112 sec, 9.99892/9.99892 sec, 0.302358/0.302358 sec, 13.7383/13.7383 sec, 14.6515/14.6515 sec, 16.6532/16.6532 sec, 12.5125/12.5125 sec, 18.6081/18.6081 sec, 14.3511/14.3511 sec, 23.2418/23.2418 sec, 15.6782/15.6782 sec, 17.9785/17.9785 sec, 13.9456/13.9456 sec, 16.1938/16.1938 sec, 18.2708/18.2708 sec, 20.23/20.23 sec, 19.2358/19.2358 sec, 4.33157/4.33157 sec, 17.2675/17.2675 sec, 11.516/11.516 sec, 13.9204/13.9204 sec )
[LOG] Total clause size reduction: 130821 --> 1936 (5022 --> 13, 3342 --> 6, 1264 --> 2, 19272 --> 150, 13248 --> 94, 2877 --> 10, 3600 --> 13, 4257 --> 15, 2695 --> 13, 2226 --> 11, 2513 --> 13, 6246 --> 32, 2680 --> 13, 2817 --> 16, 3300 --> 22, 5643 --> 35, 23085 --> 289, 9108 --> 80, 10027 --> 188, 6750 --> 92, 6 --> 6, 6 --> 6, 2 --> 2, 57 --> 54, 36 --> 34, 10 --> 10, 11 --> 11, 15 --> 15, 10 --> 10, 11 --> 11, 13 --> 13, 28 --> 28, 13 --> 13, 16 --> 16, 22 --> 22, 35 --> 35, 277 --> 272, 65 --> 65, 142 --> 132, 74 --> 74 )
[LOG] Average clause size reduction: 186.355 --> 2.75783 (502.2 --> 1.3, 477.429 --> 0.857143, 421.333 --> 0.666667, 566.824 --> 4.41176, 552 --> 3.91667, 359.625 --> 1.25, 360 --> 1.3, 354.75 --> 1.25, 336.875 --> 1.625, 318 --> 1.57143, 314.125 --> 1.625, 328.737 --> 1.68421, 297.778 --> 1.44444, 281.7 --> 1.6, 275 --> 1.83333, 282.15 --> 1.75, 281.524 --> 3.52439, 267.882 --> 2.35294, 263.868 --> 4.94737, 259.615 --> 3.53846, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 2.84211, 2.57143 --> 2.42857, 1.42857 --> 1.42857, 1.375 --> 1.375, 1.36364 --> 1.36364, 1.66667 --> 1.66667, 1.83333 --> 1.83333, 1.85714 --> 1.85714, 1.64706 --> 1.64706, 1.625 --> 1.625, 1.77778 --> 1.77778, 2 --> 2, 1.84211 --> 1.84211, 3.50633 --> 3.44304, 2.16667 --> 2.16667, 4.4375 --> 4.125, 3.08333 --> 3.08333 )
[LOG] Overall execution time: 405.892 sec CPU time.
[LOG] Overall execution time: 407 sec real time.
Synthesis time: 406.91 sec (Real time) / 403.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.30 sec (Real time) / 0.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.34 sec (Real time) / 12.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 1488 16 59 1 1393
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 584.141 sec CPU time.
[LOG] Relation determinization time: 586 sec real time.
[LOG] Final circuit size: 895 new AND gates.
[LOG] Size before ABC: 1106 AND gates.
[LOG] Size after ABC: 895 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 583.016/584 sec (0.337825/1 sec, 0.356477/0 sec, 0.272312/0 sec, 3.93499/4 sec, 0.532656/1 sec, 0.307883/0 sec, 1.366/1 sec, 2.39865/3 sec, 14.0519/14 sec, 1.19762/1 sec, 0.415196/1 sec, 0.429159/0 sec, 0.4199/0 sec, 0.448991/1 sec, 0.469463/0 sec, 0.461157/1 sec, 2.67609/2 sec, 6.5204/7 sec, 5.53958/6 sec, 32.6654/32 sec, 29.6716/30 sec, 52.4949/53 sec, 29.7829/29 sec, 21.9516/22 sec, 17.994/18 sec, 19.9118/20 sec, 22.4783/23 sec, 20.3318/20 sec, 22.3514/23 sec, 19.7266/19 sec, 21.7727/22 sec, 19.8876/20 sec, 22.1184/22 sec, 18.3299/19 sec, 24.6053/24 sec, 24.0875/24 sec, 26.1419/27 sec, 9.24585/9 sec, 20.1876/20 sec, 22.4667/23 sec, 24.856/24 sec, 17.82/18 sec )
[LOG] Nr of iterations: 806 (8, 5, 4, 26, 29, 6, 15, 13, 13, 12, 16, 13, 15, 15, 17, 19, 90, 35, 42, 31, 26, 6, 4, 3, 21, 18, 5, 11, 11, 12, 10, 13, 12, 13, 13, 14, 18, 66, 32, 40, 17, 17 )
[LOG] Total clause computation time: 58.4149/56 sec (0.158162/0.158162 sec, 0.168399/0.168399 sec, 0.108598/0.108598 sec, 0.187517/0.187517 sec, 0.199095/0.199095 sec, 0.135374/0.135374 sec, 0.16126/0.16126 sec, 0.157775/0.157775 sec, 0.178919/0.178919 sec, 0.167353/0.167353 sec, 0.178738/0.178738 sec, 0.202734/0.202734 sec, 0.178602/0.178602 sec, 0.181374/0.181374 sec, 0.187046/0.187046 sec, 0.20014/0.20014 sec, 0.406539/0.406539 sec, 0.35012/0.35012 sec, 0.184815/0.184815 sec, 2.74927/2.74927 sec, 6.32832/6.32832 sec, 25.8643/25.8643 sec, 9.60675/9.60675 sec, 0.66598/0.66598 sec, 1.30531/1.30531 sec, 1.44021/1.44021 sec, 0.21377/0.21377 sec, 0.127767/0.127767 sec, 0.210878/0.210878 sec, 0.211013/0.211013 sec, 0.238566/0.238566 sec, 0.145216/0.145216 sec, 0.158916/0.158916 sec, 0.153664/0.153664 sec, 0.4283/0.4283 sec, 0.305098/0.305098 sec, 0.204774/0.204774 sec, 0.788295/0.788295 sec, 0.15174/0.15174 sec, 0.181059/0.181059 sec, 1.44662/1.44662 sec, 1.79649/1.79649 sec )
[LOG] Total clause minimization time: 523.795/527 sec (0.158796/0.158796 sec, 0.166896/0.166896 sec, 0.145053/0.145053 sec, 3.72547/3.72547 sec, 0.311211/0.311211 sec, 0.151469/0.151469 sec, 1.18393/1.18393 sec, 2.2209/2.2209 sec, 13.8524/13.8524 sec, 1.00766/1.00766 sec, 0.213994/0.213994 sec, 0.203089/0.203089 sec, 0.219774/0.219774 sec, 0.243845/0.243845 sec, 0.260641/0.260641 sec, 0.23654/0.23654 sec, 2.23459/2.23459 sec, 6.14221/6.14221 sec, 5.32812/5.32812 sec, 29.882/29.882 sec, 23.3128/23.3128 sec, 26.6183/26.6183 sec, 20.1605/20.1605 sec, 21.2729/21.2729 sec, 16.6731/16.6731 sec, 18.4576/18.4576 sec, 22.2517/22.2517 sec, 20.1913/20.1913 sec, 22.1268/22.1268 sec, 19.5024/19.5024 sec, 21.5203/21.5203 sec, 19.729/19.729 sec, 21.9452/21.9452 sec, 18.1624/18.1624 sec, 24.1623/24.1623 sec, 23.7683/23.7683 sec, 25.9222/25.9222 sec, 8.43859/8.43859 sec, 20.0199/20.0199 sec, 22.2682/22.2682 sec, 23.3937/23.3937 sec, 16.0085/16.0085 sec )
[LOG] Total clause size reduction: 161102 --> 2201 (4144 --> 10, 2364 --> 5, 2016 --> 3, 15550 --> 98, 17192 --> 129, 2185 --> 6, 5964 --> 25, 5076 --> 18, 5052 --> 16, 4257 --> 18, 5625 --> 32, 4356 --> 23, 5054 --> 27, 4886 --> 34, 5392 --> 37, 5652 --> 30, 27768 --> 406, 10166 --> 83, 11890 --> 103, 8550 --> 139, 7100 --> 109, 7 --> 7, 5 --> 5, 3 --> 3, 63 --> 57, 45 --> 44, 6 --> 6, 17 --> 17, 15 --> 15, 16 --> 16, 14 --> 14, 18 --> 18, 23 --> 23, 21 --> 21, 28 --> 28, 27 --> 27, 30 --> 30, 247 --> 246, 72 --> 72, 98 --> 98, 58 --> 53, 50 --> 50 )
[LOG] Average clause size reduction: 199.878 --> 2.73077 (518 --> 1.25, 472.8 --> 1, 504 --> 0.75, 598.077 --> 3.76923, 592.828 --> 4.44828, 364.167 --> 1, 397.6 --> 1.66667, 390.462 --> 1.38462, 388.615 --> 1.23077, 354.75 --> 1.5, 351.562 --> 2, 335.077 --> 1.76923, 336.933 --> 1.8, 325.733 --> 2.26667, 317.176 --> 2.17647, 297.474 --> 1.57895, 308.533 --> 4.51111, 290.457 --> 2.37143, 283.095 --> 2.45238, 275.806 --> 4.48387, 273.077 --> 4.19231, 1.16667 --> 1.16667, 1.25 --> 1.25, 1 --> 1, 3 --> 2.71429, 2.5 --> 2.44444, 1.2 --> 1.2, 1.54545 --> 1.54545, 1.36364 --> 1.36364, 1.33333 --> 1.33333, 1.4 --> 1.4, 1.38462 --> 1.38462, 1.91667 --> 1.91667, 1.61538 --> 1.61538, 2.15385 --> 2.15385, 1.92857 --> 1.92857, 1.66667 --> 1.66667, 3.74242 --> 3.72727, 2.25 --> 2.25, 2.45 --> 2.45, 3.41176 --> 3.11765, 2.94118 --> 2.94118 )
[LOG] Overall execution time: 584.151 sec CPU time.
[LOG] Overall execution time: 586 sec real time.
Synthesis time: 585.40 sec (Real time) / 580.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.33 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.17 sec (Real time) / 17.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 1577 17 62 1 1477
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 732.768 sec CPU time.
[LOG] Relation determinization time: 735 sec real time.
[LOG] Final circuit size: 1025 new AND gates.
[LOG] Size before ABC: 1272 AND gates.
[LOG] Size after ABC: 1025 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 731.195/733 sec (0.632673/0 sec, 0.608153/1 sec, 0.449871/0 sec, 0.688946/1 sec, 5.47189/6 sec, 1.17327/1 sec, 7.93386/8 sec, 2.49507/2 sec, 5.98251/6 sec, 1.91577/2 sec, 0.591022/1 sec, 0.618384/0 sec, 0.601274/1 sec, 0.6544/1 sec, 0.691604/0 sec, 0.65301/1 sec, 5.07904/5 sec, 11.2136/11 sec, 12.0235/12 sec, 13.4267/14 sec, 19.7047/19 sec, 41.2555/42 sec, 34.2688/34 sec, 39.6368/40 sec, 31.1651/31 sec, 30.2287/30 sec, 21.5055/22 sec, 24.6975/25 sec, 27.7197/27 sec, 31.6872/32 sec, 26.9571/27 sec, 27.0588/27 sec, 25.0203/25 sec, 25.281/26 sec, 24.3586/24 sec, 26.9292/27 sec, 31.4037/32 sec, 26.7912/27 sec, 12.4821/12 sec, 31.0555/31 sec, 25.8808/26 sec, 32.123/32 sec, 22.9141/23 sec, 18.1653/19 sec )
[LOG] Nr of iterations: 941 (9, 9, 5, 24, 37, 9, 10, 11, 13, 13, 14, 12, 17, 23, 23, 13, 73, 34, 52, 25, 64, 20, 7, 5, 4, 21, 27, 6, 9, 10, 12, 11, 9, 11, 15, 18, 18, 10, 72, 31, 50, 22, 49, 14 )
[LOG] Total clause computation time: 60.1098/59 sec (0.301106/0.301106 sec, 0.287851/0.287851 sec, 0.196483/0.196483 sec, 0.319126/0.319126 sec, 0.336085/0.336085 sec, 0.246132/0.246132 sec, 0.263901/0.263901 sec, 0.235263/0.235263 sec, 0.254668/0.254668 sec, 0.28986/0.28986 sec, 0.260602/0.260602 sec, 0.261461/0.261461 sec, 0.276294/0.276294 sec, 0.281472/0.281472 sec, 0.302964/0.302964 sec, 0.25349/0.25349 sec, 0.435902/0.435902 sec, 0.261353/0.261353 sec, 0.257956/0.257956 sec, 0.238174/0.238174 sec, 0.707673/0.707673 sec, 11.8354/11.8354 sec, 7.27349/7.27349 sec, 19.7256/19.7256 sec, 0.928847/0.928847 sec, 6.15653/6.15653 sec, 1.25479/1.25479 sec, 0.184534/0.184534 sec, 0.189534/0.189534 sec, 0.184104/0.184104 sec, 0.301669/0.301669 sec, 0.22641/0.22641 sec, 0.216686/0.216686 sec, 0.264487/0.264487 sec, 0.214489/0.214489 sec, 0.292427/0.292427 sec, 0.334325/0.334325 sec, 0.282783/0.282783 sec, 1.21072/1.21072 sec, 0.173538/0.173538 sec, 0.174421/0.174421 sec, 0.20553/0.20553 sec, 0.444363/0.444363 sec, 1.76727/1.76727 sec )
[LOG] Total clause minimization time: 669.846/673 sec (0.305805/0.305805 sec, 0.291394/0.291394 sec, 0.229665/0.229665 sec, 0.338821/0.338821 sec, 5.10223/5.10223 sec, 0.9026/0.9026 sec, 7.64426/7.64426 sec, 2.23347/2.23347 sec, 5.70058/5.70058 sec, 1.59481/1.59481 sec, 0.3026/0.3026 sec, 0.326127/0.326127 sec, 0.276707/0.276707 sec, 0.344251/0.344251 sec, 0.35492/0.35492 sec, 0.366701/0.366701 sec, 4.60242/4.60242 sec, 10.9138/10.9138 sec, 11.722/11.722 sec, 13.153/13.153 sec, 18.9473/18.9473 sec, 29.3802/29.3802 sec, 26.9768/26.9768 sec, 19.8909/19.8909 sec, 30.2177/30.2177 sec, 24.0404/24.0404 sec, 20.2268/20.2268 sec, 24.4935/24.4935 sec, 27.5116/27.5116 sec, 31.4817/31.4817 sec, 26.6327/26.6327 sec, 26.8119/26.8119 sec, 24.7822/24.7822 sec, 24.994/24.994 sec, 24.1211/24.1211 sec, 26.6129/26.6129 sec, 31.0428/31.0428 sec, 26.4861/26.4861 sec, 11.2419/11.2419 sec, 30.8567/30.8567 sec, 25.681/25.681 sec, 31.8917/31.8917 sec, 22.4436/22.4436 sec, 16.3739/16.3739 sec )
[LOG] Total clause size reduction: 193774 --> 2459 (5008 --> 11, 5000 --> 19, 2848 --> 4, 15180 --> 76, 23472 --> 187, 3704 --> 18, 4068 --> 12, 4390 --> 15, 5124 --> 16, 4956 --> 24, 5213 --> 36, 4279 --> 16, 6192 --> 26, 8250 --> 68, 7986 --> 45, 4092 --> 32, 24408 --> 301, 10758 --> 79, 15963 --> 137, 7296 --> 46, 18837 --> 219, 5662 --> 79, 8 --> 8, 7 --> 7, 4 --> 4, 62 --> 57, 94 --> 84, 9 --> 8, 12 --> 12, 15 --> 14, 16 --> 16, 18 --> 18, 18 --> 18, 16 --> 16, 22 --> 22, 35 --> 34, 28 --> 28, 21 --> 20, 301 --> 232, 67 --> 67, 131 --> 130, 36 --> 35, 124 --> 119, 44 --> 44 )
[LOG] Average clause size reduction: 205.923 --> 2.61318 (556.444 --> 1.22222, 555.556 --> 2.11111, 569.6 --> 0.8, 632.5 --> 3.16667, 634.378 --> 5.05405, 411.556 --> 2, 406.8 --> 1.2, 399.091 --> 1.36364, 394.154 --> 1.23077, 381.231 --> 1.84615, 372.357 --> 2.57143, 356.583 --> 1.33333, 364.235 --> 1.52941, 358.696 --> 2.95652, 347.217 --> 1.95652, 314.769 --> 2.46154, 334.356 --> 4.12329, 316.412 --> 2.32353, 306.981 --> 2.63462, 291.84 --> 1.84, 294.328 --> 3.42188, 283.1 --> 3.95, 1.14286 --> 1.14286, 1.4 --> 1.4, 1 --> 1, 2.95238 --> 2.71429, 3.48148 --> 3.11111, 1.5 --> 1.33333, 1.33333 --> 1.33333, 1.5 --> 1.4, 1.33333 --> 1.33333, 1.63636 --> 1.63636, 2 --> 2, 1.45455 --> 1.45455, 1.46667 --> 1.46667, 1.94444 --> 1.88889, 1.55556 --> 1.55556, 2.1 --> 2, 4.18056 --> 3.22222, 2.16129 --> 2.16129, 2.62 --> 2.6, 1.63636 --> 1.59091, 2.53061 --> 2.42857, 3.14286 --> 3.14286 )
[LOG] Overall execution time: 732.781 sec CPU time.
[LOG] Overall execution time: 735 sec real time.
Synthesis time: 734.77 sec (Real time) / 727.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.37 sec (Real time) / 0.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.80 sec (Real time) / 18.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 1747 18 65 1 1642
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 1050.66 sec CPU time.
[LOG] Relation determinization time: 1054 sec real time.
[LOG] Final circuit size: 1579 new AND gates.
[LOG] Size before ABC: 2005 AND gates.
[LOG] Size after ABC: 1579 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1049.06/1052 sec (0.546284/0 sec, 0.546217/1 sec, 0.431168/0 sec, 7.98338/8 sec, 6.67891/7 sec, 2.2112/2 sec, 3.39583/4 sec, 2.13167/2 sec, 4.9924/5 sec, 4.57992/4 sec, 0.567365/1 sec, 0.551531/0 sec, 0.570841/1 sec, 0.605853/1 sec, 0.647134/0 sec, 0.68023/1 sec, 7.06348/7 sec, 3.42043/3 sec, 4.28426/5 sec, 6.60117/6 sec, 6.75318/7 sec, 27.1023/27 sec, 57.8551/58 sec, 49.9962/51 sec, 58.1865/58 sec, 34.7935/35 sec, 42.3432/42 sec, 44.9185/45 sec, 32.3485/33 sec, 41.7716/42 sec, 51.0688/51 sec, 35.6126/35 sec, 29.3425/30 sec, 33.8728/34 sec, 26.6653/27 sec, 50.1555/50 sec, 38.2663/38 sec, 37.1955/38 sec, 35.4793/35 sec, 22.5241/23 sec, 36.1981/36 sec, 36.501/37 sec, 40.2015/40 sec, 38.0637/38 sec, 37.4402/38 sec, 45.919/46 sec )
[LOG] Nr of iterations: 1181 (9, 4, 3, 28, 35, 9, 8, 9, 17, 14, 12, 7, 16, 11, 17, 14, 94, 34, 35, 13, 12, 224, 33, 8, 3, 2, 10, 22, 8, 6, 8, 16, 11, 11, 6, 14, 9, 14, 13, 84, 33, 32, 11, 11, 161, 30 )
[LOG] Total clause computation time: 136.701/136 sec (0.261554/0.261554 sec, 0.259315/0.259315 sec, 0.190502/0.190502 sec, 0.244241/0.244241 sec, 0.246411/0.246411 sec, 0.210047/0.210047 sec, 0.223411/0.223411 sec, 0.213898/0.213898 sec, 0.25767/0.25767 sec, 0.260866/0.260866 sec, 0.27956/0.27956 sec, 0.253624/0.253624 sec, 0.264911/0.264911 sec, 0.267135/0.267135 sec, 0.291515/0.291515 sec, 0.305803/0.305803 sec, 0.416239/0.416239 sec, 0.413764/0.413764 sec, 0.334626/0.334626 sec, 0.367088/0.367088 sec, 0.328619/0.328619 sec, 1.35356/1.35356 sec, 24.0473/24.0473 sec, 20.9101/20.9101 sec, 23.4139/23.4139 sec, 2.11475/2.11475 sec, 19.9478/19.9478 sec, 2.5683/2.5683 sec, 0.491182/0.491182 sec, 0.47396/0.47396 sec, 0.399076/0.399076 sec, 0.514128/0.514128 sec, 0.760838/0.760838 sec, 0.323882/0.323882 sec, 0.66013/0.66013 sec, 0.439265/0.439265 sec, 0.560673/0.560673 sec, 0.365949/0.365949 sec, 0.610602/0.610602 sec, 1.76661/1.76661 sec, 0.464261/0.464261 sec, 0.434638/0.434638 sec, 0.371533/0.371533 sec, 0.388306/0.388306 sec, 5.51126/5.51126 sec, 21.9184/21.9184 sec )
[LOG] Total clause minimization time: 910.88/915 sec (0.258961/0.258961 sec, 0.258299/0.258299 sec, 0.213782/0.213782 sec, 7.70453/7.70453 sec, 6.39607/6.39607 sec, 1.9714/1.9714 sec, 3.13984/3.13984 sec, 1.88458/1.88458 sec, 4.70176/4.70176 sec, 4.28416/4.28416 sec, 0.256566/0.256566 sec, 0.265937/0.265937 sec, 0.273081/0.273081 sec, 0.309586/0.309586 sec, 0.327465/0.327465 sec, 0.34513/0.34513 sec, 6.59516/6.59516 sec, 2.96485/2.96485 sec, 3.91425/3.91425 sec, 6.20091/6.20091 sec, 6.38361/6.38361 sec, 25.6331/25.6331 sec, 33.7519/33.7519 sec, 29.0663/29.0663 sec, 34.748/34.748 sec, 32.657/32.657 sec, 22.37/22.37 sec, 42.3259/42.3259 sec, 31.836/31.836 sec, 41.2745/41.2745 sec, 50.647/50.647 sec, 35.0723/35.0723 sec, 28.5599/28.5599 sec, 33.5247/33.5247 sec, 25.9828/25.9828 sec, 49.6906/49.6906 sec, 37.6823/37.6823 sec, 36.8043/36.8043 sec, 34.8462/34.8462 sec, 20.7142/20.7142 sec, 35.7076/35.7076 sec, 36.0394/36.0394 sec, 39.8073/39.8073 sec, 37.6513/37.6513 sec, 31.87/31.87 sec, 23.9681/23.9681 sec )
[LOG] Total clause size reduction: 249536 --> 4765 (5280 --> 15, 1977 --> 4, 1504 --> 2, 18846 --> 117, 23460 --> 124, 3912 --> 10, 3346 --> 9, 3800 --> 10, 7408 --> 24, 5707 --> 46, 4697 --> 21, 2490 --> 12, 6045 --> 40, 3910 --> 22, 6064 --> 37, 4771 --> 25, 33945 --> 506, 11649 --> 75, 11560 --> 95, 3924 --> 26, 3619 --> 19, 69799 --> 1704, 9984 --> 109, 15 --> 15, 4 --> 4, 2 --> 2, 24 --> 24, 55 --> 54, 10 --> 10, 7 --> 7, 10 --> 10, 24 --> 24, 21 --> 21, 21 --> 21, 12 --> 12, 19 --> 19, 18 --> 18, 29 --> 29, 25 --> 25, 386 --> 361, 75 --> 75, 69 --> 69, 22 --> 22, 19 --> 19, 879 --> 779, 93 --> 93 )
[LOG] Average clause size reduction: 211.292 --> 4.03472 (586.667 --> 1.66667, 494.25 --> 1, 501.333 --> 0.666667, 673.071 --> 4.17857, 670.286 --> 3.54286, 434.667 --> 1.11111, 418.25 --> 1.125, 422.222 --> 1.11111, 435.765 --> 1.41176, 407.643 --> 3.28571, 391.417 --> 1.75, 355.714 --> 1.71429, 377.812 --> 2.5, 355.455 --> 2, 356.706 --> 2.17647, 340.786 --> 1.78571, 361.117 --> 5.38298, 342.618 --> 2.20588, 330.286 --> 2.71429, 301.846 --> 2, 301.583 --> 1.58333, 311.603 --> 7.60714, 302.545 --> 3.30303, 1.875 --> 1.875, 1.33333 --> 1.33333, 1 --> 1, 2.4 --> 2.4, 2.5 --> 2.45455, 1.25 --> 1.25, 1.16667 --> 1.16667, 1.25 --> 1.25, 1.5 --> 1.5, 1.90909 --> 1.90909, 1.90909 --> 1.90909, 2 --> 2, 1.35714 --> 1.35714, 2 --> 2, 2.07143 --> 2.07143, 1.92308 --> 1.92308, 4.59524 --> 4.29762, 2.27273 --> 2.27273, 2.15625 --> 2.15625, 2 --> 2, 1.72727 --> 1.72727, 5.45963 --> 4.83851, 3.1 --> 3.1 )
[LOG] Overall execution time: 1050.68 sec CPU time.
[LOG] Overall execution time: 1054 sec real time.
Synthesis time: 1053.88 sec (Real time) / 1045.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.60 sec (Real time) / 0.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 79.81 sec (Real time) / 79.39 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 2341 19 68 1 2231
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 932.359 sec CPU time.
[LOG] Relation determinization time: 935 sec real time.
[LOG] Final circuit size: 1139 new AND gates.
[LOG] Size before ABC: 1421 AND gates.
[LOG] Size after ABC: 1138 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 930.171/933 sec (0.816948/0 sec, 0.851242/1 sec, 0.605086/1 sec, 8.8877/9 sec, 0.842924/1 sec, 1.64001/1 sec, 5.85014/6 sec, 28.34/29 sec, 6.40685/6 sec, 3.12594/3 sec, 0.730998/1 sec, 0.886589/1 sec, 0.75758/1 sec, 0.737744/0 sec, 0.793292/1 sec, 2.3603/3 sec, 6.77349/6 sec, 0.774968/1 sec, 2.79104/3 sec, 0.936531/1 sec, 7.0287/7 sec, 13.9449/14 sec, 13.2825/13 sec, 15.6032/16 sec, 38.4649/38 sec, 41.3418/42 sec, 28.6711/29 sec, 36.0785/36 sec, 40.5899/41 sec, 33.9202/34 sec, 36.8429/37 sec, 35.1783/35 sec, 32.5842/33 sec, 28.6966/28 sec, 33.1624/34 sec, 35.1004/35 sec, 25.3074/25 sec, 30.5999/31 sec, 35.3473/35 sec, 36.5354/37 sec, 29.5712/30 sec, 31.0191/31 sec, 33.2533/33 sec, 37.4124/38 sec, 35.6439/35 sec, 42.0649/43 sec, 28.1398/28 sec, 19.8768/20 sec )
[LOG] Nr of iterations: 922 (8, 4, 3, 26, 24, 8, 9, 8, 15, 9, 14, 14, 12, 13, 9, 13, 55, 9, 37, 15, 14, 11, 91, 72, 7, 3, 2, 19, 11, 7, 8, 7, 12, 8, 13, 13, 10, 10, 8, 10, 51, 7, 34, 13, 11, 10, 86, 69 )
[LOG] Total clause computation time: 52.0873/53 sec (0.389958/0.389958 sec, 0.405827/0.405827 sec, 0.256451/0.256451 sec, 0.375292/0.375292 sec, 0.330686/0.330686 sec, 0.311644/0.311644 sec, 0.329944/0.329944 sec, 0.33014/0.33014 sec, 0.357553/0.357553 sec, 0.394108/0.394108 sec, 0.334623/0.334623 sec, 0.431774/0.431774 sec, 0.409533/0.409533 sec, 0.368314/0.368314 sec, 0.401216/0.401216 sec, 0.36979/0.36979 sec, 0.498302/0.498302 sec, 0.292862/0.292862 sec, 0.362687/0.362687 sec, 0.342542/0.342542 sec, 0.418532/0.418532 sec, 0.221165/0.221165 sec, 0.709465/0.709465 sec, 0.88023/0.88023 sec, 1.00485/1.00485 sec, 1.14748/1.14748 sec, 0.932658/0.932658 sec, 1.78801/1.78801 sec, 17.624/17.624 sec, 0.177359/0.177359 sec, 0.168009/0.168009 sec, 0.275199/0.275199 sec, 0.352528/0.352528 sec, 0.223796/0.223796 sec, 0.37806/0.37806 sec, 0.278837/0.278837 sec, 0.226834/0.226834 sec, 0.753963/0.753963 sec, 0.329943/0.329943 sec, 0.276219/0.276219 sec, 13.4719/13.4719 sec, 0.358898/0.358898 sec, 0.290702/0.290702 sec, 0.401912/0.401912 sec, 0.246983/0.246983 sec, 0.15033/0.15033 sec, 0.754832/0.754832 sec, 0.951375/0.951375 sec )
[LOG] Total clause minimization time: 876.376/878 sec (0.39129/0.39129 sec, 0.401679/0.401679 sec, 0.307139/0.307139 sec, 8.466/8.466 sec, 0.472544/0.472544 sec, 1.28707/1.28707 sec, 5.48201/5.48201 sec, 27.9667/27.9667 sec, 6.00664/6.00664 sec, 2.68904/2.68904 sec, 0.36283/0.36283 sec, 0.415009/0.415009 sec, 0.304285/0.304285 sec, 0.331016/0.331016 sec, 0.347828/0.347828 sec, 1.94699/1.94699 sec, 6.22667/6.22667 sec, 0.44589/0.44589 sec, 2.37793/2.37793 sec, 0.549943/0.549943 sec, 6.55602/6.55602 sec, 13.6758/13.6758 sec, 12.4845/12.4845 sec, 14.6569/14.6569 sec, 37.4386/37.4386 sec, 40.1686/40.1686 sec, 27.7169/27.7169 sec, 34.2669/34.2669 sec, 22.9401/22.9401 sec, 33.7207/33.7207 sec, 36.6495/36.6495 sec, 34.8812/34.8812 sec, 32.2052/32.2052 sec, 28.4499/28.4499 sec, 32.7577/32.7577 sec, 34.7978/34.7978 sec, 25.0546/25.0546 sec, 29.823/29.823 sec, 34.9954/34.9954 sec, 36.2336/36.2336 sec, 16.0679/16.0679 sec, 30.6357/30.6357 sec, 32.9367/32.9367 sec, 36.9833/36.9833 sec, 35.3734/35.3734 sec, 41.889/41.889 sec, 27.346/27.346 sec, 18.8929/18.8929 sec )
[LOG] Total clause size reduction: 200269 --> 2580 (4858 --> 7, 2106 --> 3, 1584 --> 2, 18400 --> 98, 16744 --> 98, 3605 --> 9, 4032 --> 11, 3437 --> 12, 6846 --> 26, 3720 --> 11, 6019 --> 22, 5863 --> 23, 4939 --> 18, 5244 --> 33, 3400 --> 17, 4956 --> 31, 21114 --> 230, 3032 --> 20, 13572 --> 86, 4956 --> 31, 4563 --> 36, 3540 --> 25, 29430 --> 434, 23146 --> 193, 7 --> 7, 3 --> 3, 2 --> 2, 59 --> 55, 27 --> 25, 9 --> 9, 11 --> 11, 12 --> 12, 18 --> 18, 11 --> 11, 22 --> 22, 23 --> 23, 14 --> 14, 19 --> 19, 17 --> 17, 21 --> 21, 190 --> 171, 16 --> 16, 76 --> 76, 26 --> 26, 25 --> 25, 25 --> 25, 370 --> 336, 160 --> 160 )
[LOG] Average clause size reduction: 217.211 --> 2.79826 (607.25 --> 0.875, 526.5 --> 0.75, 528 --> 0.666667, 707.692 --> 3.76923, 697.667 --> 4.08333, 450.625 --> 1.125, 448 --> 1.22222, 429.625 --> 1.5, 456.4 --> 1.73333, 413.333 --> 1.22222, 429.929 --> 1.57143, 418.786 --> 1.64286, 411.583 --> 1.5, 403.385 --> 2.53846, 377.778 --> 1.88889, 381.231 --> 2.38462, 383.891 --> 4.18182, 336.889 --> 2.22222, 366.811 --> 2.32432, 330.4 --> 2.06667, 325.929 --> 2.57143, 321.818 --> 2.27273, 323.407 --> 4.76923, 321.472 --> 2.68056, 1 --> 1, 1 --> 1, 1 --> 1, 3.10526 --> 2.89474, 2.45455 --> 2.27273, 1.28571 --> 1.28571, 1.375 --> 1.375, 1.71429 --> 1.71429, 1.5 --> 1.5, 1.375 --> 1.375, 1.69231 --> 1.69231, 1.76923 --> 1.76923, 1.4 --> 1.4, 1.9 --> 1.9, 2.125 --> 2.125, 2.1 --> 2.1, 3.72549 --> 3.35294, 2.28571 --> 2.28571, 2.23529 --> 2.23529, 2 --> 2, 2.27273 --> 2.27273, 2.5 --> 2.5, 4.30233 --> 3.90698, 2.31884 --> 2.31884 )
[LOG] Overall execution time: 932.374 sec CPU time.
[LOG] Overall execution time: 935 sec real time.
Synthesis time: 935.47 sec (Real time) / 926.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.44 sec (Real time) / 0.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.91 sec (Real time) / 15.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 1940 20 71 1 1826
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.43915 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 65 new AND gates.
[LOG] Size before ABC: 87 AND gates.
[LOG] Size after ABC: 63 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.415402/0 sec (0.032876/0 sec, 0.0316/0 sec, 0.040707/0 sec, 0.012196/0 sec, 0.046117/0 sec, 0.035386/0 sec, 0.039854/0 sec, 0.031765/0 sec, 0.038113/0 sec, 0.024029/0 sec, 0.042117/0 sec, 0.040642/0 sec )
[LOG] Nr of iterations: 64 (11, 11, 3, 2, 7, 3, 9, 8, 2, 1, 6, 1 )
[LOG] Total clause computation time: 0.174907/0 sec (0.011583/0.011583 sec, 0.014469/0.014469 sec, 0.016458/0.016458 sec, 0.00716/0.00716 sec, 0.022136/0.022136 sec, 0.015988/0.015988 sec, 0.01912/0.01912 sec, 0.011615/0.011615 sec, 0.015786/0.015786 sec, 4.8e-05/4.8e-05 sec, 0.019846/0.019846 sec, 0.020698/0.020698 sec )
[LOG] Total clause minimization time: 0.221293/0 sec (0.018989/0.018989 sec, 0.01504/0.01504 sec, 0.022223/0.022223 sec, 0.003021/0.003021 sec, 0.021883/0.021883 sec, 0.017309/0.017309 sec, 0.019606/0.019606 sec, 0.01903/0.01903 sec, 0.021245/0.021245 sec, 0.022955/0.022955 sec, 0.021133/0.021133 sec, 0.018859/0.018859 sec )
[LOG] Total clause size reduction: 3863 --> 98 (1330 --> 20, 1250 --> 19, 222 --> 4, 163 --> 0, 648 --> 9, 206 --> 3, 17 --> 16, 13 --> 13, 4 --> 4, 0 --> 0, 9 --> 9, 1 --> 1 )
[LOG] Average clause size reduction: 60.3594 --> 1.53125 (120.909 --> 1.81818, 113.636 --> 1.72727, 74 --> 1.33333, 81.5 --> 0, 92.5714 --> 1.28571, 68.6667 --> 1, 1.88889 --> 1.77778, 1.625 --> 1.625, 2 --> 2, 0 --> 0, 1.5 --> 1.5, 1 --> 1 )
[LOG] Overall execution time: 0.4411 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.60 sec (Real time) / 0.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 235 5 23 1 203
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 1.09699 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 183 new AND gates.
[LOG] Size before ABC: 218 AND gates.
[LOG] Size after ABC: 183 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.05057/1 sec (0.050972/0 sec, 0.061567/1 sec, 0.066499/0 sec, 0.066498/0 sec, 0.070136/0 sec, 0.096586/0 sec, 0.056938/0 sec, 0.092645/0 sec, 0.080689/0 sec, 0.079534/0 sec, 0.086146/0 sec, 0.080869/0 sec, 0.083578/0 sec, 0.077914/0 sec )
[LOG] Nr of iterations: 128 (17, 21, 4, 4, 4, 17, 4, 12, 20, 3, 3, 3, 14, 2 )
[LOG] Total clause computation time: 0.41965/1 sec (0.023073/0.023073 sec, 0.023938/0.023938 sec, 0.030609/0.030609 sec, 0.027731/0.027731 sec, 0.033516/0.033516 sec, 0.045537/0.045537 sec, 0.026546/0.026546 sec, 0.039523/0.039523 sec, 0.029176/0.029176 sec, 0.028208/0.028208 sec, 0.031471/0.031471 sec, 0.024728/0.024728 sec, 0.032818/0.032818 sec, 0.022776/0.022776 sec )
[LOG] Total clause minimization time: 0.59499/0 sec (0.024531/0.024531 sec, 0.034288/0.034288 sec, 0.032755/0.032755 sec, 0.035659/0.035659 sec, 0.033424/0.033424 sec, 0.047407/0.047407 sec, 0.027049/0.027049 sec, 0.051257/0.051257 sec, 0.049449/0.049449 sec, 0.049574/0.049574 sec, 0.052914/0.052914 sec, 0.054405/0.054405 sec, 0.048797/0.048797 sec, 0.053481/0.053481 sec )
[LOG] Total clause size reduction: 9576 --> 308 (2672 --> 50, 3180 --> 59, 426 --> 5, 393 --> 5, 384 --> 5, 2016 --> 43, 363 --> 4, 31 --> 28, 59 --> 57, 5 --> 5, 5 --> 5, 5 --> 5, 35 --> 35, 2 --> 2 )
[LOG] Average clause size reduction: 74.8125 --> 2.40625 (157.176 --> 2.94118, 151.429 --> 2.80952, 106.5 --> 1.25, 98.25 --> 1.25, 96 --> 1.25, 118.588 --> 2.52941, 90.75 --> 1, 2.58333 --> 2.33333, 2.95 --> 2.85, 1.66667 --> 1.66667, 1.66667 --> 1.66667, 1.66667 --> 1.66667, 2.5 --> 2.5, 1 --> 1 )
[LOG] Overall execution time: 1.09929 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.27 sec (Real time) / 1.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.92 sec (Real time) / 0.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 390 6 26 1 351
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 7.10815 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 310 new AND gates.
[LOG] Size before ABC: 380 AND gates.
[LOG] Size after ABC: 309 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.00416/7 sec (0.102255/0 sec, 0.122378/0 sec, 0.09544/0 sec, 0.10868/0 sec, 0.10675/0 sec, 0.125391/0 sec, 0.747196/1 sec, 0.188276/0 sec, 0.104231/1 sec, 0.576731/0 sec, 0.661337/1 sec, 0.582096/0 sec, 0.590999/1 sec, 0.617994/1 sec, 0.785438/0 sec, 0.734238/1 sec, 0.264069/0 sec, 0.490658/1 sec )
[LOG] Nr of iterations: 226 (27, 34, 4, 8, 9, 12, 5, 27, 2, 14, 30, 3, 6, 6, 8, 4, 26, 1 )
[LOG] Total clause computation time: 1.06683/1 sec (0.039161/0.039161 sec, 0.037194/0.037194 sec, 0.037081/0.037081 sec, 0.038017/0.038017 sec, 0.039778/0.039778 sec, 0.055496/0.055496 sec, 0.093629/0.093629 sec, 0.091076/0.091076 sec, 0.050843/0.050843 sec, 0.081908/0.081908 sec, 0.064138/0.064138 sec, 0.057532/0.057532 sec, 0.054955/0.054955 sec, 0.058299/0.058299 sec, 0.077302/0.077302 sec, 0.075119/0.075119 sec, 0.0597/0.0597 sec, 0.055602/0.055602 sec )
[LOG] Total clause minimization time: 5.86064/6 sec (0.057484/0.057484 sec, 0.079364/0.079364 sec, 0.053576/0.053576 sec, 0.065469/0.065469 sec, 0.061798/0.061798 sec, 0.064286/0.064286 sec, 0.648357/0.648357 sec, 0.090841/0.090841 sec, 0.048193/0.048193 sec, 0.491758/0.491758 sec, 0.593417/0.593417 sec, 0.521825/0.521825 sec, 0.533087/0.533087 sec, 0.556708/0.556708 sec, 0.705027/0.705027 sec, 0.656325/0.656325 sec, 0.200812/0.200812 sec, 0.432317/0.432317 sec )
[LOG] Total clause size reduction: 21025 --> 701 (5356 --> 110, 6534 --> 143, 525 --> 5, 1120 --> 12, 1208 --> 15, 1584 --> 37, 572 --> 6, 3692 --> 87, 137 --> 2, 41 --> 40, 122 --> 111, 5 --> 5, 9 --> 9, 8 --> 8, 17 --> 16, 6 --> 6, 87 --> 87, 2 --> 2 )
[LOG] Average clause size reduction: 93.031 --> 3.10177 (198.37 --> 4.07407, 192.176 --> 4.20588, 131.25 --> 1.25, 140 --> 1.5, 134.222 --> 1.66667, 132 --> 3.08333, 114.4 --> 1.2, 136.741 --> 3.22222, 68.5 --> 1, 2.92857 --> 2.85714, 4.06667 --> 3.7, 1.66667 --> 1.66667, 1.5 --> 1.5, 1.33333 --> 1.33333, 2.125 --> 2, 1.5 --> 1.5, 3.34615 --> 3.34615, 2 --> 2 )
[LOG] Overall execution time: 7.11123 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.33 sec (Real time) / 6.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.32 sec (Real time) / 2.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 555 7 30 1 510
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 91.5356 sec CPU time.
[LOG] Relation determinization time: 92 sec real time.
[LOG] Final circuit size: 517 new AND gates.
[LOG] Size before ABC: 611 AND gates.
[LOG] Size after ABC: 515 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 91.2273/91 sec (0.105831/0 sec, 0.100816/0 sec, 0.221042/0 sec, 0.154938/0 sec, 0.22788/1 sec, 0.22994/0 sec, 2.60722/3 sec, 3.94334/3 sec, 0.883232/1 sec, 0.933536/1 sec, 8.86556/9 sec, 6.34466/7 sec, 4.91826/4 sec, 11.4832/12 sec, 4.18366/4 sec, 11.0031/11 sec, 9.89889/10 sec, 7.99726/8 sec, 9.41764/10 sec, 7.70738/7 sec )
[LOG] Nr of iterations: 314 (2, 2, 26, 11, 13, 10, 32, 31, 22, 18, 1, 1, 22, 9, 12, 9, 28, 28, 20, 17 )
[LOG] Total clause computation time: 5.42011/5 sec (0.040223/0.040223 sec, 0.05428/0.05428 sec, 0.11045/0.11045 sec, 0.056096/0.056096 sec, 0.123122/0.123122 sec, 0.1063/0.1063 sec, 0.163564/0.163564 sec, 0.329759/0.329759 sec, 0.144344/0.144344 sec, 0.165944/0.165944 sec, 0.260686/0.260686 sec, 0.814809/0.814809 sec, 1.03524/1.03524 sec, 0.132948/0.132948 sec, 0.122826/0.122826 sec, 0.128798/0.128798 sec, 0.834904/0.834904 sec, 0.440331/0.440331 sec, 0.107317/0.107317 sec, 0.248171/0.248171 sec )
[LOG] Total clause minimization time: 85.6427/86 sec (0.05761/0.05761 sec, 0.038939/0.038939 sec, 0.100963/0.100963 sec, 0.090238/0.090238 sec, 0.096502/0.096502 sec, 0.115025/0.115025 sec, 2.43141/2.43141 sec, 3.60133/3.60133 sec, 0.726675/0.726675 sec, 0.756447/0.756447 sec, 8.59861/8.59861 sec, 5.52468/5.52468 sec, 3.87608/3.87608 sec, 11.3441/11.3441 sec, 4.05465/4.05465 sec, 10.8683/10.8683 sec, 9.05658/9.05658 sec, 7.54906/7.54906 sec, 9.30346/9.30346 sec, 7.45202/7.45202 sec )
[LOG] Total clause size reduction: 28644 --> 1103 (276 --> 1, 263 --> 1, 5475 --> 92, 2090 --> 26, 2352 --> 35, 1683 --> 17, 5239 --> 173, 4830 --> 143, 3276 --> 67, 2635 --> 46, 1 --> 1, 1 --> 1, 72 --> 65, 20 --> 20, 35 --> 35, 17 --> 17, 144 --> 134, 127 --> 125, 62 --> 58, 46 --> 46 )
[LOG] Average clause size reduction: 91.2229 --> 3.51274 (138 --> 0.5, 131.5 --> 0.5, 210.577 --> 3.53846, 190 --> 2.36364, 180.923 --> 2.69231, 168.3 --> 1.7, 163.719 --> 5.40625, 155.806 --> 4.6129, 148.909 --> 3.04545, 146.389 --> 2.55556, 1 --> 1, 1 --> 1, 3.27273 --> 2.95455, 2.22222 --> 2.22222, 2.91667 --> 2.91667, 1.88889 --> 1.88889, 5.14286 --> 4.78571, 4.53571 --> 4.46429, 3.1 --> 2.9, 2.70588 --> 2.70588 )
[LOG] Overall execution time: 91.5398 sec CPU time.
[LOG] Overall execution time: 92 sec real time.
Synthesis time: 92.05 sec (Real time) / 90.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.61 sec (Real time) / 15.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 801 8 33 1 752
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 849.618 sec CPU time.
[LOG] Relation determinization time: 853 sec real time.
[LOG] Final circuit size: 1560 new AND gates.
[LOG] Size before ABC: 1959 AND gates.
[LOG] Size after ABC: 1559 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 848.778/852 sec (0.366391/1 sec, 0.28363/0 sec, 1.05586/1 sec, 0.422759/0 sec, 0.408738/1 sec, 0.41701/0 sec, 0.479617/1 sec, 24.9747/25 sec, 40.5177/40 sec, 42.807/43 sec, 51.5239/52 sec, 80.8679/81 sec, 41.112/41 sec, 57.6762/58 sec, 40.4424/41 sec, 40.163/40 sec, 76.8155/77 sec, 48.1653/48 sec, 59.4836/60 sec, 49.3483/50 sec, 43.1381/43 sec, 46.8892/47 sec, 41.871/42 sec, 59.5483/60 sec )
[LOG] Nr of iterations: 880 (5, 2, 36, 19, 24, 22, 18, 68, 72, 145, 37, 14, 4, 1, 28, 16, 19, 17, 14, 64, 69, 139, 35, 12 )
[LOG] Total clause computation time: 51.8411/53 sec (0.100996/0.100996 sec, 0.177032/0.177032 sec, 0.378999/0.378999 sec, 0.157118/0.157118 sec, 0.129074/0.129074 sec, 0.159915/0.159915 sec, 0.161936/0.161936 sec, 0.735101/0.735101 sec, 0.912328/0.912328 sec, 4.183/4.183 sec, 0.50944/0.50944 sec, 2.14066/2.14066 sec, 1.2491/1.2491 sec, 20.5782/20.5782 sec, 2.74443/2.74443 sec, 1.46669/1.46669 sec, 0.733026/0.733026 sec, 1.10701/1.10701 sec, 0.799041/0.799041 sec, 9.18087/9.18087 sec, 1.21294/1.21294 sec, 1.17713/1.17713 sec, 0.298559/0.298559 sec, 1.54846/1.54846 sec )
[LOG] Total clause minimization time: 796.36/799 sec (0.250228/0.250228 sec, 0.091425/0.091425 sec, 0.656546/0.656546 sec, 0.247738/0.247738 sec, 0.261248/0.261248 sec, 0.238357/0.238357 sec, 0.299132/0.299132 sec, 24.2095/24.2095 sec, 39.5729/39.5729 sec, 38.5549/38.5549 sec, 50.9813/50.9813 sec, 78.6994/78.6994 sec, 39.8494/39.8494 sec, 37.0833/37.0833 sec, 37.6789/37.6789 sec, 38.6784/38.6784 sec, 76.067/76.067 sec, 47.0425/47.0425 sec, 58.6704/58.6704 sec, 40.136/40.136 sec, 41.8972/41.8972 sec, 45.6631/45.6631 sec, 41.5489/41.5489 sec, 57.9816/57.9816 sec )
[LOG] Total clause size reduction: 90118 --> 4138 (1280 --> 4, 303 --> 1, 9065 --> 166, 4410 --> 54, 5359 --> 79, 4599 --> 66, 3570 --> 59, 12864 --> 388, 13064 --> 409, 25056 --> 966, 6228 --> 108, 2236 --> 37, 4 --> 4, 1 --> 1, 111 --> 99, 42 --> 41, 54 --> 53, 45 --> 45, 40 --> 40, 357 --> 319, 388 --> 364, 908 --> 701, 102 --> 102, 32 --> 32 )
[LOG] Average clause size reduction: 102.407 --> 4.70227 (256 --> 0.8, 151.5 --> 0.5, 251.806 --> 4.61111, 232.105 --> 2.84211, 223.292 --> 3.29167, 209.045 --> 3, 198.333 --> 3.27778, 189.176 --> 5.70588, 181.444 --> 5.68056, 172.8 --> 6.66207, 168.324 --> 2.91892, 159.714 --> 2.64286, 1 --> 1, 1 --> 1, 3.96429 --> 3.53571, 2.625 --> 2.5625, 2.84211 --> 2.78947, 2.64706 --> 2.64706, 2.85714 --> 2.85714, 5.57812 --> 4.98438, 5.62319 --> 5.27536, 6.53237 --> 5.04317, 2.91429 --> 2.91429, 2.66667 --> 2.66667 )
[LOG] Overall execution time: 849.625 sec CPU time.
[LOG] Overall execution time: 853 sec real time.
Synthesis time: 852.52 sec (Real time) / 844.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.51 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 75.56 sec (Real time) / 75.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 1889 9 37 1 1832
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 1426.59 sec CPU time.
[LOG] Relation determinization time: 1431 sec real time.
[LOG] Final circuit size: 1620 new AND gates.
[LOG] Size before ABC: 2130 AND gates.
[LOG] Size after ABC: 1619 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1423.98/1427 sec (1.12291/1 sec, 1.01263/1 sec, 5.46615/5 sec, 31.0305/31 sec, 28.0275/28 sec, 27.4241/28 sec, 30.2527/30 sec, 31.9451/32 sec, 38.2602/39 sec, 52.1831/52 sec, 55.5273/56 sec, 44.2347/44 sec, 70.8517/71 sec, 56.3121/57 sec, 50.3749/50 sec, 69.6111/70 sec, 74.2148/74 sec, 67.1816/68 sec, 99.2565/99 sec, 62.8346/63 sec, 117.211/118 sec, 72.6329/73 sec, 66.5507/66 sec, 62.173/63 sec, 75.3421/75 sec, 132.947/133 sec )
[LOG] Nr of iterations: 1047 (6, 2, 40, 22, 12, 25, 26, 18, 53, 40, 86, 224, 16, 4, 1, 37, 19, 10, 20, 25, 13, 51, 38, 78, 170, 11 )
[LOG] Total clause computation time: 227.422/228 sec (0.329755/0.329755 sec, 0.616347/0.616347 sec, 1.2264/1.2264 sec, 0.616645/0.616645 sec, 0.696462/0.696462 sec, 0.581081/0.581081 sec, 0.434568/0.434568 sec, 0.491685/0.491685 sec, 2.88152/2.88152 sec, 2.35709/2.35709 sec, 3.58999/3.58999 sec, 4.16055/4.16055 sec, 5.43956/5.43956 sec, 5.66439/5.66439 sec, 17.4141/17.4141 sec, 20.7169/20.7169 sec, 24.0689/24.0689 sec, 2.77439/2.77439 sec, 1.61033/1.61033 sec, 18.0108/18.0108 sec, 1.87915/1.87915 sec, 32.1638/32.1638 sec, 25.8051/25.8051 sec, 3.83874/3.83874 sec, 4.70846/4.70846 sec, 45.3449/45.3449 sec )
[LOG] Total clause minimization time: 1195.2/1198 sec (0.760548/0.760548 sec, 0.356507/0.356507 sec, 4.18992/4.18992 sec, 30.3683/30.3683 sec, 27.2857/27.2857 sec, 26.7869/26.7869 sec, 29.7651/29.7651 sec, 31.4022/31.4022 sec, 35.3107/35.3107 sec, 49.7681/49.7681 sec, 51.8443/51.8443 sec, 39.9098/39.9098 sec, 65.3531/65.3531 sec, 50.6227/50.6227 sec, 32.9266/32.9266 sec, 48.8564/48.8564 sec, 50.1092/50.1092 sec, 64.379/64.379 sec, 97.6128/97.6128 sec, 44.7871/44.7871 sec, 115.301/115.301 sec, 40.4235/40.4235 sec, 40.7048/40.7048 sec, 58.2729/58.2729 sec, 70.5297/70.5297 sec, 87.572/87.572 sec )
[LOG] Total clause size reduction: 116422 --> 4949 (1810 --> 6, 341 --> 1, 10920 --> 179, 5691 --> 81, 2849 --> 27, 5928 --> 78, 5850 --> 79, 3825 --> 59, 10504 --> 306, 7566 --> 228, 15555 --> 395, 40586 --> 1489, 2715 --> 43, 4 --> 4, 1 --> 1, 162 --> 140, 62 --> 57, 21 --> 21, 53 --> 53, 79 --> 75, 29 --> 27, 295 --> 267, 214 --> 202, 337 --> 298, 997 --> 805, 28 --> 28 )
[LOG] Average clause size reduction: 111.196 --> 4.72684 (301.667 --> 1, 170.5 --> 0.5, 273 --> 4.475, 258.682 --> 3.68182, 237.417 --> 2.25, 237.12 --> 3.12, 225 --> 3.03846, 212.5 --> 3.27778, 198.189 --> 5.77358, 189.15 --> 5.7, 180.872 --> 4.59302, 181.188 --> 6.64732, 169.688 --> 2.6875, 1 --> 1, 1 --> 1, 4.37838 --> 3.78378, 3.26316 --> 3, 2.1 --> 2.1, 2.65 --> 2.65, 3.16 --> 3, 2.23077 --> 2.07692, 5.78431 --> 5.23529, 5.63158 --> 5.31579, 4.32051 --> 3.82051, 5.86471 --> 4.73529, 2.54545 --> 2.54545 )
[LOG] Overall execution time: 1426.61 sec CPU time.
[LOG] Overall execution time: 1431 sec real time.
Synthesis time: 1430.80 sec (Real time) / 1411.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.50 sec (Real time) / 0.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 141.35 sec (Real time) / 140.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 1991 10 40 1 1929
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 2546.63 sec CPU time.
[LOG] Relation determinization time: 2554 sec real time.
[LOG] Final circuit size: 2430 new AND gates.
[LOG] Size before ABC: 3215 AND gates.
[LOG] Size after ABC: 2429 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2539.72/2547 sec (1.69423/2 sec, 1.83214/2 sec, 16.6315/17 sec, 29.1037/29 sec, 21.4537/21 sec, 15.5709/16 sec, 21.96/22 sec, 45.3574/46 sec, 46.9873/47 sec, 42.1127/42 sec, 42.6764/43 sec, 85.1584/85 sec, 90.2834/91 sec, 204.243/204 sec, 106.915/108 sec, 106.496/106 sec, 133.667/134 sec, 131.798/133 sec, 121.301/121 sec, 145.363/146 sec, 154.174/155 sec, 271.91/272 sec, 106.599/107 sec, 152.993/154 sec, 113.853/114 sec, 125.484/126 sec, 79.3814/79 sec, 124.72/125 sec )
[LOG] Nr of iterations: 1493 (2, 5, 54, 49, 16, 17, 30, 43, 64, 25, 47, 184, 271, 16, 1, 3, 53, 46, 13, 14, 26, 19, 48, 21, 43, 145, 232, 6 )
[LOG] Total clause computation time: 502.813/509 sec (0.663483/0.663483 sec, 1.10026/1.10026 sec, 2.74284/2.74284 sec, 2.11792/2.11792 sec, 1.53304/1.53304 sec, 1.12574/1.12574 sec, 0.966414/0.966414 sec, 0.967013/0.967013 sec, 5.86459/5.86459 sec, 1.37354/1.37354 sec, 5.99774/5.99774 sec, 11.111/11.111 sec, 8.76209/8.76209 sec, 12.5984/12.5984 sec, 36.2059/36.2059 sec, 41.3711/41.3711 sec, 6.68061/6.68061 sec, 29.7247/29.7247 sec, 4.85025/4.85025 sec, 55.1642/55.1642 sec, 37.6781/37.6781 sec, 29.945/29.945 sec, 34.587/34.587 sec, 37.8717/37.8717 sec, 35.9391/35.9391 sec, 31.7774/31.7774 sec, 10.566/10.566 sec, 53.5281/53.5281 sec )
[LOG] Total clause minimization time: 2033.93/2038 sec (0.967464/0.967464 sec, 0.655007/0.655007 sec, 13.7794/13.7794 sec, 26.8886/26.8886 sec, 19.8477/19.8477 sec, 14.3568/14.3568 sec, 20.9165/20.9165 sec, 44.3028/44.3028 sec, 40.9924/40.9924 sec, 40.6374/40.6374 sec, 36.5717/36.5717 sec, 73.762/73.762 sec, 81.1582/81.1582 sec, 191.527/191.527 sec, 70.6592/70.6592 sec, 65.0574/65.0574 sec, 126.909/126.909 sec, 101.987/101.987 sec, 116.39/116.39 sec, 90.1384/90.1384 sec, 116.43/116.43 sec, 241.903/241.903 sec, 71.9324/71.9324 sec, 115.058/115.058 sec, 77.8336/77.8336 sec, 93.5407/93.5407 sec, 68.6021/68.6021 sec, 71.1292/71.1292 sec )
[LOG] Total clause size reduction: 187048 --> 7961 (402 --> 1, 1508 --> 9, 16324 --> 222, 14448 --> 157, 4320 --> 48, 4384 --> 55, 7598 --> 95, 10458 --> 155, 14553 --> 461, 5328 --> 73, 9844 --> 355, 36966 --> 1343, 54270 --> 1898, 3000 --> 45, 1 --> 1, 3 --> 3, 222 --> 198, 143 --> 140, 35 --> 35, 34 --> 31, 74 --> 73, 45 --> 45, 289 --> 265, 55 --> 53, 319 --> 312, 915 --> 748, 1495 --> 1125, 15 --> 15 )
[LOG] Average clause size reduction: 125.283 --> 5.33222 (201 --> 0.5, 301.6 --> 1.8, 302.296 --> 4.11111, 294.857 --> 3.20408, 270 --> 3, 257.882 --> 3.23529, 253.267 --> 3.16667, 243.209 --> 3.60465, 227.391 --> 7.20312, 213.12 --> 2.92, 209.447 --> 7.55319, 200.902 --> 7.29891, 200.258 --> 7.00369, 187.5 --> 2.8125, 1 --> 1, 1 --> 1, 4.18868 --> 3.73585, 3.1087 --> 3.04348, 2.69231 --> 2.69231, 2.42857 --> 2.21429, 2.84615 --> 2.80769, 2.36842 --> 2.36842, 6.02083 --> 5.52083, 2.61905 --> 2.52381, 7.4186 --> 7.25581, 6.31034 --> 5.15862, 6.44397 --> 4.84914, 2.5 --> 2.5 )
[LOG] Overall execution time: 2546.66 sec CPU time.
[LOG] Overall execution time: 2554 sec real time.
Synthesis time: 2554.10 sec (Real time) / 2507.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.96 sec (Real time) / 0.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 228.55 sec (Real time) / 227.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 2841 11 43 1 2774
=====================  genbuf8f8y.aag =====================
[LOG] Relation determinization time: 4982.22 sec CPU time.
[LOG] Relation determinization time: 4995 sec real time.
[LOG] Final circuit size: 1866 new AND gates.
[LOG] Size before ABC: 2440 AND gates.
[LOG] Size after ABC: 1864 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4965.28/4979 sec (4.16986/4 sec, 5.23253/5 sec, 40.7429/41 sec, 44.5586/45 sec, 99.4044/100 sec, 53.8616/54 sec, 64.815/65 sec, 53.7978/54 sec, 112.633/113 sec, 80.4565/80 sec, 153.62/154 sec, 69.6203/70 sec, 136.148/137 sec, 109.873/110 sec, 263.207/264 sec, 203.835/204 sec, 269.952/271 sec, 154.977/155 sec, 229.144/230 sec, 221.327/222 sec, 195.825/196 sec, 170.503/171 sec, 316.706/318 sec, 200.44/201 sec, 279.147/280 sec, 218.38/219 sec, 257.934/258 sec, 524.701/526 sec, 187.41/188 sec, 242.856/244 sec )
[LOG] Nr of iterations: 1047 (3, 3, 44, 22, 20, 13, 13, 24, 51, 29, 62, 19, 115, 102, 36, 1, 1, 43, 20, 14, 12, 10, 21, 50, 19, 57, 13, 97, 98, 35 )
[LOG] Total clause computation time: 662.716/664 sec (1.62596/1.62596 sec, 3.00722/3.00722 sec, 11.2526/11.2526 sec, 4.07716/4.07716 sec, 4.0807/4.0807 sec, 2.75152/2.75152 sec, 2.64368/2.64368 sec, 2.03019/2.03019 sec, 19.5113/19.5113 sec, 5.28777/5.28777 sec, 17.7377/17.7377 sec, 3.0348/3.0348 sec, 24.7293/24.7293 sec, 16.943/16.943 sec, 12.1262/12.1262 sec, 42.8434/42.8434 sec, 113.818/113.818 sec, 39.0654/39.0654 sec, 42.1362/42.1362 sec, 41.6718/41.6718 sec, 29.3544/29.3544 sec, 7.95587/7.95587 sec, 21.4911/21.4911 sec, 68.6637/68.6637 sec, 23.98/23.98 sec, 39.8851/39.8851 sec, 34.5102/34.5102 sec, 8.45593/8.45593 sec, 10.1279/10.1279 sec, 7.91785/7.91785 sec )
[LOG] Total clause minimization time: 4297.08/4308 sec (2.40828/2.40828 sec, 2.05831/2.05831 sec, 29.2731/29.2731 sec, 40.2891/40.2891 sec, 95.1368/95.1368 sec, 50.9288/50.9288 sec, 61.9888/61.9888 sec, 51.5777/51.5777 sec, 92.918/92.918 sec, 74.9554/74.9554 sec, 135.632/135.632 sec, 66.3818/66.3818 sec, 111.041/111.041 sec, 92.5589/92.5589 sec, 250.841/250.841 sec, 160.892/160.892 sec, 156.005/156.005 sec, 115.776/115.776 sec, 186.865/186.865 sec, 179.536/179.536 sec, 166.343/166.343 sec, 162.439/162.439 sec, 295.072/295.072 sec, 131.62/131.62 sec, 255.03/255.03 sec, 178.323/178.323 sec, 223.289/223.289 sec, 516.032/516.032 sec, 177.065/177.065 sec, 234.799/234.799 sec )
[LOG] Total clause size reduction: 138217 --> 5037 (896 --> 3, 838 --> 7, 14620 --> 220, 6951 --> 65, 6099 --> 52, 3684 --> 30, 3540 --> 43, 6486 --> 66, 13000 --> 434, 6916 --> 100, 14579 --> 462, 4140 --> 47, 24738 --> 644, 21816 --> 488, 7525 --> 122, 1 --> 1, 1 --> 1, 220 --> 210, 56 --> 56, 28 --> 28, 30 --> 29, 28 --> 28, 50 --> 50, 434 --> 405, 45 --> 45, 411 --> 394, 21 --> 21, 481 --> 433, 461 --> 431, 122 --> 122 )
[LOG] Average clause size reduction: 132.012 --> 4.81089 (298.667 --> 1, 279.333 --> 2.33333, 332.273 --> 5, 315.955 --> 2.95455, 304.95 --> 2.6, 283.385 --> 2.30769, 272.308 --> 3.30769, 270.25 --> 2.75, 254.902 --> 8.5098, 238.483 --> 3.44828, 235.145 --> 7.45161, 217.895 --> 2.47368, 215.113 --> 5.6, 213.882 --> 4.78431, 209.028 --> 3.38889, 1 --> 1, 1 --> 1, 5.11628 --> 4.88372, 2.8 --> 2.8, 2 --> 2, 2.5 --> 2.41667, 2.8 --> 2.8, 2.38095 --> 2.38095, 8.68 --> 8.1, 2.36842 --> 2.36842, 7.21053 --> 6.91228, 1.61538 --> 1.61538, 4.95876 --> 4.46392, 4.70408 --> 4.39796, 3.48571 --> 3.48571 )
[LOG] Overall execution time: 4982.27 sec CPU time.
[LOG] Overall execution time: 4995 sec real time.
Synthesis time: 4995.94 sec (Real time) / 4861.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.57 sec (Real time) / 0.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 388.88 sec (Real time) / 387.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 458 27 47 1 384
Raw AIGER output size: aag 2322 12 47 1 2250
=====================  genbuf9f9y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9694.98 sec (User CPU time)
Timeout: 1
=====================  genbuf10f10y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9797.97 sec (User CPU time)
Timeout: 1
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 25.6005 sec CPU time.
[LOG] Relation determinization time: 26 sec real time.
[LOG] Final circuit size: 1036 new AND gates.
[LOG] Size before ABC: 1245 AND gates.
[LOG] Size after ABC: 1034 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 25.5335/26 sec (0.037121/0 sec, 0.052475/0 sec, 0.047911/0 sec, 0.047505/0 sec, 0.067131/0 sec, 0.065325/1 sec, 0.46761/0 sec, 2.66742/3 sec, 2.81365/2 sec, 0.602963/1 sec, 1.42038/2 sec, 1.85891/1 sec, 5.47908/6 sec, 3.77745/4 sec, 1.76275/1 sec, 4.36584/5 sec )
[LOG] Nr of iterations: 500 (5, 5, 4, 6, 13, 10, 159, 63, 3, 3, 3, 5, 11, 9, 144, 57 )
[LOG] Total clause computation time: 10.0012/9 sec (0.017362/0.017362 sec, 0.02355/0.02355 sec, 0.025464/0.025464 sec, 0.021901/0.021901 sec, 0.030044/0.030044 sec, 0.02932/0.02932 sec, 0.073028/0.073028 sec, 0.702026/0.702026 sec, 1.76292/1.76292 sec, 0.49908/0.49908 sec, 0.517069/0.517069 sec, 1.11354/1.11354 sec, 1.11145/1.11145 sec, 1.01489/1.01489 sec, 0.536977/0.536977 sec, 2.52261/2.52261 sec )
[LOG] Total clause minimization time: 15.4581/17 sec (0.016149/0.016149 sec, 0.0257/0.0257 sec, 0.019202/0.019202 sec, 0.02228/0.02228 sec, 0.033073/0.033073 sec, 0.032416/0.032416 sec, 0.385432/0.385432 sec, 1.95491/1.95491 sec, 1.04742/1.04742 sec, 0.100691/0.100691 sec, 0.900137/0.900137 sec, 0.741981/0.741981 sec, 4.36405/4.36405 sec, 2.75907/2.75907 sec, 1.21744/1.21744 sec, 1.83815/1.83815 sec )
[LOG] Total clause size reduction: 42123 --> 2466 (732 --> 11, 724 --> 12, 522 --> 4, 770 --> 9, 1956 --> 29, 1125 --> 26, 25596 --> 930, 9548 --> 312, 6 --> 6, 7 --> 7, 4 --> 4, 9 --> 9, 25 --> 22, 26 --> 26, 798 --> 784, 275 --> 275 )
[LOG] Average clause size reduction: 84.246 --> 4.932 (146.4 --> 2.2, 144.8 --> 2.4, 130.5 --> 1, 128.333 --> 1.5, 150.462 --> 2.23077, 112.5 --> 2.6, 160.981 --> 5.84906, 151.556 --> 4.95238, 2 --> 2, 2.33333 --> 2.33333, 1.33333 --> 1.33333, 1.8 --> 1.8, 2.27273 --> 2, 2.88889 --> 2.88889, 5.54167 --> 5.44444, 4.82456 --> 4.82456 )
[LOG] Overall execution time: 25.6033 sec CPU time.
[LOG] Overall execution time: 26 sec real time.
Synthesis time: 25.99 sec (Real time) / 25.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.37 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.41 sec (Real time) / 4.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1254 7 28 1 1213
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 148.196 sec CPU time.
[LOG] Relation determinization time: 149 sec real time.
[LOG] Final circuit size: 1813 new AND gates.
[LOG] Size before ABC: 2233 AND gates.
[LOG] Size after ABC: 1812 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 147.984/149 sec (0.090883/0 sec, 0.129891/0 sec, 0.087102/0 sec, 0.551789/1 sec, 0.433783/0 sec, 1.44322/2 sec, 9.06709/9 sec, 8.50954/9 sec, 9.87484/9 sec, 7.64171/8 sec, 11.8334/12 sec, 17.5407/18 sec, 10.0457/10 sec, 8.56316/8 sec, 9.41823/10 sec, 13.9988/14 sec, 14.5516/14 sec, 14.3875/15 sec, 5.76404/6 sec, 4.05077/4 sec )
[LOG] Nr of iterations: 1039 (4, 7, 7, 96, 5, 137, 80, 111, 70, 34, 3, 5, 6, 56, 4, 129, 78, 106, 68, 33 )
[LOG] Total clause computation time: 30.7272/32 sec (0.043326/0.043326 sec, 0.059846/0.059846 sec, 0.041388/0.041388 sec, 0.072212/0.072212 sec, 0.236037/0.236037 sec, 0.184852/0.184852 sec, 0.546646/0.546646 sec, 0.478759/0.478759 sec, 1.94889/1.94889 sec, 1.31657/1.31657 sec, 2.41252/2.41252 sec, 9.43844/9.43844 sec, 2.16934/2.16934 sec, 1.70105/1.70105 sec, 2.80204/2.80204 sec, 0.847935/0.847935 sec, 2.01392/2.01392 sec, 0.354838/0.354838 sec, 2.01564/2.01564 sec, 2.04293/2.04293 sec )
[LOG] Total clause minimization time: 116.964/117 sec (0.041012/0.041012 sec, 0.063615/0.063615 sec, 0.039216/0.039216 sec, 0.467248/0.467248 sec, 0.189833/0.189833 sec, 1.23759/1.23759 sec, 8.49737/8.49737 sec, 7.99844/7.99844 sec, 7.8979/7.8979 sec, 6.30463/6.30463 sec, 9.41461/9.41461 sec, 8.09548/8.09548 sec, 7.86855/7.86855 sec, 6.8471/6.8471 sec, 6.60948/6.60948 sec, 13.1289/13.1289 sec, 12.5187/12.5187 sec, 14.0145/14.0145 sec, 3.73273/3.73273 sec, 1.99663/1.99663 sec )
[LOG] Total clause size reduction: 116864 --> 4830 (741 --> 6, 1470 --> 15, 1212 --> 11, 22230 --> 637, 764 --> 8, 30328 --> 601, 16432 --> 487, 21670 --> 499, 13524 --> 338, 6204 --> 158, 6 --> 6, 11 --> 11, 11 --> 11, 278 --> 249, 8 --> 8, 543 --> 457, 476 --> 444, 468 --> 409, 330 --> 317, 158 --> 158 )
[LOG] Average clause size reduction: 112.477 --> 4.6487 (185.25 --> 1.5, 210 --> 2.14286, 173.143 --> 1.57143, 231.562 --> 6.63542, 152.8 --> 1.6, 221.372 --> 4.38686, 205.4 --> 6.0875, 195.225 --> 4.4955, 193.2 --> 4.82857, 182.471 --> 4.64706, 2 --> 2, 2.2 --> 2.2, 1.83333 --> 1.83333, 4.96429 --> 4.44643, 2 --> 2, 4.2093 --> 3.54264, 6.10256 --> 5.69231, 4.41509 --> 3.85849, 4.85294 --> 4.66176, 4.78788 --> 4.78788 )
[LOG] Overall execution time: 148.2 sec CPU time.
[LOG] Overall execution time: 149 sec real time.
Synthesis time: 149.09 sec (Real time) / 147.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.80 sec (Real time) / 0.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.24 sec (Real time) / 16.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 2102 9 34 1 2050
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 2583.1 sec CPU time.
[LOG] Relation determinization time: 2594 sec real time.
[LOG] Final circuit size: 14406 new AND gates.
[LOG] Size before ABC: 21995 AND gates.
[LOG] Size after ABC: 14406 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 2582.57/2589 sec (0.176394/0 sec, 0.352637/0 sec, 0.172681/0 sec, 0.166744/0 sec, 0.18154/1 sec, 0.29951/0 sec, 0.259165/0 sec, 43.7113/44 sec, 274.849/276 sec, 216.999/217 sec, 250.913/252 sec, 131.871/132 sec, 269.645/271 sec, 116.901/117 sec, 110.201/110 sec, 135.935/137 sec, 145.289/145 sec, 96.6483/97 sec, 183.664/184 sec, 232.087/233 sec, 83.9644/84 sec, 288.287/289 sec )
[LOG] Nr of iterations: 6300 (6, 5, 7, 7, 7, 33, 24, 741, 1093, 998, 267, 5, 4, 5, 5, 5, 17, 21, 719, 1092, 980, 259 )
[LOG] Total clause computation time: 1027.88/1025 sec (0.090961/0.090961 sec, 0.177132/0.177132 sec, 0.073261/0.073261 sec, 0.094217/0.094217 sec, 0.081629/0.081629 sec, 0.12872/0.12872 sec, 0.109951/0.109951 sec, 1.77218/1.77218 sec, 4.99126/4.99126 sec, 56.8396/56.8396 sec, 141.748/141.748 sec, 102.025/102.025 sec, 241.32/241.32 sec, 54.9072/54.9072 sec, 57.0859/57.0859 sec, 42.2209/42.2209 sec, 69.5917/69.5917 sec, 60.9967/60.9967 sec, 8.70236/8.70236 sec, 5.65756/5.65756 sec, 7.55894/7.55894 sec, 171.707/171.707 sec )
[LOG] Total clause minimization time: 1551.22/1561 sec (0.074632/0.074632 sec, 0.16433/0.16433 sec, 0.088416/0.088416 sec, 0.061632/0.061632 sec, 0.087723/0.087723 sec, 0.158872/0.158872 sec, 0.135423/0.135423 sec, 41.7934/41.7934 sec, 269.426/269.426 sec, 159.474/159.474 sec, 108.834/108.834 sec, 29.8088/29.8088 sec, 28.2941/28.2941 sec, 61.9607/61.9607 sec, 53.0815/53.0815 sec, 93.6806/93.6806 sec, 75.6598/75.6598 sec, 35.613/35.613 sec, 174.578/174.578 sec, 225.991/225.991 sec, 75.8525/75.8525 sec, 116.4/116.4 sec )
[LOG] Total clause size reduction: 560652 --> 46756 (1470 --> 10, 1156 --> 10, 1380 --> 13, 1854 --> 14, 1278 --> 15, 9536 --> 85, 4301 --> 80, 130240 --> 5700, 180180 --> 8457, 163508 --> 8685, 41496 --> 1840, 10 --> 10, 10 --> 10, 10 --> 10, 6 --> 6, 10 --> 10, 34 --> 24, 68 --> 68, 5444 --> 4809, 8457 --> 7261, 8445 --> 7880, 1759 --> 1759 )
[LOG] Average clause size reduction: 88.9924 --> 7.42159 (245 --> 1.66667, 231.2 --> 2, 197.143 --> 1.85714, 264.857 --> 2, 182.571 --> 2.14286, 288.97 --> 2.57576, 179.208 --> 3.33333, 175.762 --> 7.69231, 164.849 --> 7.73742, 163.836 --> 8.7024, 155.416 --> 6.89139, 2 --> 2, 2.5 --> 2.5, 2 --> 2, 1.2 --> 1.2, 2 --> 2, 2 --> 1.41176, 3.2381 --> 3.2381, 7.57163 --> 6.68846, 7.74451 --> 6.64927, 8.61735 --> 8.04082, 6.79151 --> 6.79151 )
[LOG] Overall execution time: 2583.1 sec CPU time.
[LOG] Overall execution time: 2594 sec real time.
Synthesis time: 2593.53 sec (Real time) / 2564.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.26 sec (Real time) / 11.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1286.05 sec (Real time) / 1280.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 14745 11 38 1 14685
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 1509.77 sec CPU time.
[LOG] Relation determinization time: 1516 sec real time.
[LOG] Final circuit size: 8059 new AND gates.
[LOG] Size before ABC: 10387 AND gates.
[LOG] Size after ABC: 8058 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 1508.99/1513 sec (3.92808/4 sec, 20.4893/20 sec, 83.5223/84 sec, 16.0026/16 sec, 34.9276/35 sec, 110.843/111 sec, 78.4962/79 sec, 41.566/42 sec, 47.7138/47 sec, 2.2844/3 sec, 30.0088/30 sec, 60.7306/61 sec, 1.88849/2 sec, 117.833/118 sec, 77.0203/77 sec, 49.7656/50 sec, 37.2409/37 sec, 81.8183/82 sec, 80.6654/81 sec, 63.8598/64 sec, 52.3052/53 sec, 67.3922/67 sec, 78.1316/79 sec, 107.966/108 sec, 96.1123/96 sec, 66.4781/67 sec )
[LOG] Nr of iterations: 4792 (587, 267, 971, 11, 233, 187, 206, 119, 89, 19, 11, 6, 5, 298, 245, 736, 10, 202, 177, 191, 103, 86, 16, 9, 4, 4 )
[LOG] Total clause computation time: 395.968/396 sec (0.248311/0.248311 sec, 1.13338/1.13338 sec, 6.39306/6.39306 sec, 14.8379/14.8379 sec, 2.2801/2.2801 sec, 1.83852/1.83852 sec, 2.11079/2.11079 sec, 6.50696/6.50696 sec, 9.87026/9.87026 sec, 1.01698/1.01698 sec, 28.823/28.823 sec, 37.1208/37.1208 sec, 0.886843/0.886843 sec, 34.6763/34.6763 sec, 2.3446/2.3446 sec, 7.24633/7.24633 sec, 10.1633/10.1633 sec, 2.19353/2.19353 sec, 2.31064/2.31064 sec, 15.3169/15.3169 sec, 9.27747/9.27747 sec, 7.82447/7.82447 sec, 40.6598/40.6598 sec, 69.1501/69.1501 sec, 49.2505/49.2505 sec, 32.4875/32.4875 sec )
[LOG] Total clause minimization time: 1109.68/1114 sec (3.60462/3.60462 sec, 19.2624/19.2624 sec, 76.7723/76.7723 sec, 1.08783/1.08783 sec, 32.4321/32.4321 sec, 108.8/108.8 sec, 76.1523/76.1523 sec, 34.8671/34.8671 sec, 37.66/37.66 sec, 1.15221/1.15221 sec, 1.06885/1.06885 sec, 23.5001/23.5001 sec, 0.895682/0.895682 sec, 82.9537/82.9537 sec, 74.5427/74.5427 sec, 42.1265/42.1265 sec, 27.0532/27.0532 sec, 79.5225/79.5225 sec, 78.2721/78.2721 sec, 48.4588/48.4588 sec, 42.9585/42.9585 sec, 59.5031/59.5031 sec, 37.4418/37.4418 sec, 38.7896/38.7896 sec, 46.8391/46.8391 sec, 33.9677/33.9677 sec )
[LOG] Total clause size reduction: 967371 --> 29852 (224438 --> 6301, 98420 --> 1196, 348230 --> 8535, 3290 --> 10, 80736 --> 911, 62682 --> 720, 66830 --> 826, 34220 --> 661, 28600 --> 486, 3600 --> 37, 1950 --> 21, 975 --> 11, 764 --> 8, 2623 --> 1956, 1020 --> 860, 5810 --> 4364, 10 --> 10, 728 --> 649, 654 --> 581, 723 --> 644, 535 --> 532, 468 --> 468, 31 --> 31, 18 --> 18, 8 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 201.872 --> 6.22955 (382.348 --> 10.7342, 368.614 --> 4.4794, 358.63 --> 8.78991, 299.091 --> 0.909091, 346.506 --> 3.90987, 335.198 --> 3.85027, 324.417 --> 4.00971, 287.563 --> 5.55462, 321.348 --> 5.46067, 189.474 --> 1.94737, 177.273 --> 1.90909, 162.5 --> 1.83333, 152.8 --> 1.6, 8.80201 --> 6.56376, 4.16327 --> 3.5102, 7.89402 --> 5.92935, 1 --> 1, 3.60396 --> 3.21287, 3.69492 --> 3.28249, 3.78534 --> 3.37173, 5.19417 --> 5.16505, 5.44186 --> 5.44186, 1.9375 --> 1.9375, 2 --> 2, 2 --> 2, 2 --> 2 )
[LOG] Overall execution time: 1509.78 sec CPU time.
[LOG] Overall execution time: 1516 sec real time.
Synthesis time: 1515.85 sec (Real time) / 1500.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.69 sec (Real time) / 7.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 232.84 sec (Real time) / 231.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 8472 13 43 1 8404
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 1953.55 sec CPU time.
[LOG] Relation determinization time: 1965 sec real time.
[LOG] Final circuit size: 17434 new AND gates.
[LOG] Size before ABC: 22918 AND gates.
[LOG] Size after ABC: 17434 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 1952.51/1959 sec (5.28717/6 sec, 21.9421/22 sec, 161.497/162 sec, 35.6786/35 sec, 73.632/74 sec, 117.609/118 sec, 94.8646/95 sec, 141.1/142 sec, 43.9264/44 sec, 66.3676/67 sec, 2.48397/2 sec, 3.00073/3 sec, 55.9224/56 sec, 2.44296/3 sec, 63.2002/63 sec, 69.1371/70 sec, 104.648/104 sec, 58.6684/59 sec, 61.3384/62 sec, 105.887/106 sec, 104.44/105 sec, 109.878/110 sec, 45.6982/46 sec, 65.9622/66 sec, 42.1646/42 sec, 89.8343/90 sec, 142.384/143 sec, 63.5147/64 sec )
[LOG] Nr of iterations: 7925 (800, 215, 1992, 10, 187, 262, 273, 228, 72, 81, 14, 10, 11, 4, 588, 196, 1902, 9, 182, 255, 270, 223, 32, 77, 12, 7, 10, 3 )
[LOG] Total clause computation time: 499.245/499 sec (0.359521/0.359521 sec, 1.4304/1.4304 sec, 7.90836/7.90836 sec, 33.9273/33.9273 sec, 2.74706/2.74706 sec, 2.70614/2.70614 sec, 3.34856/3.34856 sec, 2.83934/2.83934 sec, 7.87471/7.87471 sec, 22.4626/22.4626 sec, 1.08316/1.08316 sec, 1.04572/1.04572 sec, 36.1672/36.1672 sec, 1.11598/1.11598 sec, 14.8218/14.8218 sec, 17.1734/17.1734 sec, 11.054/11.054 sec, 37.4437/37.4437 sec, 3.85456/3.85456 sec, 3.64497/3.64497 sec, 29.1439/29.1439 sec, 4.0717/4.0717 sec, 14.4855/14.4855 sec, 37.2593/37.2593 sec, 13.161/13.161 sec, 53.995/53.995 sec, 102.766/102.766 sec, 31.3539/31.3539 sec )
[LOG] Total clause minimization time: 1446.09/1451 sec (4.81439/4.81439 sec, 20.3967/20.3967 sec, 152.72/152.72 sec, 1.60678/1.60678 sec, 70.5608/70.5608 sec, 114.509/114.509 sec, 91.0619/91.0619 sec, 137.835/137.835 sec, 35.7999/35.7999 sec, 43.6244/43.6244 sec, 1.20766/1.20766 sec, 1.77332/1.77332 sec, 19.5638/19.5638 sec, 1.14869/1.14869 sec, 47.8716/47.8716 sec, 51.7938/51.7938 sec, 92.2171/92.2171 sec, 21.1735/21.1735 sec, 57.3506/57.3506 sec, 102.069/102.069 sec, 75.1208/75.1208 sec, 105.657/105.657 sec, 31.1543/31.1543 sec, 28.6046/28.6046 sec, 28.9594/28.9594 sec, 35.7964/35.7964 sec, 39.5757/39.5757 sec, 32.1236/32.1236 sec )
[LOG] Total clause size reduction: 1704800 --> 56537 (348364 --> 8849, 90522 --> 908, 816310 --> 19540, 3393 --> 9, 74214 --> 718, 101268 --> 977, 102544 --> 1113, 83082 --> 881, 23004 --> 422, 25840 --> 422, 2782 --> 27, 1881 --> 22, 2090 --> 20, 600 --> 6, 5758 --> 4440, 757 --> 646, 18224 --> 13733, 9 --> 9, 683 --> 602, 933 --> 844, 1096 --> 964, 847 --> 787, 138 --> 137, 396 --> 396, 24 --> 24, 15 --> 15, 20 --> 20, 6 --> 6 )
[LOG] Average clause size reduction: 215.117 --> 7.13401 (435.455 --> 11.0612, 421.033 --> 4.22326, 409.794 --> 9.80924, 339.3 --> 0.9, 396.866 --> 3.83957, 386.519 --> 3.72901, 375.619 --> 4.07692, 364.395 --> 3.86404, 319.5 --> 5.86111, 319.012 --> 5.20988, 198.714 --> 1.92857, 188.1 --> 2.2, 190 --> 1.81818, 150 --> 1.5, 9.79252 --> 7.55102, 3.86224 --> 3.29592, 9.58149 --> 7.22029, 1 --> 1, 3.75275 --> 3.30769, 3.65882 --> 3.3098, 4.05926 --> 3.57037, 3.79821 --> 3.52915, 4.3125 --> 4.28125, 5.14286 --> 5.14286, 2 --> 2, 2.14286 --> 2.14286, 2 --> 2, 2 --> 2 )
[LOG] Overall execution time: 1953.56 sec CPU time.
[LOG] Overall execution time: 1965 sec real time.
Synthesis time: 1964.84 sec (Real time) / 1938.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.27 sec (Real time) / 11.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1322.15 sec (Real time) / 1317.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 17905 15 47 1 17829
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 3102.57 sec CPU time.
[LOG] Relation determinization time: 3122 sec real time.
[LOG] Final circuit size: 23998 new AND gates.
[LOG] Size before ABC: 31701 AND gates.
[LOG] Size after ABC: 23997 AND gates.
[LOG] Time for optimizing with ABC: 11 seconds.
[LOG] Total time for all control signals: 3100.93/3110 sec (8.76525/9 sec, 25.0259/25 sec, 239.365/240 sec, 60.089/60 sec, 129.871/131 sec, 165.868/166 sec, 204.154/205 sec, 180.342/181 sec, 138.176/138 sec, 41.8642/42 sec, 184.582/185 sec, 3.27289/4 sec, 3.11927/3 sec, 3.08269/3 sec, 3.2115/3 sec, 93.4727/94 sec, 143.707/144 sec, 290.059/291 sec, 82.3326/82 sec, 107.069/108 sec, 108.832/109 sec, 91.5743/92 sec, 102.417/102 sec, 113.217/114 sec, 120.313/120 sec, 98.0898/99 sec, 104.249/104 sec, 87.4939/88 sec, 85.6573/86 sec, 81.659/82 sec )
[LOG] Nr of iterations: 10384 (955, 270, 3007, 14, 195, 207, 230, 200, 192, 51, 108, 14, 15, 9, 5, 659, 252, 2820, 13, 193, 202, 228, 188, 182, 41, 100, 9, 13, 8, 4 )
[LOG] Total clause computation time: 675.351/674 sec (0.519677/0.519677 sec, 2.14748/2.14748 sec, 19.769/19.769 sec, 58.2448/58.2448 sec, 3.31114/3.31114 sec, 4.26044/4.26044 sec, 4.37958/4.37958 sec, 3.79623/3.79623 sec, 3.80263/3.80263 sec, 5.27396/5.27396 sec, 81.2963/81.2963 sec, 1.38746/1.38746 sec, 1.37817/1.37817 sec, 1.34554/1.34554 sec, 1.43178/1.43178 sec, 29.1534/29.1534 sec, 3.90183/3.90183 sec, 43.8331/43.8331 sec, 53.318/53.318 sec, 5.4578/5.4578 sec, 4.23501/4.23501 sec, 16.565/16.565 sec, 5.00178/5.00178 sec, 5.36838/5.36838 sec, 56.7318/56.7318 sec, 48.3115/48.3115 sec, 58.8984/58.8984 sec, 53.8743/53.8743 sec, 53.9905/53.9905 sec, 44.366/44.366 sec )
[LOG] Total clause minimization time: 2413.69/2426 sec (8.07063/8.07063 sec, 22.6904/22.6904 sec, 218.023/218.023 sec, 1.63161/1.63161 sec, 126.087/126.087 sec, 161.089/161.089 sec, 199.205/199.205 sec, 176.003/176.003 sec, 133.836/133.836 sec, 36.266/36.266 sec, 102.839/102.839 sec, 1.59844/1.59844 sec, 1.47301/1.47301 sec, 1.4705/1.4705 sec, 1.52171/1.52171 sec, 63.5334/63.5334 sec, 139.523/139.523 sec, 243.595/243.595 sec, 28.9463/28.9463 sec, 101.411/101.411 sec, 104.399/104.399 sec, 74.7879/74.7879 sec, 97.2249/97.2249 sec, 107.677/107.677 sec, 63.4854/63.4854 sec, 49.6196/49.6196 sec, 45.29/45.29 sec, 33.5591/33.5591 sec, 31.6061/31.6061 sec, 37.2325/37.2325 sec )
[LOG] Total clause size reduction: 2560646 --> 79639 (471276 --> 11040, 129389 --> 1152, 1400796 --> 31248, 5603 --> 13, 88270 --> 722, 91464 --> 771, 99157 --> 876, 83978 --> 794, 78501 --> 767, 18150 --> 242, 43870 --> 563, 3133 --> 32, 3304 --> 29, 1888 --> 16, 1324 --> 8, 6694 --> 5358, 1009 --> 801, 28354 --> 21087, 13 --> 13, 713 --> 620, 739 --> 665, 867 --> 800, 707 --> 637, 701 --> 641, 173 --> 171, 506 --> 506, 17 --> 17, 26 --> 26, 16 --> 16, 8 --> 8 )
[LOG] Average clause size reduction: 246.595 --> 7.6694 (493.483 --> 11.5602, 479.219 --> 4.26667, 465.845 --> 10.3918, 400.214 --> 0.928571, 452.667 --> 3.70256, 441.855 --> 3.72464, 431.117 --> 3.8087, 419.89 --> 3.97, 408.859 --> 3.99479, 355.882 --> 4.7451, 406.204 --> 5.21296, 223.786 --> 2.28571, 220.267 --> 1.93333, 209.778 --> 1.77778, 264.8 --> 1.6, 10.1578 --> 8.1305, 4.00397 --> 3.17857, 10.0546 --> 7.47766, 1 --> 1, 3.6943 --> 3.21244, 3.65842 --> 3.29208, 3.80263 --> 3.50877, 3.76064 --> 3.3883, 3.85165 --> 3.52198, 4.21951 --> 4.17073, 5.06 --> 5.06, 1.88889 --> 1.88889, 2 --> 2, 2 --> 2, 2 --> 2 )
[LOG] Overall execution time: 3102.58 sec CPU time.
[LOG] Overall execution time: 3122 sec real time.
Synthesis time: 3121.96 sec (Real time) / 3075.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.59 sec (Real time) / 12.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2333.42 sec (Real time) / 2324.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 24530 17 52 1 24447
=====================  amba8c7y.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9871.20 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 9241.17 sec CPU time.
[LOG] Relation determinization time: 9292 sec real time.
[LOG] Final circuit size: 39930 new AND gates.
[LOG] Size before ABC: 53934 AND gates.
[LOG] Size after ABC: 39930 AND gates.
[LOG] Time for optimizing with ABC: 23 seconds.
[LOG] Total time for all control signals: 9237.61/9262 sec (11.0897/11 sec, 24.594/24 sec, 308.384/310 sec, 210.992/211 sec, 263.612/265 sec, 622.72/624 sec, 506.766/509 sec, 541.147/542 sec, 484.169/486 sec, 707.457/710 sec, 692.035/694 sec, 218.156/218 sec, 313.17/315 sec, 7.77077/7 sec, 137.405/137 sec, 190.975/192 sec, 213.73/214 sec, 7.78965/7 sec, 211.715/212 sec, 249.604/250 sec, 544.827/547 sec, 182.607/183 sec, 207.187/208 sec, 219.082/219 sec, 238.616/240 sec, 229.501/230 sec, 199.749/200 sec, 200.918/202 sec, 177.99/178 sec, 194.217/195 sec, 193.588/194 sec, 138.942/140 sec, 142.057/142 sec, 156.555/157 sec, 145.536/146 sec, 142.96/143 sec )
[LOG] Nr of iterations: 19102 (886, 296, 6940, 16, 317, 352, 321, 255, 273, 271, 225, 305, 111, 12, 16, 15, 17, 3, 668, 212, 5244, 15, 314, 349, 318, 249, 269, 263, 211, 196, 105, 11, 15, 14, 16, 2 )
[LOG] Total clause computation time: 1944.02/1942 sec (0.719918/0.719918 sec, 3.33081/3.33081 sec, 27.1891/27.1891 sec, 206.539/206.539 sec, 10.2168/10.2168 sec, 11.9114/11.9114 sec, 10.3061/10.3061 sec, 10.639/10.639 sec, 10.6033/10.6033 sec, 13.3783/13.3783 sec, 10.8236/10.8236 sec, 58.8493/58.8493 sec, 124.735/124.735 sec, 3.57944/3.57944 sec, 133.087/133.087 sec, 186.725/186.725 sec, 131.37/131.37 sec, 3.60906/3.60906 sec, 101.704/101.704 sec, 12.8423/12.8423 sec, 67.4726/67.4726 sec, 130.852/130.852 sec, 9.54552/9.54552 sec, 8.86794/8.86794 sec, 40.4643/40.4643 sec, 29.3838/29.3838 sec, 9.74584/9.74584 sec, 25.7417/25.7417 sec, 22.8859/22.8859 sec, 88.9753/88.9753 sec, 99.3394/99.3394 sec, 54.7023/54.7023 sec, 65.4617/65.4617 sec, 67.5693/67.5693 sec, 65.915/65.915 sec, 84.9342/84.9342 sec )
[LOG] Total clause minimization time: 7259.66/7292 sec (10.1489/10.1489 sec, 21.0358/21.0358 sec, 276.992/276.992 sec, 4.04361/4.04361 sec, 252.151/252.151 sec, 609.456/609.456 sec, 495.174/495.174 sec, 529.302/529.302 sec, 472.282/472.282 sec, 692.769/692.769 sec, 680.098/680.098 sec, 158.017/158.017 sec, 187.527/187.527 sec, 3.65025/3.65025 sec, 3.75345/3.75345 sec, 3.73432/3.73432 sec, 81.8019/81.8019 sec, 3.76503/3.76503 sec, 108.576/108.576 sec, 236.287/236.287 sec, 468.33/468.33 sec, 51.6392/51.6392 sec, 197.136/197.136 sec, 209.678/209.678 sec, 197.656/197.656 sec, 199.733/199.733 sec, 189.624/189.624 sec, 174.807/174.807 sec, 154.774/154.774 sec, 104.869/104.869 sec, 93.9762/93.9762 sec, 84.1257/84.1257 sec, 76.4721/76.4721 sec, 88.862/88.862 sec, 79.4905/79.4905 sec, 57.9196/57.9196 sec )
[LOG] Total clause size reduction: 6353103 --> 157736 (562860 --> 10657, 183785 --> 1396, 4191156 --> 81741, 8415 --> 15, 187388 --> 1168, 204282 --> 1311, 182720 --> 1226, 142240 --> 981, 149328 --> 1051, 145260 --> 1066, 118048 --> 905, 138928 --> 1923, 50160 --> 668, 3256 --> 22, 4320 --> 31, 3976 --> 28, 4544 --> 31, 548 --> 4, 7108 --> 6002, 773 --> 672, 54777 --> 38557, 15 --> 15, 1153 --> 999, 1296 --> 1147, 1209 --> 1077, 940 --> 804, 1028 --> 903, 1008 --> 907, 812 --> 737, 1034 --> 961, 620 --> 615, 22 --> 22, 31 --> 31, 28 --> 28, 31 --> 31, 4 --> 4 )
[LOG] Average clause size reduction: 332.588 --> 8.25756 (635.282 --> 12.0282, 620.895 --> 4.71622, 603.913 --> 11.7782, 525.938 --> 0.9375, 591.129 --> 3.68454, 580.347 --> 3.72443, 569.221 --> 3.81931, 557.804 --> 3.84706, 546.989 --> 3.84982, 536.015 --> 3.93358, 524.658 --> 4.02222, 455.502 --> 6.30492, 451.892 --> 6.01802, 271.333 --> 1.83333, 270 --> 1.9375, 265.067 --> 1.86667, 267.294 --> 1.82353, 182.667 --> 1.33333, 10.6407 --> 8.98503, 3.64623 --> 3.16981, 10.4457 --> 7.35259, 1 --> 1, 3.67197 --> 3.18153, 3.71347 --> 3.28653, 3.80189 --> 3.38679, 3.7751 --> 3.22892, 3.82156 --> 3.35688, 3.8327 --> 3.44867, 3.84834 --> 3.49289, 5.27551 --> 4.90306, 5.90476 --> 5.85714, 2 --> 2, 2.06667 --> 2.06667, 2 --> 2, 1.9375 --> 1.9375, 2 --> 2 )
[LOG] Overall execution time: 9241.18 sec CPU time.
[LOG] Overall execution time: 9292 sec real time.
Synthesis time: 9291.65 sec (Real time) / 9100.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 18.17 sec (Real time) / 17.99 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.05 sec (Real time) / 9967.14 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 40613 21 61 1 40513
=====================  amba10c5y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9820.00 sec (User CPU time)
Timeout: 1
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 59.6514 sec CPU time.
[LOG] Relation determinization time: 60 sec real time.
[LOG] Final circuit size: 1577 new AND gates.
[LOG] Size before ABC: 2071 AND gates.
[LOG] Size after ABC: 1577 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 59.5614/59 sec (0.046838/0 sec, 0.065721/0 sec, 0.044313/0 sec, 0.063795/0 sec, 0.147168/0 sec, 0.094595/0 sec, 2.30781/2 sec, 5.80917/6 sec, 4.25933/5 sec, 1.82563/1 sec, 6.63744/7 sec, 6.06784/6 sec, 9.64411/10 sec, 8.13357/8 sec, 5.51289/5 sec, 8.90117/9 sec )
[LOG] Nr of iterations: 730 (6, 5, 5, 8, 19, 19, 222, 92, 5, 3, 3, 6, 15, 13, 218, 91 )
[LOG] Total clause computation time: 25.2612/26 sec (0.020894/0.020894 sec, 0.030298/0.030298 sec, 0.02094/0.02094 sec, 0.028998/0.028998 sec, 0.05915/0.05915 sec, 0.036389/0.036389 sec, 0.364213/0.364213 sec, 0.721308/0.721308 sec, 2.31923/2.31923 sec, 1.46334/1.46334 sec, 3.29819/3.29819 sec, 1.79148/1.79148 sec, 5.03269/5.03269 sec, 3.47845/3.47845 sec, 0.624801/0.624801 sec, 5.9708/5.9708 sec )
[LOG] Total clause minimization time: 34.1892/33 sec (0.021945/0.021945 sec, 0.031659/0.031659 sec, 0.019857/0.019857 sec, 0.030809/0.030809 sec, 0.083491/0.083491 sec, 0.053567/0.053567 sec, 1.92726/1.92726 sec, 5.0698/5.0698 sec, 1.9357/1.9357 sec, 0.358079/0.358079 sec, 3.33481/3.33481 sec, 4.27204/4.27204 sec, 4.60607/4.60607 sec, 4.65024/4.65024 sec, 4.87314/4.87314 sec, 2.92069/2.92069 sec )
[LOG] Total clause size reduction: 51535 --> 4127 (990 --> 10, 784 --> 11, 868 --> 13, 1078 --> 13, 2574 --> 49, 2412 --> 61, 29393 --> 1501, 11375 --> 490, 10 --> 10, 7 --> 7, 4 --> 4, 10 --> 10, 38 --> 38, 38 --> 38, 1464 --> 1382, 490 --> 490 )
[LOG] Average clause size reduction: 70.5959 --> 5.65342 (165 --> 1.66667, 156.8 --> 2.2, 173.6 --> 2.6, 134.75 --> 1.625, 135.474 --> 2.57895, 126.947 --> 3.21053, 132.401 --> 6.76126, 123.641 --> 5.32609, 2 --> 2, 2.33333 --> 2.33333, 1.33333 --> 1.33333, 1.66667 --> 1.66667, 2.53333 --> 2.53333, 2.92308 --> 2.92308, 6.7156 --> 6.33945, 5.38462 --> 5.38462 )
[LOG] Overall execution time: 59.6541 sec CPU time.
[LOG] Overall execution time: 60 sec real time.
Synthesis time: 60.23 sec (Real time) / 59.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.67 sec (Real time) / 0.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.33 sec (Real time) / 7.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 1812 7 31 1 1766
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 245.321 sec CPU time.
[LOG] Relation determinization time: 247 sec real time.
[LOG] Final circuit size: 2918 new AND gates.
[LOG] Size before ABC: 3867 AND gates.
[LOG] Size after ABC: 2918 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 245.135/246 sec (0.076461/0 sec, 0.107693/0 sec, 0.081282/0 sec, 0.320868/1 sec, 0.349257/0 sec, 5.58092/6 sec, 7.32152/7 sec, 16.1948/16 sec, 24.7145/25 sec, 18.4183/18 sec, 25.1961/26 sec, 18.6947/18 sec, 22.7254/23 sec, 14.2089/15 sec, 21.2655/21 sec, 14.5931/14 sec, 16.5029/17 sec, 18.9925/19 sec, 14.4111/15 sec, 5.37885/5 sec )
[LOG] Nr of iterations: 1588 (7, 9, 7, 92, 5, 216, 74, 184, 156, 87, 5, 4, 6, 80, 4, 202, 55, 163, 155, 77 )
[LOG] Total clause computation time: 59.6998/56 sec (0.03305/0.03305 sec, 0.047742/0.047742 sec, 0.036989/0.036989 sec, 0.060004/0.060004 sec, 0.169664/0.169664 sec, 3.14513/3.14513 sec, 0.233657/0.233657 sec, 0.633747/0.633747 sec, 3.2398/3.2398 sec, 2.69055/2.69055 sec, 11.8346/11.8346 sec, 7.69998/7.69998 sec, 9.66842/9.66842 sec, 2.46196/2.46196 sec, 7.31052/7.31052 sec, 0.786399/0.786399 sec, 3.03868/3.03868 sec, 0.987689/0.987689 sec, 3.11146/3.11146 sec, 2.50979/2.50979 sec )
[LOG] Total clause minimization time: 185.026/190 sec (0.037379/0.037379 sec, 0.054332/0.054332 sec, 0.038602/0.038602 sec, 0.25068/0.25068 sec, 0.172138/0.172138 sec, 2.40765/2.40765 sec, 7.0647/7.0647 sec, 15.5151/15.5151 sec, 21.4207/21.4207 sec, 15.6887/15.6887 sec, 13.3521/13.3521 sec, 10.9867/10.9867 sec, 13.0471/13.0471 sec, 11.7252/11.7252 sec, 13.9473/13.9473 sec, 13.772/13.772 sec, 13.4477/13.4477 sec, 17.9796/17.9796 sec, 11.2681/11.2681 sec, 2.85018/2.85018 sec )
[LOG] Total clause size reduction: 140350 --> 8349 (1458 --> 13, 1928 --> 28, 1158 --> 14, 20930 --> 637, 712 --> 8, 36765 --> 1069, 11607 --> 391, 27084 --> 908, 22785 --> 948, 11954 --> 616, 10 --> 10, 8 --> 8, 14 --> 14, 509 --> 456, 8 --> 8, 950 --> 829, 255 --> 248, 748 --> 684, 948 --> 941, 519 --> 519 )
[LOG] Average clause size reduction: 88.3816 --> 5.25756 (208.286 --> 1.85714, 214.222 --> 3.11111, 165.429 --> 2, 227.5 --> 6.92391, 142.4 --> 1.6, 170.208 --> 4.94907, 156.851 --> 5.28378, 147.196 --> 4.93478, 146.058 --> 6.07692, 137.402 --> 7.08046, 2 --> 2, 2 --> 2, 2.33333 --> 2.33333, 6.3625 --> 5.7, 2 --> 2, 4.70297 --> 4.10396, 4.63636 --> 4.50909, 4.58896 --> 4.19632, 6.11613 --> 6.07097, 6.74026 --> 6.74026 )
[LOG] Overall execution time: 245.324 sec CPU time.
[LOG] Overall execution time: 247 sec real time.
Synthesis time: 246.66 sec (Real time) / 243.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.61 sec (Real time) / 1.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 55.12 sec (Real time) / 54.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 3204 9 36 1 3149
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 8098.51 sec CPU time.
[LOG] Relation determinization time: 8129 sec real time.
[LOG] Final circuit size: 24358 new AND gates.
[LOG] Size before ABC: 38364 AND gates.
[LOG] Size after ABC: 24357 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 8097.28/8121 sec (0.508468/1 sec, 1.01091/1 sec, 0.319674/0 sec, 0.434983/1 sec, 0.428888/0 sec, 0.816245/1 sec, 0.577255/0 sec, 186.623/188 sec, 373.377/374 sec, 1236.86/1240 sec, 1866.3/1872 sec, 525.058/526 sec, 340.267/342 sec, 344.055/345 sec, 211.861/212 sec, 316.23/317 sec, 668.24/671 sec, 379.519/380 sec, 286.057/287 sec, 339.61/341 sec, 380.646/381 sec, 638.49/641 sec )
[LOG] Nr of iterations: 10011 (4, 5, 5, 7, 18, 41, 40, 1165, 1770, 1667, 463, 3, 4, 4, 5, 12, 15, 33, 1155, 1642, 1492, 461 )
[LOG] Total clause computation time: 3792.16/3800 sec (0.289322/0.289322 sec, 0.504604/0.504604 sec, 0.138413/0.138413 sec, 0.249414/0.249414 sec, 0.181936/0.181936 sec, 0.405484/0.405484 sec, 0.239567/0.239567 sec, 3.20198/3.20198 sec, 6.36606/6.36606 sec, 110.37/110.37 sec, 1114.52/1114.52 sec, 356.057/356.057 sec, 287.507/287.507 sec, 236.829/236.829 sec, 89.2736/89.2736 sec, 162.026/162.026 sec, 535.461/535.461 sec, 271.337/271.337 sec, 58.325/58.325 sec, 45.1964/45.1964 sec, 61.7404/61.7404 sec, 451.944/451.944 sec )
[LOG] Total clause minimization time: 4296.38/4315 sec (0.200444/0.200444 sec, 0.487114/0.487114 sec, 0.161579/0.161579 sec, 0.166141/0.166141 sec, 0.226131/0.226131 sec, 0.381115/0.381115 sec, 0.311207/0.311207 sec, 183.093/183.093 sec, 365.997/365.997 sec, 1124.59/1124.59 sec, 750.77/750.77 sec, 168.932/168.932 sec, 52.6973/52.6973 sec, 107.168/107.168 sec, 122.526/122.526 sec, 154.128/154.128 sec, 132.705/132.705 sec, 108.095/108.095 sec, 226.719/226.719 sec, 293.294/293.294 sec, 317.658/317.658 sec, 186.072/186.072 sec )
[LOG] Total clause size reduction: 932815 --> 84933 (915 --> 6, 1200 --> 8, 936 --> 8, 1920 --> 14, 3757 --> 48, 12360 --> 123, 7449 --> 146, 209520 --> 9922, 298961 --> 15835, 279888 --> 16951, 73920 --> 3644, 6 --> 6, 8 --> 8, 8 --> 8, 6 --> 6, 26 --> 26, 30 --> 22, 113 --> 113, 9783 --> 8811, 14086 --> 12266, 14293 --> 13332, 3630 --> 3630 )
[LOG] Average clause size reduction: 93.179 --> 8.48397 (228.75 --> 1.5, 240 --> 1.6, 187.2 --> 1.6, 274.286 --> 2, 208.722 --> 2.66667, 301.463 --> 3, 186.225 --> 3.65, 179.845 --> 8.51674, 168.905 --> 8.94633, 167.899 --> 10.1686, 159.654 --> 7.87041, 2 --> 2, 2 --> 2, 2 --> 2, 1.2 --> 1.2, 2.16667 --> 2.16667, 2 --> 1.46667, 3.42424 --> 3.42424, 8.47013 --> 7.62857, 8.57856 --> 7.47016, 9.57976 --> 8.93566, 7.87419 --> 7.87419 )
[LOG] Overall execution time: 8098.52 sec CPU time.
[LOG] Overall execution time: 8129 sec real time.
Synthesis time: 8128.30 sec (Real time) / 8027.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 14.73 sec (Real time) / 14.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4034.28 sec (Real time) / 4020.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 24707 11 42 1 24644
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 2365.24 sec CPU time.
[LOG] Relation determinization time: 2379 sec real time.
[LOG] Final circuit size: 21444 new AND gates.
[LOG] Size before ABC: 30154 AND gates.
[LOG] Size after ABC: 21444 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 2364.26/2370 sec (18.341/19 sec, 70.5025/70 sec, 114.173/114 sec, 5.25385/5 sec, 182.029/183 sec, 196.841/197 sec, 129.2/130 sec, 66.6236/67 sec, 102.081/102 sec, 2.65396/3 sec, 53.4654/53 sec, 46.5511/47 sec, 2.64818/3 sec, 176.005/176 sec, 209.529/210 sec, 88.0513/89 sec, 58.2703/58 sec, 89.9373/90 sec, 206.673/207 sec, 87.1311/88 sec, 64.6291/64 sec, 74.6716/75 sec, 81.2355/82 sec, 96.6858/97 sec, 65.0169/65 sec, 76.058/76 sec )
[LOG] Nr of iterations: 8572 (2382, 182, 1245, 10, 226, 236, 153, 88, 92, 12, 11, 13, 3, 1888, 157, 1066, 9, 222, 227, 149, 77, 90, 11, 9, 12, 2 )
[LOG] Total clause computation time: 662.954/660 sec (1.28035/1.28035 sec, 3.03796/3.03796 sec, 8.62406/8.62406 sec, 3.51862/3.51862 sec, 3.3078/3.3078 sec, 3.46964/3.46964 sec, 3.0091/3.0091 sec, 8.44206/8.44206 sec, 23.0398/23.0398 sec, 1.19118/1.19118 sec, 51.9863/51.9863 sec, 44.8363/44.8363 sec, 1.19947/1.19947 sec, 79.65/79.65 sec, 18.2667/18.2667 sec, 26.686/26.686 sec, 36.3357/36.3357 sec, 24.3184/24.3184 sec, 26.7561/26.7561 sec, 31.4137/31.4137 sec, 31.5203/31.5203 sec, 43.4116/43.4116 sec, 50.4769/50.4769 sec, 67.938/67.938 sec, 35.0645/35.0645 sec, 34.1738/34.1738 sec )
[LOG] Total clause minimization time: 1693.16/1703 sec (16.6609/16.6609 sec, 67.2032/67.2032 sec, 104.479/104.479 sec, 1.51343/1.51343 sec, 178.263/178.263 sec, 192.873/192.873 sec, 125.777/125.777 sec, 57.8438/57.8438 sec, 78.6685/78.6685 sec, 1.23341/1.23341 sec, 1.26207/1.26207 sec, 1.47074/1.47074 sec, 1.21912/1.21912 sec, 94.8551/94.8551 sec, 191.135/191.135 sec, 60.607/60.607 sec, 21.8866/21.8866 sec, 65.4796/65.4796 sec, 179.777/179.777 sec, 55.6166/55.6166 sec, 33.0202/33.0202 sec, 31.1632/31.1632 sec, 30.7089/30.7089 sec, 28.7019/28.7019 sec, 29.9053/29.9053 sec, 41.8416/41.8416 sec )
[LOG] Total clause size reduction: 1747861 --> 78407 (919066 --> 31985, 67513 --> 748, 450328 --> 12251, 2988 --> 9, 78975 --> 853, 79900 --> 962, 50008 --> 624, 25491 --> 479, 29848 --> 527, 2123 --> 23, 1880 --> 22, 2256 --> 24, 358 --> 4, 23528 --> 18437, 576 --> 502, 9717 --> 7946, 9 --> 9, 832 --> 719, 895 --> 797, 596 --> 533, 389 --> 381, 516 --> 503, 23 --> 23, 18 --> 18, 24 --> 24, 4 --> 4 )
[LOG] Average clause size reduction: 203.904 --> 9.14687 (385.838 --> 13.4278, 370.951 --> 4.10989, 361.709 --> 9.84016, 298.8 --> 0.9, 349.447 --> 3.77434, 338.559 --> 4.07627, 326.85 --> 4.07843, 289.67 --> 5.44318, 324.435 --> 5.72826, 176.917 --> 1.91667, 170.909 --> 2, 173.538 --> 1.84615, 119.333 --> 1.33333, 12.4619 --> 9.76536, 3.66879 --> 3.19745, 9.11538 --> 7.45403, 1 --> 1, 3.74775 --> 3.23874, 3.94273 --> 3.51101, 4 --> 3.57718, 5.05195 --> 4.94805, 5.73333 --> 5.58889, 2.09091 --> 2.09091, 2 --> 2, 2 --> 2, 2 --> 2 )
[LOG] Overall execution time: 2365.24 sec CPU time.
[LOG] Overall execution time: 2379 sec real time.
Synthesis time: 2379.08 sec (Real time) / 2341.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.41 sec (Real time) / 11.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1116.67 sec (Real time) / 1112.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 21861 13 47 1 21788
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 6434.98 sec CPU time.
[LOG] Relation determinization time: 6487 sec real time.
[LOG] Final circuit size: 46728 new AND gates.
[LOG] Size before ABC: 68261 AND gates.
[LOG] Size after ABC: 46728 AND gates.
[LOG] Time for optimizing with ABC: 36 seconds.
[LOG] Total time for all control signals: 6433.19/6447 sec (40.8076/41 sec, 161.389/162 sec, 527.355/528 sec, 55.8645/56 sec, 378.325/379 sec, 529.573/530 sec, 613.731/614 sec, 1117.67/1120 sec, 96.6476/97 sec, 258.873/259 sec, 7.82287/8 sec, 7.52942/8 sec, 188.886/189 sec, 7.24353/8 sec, 365.144/366 sec, 243.07/244 sec, 189.415/190 sec, 157.39/157 sec, 196.145/197 sec, 193.919/195 sec, 138.191/138 sec, 191.077/192 sec, 154.291/155 sec, 78.6347/78 sec, 120.33/121 sec, 139.887/140 sec, 152.143/153 sec, 121.833/122 sec )
[LOG] Nr of iterations: 17064 (4729, 237, 3210, 11, 336, 227, 196, 257, 79, 85, 16, 16, 15, 6, 3547, 220, 2705, 10, 332, 224, 183, 240, 55, 82, 13, 15, 13, 5 )
[LOG] Total clause computation time: 1075.8/1081 sec (3.80182/3.80182 sec, 11.1257/11.1257 sec, 31.7671/31.7671 sec, 51.7615/51.7615 sec, 8.83187/8.83187 sec, 8.37821/8.37821 sec, 8.61093/8.61093 sec, 9.20802/9.20802 sec, 25.0264/25.0264 sec, 81.1312/81.1312 sec, 3.50268/3.50268 sec, 3.37761/3.37761 sec, 141.61/141.61 sec, 3.31208/3.31208 sec, 50.5128/50.5128 sec, 25.754/25.754 sec, 40.3201/40.3201 sec, 113.917/113.917 sec, 9.34351/9.34351 sec, 8.94252/8.94252 sec, 7.76165/7.76165 sec, 20.9825/20.9825 sec, 66.0406/66.0406 sec, 37.0533/37.0533 sec, 60.1276/60.1276 sec, 80.6347/80.6347 sec, 97.4996/97.4996 sec, 65.464/65.464 sec )
[LOG] Total clause minimization time: 5332.08/5333 sec (36.2736/36.2736 sec, 149.729/149.729 sec, 491.638/491.638 sec, 3.65116/3.65116 sec, 368.477/368.477 sec, 520.389/520.389 sec, 604.241/604.241 sec, 1107.4/1107.4 sec, 70.904/70.904 sec, 176.954/176.954 sec, 3.74645/3.74645 sec, 3.60176/3.60176 sec, 46.7203/46.7203 sec, 3.39138/3.39138 sec, 309.092/309.092 sec, 216.962/216.962 sec, 145.113/145.113 sec, 43.3503/43.3503 sec, 186.38/186.38 sec, 184.671/184.671 sec, 130.176/130.176 sec, 169.786/169.786 sec, 88.08/88.08 sec, 41.366/41.366 sec, 60.0823/60.0823 sec, 59.1299/59.1299 sec, 54.5244/54.5244 sec, 56.2555/56.2555 sec )
[LOG] Total clause size reduction: 4023896 --> 181139 (2066136 --> 70776, 100064 --> 1024, 1318899 --> 36012, 3780 --> 10, 134000 --> 1375, 87914 --> 947, 73710 --> 849, 93952 --> 1123, 25350 --> 440, 27216 --> 512, 3150 --> 33, 3075 --> 30, 2870 --> 28, 980 --> 10, 48983 --> 40000, 868 --> 763, 28085 --> 22871, 10 --> 10, 1346 --> 1172, 930 --> 796, 751 --> 631, 991 --> 904, 259 --> 257, 486 --> 475, 26 --> 26, 30 --> 30, 25 --> 25, 10 --> 10 )
[LOG] Average clause size reduction: 235.812 --> 10.6153 (436.908 --> 14.9664, 422.211 --> 4.32068, 410.872 --> 11.2187, 343.636 --> 0.909091, 398.81 --> 4.09226, 387.286 --> 4.17181, 376.071 --> 4.33163, 365.572 --> 4.36965, 320.886 --> 5.56962, 320.188 --> 6.02353, 196.875 --> 2.0625, 192.188 --> 1.875, 191.333 --> 1.86667, 163.333 --> 1.66667, 13.8097 --> 11.2771, 3.94545 --> 3.46818, 10.3826 --> 8.45508, 1 --> 1, 4.05422 --> 3.53012, 4.15179 --> 3.55357, 4.10383 --> 3.44809, 4.12917 --> 3.76667, 4.70909 --> 4.67273, 5.92683 --> 5.79268, 2 --> 2, 2 --> 2, 1.92308 --> 1.92308, 2 --> 2 )
[LOG] Overall execution time: 6434.99 sec CPU time.
[LOG] Overall execution time: 6487 sec real time.
Synthesis time: 6487.09 sec (Real time) / 6358.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 15.18 sec (Real time) / 15.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3506.08 sec (Real time) / 3493.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 47200 15 52 1 47119
=====================  amba7b5y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9821.49 sec (User CPU time)
Timeout: 1
=====================  amba9b5y.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9865.64 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9799.16 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 21.3097 sec CPU time.
[LOG] Relation determinization time: 22 sec real time.
[LOG] Final circuit size: 1039 new AND gates.
[LOG] Size before ABC: 1272 AND gates.
[LOG] Size after ABC: 1038 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 21.2278/21 sec (0.044272/0 sec, 0.045184/0 sec, 0.039025/0 sec, 0.050317/0 sec, 0.050881/0 sec, 0.076042/0 sec, 0.69827/1 sec, 0.410533/1 sec, 1.75874/1 sec, 1.47802/2 sec, 3.30263/3 sec, 3.77143/4 sec, 2.48402/2 sec, 2.57776/3 sec, 2.01996/2 sec, 2.42071/2 sec )
[LOG] Nr of iterations: 502 (4, 2, 4, 8, 15, 10, 153, 69, 3, 1, 3, 6, 8, 7, 142, 67 )
[LOG] Total clause computation time: 7.46062/7 sec (0.021307/0.021307 sec, 0.019561/0.019561 sec, 0.019238/0.019238 sec, 0.021019/0.021019 sec, 0.019436/0.019436 sec, 0.03177/0.03177 sec, 0.055022/0.055022 sec, 0.109828/0.109828 sec, 0.887819/0.887819 sec, 1.32928/1.32928 sec, 0.767605/0.767605 sec, 1.01986/1.01986 sec, 0.850856/0.850856 sec, 1.30331/1.30331 sec, 0.511419/0.511419 sec, 0.493289/0.493289 sec )
[LOG] Total clause minimization time: 13.6915/14 sec (0.019263/0.019263 sec, 0.022191/0.022191 sec, 0.016254/0.016254 sec, 0.025666/0.025666 sec, 0.027545/0.027545 sec, 0.040216/0.040216 sec, 0.634382/0.634382 sec, 0.29096/0.29096 sec, 0.867866/0.867866 sec, 0.145674/0.145674 sec, 2.53177/2.53177 sec, 2.74813/2.74813 sec, 1.62944/1.62944 sec, 1.27096/1.27096 sec, 1.49999/1.49999 sec, 1.92115/1.92115 sec )
[LOG] Total clause size reduction: 50570 --> 2427 (570 --> 6, 201 --> 1, 627 --> 4, 1190 --> 13, 2772 --> 39, 1260 --> 29, 29944 --> 893, 12852 --> 306, 6 --> 6, 1 --> 1, 4 --> 4, 10 --> 10, 16 --> 14, 20 --> 20, 801 --> 785, 296 --> 296 )
[LOG] Average clause size reduction: 100.737 --> 4.83466 (142.5 --> 1.5, 100.5 --> 0.5, 156.75 --> 1, 148.75 --> 1.625, 184.8 --> 2.6, 126 --> 2.9, 195.712 --> 5.8366, 186.261 --> 4.43478, 2 --> 2, 1 --> 1, 1.33333 --> 1.33333, 1.66667 --> 1.66667, 2 --> 1.75, 2.85714 --> 2.85714, 5.64085 --> 5.52817, 4.41791 --> 4.41791 )
[LOG] Overall execution time: 21.3124 sec CPU time.
[LOG] Overall execution time: 22 sec real time.
Synthesis time: 21.69 sec (Real time) / 21.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.37 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.52 sec (Real time) / 5.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1265 7 31 1 1220
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 1064.82 sec CPU time.
[LOG] Relation determinization time: 1069 sec real time.
[LOG] Final circuit size: 6061 new AND gates.
[LOG] Size before ABC: 8370 AND gates.
[LOG] Size after ABC: 6061 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1064.36/1068 sec (0.264778/0 sec, 0.353767/1 sec, 0.189429/0 sec, 1.46573/1 sec, 0.211616/1 sec, 6.76497/6 sec, 20.1664/21 sec, 63.4511/63 sec, 78.1397/79 sec, 69.7796/70 sec, 88.0892/88 sec, 64.387/65 sec, 87.2406/87 sec, 70.6819/71 sec, 126.387/127 sec, 89.6616/90 sec, 72.75/73 sec, 88.2001/88 sec, 67.0882/67 sec, 69.0904/70 sec )
[LOG] Nr of iterations: 2882 (5, 7, 7, 59, 6, 275, 61, 379, 531, 152, 4, 4, 6, 54, 5, 258, 53, 357, 513, 146 )
[LOG] Total clause computation time: 370.421/379 sec (0.111608/0.111608 sec, 0.175017/0.175017 sec, 0.089668/0.089668 sec, 0.188148/0.188148 sec, 0.103635/0.103635 sec, 0.456234/0.456234 sec, 0.922873/0.922873 sec, 2.94745/2.94745 sec, 12.6702/12.6702 sec, 23.0532/23.0532 sec, 43.511/43.511 sec, 42.8105/42.8105 sec, 47.5688/47.5688 sec, 8.14632/8.14632 sec, 48.1708/48.1708 sec, 27.2334/27.2334 sec, 42.8212/42.8212 sec, 12.9969/12.9969 sec, 25.8928/25.8928 sec, 30.5513/30.5513 sec )
[LOG] Total clause minimization time: 692.75/689 sec (0.142639/0.142639 sec, 0.167833/0.167833 sec, 0.088984/0.088984 sec, 1.2617/1.2617 sec, 0.096441/0.096441 sec, 6.24729/6.24729 sec, 19.214/19.214 sec, 60.3759/60.3759 sec, 65.2219/65.2219 sec, 46.6136/46.6136 sec, 44.5606/44.5606 sec, 21.5594/21.5594 sec, 39.652/39.652 sec, 62.5017/62.5017 sec, 78.1989/78.1989 sec, 62.3356/62.3356 sec, 29.8958/29.8958 sec, 75.1108/75.1108 sec, 41.0265/41.0265 sec, 38.4784/38.4784 sec )
[LOG] Total clause size reduction: 257978 --> 17646 (968 --> 8, 1440 --> 17, 1188 --> 14, 13282 --> 366, 935 --> 10, 59732 --> 1568, 12180 --> 297, 57834 --> 2358, 80560 --> 3733, 21140 --> 1061, 8 --> 8, 9 --> 9, 14 --> 14, 320 --> 305, 10 --> 10, 1422 --> 1321, 240 --> 226, 2146 --> 1830, 3543 --> 3484, 1007 --> 1007 )
[LOG] Average clause size reduction: 89.5135 --> 6.12283 (193.6 --> 1.6, 205.714 --> 2.42857, 169.714 --> 2, 225.119 --> 6.20339, 155.833 --> 1.66667, 217.207 --> 5.70182, 199.672 --> 4.86885, 152.596 --> 6.22164, 151.714 --> 7.03013, 139.079 --> 6.98026, 2 --> 2, 2.25 --> 2.25, 2.33333 --> 2.33333, 5.92593 --> 5.64815, 2 --> 2, 5.51163 --> 5.12016, 4.5283 --> 4.26415, 6.0112 --> 5.12605, 6.90643 --> 6.79142, 6.89726 --> 6.89726 )
[LOG] Overall execution time: 1064.83 sec CPU time.
[LOG] Overall execution time: 1069 sec real time.
Synthesis time: 1068.94 sec (Real time) / 1058.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.50 sec (Real time) / 5.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 244.73 sec (Real time) / 243.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 6346 9 37 1 6290
=====================  amba4f25y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9847.34 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9938.31 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9895.33 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9947.59 sec (User CPU time)
Timeout: 1
=====================  demo-v3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.015225 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008878/0 sec (0.005372/0 sec, 0.003506/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.002504/0 sec (0.001447/0.001447 sec, 0.001057/0.001057 sec )
[LOG] Total clause minimization time: 0.003277/0 sec (0.001567/0.001567 sec, 0.00171/0.00171 sec )
[LOG] Total clause size reduction: 360 --> 4 (358 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 72 --> 0.8 (119.333 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.017501 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 333 3 48 1 281
=====================  demo-v3_5_REAL.aag =====================
[LOG] Relation determinization time: 0.089906 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.054792/0 sec (0.026054/0 sec, 0.028738/0 sec )
[LOG] Nr of iterations: 17 (9, 8 )
[LOG] Total clause computation time: 0.020902/0 sec (0.00926/0.00926 sec, 0.011642/0.011642 sec )
[LOG] Total clause minimization time: 0.027122/0 sec (0.011832/0.011832 sec, 0.01529/0.01529 sec )
[LOG] Total clause size reduction: 2376 --> 16 (2368 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 139.765 --> 0.941176 (263.111 --> 0.888889, 1 --> 1 )
[LOG] Overall execution time: 0.093832 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 564 3 84 1 476
=====================  demo-v4_5_REAL.aag =====================
[LOG] Relation determinization time: 0.143311 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.081065/0 sec (0.037948/0 sec, 0.043117/0 sec )
[LOG] Nr of iterations: 21 (12, 9 )
[LOG] Total clause computation time: 0.035091/0 sec (0.014999/0.014999 sec, 0.020092/0.020092 sec )
[LOG] Total clause minimization time: 0.035991/0 sec (0.015358/0.015358 sec, 0.020633/0.020633 sec )
[LOG] Total clause size reduction: 5050 --> 32 (5038 --> 20, 12 --> 12 )
[LOG] Average clause size reduction: 240.476 --> 1.52381 (419.833 --> 1.66667, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.150247 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 881 3 133 1 744
=====================  demo-v5_2_REAL.aag =====================
[LOG] Relation determinization time: 0.026868 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016155/0 sec (0.00917/0 sec, 0.006985/0 sec )
[LOG] Nr of iterations: 8 (5, 3 )
[LOG] Total clause computation time: 0.00612/0 sec (0.00315/0.00315 sec, 0.00297/0.00297 sec )
[LOG] Total clause minimization time: 0.005736/0 sec (0.00277/0.00277 sec, 0.002966/0.002966 sec )
[LOG] Total clause size reduction: 996 --> 11 (992 --> 7, 4 --> 4 )
[LOG] Average clause size reduction: 124.5 --> 1.375 (198.4 --> 1.4, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.029813 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 431 3 64 1 363
=====================  demo-v5_5_REAL.aag =====================
[LOG] Relation determinization time: 0.161638 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 32 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.092751/0 sec (0.038775/0 sec, 0.053976/0 sec )
[LOG] Nr of iterations: 35 (19, 16 )
[LOG] Total clause computation time: 0.042839/0 sec (0.018231/0.018231 sec, 0.024608/0.024608 sec )
[LOG] Total clause minimization time: 0.040961/0 sec (0.013981/0.013981 sec, 0.02698/0.02698 sec )
[LOG] Total clause size reduction: 7454 --> 46 (7434 --> 26, 20 --> 20 )
[LOG] Average clause size reduction: 212.971 --> 1.31429 (391.263 --> 1.36842, 1.25 --> 1.25 )
[LOG] Overall execution time: 0.167146 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 738 3 112 1 622
=====================  demo-v6_5_REAL.aag =====================
[LOG] Relation determinization time: 0.191865 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.097723/0 sec (0.045893/0 sec, 0.05183/0 sec )
[LOG] Nr of iterations: 33 (18, 15 )
[LOG] Total clause computation time: 0.044567/0 sec (0.021163/0.021163 sec, 0.023404/0.023404 sec )
[LOG] Total clause minimization time: 0.041133/0 sec (0.015623/0.015623 sec, 0.02551/0.02551 sec )
[LOG] Total clause size reduction: 9539 --> 44 (9520 --> 25, 19 --> 19 )
[LOG] Average clause size reduction: 289.061 --> 1.33333 (528.889 --> 1.38889, 1.26667 --> 1.26667 )
[LOG] Overall execution time: 0.200329 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.23 sec (Real time) / 0.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 987 3 161 1 822
=====================  demo-v7_2_REAL.aag =====================
[LOG] Relation determinization time: 0.032832 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0213/0 sec (0.011303/0 sec, 0.009997/0 sec )
[LOG] Nr of iterations: 15 (8, 7 )
[LOG] Total clause computation time: 0.007797/0 sec (0.004259/0.004259 sec, 0.003538/0.003538 sec )
[LOG] Total clause minimization time: 0.009458/0 sec (0.00405/0.00405 sec, 0.005408/0.005408 sec )
[LOG] Total clause size reduction: 1423 --> 18 (1414 --> 9, 9 --> 9 )
[LOG] Average clause size reduction: 94.8667 --> 1.2 (176.75 --> 1.125, 1.28571 --> 1.28571 )
[LOG] Overall execution time: 0.035432 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 395 3 56 1 335
=====================  demo-v7_5_REAL.aag =====================
[LOG] Relation determinization time: 0.133693 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 29 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.074863/0 sec (0.035086/0 sec, 0.039777/0 sec )
[LOG] Nr of iterations: 37 (19, 18 )
[LOG] Total clause computation time: 0.034725/0 sec (0.016854/0.016854 sec, 0.017871/0.017871 sec )
[LOG] Total clause minimization time: 0.031955/0 sec (0.012197/0.012197 sec, 0.019758/0.019758 sec )
[LOG] Total clause size reduction: 6032 --> 40 (6012 --> 20, 20 --> 20 )
[LOG] Average clause size reduction: 163.027 --> 1.08108 (316.421 --> 1.05263, 1.11111 --> 1.11111 )
[LOG] Overall execution time: 0.138237 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 663 3 98 1 561
=====================  demo-v8_2_REAL.aag =====================
[LOG] Relation determinization time: 0.002546 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000769/0 sec (0.000528/0 sec, 0.000241/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.7e-05/0 sec (1.7e-05/1.7e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003376 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[LOG] Relation determinization time: 0.003274 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001158/0 sec (0.000818/0 sec, 0.00034/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.5e-05/0 sec (1.5e-05/1.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00434 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[LOG] Relation determinization time: 0.013088 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008422/0 sec (0.005509/0 sec, 0.002913/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.002776/0 sec (0.001858/0.001858 sec, 0.000918/0.000918 sec )
[LOG] Total clause minimization time: 0.00358/0 sec (0.002153/0.002153 sec, 0.001427/0.001427 sec )
[LOG] Total clause size reduction: 404 --> 8 (400 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 44.8889 --> 0.888889 (80 --> 0.8, 1 --> 1 )
[LOG] Overall execution time: 0.014614 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 187 1 32 1 153
=====================  demo-v9_5_REAL.aag =====================
[LOG] Relation determinization time: 0.036237 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.023835/0 sec (0.012033/0 sec, 0.011802/0 sec )
[LOG] Nr of iterations: 15 (8, 7 )
[LOG] Total clause computation time: 0.007529/0 sec (0.005093/0.005093 sec, 0.002436/0.002436 sec )
[LOG] Total clause minimization time: 0.012846/0 sec (0.004415/0.004415 sec, 0.008431/0.008431 sec )
[LOG] Total clause size reduction: 1169 --> 14 (1162 --> 7, 7 --> 7 )
[LOG] Average clause size reduction: 77.9333 --> 0.933333 (145.25 --> 0.875, 1 --> 1 )
[LOG] Overall execution time: 0.038511 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 310 1 56 1 252
=====================  demo-v10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.016627 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009132/0 sec (0.003938/0 sec, 0.003196/0 sec, 0.001101/0 sec, 0.000897/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 0.001329/0 sec (0.000727/0.000727 sec, 0.000602/0.000602 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.019473 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[LOG] Relation determinization time: 0.030692 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014325/0 sec (0.005627/0 sec, 0.005131/0 sec, 0.001995/0 sec, 0.001572/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000229/0 sec (0.000105/0.000105 sec, 0.000124/0.000124 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.035438 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.007538 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003737/0 sec (0.001514/0 sec, 0.001199/0 sec, 0.000544/0 sec, 0.00048/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 5.7e-05/0 sec (3e-05/3e-05 sec, 2.7e-05/2.7e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.009049 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[LOG] Relation determinization time: 0.011086 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006255/0 sec (0.002528/0 sec, 0.002061/0 sec, 0.000919/0 sec, 0.000747/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000103/0 sec (5.5e-05/5.5e-05 sec, 4.8e-05/4.8e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.013551 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.004653 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002334/0 sec (0.001645/0 sec, 0.000689/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.00064/0 sec (0.000622/0.000622 sec, 1.8e-05/1.8e-05 sec )
[LOG] Total clause minimization time: 0.000956/0 sec (0.000531/0.000531 sec, 0.000425/0.000425 sec )
[LOG] Total clause size reduction: 31 --> 2 (30 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 10.3333 --> 0.666667 (15 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.005595 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 57 1 12 1 44
=====================  demo-v13_5_REAL.aag =====================
[LOG] Relation determinization time: 0.005732 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002776/0 sec (0.001989/0 sec, 0.000787/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000732/0 sec (0.000711/0.000711 sec, 2.1e-05/2.1e-05 sec )
[LOG] Total clause minimization time: 0.000992/0 sec (0.000543/0.000543 sec, 0.000449/0.000449 sec )
[LOG] Total clause size reduction: 49 --> 2 (48 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 16.3333 --> 0.666667 (24 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.006793 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 93 1 21 1 71
=====================  demo-v14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.044879 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.037621/1 sec (0.008804/0 sec, 0.01278/1 sec, 0.010742/0 sec, 0.005295/0 sec )
[LOG] Nr of iterations: 21 (9, 5, 4, 3 )
[LOG] Total clause computation time: 0.012177/0 sec (0.002095/0.002095 sec, 0.004682/0.004682 sec, 0.002543/0.002543 sec, 0.002857/0.002857 sec )
[LOG] Total clause minimization time: 0.020934/1 sec (0.005025/0.005025 sec, 0.006583/0.006583 sec, 0.007506/0.007506 sec, 0.00182/0.00182 sec )
[LOG] Total clause size reduction: 1530 --> 48 (1128 --> 23, 388 --> 11, 8 --> 8, 6 --> 6 )
[LOG] Average clause size reduction: 72.8571 --> 2.28571 (125.333 --> 2.55556, 77.6 --> 2.2, 2 --> 2, 2 --> 2 )
[LOG] Overall execution time: 0.046387 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 207 2 36 1 168
=====================  demo-v14_5_REAL.aag =====================
[LOG] Relation determinization time: 0.103694 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.083057/0 sec (0.016578/0 sec, 0.022679/0 sec, 0.030833/0 sec, 0.012967/0 sec )
[LOG] Nr of iterations: 26 (10, 5, 7, 4 )
[LOG] Total clause computation time: 0.030269/0 sec (0.004232/0.004232 sec, 0.009426/0.009426 sec, 0.009066/0.009066 sec, 0.007545/0.007545 sec )
[LOG] Total clause minimization time: 0.04496/0 sec (0.009394/0.009394 sec, 0.010567/0.010567 sec, 0.020627/0.020627 sec, 0.004372/0.004372 sec )
[LOG] Total clause size reduction: 2766 --> 46 (2106 --> 19, 640 --> 7, 13 --> 13, 7 --> 7 )
[LOG] Average clause size reduction: 106.385 --> 1.76923 (210.6 --> 1.9, 128 --> 1.4, 1.85714 --> 1.85714, 1.75 --> 1.75 )
[LOG] Overall execution time: 0.106186 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 347 2 63 1 280
=====================  demo-v15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.034949 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 18 new AND gates.
[LOG] Size before ABC: 36 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.029641/0 sec (0.005364/0 sec, 0.008945/0 sec, 0.007912/0 sec, 0.00742/0 sec )
[LOG] Nr of iterations: 26 (7, 7, 6, 6 )
[LOG] Total clause computation time: 0.010898/0 sec (0.00188/0.00188 sec, 0.003708/0.003708 sec, 0.00301/0.00301 sec, 0.0023/0.0023 sec )
[LOG] Total clause minimization time: 0.014608/0 sec (0.001969/0.001969 sec, 0.00388/0.00388 sec, 0.004227/0.004227 sec, 0.004532/0.004532 sec )
[LOG] Total clause size reduction: 1378 --> 31 (780 --> 8, 582 --> 8, 8 --> 7, 8 --> 8 )
[LOG] Average clause size reduction: 53 --> 1.19231 (111.429 --> 1.14286, 83.1429 --> 1.14286, 1.33333 --> 1.16667, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.036461 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 198 2 28 1 166
=====================  demo-v15_5_REAL.aag =====================
[LOG] Relation determinization time: 0.094039 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 26 new AND gates.
[LOG] Size before ABC: 50 AND gates.
[LOG] Size after ABC: 26 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.07979/0 sec (0.011134/0 sec, 0.023958/0 sec, 0.022895/0 sec, 0.021803/0 sec )
[LOG] Nr of iterations: 36 (9, 13, 7, 7 )
[LOG] Total clause computation time: 0.034962/0 sec (0.003692/0.003692 sec, 0.010328/0.010328 sec, 0.010409/0.010409 sec, 0.010533/0.010533 sec )
[LOG] Total clause minimization time: 0.03798/0 sec (0.004835/0.004835 sec, 0.011313/0.011313 sec, 0.011476/0.011476 sec, 0.010356/0.010356 sec )
[LOG] Total clause size reduction: 3647 --> 44 (1712 --> 11, 1920 --> 18, 8 --> 8, 7 --> 7 )
[LOG] Average clause size reduction: 101.306 --> 1.22222 (190.222 --> 1.22222, 147.692 --> 1.38462, 1.14286 --> 1.14286, 1 --> 1 )
[LOG] Overall execution time: 0.096118 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 323 2 49 1 270
=====================  demo-v16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.091687 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 39 new AND gates.
[LOG] Size before ABC: 62 AND gates.
[LOG] Size after ABC: 39 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.083512/0 sec (0.009461/0 sec, 0.014922/0 sec, 0.017075/0 sec, 0.01508/0 sec, 0.014131/0 sec, 0.012843/0 sec )
[LOG] Nr of iterations: 47 (10, 9, 8, 9, 5, 6 )
[LOG] Total clause computation time: 0.033532/0 sec (0.002889/0.002889 sec, 0.005636/0.005636 sec, 0.007036/0.007036 sec, 0.005638/0.005638 sec, 0.006684/0.006684 sec, 0.005649/0.005649 sec )
[LOG] Total clause minimization time: 0.041569/0 sec (0.004495/0.004495 sec, 0.00737/0.00737 sec, 0.008116/0.008116 sec, 0.008557/0.008557 sec, 0.006649/0.006649 sec, 0.006382/0.006382 sec )
[LOG] Total clause size reduction: 3891 --> 70 (1692 --> 17, 1264 --> 12, 903 --> 13, 17 --> 14, 6 --> 5, 9 --> 9 )
[LOG] Average clause size reduction: 82.7872 --> 1.48936 (169.2 --> 1.7, 140.444 --> 1.33333, 112.875 --> 1.625, 1.88889 --> 1.55556, 1.2 --> 1, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.093506 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 291 3 36 1 249
=====================  demo-v16_5_REAL.aag =====================
[LOG] Relation determinization time: 0.276902 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 75 new AND gates.
[LOG] Size before ABC: 152 AND gates.
[LOG] Size after ABC: 75 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.247422/0 sec (0.02401/0 sec, 0.045666/0 sec, 0.047549/0 sec, 0.045139/0 sec, 0.043694/0 sec, 0.041364/0 sec )
[LOG] Nr of iterations: 91 (15, 26, 8, 12, 25, 5 )
[LOG] Total clause computation time: 0.099145/0 sec (0.006237/0.006237 sec, 0.017868/0.017868 sec, 0.020344/0.020344 sec, 0.019656/0.019656 sec, 0.018254/0.018254 sec, 0.016786/0.016786 sec )
[LOG] Total clause minimization time: 0.132429/0 sec (0.01386/0.01386 sec, 0.024018/0.024018 sec, 0.023587/0.023587 sec, 0.023934/0.023934 sec, 0.023847/0.023847 sec, 0.023183/0.023183 sec )
[LOG] Total clause size reduction: 12378 --> 162 (4312 --> 27, 6500 --> 51, 1491 --> 10, 19 --> 18, 51 --> 51, 5 --> 5 )
[LOG] Average clause size reduction: 136.022 --> 1.78022 (287.467 --> 1.8, 250 --> 1.96154, 186.375 --> 1.25, 1.58333 --> 1.5, 2.04 --> 2.04, 1 --> 1 )
[LOG] Overall execution time: 0.279816 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 486 3 63 1 417
=====================  demo-v17_2_REAL.aag =====================
[LOG] Relation determinization time: 71.4364 sec CPU time.
[LOG] Relation determinization time: 71 sec real time.
[LOG] Final circuit size: 165 new AND gates.
[LOG] Size before ABC: 284 AND gates.
[LOG] Size after ABC: 165 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 70.8885/71 sec (0.332092/1 sec, 0.653752/0 sec, 1.54513/2 sec, 56.9118/57 sec, 6.54426/6 sec, 4.90146/5 sec )
[LOG] Nr of iterations: 184 (7, 53, 49, 6, 22, 47 )
[LOG] Total clause computation time: 3.93584/3 sec (0.102631/0.102631 sec, 0.164375/0.164375 sec, 0.338243/0.338243 sec, 0.474861/0.474861 sec, 0.236159/0.236159 sec, 2.61957/2.61957 sec )
[LOG] Total clause minimization time: 66.8572/68 sec (0.214249/0.214249 sec, 0.470284/0.470284 sec, 1.18626/1.18626 sec, 56.4273/56.4273 sec, 6.29124/6.29124 sec, 2.26788/2.26788 sec )
[LOG] Total clause size reduction: 17194 --> 698 (1326 --> 12, 8684 --> 226, 6912 --> 194, 12 --> 12, 72 --> 66, 188 --> 188 )
[LOG] Average clause size reduction: 93.4457 --> 3.79348 (189.429 --> 1.71429, 163.849 --> 4.26415, 141.061 --> 3.95918, 2 --> 2, 3.27273 --> 3, 4 --> 4 )
[LOG] Overall execution time: 71.4421 sec CPU time.
[LOG] Overall execution time: 71 sec real time.
Synthesis time: 71.79 sec (Real time) / 70.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 456 2 52 1 399
=====================  demo-v17_5_REAL.aag =====================
[LOG] Relation determinization time: 8442.94 sec CPU time.
[LOG] Relation determinization time: 8461 sec real time.
[LOG] Final circuit size: 600 new AND gates.
[LOG] Size before ABC: 987 AND gates.
[LOG] Size after ABC: 600 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8408.24/8427 sec (342.856/344 sec, 1270.46/1273 sec, 1475.92/1479 sec, 1062.81/1066 sec, 2487.3/2492 sec, 1768.9/1773 sec )
[LOG] Nr of iterations: 451 (18, 125, 87, 12, 124, 85 )
[LOG] Total clause computation time: 3641.92/3652 sec (320.601/320.601 sec, 530.35/530.35 sec, 179.159/179.159 sec, 471.011/471.011 sec, 1177.17/1177.17 sec, 963.628/963.628 sec )
[LOG] Total clause minimization time: 4763.76/4773 sec (21.9267/21.9267 sec, 739.47/739.47 sec, 1296.2/1296.2 sec, 591.57/591.57 sec, 1309.7/1309.7 sec, 804.889/804.889 sec )
[LOG] Total clause size reduction: 62338 --> 1932 (6256 --> 38, 34472 --> 592, 20640 --> 363, 24 --> 24, 592 --> 561, 354 --> 354 )
[LOG] Average clause size reduction: 138.222 --> 4.28381 (347.556 --> 2.11111, 275.776 --> 4.736, 237.241 --> 4.17241, 2 --> 2, 4.77419 --> 4.52419, 4.16471 --> 4.16471 )
[LOG] Overall execution time: 8443.05 sec CPU time.
[LOG] Overall execution time: 8461 sec real time.
Synthesis time: 8461.61 sec (Real time) / 8317.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 486 5 91 1 390
Raw AIGER output size: aag 1086 2 91 1 990
=====================  demo-v18_5_REAL.aag =====================
[LOG] Relation determinization time: 125.778 sec CPU time.
[LOG] Relation determinization time: 126 sec real time.
[LOG] Final circuit size: 1432 new AND gates.
[LOG] Size before ABC: 2254 AND gates.
[LOG] Size after ABC: 1432 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 124.65/125 sec (0.24056/0 sec, 1.83835/2 sec, 13.4305/13 sec, 28.3026/29 sec, 23.1597/23 sec, 7.76737/8 sec, 25.7975/26 sec, 24.113/24 sec )
[LOG] Nr of iterations: 750 (12, 220, 111, 40, 7, 219, 106, 35 )
[LOG] Total clause computation time: 2.5194/4 sec (0.070153/0.070153 sec, 0.214818/0.214818 sec, 0.345617/0.345617 sec, 0.310539/0.310539 sec, 0.938835/0.938835 sec, 0.175512/0.175512 sec, 0.228169/0.228169 sec, 0.235756/0.235756 sec )
[LOG] Total clause minimization time: 121.876/121 sec (0.149984/0.149984 sec, 1.56913/1.56913 sec, 13.04/13.04 sec, 27.9552/27.9552 sec, 22.2066/22.2066 sec, 7.55106/7.55106 sec, 25.5463/25.5463 sec, 23.8573/23.8573 sec )
[LOG] Total clause size reduction: 171860 --> 4831 (6347 --> 26, 105120 --> 1709, 43780 --> 747, 14040 --> 177, 14 --> 14, 1709 --> 1467, 705 --> 546, 145 --> 145 )
[LOG] Average clause size reduction: 229.147 --> 6.44133 (528.917 --> 2.16667, 477.818 --> 7.76818, 394.414 --> 6.72973, 351 --> 4.425, 2 --> 2, 7.80365 --> 6.69863, 6.65094 --> 5.15094, 4.14286 --> 4.14286 )
[LOG] Overall execution time: 125.787 sec CPU time.
[LOG] Overall execution time: 126 sec real time.
Synthesis time: 126.46 sec (Real time) / 125.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.67 sec (Real time) / 0.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.13 sec (Real time) / 1.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 2159 3 133 1 2019
=====================  demo-v19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.074149 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 69 new AND gates.
[LOG] Size before ABC: 104 AND gates.
[LOG] Size after ABC: 68 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06386/0 sec (0.010726/0 sec, 0.018919/0 sec, 0.019947/0 sec, 0.014268/0 sec )
[LOG] Nr of iterations: 46 (5, 19, 4, 18 )
[LOG] Total clause computation time: 0.029337/0 sec (0.004079/0.004079 sec, 0.00925/0.00925 sec, 0.008549/0.008549 sec, 0.007459/0.007459 sec )
[LOG] Total clause minimization time: 0.028694/0 sec (0.004589/0.004589 sec, 0.007712/0.007712 sec, 0.010492/0.010492 sec, 0.005901/0.005901 sec )
[LOG] Total clause size reduction: 2636 --> 108 (656 --> 7, 1926 --> 47, 7 --> 7, 47 --> 47 )
[LOG] Average clause size reduction: 57.3043 --> 2.34783 (131.2 --> 1.4, 101.368 --> 2.47368, 1.75 --> 1.75, 2.61111 --> 2.61111 )
[LOG] Overall execution time: 0.0759 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 301 2 36 1 262
=====================  demo-v19_5_REAL.aag =====================
[LOG] Relation determinization time: 0.248325 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 133 new AND gates.
[LOG] Size before ABC: 208 AND gates.
[LOG] Size after ABC: 132 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.197675/1 sec (0.032368/0 sec, 0.055385/0 sec, 0.059315/1 sec, 0.050607/0 sec )
[LOG] Nr of iterations: 86 (8, 36, 7, 35 )
[LOG] Total clause computation time: 0.091433/0 sec (0.014248/0.014248 sec, 0.020259/0.020259 sec, 0.031198/0.031198 sec, 0.025728/0.025728 sec )
[LOG] Total clause minimization time: 0.093028/1 sec (0.013781/0.013781 sec, 0.030584/0.030584 sec, 0.026292/0.026292 sec, 0.022371/0.022371 sec )
[LOG] Total clause size reduction: 8186 --> 244 (1904 --> 13, 6160 --> 109, 13 --> 13, 109 --> 109 )
[LOG] Average clause size reduction: 95.186 --> 2.83721 (238 --> 1.625, 171.111 --> 3.02778, 1.85714 --> 1.85714, 3.11429 --> 3.11429 )
[LOG] Overall execution time: 0.251346 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 521 2 63 1 455
=====================  demo-v20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.186214 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.139553/0 sec (0.027759/0 sec, 0.029468/0 sec, 0.037704/0 sec, 0.002968/0 sec, 0.022149/0 sec, 0.019505/0 sec )
[LOG] Nr of iterations: 21 (1, 8, 4, 0, 5, 3 )
[LOG] Total clause computation time: 0.059002/0 sec (0.018986/0.018986 sec, 0.008284/0.008284 sec, 0.014634/0.014634 sec, 0/0 sec, 0.009364/0.009364 sec, 0.007734/0.007734 sec )
[LOG] Total clause minimization time: 0.046726/0 sec (0/0 sec, 0.013206/0.013206 sec, 0.014316/0.014316 sec, 0/0 sec, 0.010226/0.010226 sec, 0.008978/0.008978 sec )
[LOG] Total clause size reduction: 6116 --> 36 (0 --> 0, 4823 --> 15, 1278 --> 6, 0 --> 0, 9 --> 9, 6 --> 6 )
[LOG] Average clause size reduction: 291.238 --> 1.71429 (0 --> 0, 602.875 --> 1.875, 319.5 --> 1.5, 0 --> 0, 1.8 --> 1.8, 2 --> 2 )
[LOG] Overall execution time: 0.192876 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1117 2 96 1 1019
=====================  demo-v20_5_REAL.aag =====================
[LOG] Relation determinization time: 0.466682 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 31 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.266705/0 sec (0.054119/0 sec, 0.054717/0 sec, 0.060604/0 sec, 0.004993/0 sec, 0.04606/0 sec, 0.046212/0 sec )
[LOG] Nr of iterations: 23 (1, 8, 4, 0, 7, 3 )
[LOG] Total clause computation time: 0.113383/0 sec (0.038585/0.038585 sec, 0.015136/0.015136 sec, 0.022302/0.022302 sec, 0/0 sec, 0.019456/0.019456 sec, 0.017904/0.017904 sec )
[LOG] Total clause minimization time: 0.092626/0 sec (0/0 sec, 0.024484/0.024484 sec, 0.023658/0.023658 sec, 0/0 sec, 0.021556/0.021556 sec, 0.022928/0.022928 sec )
[LOG] Total clause size reduction: 10240 --> 40 (0 --> 0, 8078 --> 14, 2142 --> 6, 0 --> 0, 14 --> 14, 6 --> 6 )
[LOG] Average clause size reduction: 445.217 --> 1.73913 (0 --> 0, 1009.75 --> 1.75, 535.5 --> 1.5, 0 --> 0, 2 --> 2, 2 --> 2 )
[LOG] Overall execution time: 0.479552 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.62 sec (Real time) / 0.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1871 2 168 1 1701
=====================  demo-v21_2_REAL.aag =====================
[LOG] Relation determinization time: 0.247335 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 86 new AND gates.
[LOG] Size before ABC: 109 AND gates.
[LOG] Size after ABC: 86 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.234038/1 sec (0.018798/0 sec, 0.023172/0 sec, 0.023159/0 sec, 0.027008/0 sec, 0.049858/0 sec, 0.036663/0 sec, 0.023908/0 sec, 0.031472/1 sec )
[LOG] Nr of iterations: 65 (11, 6, 10, 10, 10, 4, 6, 8 )
[LOG] Total clause computation time: 0.104119/0 sec (0.005902/0.005902 sec, 0.010284/0.010284 sec, 0.010016/0.010016 sec, 0.011629/0.011629 sec, 0.024931/0.024931 sec, 0.01703/0.01703 sec, 0.010049/0.010049 sec, 0.014278/0.014278 sec )
[LOG] Total clause minimization time: 0.113554/1 sec (0.009578/0.009578 sec, 0.009988/0.009988 sec, 0.010286/0.010286 sec, 0.012517/0.012517 sec, 0.023764/0.023764 sec, 0.018526/0.018526 sec, 0.012743/0.012743 sec, 0.016152/0.016152 sec )
[LOG] Total clause size reduction: 8028 --> 84 (3020 --> 19, 1295 --> 6, 1980 --> 14, 1692 --> 12, 19 --> 12, 4 --> 4, 8 --> 7, 10 --> 10 )
[LOG] Average clause size reduction: 123.508 --> 1.29231 (274.545 --> 1.72727, 215.833 --> 1, 198 --> 1.4, 169.2 --> 1.2, 1.9 --> 1.2, 1 --> 1, 1.33333 --> 1.16667, 1.25 --> 1.25 )
[LOG] Overall execution time: 0.250064 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 480 4 56 1 416
=====================  demo-v21_5_REAL.aag =====================
[LOG] Relation determinization time: 1.86461 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 330 new AND gates.
[LOG] Size before ABC: 465 AND gates.
[LOG] Size after ABC: 330 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.76603/2 sec (0.082565/0 sec, 0.115117/0 sec, 0.165935/0 sec, 0.170585/1 sec, 0.419912/0 sec, 0.268466/0 sec, 0.296547/1 sec, 0.246905/0 sec )
[LOG] Nr of iterations: 337 (48, 45, 48, 31, 47, 43, 46, 29 )
[LOG] Total clause computation time: 0.762109/0 sec (0.025929/0.025929 sec, 0.041233/0.041233 sec, 0.067589/0.067589 sec, 0.069039/0.069039 sec, 0.191057/0.191057 sec, 0.127429/0.127429 sec, 0.136115/0.136115 sec, 0.103718/0.103718 sec )
[LOG] Total clause minimization time: 0.955456/2 sec (0.048909/0.048909 sec, 0.066055/0.066055 sec, 0.089874/0.089874 sec, 0.09347/0.09347 sec, 0.224366/0.224366 sec, 0.13678/0.13678 sec, 0.156474/0.156474 sec, 0.139528/0.139528 sec )
[LOG] Total clause size reduction: 66014 --> 623 (22090 --> 100, 17996 --> 95, 16544 --> 95, 9060 --> 47, 100 --> 92, 90 --> 67, 91 --> 84, 43 --> 43 )
[LOG] Average clause size reduction: 195.887 --> 1.84866 (460.208 --> 2.08333, 399.911 --> 2.11111, 344.667 --> 1.97917, 292.258 --> 1.51613, 2.12766 --> 1.95745, 2.09302 --> 1.55814, 1.97826 --> 1.82609, 1.48276 --> 1.48276 )
[LOG] Overall execution time: 1.86956 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.06 sec (Real time) / 1.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 928 4 98 1 822
=====================  demo-v22_2_REAL.aag =====================
[LOG] Relation determinization time: 0.193326 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.115627/1 sec (0.059992/0 sec, 0.055635/1 sec )
[LOG] Nr of iterations: 19 (10, 9 )
[LOG] Total clause computation time: 0.042945/1 sec (0.022752/0.022752 sec, 0.020193/0.020193 sec )
[LOG] Total clause minimization time: 0.059052/0 sec (0.026651/0.026651 sec, 0.032401/0.032401 sec )
[LOG] Total clause size reduction: 5481 --> 18 (5472 --> 9, 9 --> 9 )
[LOG] Average clause size reduction: 288.474 --> 0.947368 (547.2 --> 0.9, 1 --> 1 )
[LOG] Overall execution time: 0.202255 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1242 3 144 1 1094
=====================  demo-v22_5_REAL.aag =====================
[LOG] Relation determinization time: 0.647916 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.289191/1 sec (0.140735/1 sec, 0.148456/0 sec )
[LOG] Nr of iterations: 31 (16, 15 )
[LOG] Total clause computation time: 0.102522/1 sec (0.05168/0.05168 sec, 0.050842/0.050842 sec )
[LOG] Total clause minimization time: 0.159112/0 sec (0.067754/0.067754 sec, 0.091358/0.091358 sec )
[LOG] Total clause size reduction: 15345 --> 30 (15330 --> 15, 15 --> 15 )
[LOG] Average clause size reduction: 495 --> 0.967742 (958.125 --> 0.9375, 1 --> 1 )
[LOG] Overall execution time: 0.667061 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.81 sec (Real time) / 0.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.59 sec (Real time) / 0.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.49 sec (Real time) / 0.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2119 3 252 1 1863
=====================  demo-v23_2_REAL.aag =====================
[LOG] Relation determinization time: 0.024694 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.018417/0 sec (0.011211/0 sec, 0.007206/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.005368/0 sec (0.003892/0.003892 sec, 0.001476/0.001476 sec )
[LOG] Total clause minimization time: 0.010351/0 sec (0.005359/0.005359 sec, 0.004992/0.004992 sec )
[LOG] Total clause size reduction: 222 --> 4 (220 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 44.4 --> 0.8 (73.3333 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.026465 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 258 1 36 1 220
=====================  demo-v23_5_REAL.aag =====================
[LOG] Relation determinization time: 0.068756 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.046261/0 sec (0.027215/0 sec, 0.019046/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.014679/0 sec (0.010493/0.010493 sec, 0.004186/0.004186 sec )
[LOG] Total clause minimization time: 0.026472/0 sec (0.013/0.013 sec, 0.013472/0.013472 sec )
[LOG] Total clause size reduction: 915 --> 10 (910 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 83.1818 --> 0.909091 (151.667 --> 0.833333, 1 --> 1 )
[LOG] Overall execution time: 0.071844 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 439 1 63 1 374
=====================  demo-v24_2_REAL.aag =====================
[LOG] Relation determinization time: 0.764198 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 44 new AND gates.
[LOG] Size before ABC: 78 AND gates.
[LOG] Size after ABC: 44 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.547306/0 sec (0.130661/0 sec, 0.207343/0 sec, 0.101052/0 sec, 0.10825/0 sec )
[LOG] Nr of iterations: 103 (55, 21, 17, 10 )
[LOG] Total clause computation time: 0.196738/0 sec (0.044706/0.044706 sec, 0.07815/0.07815 sec, 0.045802/0.045802 sec, 0.02808/0.02808 sec )
[LOG] Total clause minimization time: 0.312734/0 sec (0.071602/0.071602 sec, 0.114646/0.114646 sec, 0.050626/0.050626 sec, 0.07586/0.07586 sec )
[LOG] Total clause size reduction: 45559 --> 206 (33534 --> 114, 11980 --> 51, 26 --> 22, 19 --> 19 )
[LOG] Average clause size reduction: 442.32 --> 2 (609.709 --> 2.07273, 570.476 --> 2.42857, 1.52941 --> 1.29412, 1.9 --> 1.9 )
[LOG] Overall execution time: 0.774619 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.92 sec (Real time) / 0.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.27 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 1415 4 160 1 1247
=====================  demo-v24_5_REAL.aag =====================
[LOG] Relation determinization time: 4.72242 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 125 new AND gates.
[LOG] Size before ABC: 246 AND gates.
[LOG] Size after ABC: 125 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.08253/3 sec (0.575917/0 sec, 1.41728/2 sec, 0.353859/0 sec, 0.735469/1 sec )
[LOG] Nr of iterations: 252 (127, 24, 89, 12 )
[LOG] Total clause computation time: 1.03817/1 sec (0.190481/0.190481 sec, 0.551681/0.551681 sec, 0.163537/0.163537 sec, 0.132472/0.132472 sec )
[LOG] Total clause minimization time: 1.92903/2 sec (0.341051/0.341051 sec, 0.824277/0.824277 sec, 0.173371/0.173371 sec, 0.590328/0.590328 sec )
[LOG] Total clause size reduction: 155332 --> 487 (131922 --> 280, 23230 --> 55, 158 --> 130, 22 --> 22 )
[LOG] Average clause size reduction: 616.397 --> 1.93254 (1038.76 --> 2.20472, 967.917 --> 2.29167, 1.77528 --> 1.46067, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 4.74696 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.93 sec (Real time) / 3.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.61 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 2468 4 280 1 2180
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Relation determinization time: 0.710936 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 150 new AND gates.
[LOG] Size before ABC: 176 AND gates.
[LOG] Size after ABC: 147 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.664835/0 sec (0.027437/0 sec, 0.029565/0 sec, 0.05084/0 sec, 0.006508/0 sec, 0.072995/0 sec, 0.070946/0 sec, 0.051371/0 sec, 0.054831/0 sec, 0.058286/0 sec, 0.037931/0 sec, 0.033258/0 sec, 0.001435/0 sec, 0.047643/0 sec, 0.034716/0 sec, 0.046614/0 sec, 0.040459/0 sec )
[LOG] Nr of iterations: 116 (4, 10, 33, 1, 13, 2, 7, 2, 3, 7, 16, 0, 10, 1, 6, 1 )
[LOG] Total clause computation time: 0.29694/0 sec (0.01368/0.01368 sec, 0.018183/0.018183 sec, 0.020829/0.020829 sec, 0.003621/0.003621 sec, 0.040653/0.040653 sec, 0.033387/0.033387 sec, 0.027297/0.027297 sec, 0.030925/0.030925 sec, 0.029563/0.029563 sec, 0.010175/0.010175 sec, 0.014721/0.014721 sec, 0/0 sec, 0.01986/0.01986 sec, 5.6e-05/5.6e-05 sec, 0.020589/0.020589 sec, 0.013401/0.013401 sec )
[LOG] Total clause minimization time: 0.332544/0 sec (0.010948/0.010948 sec, 0.008786/0.008786 sec, 0.026903/0.026903 sec, 0/0 sec, 0.029294/0.029294 sec, 0.034601/0.034601 sec, 0.020902/0.020902 sec, 0.020951/0.020951 sec, 0.027222/0.027222 sec, 0.026249/0.026249 sec, 0.016933/0.016933 sec, 0/0 sec, 0.026396/0.026396 sec, 0.033227/0.033227 sec, 0.024507/0.024507 sec, 0.025625/0.025625 sec )
[LOG] Total clause size reduction: 9897 --> 277 (492 --> 3, 1431 --> 21, 4896 --> 136, 0 --> 0, 1800 --> 27, 149 --> 0, 888 --> 7, 147 --> 1, 3 --> 3, 14 --> 11, 50 --> 41, 0 --> 0, 19 --> 19, 0 --> 0, 7 --> 7, 1 --> 1 )
[LOG] Average clause size reduction: 85.319 --> 2.38793 (123 --> 0.75, 143.1 --> 2.1, 148.364 --> 4.12121, 0 --> 0, 138.462 --> 2.07692, 74.5 --> 0, 126.857 --> 1, 73.5 --> 0.5, 1 --> 1, 2 --> 1.57143, 3.125 --> 2.5625, 0 --> 0, 1.9 --> 1.9, 0 --> 0, 1.16667 --> 1.16667, 1 --> 1 )
[LOG] Overall execution time: 0.712948 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.88 sec (Real time) / 0.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 335 13 23 1 294
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Relation determinization time: 1.3577 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 166 new AND gates.
[LOG] Size before ABC: 208 AND gates.
[LOG] Size after ABC: 163 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.23491/1 sec (0.048232/0 sec, 0.045294/0 sec, 0.028534/0 sec, 0.060754/0 sec, 0.059128/0 sec, 0.068623/0 sec, 0.078039/0 sec, 0.071335/0 sec, 0.067454/0 sec, 0.068816/1 sec, 0.066583/0 sec, 0.060428/0 sec, 0.04511/0 sec, 0.073085/0 sec, 0.068954/0 sec, 0.070054/0 sec, 0.069149/0 sec, 0.040869/0 sec, 0.076224/0 sec, 0.06825/0 sec )
[LOG] Nr of iterations: 108 (5, 3, 2, 8, 2, 18, 5, 2, 10, 7, 4, 2, 1, 4, 1, 15, 4, 1, 8, 6 )
[LOG] Total clause computation time: 0.528605/1 sec (0.018516/0.018516 sec, 0.018465/0.018465 sec, 0.024255/0.024255 sec, 0.029995/0.029995 sec, 0.027691/0.027691 sec, 0.028162/0.028162 sec, 0.03788/0.03788 sec, 0.034219/0.034219 sec, 0.033059/0.033059 sec, 0.032626/0.032626 sec, 0.03331/0.03331 sec, 0.019743/0.019743 sec, 5.9e-05/5.9e-05 sec, 0.036536/0.036536 sec, 0.029336/0.029336 sec, 0.035178/0.035178 sec, 0.024781/0.024781 sec, 8e-05/8e-05 sec, 0.03353/0.03353 sec, 0.031184/0.031184 sec )
[LOG] Total clause minimization time: 0.639892/0 sec (0.025369/0.025369 sec, 0.022993/0.022993 sec, 0.000126/0.000126 sec, 0.026679/0.026679 sec, 0.027354/0.027354 sec, 0.036127/0.036127 sec, 0.035913/0.035913 sec, 0.03283/0.03283 sec, 0.029847/0.029847 sec, 0.031786/0.031786 sec, 0.031112/0.031112 sec, 0.038334/0.038334 sec, 0.042801/0.042801 sec, 0.034137/0.034137 sec, 0.037235/0.037235 sec, 0.032192/0.032192 sec, 0.041973/0.041973 sec, 0.038489/0.038489 sec, 0.039957/0.039957 sec, 0.034638/0.034638 sec )
[LOG] Total clause size reduction: 10575 --> 162 (944 --> 7, 462 --> 2, 251 --> 0, 1421 --> 13, 200 --> 1, 3349 --> 47, 776 --> 4, 193 --> 0, 1746 --> 14, 1158 --> 7, 7 --> 6, 2 --> 2, 0 --> 0, 5 --> 4, 1 --> 1, 39 --> 33, 4 --> 4, 0 --> 0, 10 --> 10, 7 --> 7 )
[LOG] Average clause size reduction: 97.9167 --> 1.5 (188.8 --> 1.4, 154 --> 0.666667, 125.5 --> 0, 177.625 --> 1.625, 100 --> 0.5, 186.056 --> 2.61111, 155.2 --> 0.8, 96.5 --> 0, 174.6 --> 1.4, 165.429 --> 1, 1.75 --> 1.5, 1 --> 1, 0 --> 0, 1.25 --> 1, 1 --> 1, 2.6 --> 2.2, 1 --> 1, 0 --> 0, 1.25 --> 1.25, 1.16667 --> 1.16667 )
[LOG] Overall execution time: 1.36051 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.53 sec (Real time) / 1.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 450 15 27 1 401
=====================  factory_assembly_5x3_1_4errors.aag =====================
[LOG] Relation determinization time: 498.135 sec CPU time.
[LOG] Relation determinization time: 499 sec real time.
[LOG] Final circuit size: 756 new AND gates.
[LOG] Size before ABC: 1008 AND gates.
[LOG] Size after ABC: 754 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 497.012/498 sec (0.759101/0 sec, 3.36558/4 sec, 0.677001/1 sec, 1.47248/1 sec, 1.34911/1 sec, 10.5885/11 sec, 23.3582/23 sec, 26.2819/27 sec, 21.9131/22 sec, 24.8175/25 sec, 30.1724/30 sec, 43.7007/44 sec, 46.8868/47 sec, 37.2246/37 sec, 53.6297/54 sec, 24.5378/24 sec, 39.8194/40 sec, 35.1433/35 sec, 36.2378/37 sec, 35.0769/35 sec )
[LOG] Nr of iterations: 625 (23, 128, 2, 71, 14, 36, 50, 16, 13, 25, 14, 100, 1, 31, 1, 11, 49, 15, 9, 16 )
[LOG] Total clause computation time: 47.3613/49 sec (0.328553/0.328553 sec, 0.46746/0.46746 sec, 0.656219/0.656219 sec, 0.619191/0.619191 sec, 0.524944/0.524944 sec, 1.27619/1.27619 sec, 1.49913/1.49913 sec, 1.22655/1.22655 sec, 1.29201/1.29201 sec, 0.708994/0.708994 sec, 1.96164/1.96164 sec, 1.65143/1.65143 sec, 9.7e-05/9.7e-05 sec, 1.29208/1.29208 sec, 18.6018/18.6018 sec, 10.069/10.069 sec, 1.40791/1.40791 sec, 0.478456/0.478456 sec, 2.35708/2.35708 sec, 0.942493/0.942493 sec )
[LOG] Total clause minimization time: 449.166/449 sec (0.411458/0.411458 sec, 2.86493/2.86493 sec, 0.000326/0.000326 sec, 0.821696/0.821696 sec, 0.798964/0.798964 sec, 9.28023/9.28023 sec, 21.8233/21.8233 sec, 25.0274/25.0274 sec, 20.5909/20.5909 sec, 24.078/24.078 sec, 28.1933/28.1933 sec, 42.0165/42.0165 sec, 46.8695/46.8695 sec, 35.9088/35.9088 sec, 35.0105/35.0105 sec, 14.443/14.443 sec, 38.3921/38.3921 sec, 34.6496/34.6496 sec, 33.8671/33.8671 sec, 34.1184/34.1184 sec )
[LOG] Total clause size reduction: 87973 --> 2796 (5742 --> 93, 32512 --> 789, 276 --> 0, 15960 --> 458, 2925 --> 94, 7770 --> 161, 10731 --> 199, 3270 --> 33, 2580 --> 33, 5136 --> 71, 43 --> 43, 555 --> 420, 0 --> 0, 163 --> 121, 1 --> 1, 25 --> 22, 199 --> 179, 33 --> 27, 16 --> 16, 36 --> 36 )
[LOG] Average clause size reduction: 140.757 --> 4.4736 (249.652 --> 4.04348, 254 --> 6.16406, 138 --> 0, 224.789 --> 6.4507, 208.929 --> 6.71429, 215.833 --> 4.47222, 214.62 --> 3.98, 204.375 --> 2.0625, 198.462 --> 2.53846, 205.44 --> 2.84, 3.07143 --> 3.07143, 5.55 --> 4.2, 0 --> 0, 5.25806 --> 3.90323, 1 --> 1, 2.27273 --> 2, 4.06122 --> 3.65306, 2.2 --> 1.8, 1.77778 --> 1.77778, 2.25 --> 2.25 )
[LOG] Overall execution time: 498.141 sec CPU time.
[LOG] Overall execution time: 499 sec real time.
Synthesis time: 499.37 sec (Real time) / 494.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.36 sec (Real time) / 7.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 312 28 30 1 254
Raw AIGER output size: aag 1066 18 30 1 1010
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.194907 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.161969/0 sec (0.050477/0 sec, 0.055513/0 sec, 0.028618/0 sec, 0.027361/0 sec )
[LOG] Nr of iterations: 32 (14, 5, 9, 4 )
[LOG] Total clause computation time: 0.052571/0 sec (0.017224/0.017224 sec, 0.021906/0.021906 sec, 0.008116/0.008116 sec, 0.005325/0.005325 sec )
[LOG] Total clause minimization time: 0.086121/0 sec (0.023836/0.023836 sec, 0.025243/0.025243 sec, 0.017579/0.017579 sec, 0.019463/0.019463 sec )
[LOG] Total clause size reduction: 7129 --> 35 (5811 --> 18, 1304 --> 4, 10 --> 9, 4 --> 4 )
[LOG] Average clause size reduction: 222.781 --> 1.09375 (415.071 --> 1.28571, 260.8 --> 0.8, 1.11111 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.202214 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1196 3 96 1 1095
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 1.00042 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 48 new AND gates.
[LOG] Size before ABC: 100 AND gates.
[LOG] Size after ABC: 48 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.813921/1 sec (0.120893/1 sec, 0.140568/0 sec, 0.171087/0 sec, 0.122628/0 sec, 0.128999/0 sec, 0.129746/0 sec )
[LOG] Nr of iterations: 73 (14, 9, 15, 13, 8, 14 )
[LOG] Total clause computation time: 0.274412/0 sec (0.047361/0.047361 sec, 0.05674/0.05674 sec, 0.063431/0.063431 sec, 0.036701/0.036701 sec, 0.039456/0.039456 sec, 0.030723/0.030723 sec )
[LOG] Total clause minimization time: 0.46347/1 sec (0.055139/0.055139 sec, 0.062957/0.062957 sec, 0.088443/0.088443 sec, 0.0799/0.0799 sec, 0.083882/0.083882 sec, 0.093149/0.093149 sec )
[LOG] Total clause size reduction: 20082 --> 116 (9464 --> 17, 4496 --> 14, 6062 --> 29, 17 --> 13, 14 --> 14, 29 --> 29 )
[LOG] Average clause size reduction: 275.096 --> 1.58904 (676 --> 1.21429, 499.556 --> 1.55556, 404.133 --> 1.93333, 1.30769 --> 1, 1.75 --> 1.75, 2.07143 --> 2.07143 )
[LOG] Overall execution time: 1.01391 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.16 sec (Real time) / 1.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.42 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2112 4 140 1 1965
=====================  load_full_2_2_REAL.aag =====================
[LOG] Relation determinization time: 0.477336 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 50 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.373527/1 sec (0.11222/0 sec, 0.106807/0 sec, 0.07862/1 sec, 0.07588/0 sec )
[LOG] Nr of iterations: 54 (21, 9, 16, 8 )
[LOG] Total clause computation time: 0.149423/1 sec (0.038738/0.038738 sec, 0.051886/0.051886 sec, 0.027308/0.027308 sec, 0.031491/0.031491 sec )
[LOG] Total clause minimization time: 0.187374/0 sec (0.058776/0.058776 sec, 0.041433/0.041433 sec, 0.046999/0.046999 sec, 0.040166/0.040166 sec )
[LOG] Total clause size reduction: 14609 --> 92 (10960 --> 46, 3608 --> 9, 32 --> 28, 9 --> 9 )
[LOG] Average clause size reduction: 270.537 --> 1.7037 (521.905 --> 2.19048, 400.889 --> 1, 2 --> 1.75, 1.125 --> 1.125 )
[LOG] Overall execution time: 0.490714 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.63 sec (Real time) / 0.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.39 sec (Real time) / 0.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1678 3 152 1 1522
=====================  load_full_3_2_REAL.aag =====================
[LOG] Relation determinization time: 1.81547 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 38 new AND gates.
[LOG] Size before ABC: 69 AND gates.
[LOG] Size after ABC: 37 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.41285/1 sec (0.234926/0 sec, 0.24007/0 sec, 0.299493/0 sec, 0.218677/1 sec, 0.192373/0 sec, 0.227309/0 sec )
[LOG] Nr of iterations: 76 (20, 10, 13, 14, 7, 12 )
[LOG] Total clause computation time: 0.476732/0 sec (0.078717/0.078717 sec, 0.097015/0.097015 sec, 0.103106/0.103106 sec, 0.067296/0.067296 sec, 0.062409/0.062409 sec, 0.068189/0.068189 sec )
[LOG] Total clause minimization time: 0.7982/1 sec (0.120899/0.120899 sec, 0.106176/0.106176 sec, 0.159669/0.159669 sec, 0.142102/0.142102 sec, 0.120535/0.120535 sec, 0.148819/0.148819 sec )
[LOG] Total clause size reduction: 38717 --> 128 (20634 --> 41, 8235 --> 16, 9792 --> 21, 24 --> 18, 11 --> 11, 21 --> 21 )
[LOG] Average clause size reduction: 509.434 --> 1.68421 (1031.7 --> 2.05, 823.5 --> 1.6, 753.231 --> 1.61538, 1.71429 --> 1.28571, 1.57143 --> 1.57143, 1.75 --> 1.75 )
[LOG] Overall execution time: 1.84998 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.00 sec (Real time) / 1.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.44 sec (Real time) / 1.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.11 sec (Real time) / 1.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 3496 4 296 1 3194
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Relation determinization time: 0.061625 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.044624/0 sec (0.014584/0 sec, 0.03004/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.017139/0 sec (0.004892/0.004892 sec, 0.012247/0.012247 sec )
[LOG] Total clause minimization time: 0.023065/0 sec (0.006451/0.006451 sec, 0.016614/0.016614 sec )
[LOG] Total clause size reduction: 251 --> 2 (250 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 83.6667 --> 0.666667 (125 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.064221 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 405 3 51 1 350
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.105351 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.064991/0 sec (0.026769/0 sec, 0.038222/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.021939/0 sec (0.008287/0.008287 sec, 0.013652/0.013652 sec )
[LOG] Total clause minimization time: 0.036691/0 sec (0.013795/0.013795 sec, 0.022896/0.022896 sec )
[LOG] Total clause size reduction: 325 --> 2 (324 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 108.333 --> 0.666667 (162 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.108646 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 526 3 68 1 454
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Relation determinization time: 34.9694 sec CPU time.
[LOG] Relation determinization time: 35 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 56 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 30.6915/31 sec (0.476757/0 sec, 30.2148/31 sec )
[LOG] Nr of iterations: 21 (11, 10 )
[LOG] Total clause computation time: 0.759815/2 sec (0.169226/0.169226 sec, 0.590589/0.590589 sec )
[LOG] Total clause minimization time: 29.8427/29 sec (0.243394/0.243394 sec, 29.5993/29.5993 sec )
[LOG] Total clause size reduction: 24200 --> 20 (24190 --> 10, 10 --> 10 )
[LOG] Average clause size reduction: 1152.38 --> 0.952381 (2199.09 --> 0.909091, 1 --> 1 )
[LOG] Overall execution time: 35.0206 sec CPU time.
[LOG] Overall execution time: 35 sec real time.
Synthesis time: 35.22 sec (Real time) / 33.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.18 sec (Real time) / 1.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.64 sec (Real time) / 4.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 4546 3 363 1 4179
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Relation determinization time: 72.3409 sec CPU time.
[LOG] Relation determinization time: 72 sec real time.
[LOG] Final circuit size: 26 new AND gates.
[LOG] Size before ABC: 54 AND gates.
[LOG] Size after ABC: 26 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 54.1522/54 sec (1.99999/2 sec, 52.1522/52 sec )
[LOG] Nr of iterations: 25 (13, 12 )
[LOG] Total clause computation time: 3.54261/3 sec (0.667868/0.667868 sec, 2.87474/2.87474 sec )
[LOG] Total clause minimization time: 50.4224/51 sec (1.20033/1.20033 sec, 49.222/49.222 sec )
[LOG] Total clause size reduction: 38112 --> 24 (38100 --> 12, 12 --> 12 )
[LOG] Average clause size reduction: 1524.48 --> 0.96 (2930.77 --> 0.923077, 1 --> 1 )
[LOG] Overall execution time: 72.4274 sec CPU time.
[LOG] Overall execution time: 72 sec real time.
Synthesis time: 72.72 sec (Real time) / 67.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.82 sec (Real time) / 1.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 24.36 sec (Real time) / 24.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 5996 3 484 1 5508
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Relation determinization time: 0.093416 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.062503/0 sec (0.023005/0 sec, 0.039498/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.026561/0 sec (0.008895/0.008895 sec, 0.017666/0.017666 sec )
[LOG] Total clause minimization time: 0.029427/0 sec (0.009361/0.009361 sec, 0.020066/0.020066 sec )
[LOG] Total clause size reduction: 1980 --> 10 (1975 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 180 --> 0.909091 (329.167 --> 0.833333, 1 --> 1 )
[LOG] Overall execution time: 0.097383 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 578 3 87 1 487
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Relation determinization time: 0.209576 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 32 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.120017/0 sec (0.04263/0 sec, 0.077387/0 sec )
[LOG] Nr of iterations: 19 (10, 9 )
[LOG] Total clause computation time: 0.05442/0 sec (0.018548/0.018548 sec, 0.035872/0.035872 sec )
[LOG] Total clause minimization time: 0.055795/0 sec (0.016912/0.016912 sec, 0.038883/0.038883 sec )
[LOG] Total clause size reduction: 4725 --> 18 (4716 --> 9, 9 --> 9 )
[LOG] Average clause size reduction: 248.684 --> 0.947368 (471.6 --> 0.9, 1 --> 1 )
[LOG] Overall execution time: 0.215379 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 760 3 116 1 640
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.088086 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.059056/0 sec (0.02613/0 sec, 0.032926/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.028893/0 sec (0.012748/0.012748 sec, 0.016145/0.016145 sec )
[LOG] Total clause minimization time: 0.024786/0 sec (0.009497/0.009497 sec, 0.015289/0.015289 sec )
[LOG] Total clause size reduction: 1292 --> 8 (1288 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 143.556 --> 0.888889 (257.6 --> 0.8, 1 --> 1 )
[LOG] Overall execution time: 0.091178 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 452 3 60 1 388
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.295405 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 44 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.195126/1 sec (0.050039/0 sec, 0.145087/1 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.10325/0 sec (0.025199/0.025199 sec, 0.078051/0.078051 sec )
[LOG] Total clause minimization time: 0.081597/1 sec (0.017326/0.017326 sec, 0.064271/0.064271 sec )
[LOG] Total clause size reduction: 2196 --> 8 (2192 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 244 --> 0.888889 (438.4 --> 0.8, 1 --> 1 )
[LOG] Overall execution time: 0.300571 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 785 4 88 1 692
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.505181 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.271837/0 sec (0.067118/0 sec, 0.204719/0 sec )
[LOG] Nr of iterations: 15 (8, 7 )
[LOG] Total clause computation time: 0.137729/0 sec (0.031825/0.031825 sec, 0.105904/0.105904 sec )
[LOG] Total clause minimization time: 0.1209/0 sec (0.025844/0.025844 sec, 0.095056/0.095056 sec )
[LOG] Total clause size reduction: 4312 --> 14 (4305 --> 7, 7 --> 7 )
[LOG] Average clause size reduction: 287.467 --> 0.933333 (538.125 --> 0.875, 1 --> 1 )
[LOG] Overall execution time: 0.512228 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.83 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 867 4 128 1 734
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Relation determinization time: 191.693 sec CPU time.
[LOG] Relation determinization time: 192 sec real time.
[LOG] Final circuit size: 30 new AND gates.
[LOG] Size before ABC: 78 AND gates.
[LOG] Size after ABC: 30 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 185.126/186 sec (1.3734/1 sec, 183.752/185 sec )
[LOG] Nr of iterations: 43 (22, 21 )
[LOG] Total clause computation time: 85.7718/86 sec (0.887846/0.887846 sec, 84.884/84.884 sec )
[LOG] Total clause minimization time: 99.2523/100 sec (0.417871/0.417871 sec, 98.8345/98.8345 sec )
[LOG] Total clause size reduction: 49560 --> 42 (49539 --> 21, 21 --> 21 )
[LOG] Average clause size reduction: 1152.56 --> 0.976744 (2251.77 --> 0.954545, 1 --> 1 )
[LOG] Overall execution time: 191.728 sec CPU time.
[LOG] Overall execution time: 192 sec real time.
Synthesis time: 192.32 sec (Real time) / 186.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.59 sec (Real time) / 0.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.76 sec (Real time) / 2.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 2844 7 304 1 2532
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.240124 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 18 new AND gates.
[LOG] Size before ABC: 34 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.132787/1 sec (0.052001/0 sec, 0.080786/1 sec )
[LOG] Nr of iterations: 19 (10, 9 )
[LOG] Total clause computation time: 0.057351/1 sec (0.022897/0.022897 sec, 0.034454/0.034454 sec )
[LOG] Total clause minimization time: 0.06507/0 sec (0.021529/0.021529 sec, 0.043541/0.043541 sec )
[LOG] Total clause size reduction: 4509 --> 18 (4500 --> 9, 9 --> 9 )
[LOG] Average clause size reduction: 237.316 --> 0.947368 (450 --> 0.9, 1 --> 1 )
[LOG] Overall execution time: 0.245866 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 820 5 108 1 706
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.019692 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013168/0 sec (0.007337/0 sec, 0.005831/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.004033/0 sec (0.00221/0.00221 sec, 0.001823/0.001823 sec )
[LOG] Total clause minimization time: 0.00661/0 sec (0.003303/0.003303 sec, 0.003307/0.003307 sec )
[LOG] Total clause size reduction: 334 --> 4 (332 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 66.8 --> 0.8 (110.667 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.021436 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 246 3 44 1 199
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.056134 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.041539/0 sec (0.014445/0 sec, 0.027094/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.019445/0 sec (0.005414/0.005414 sec, 0.014031/0.014031 sec )
[LOG] Total clause minimization time: 0.018281/0 sec (0.006236/0.006236 sec, 0.012045/0.012045 sec )
[LOG] Total clause size reduction: 472 --> 4 (470 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 94.4 --> 0.8 (156.667 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.05843 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 345 2 52 1 291
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.517378 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 53 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.264003/0 sec (0.098504/0 sec, 0.165499/0 sec )
[LOG] Nr of iterations: 19 (10, 9 )
[LOG] Total clause computation time: 0.105669/0 sec (0.039932/0.039932 sec, 0.065737/0.065737 sec )
[LOG] Total clause minimization time: 0.142612/0 sec (0.047259/0.047259 sec, 0.095353/0.095353 sec )
[LOG] Total clause size reduction: 5618 --> 22 (5607 --> 11, 11 --> 11 )
[LOG] Average clause size reduction: 295.684 --> 1.15789 (560.7 --> 1.1, 1.22222 --> 1.22222 )
[LOG] Overall execution time: 0.524833 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1063 2 116 1 944
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.20234 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.129507/0 sec (0.039087/0 sec, 0.09042/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.053705/0 sec (0.015915/0.015915 sec, 0.03779/0.03779 sec )
[LOG] Total clause minimization time: 0.068428/0 sec (0.017872/0.017872 sec, 0.050556/0.050556 sec )
[LOG] Total clause size reduction: 1176 --> 8 (1172 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 130.667 --> 0.888889 (234.4 --> 0.8, 1 --> 1 )
[LOG] Overall execution time: 0.206152 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 532 2 68 1 462
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.216113 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.134247/0 sec (0.050069/0 sec, 0.084178/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.063457/0 sec (0.023496/0.023496 sec, 0.039961/0.039961 sec )
[LOG] Total clause minimization time: 0.059957/0 sec (0.018677/0.018677 sec, 0.04128/0.04128 sec )
[LOG] Total clause size reduction: 2572 --> 8 (2568 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 285.778 --> 0.888889 (513.6 --> 0.8, 1 --> 1 )
[LOG] Overall execution time: 0.222292 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 925 3 108 1 813
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.113672 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.083845/0 sec (0.027466/0 sec, 0.056379/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.038526/0 sec (0.012855/0.012855 sec, 0.025671/0.025671 sec )
[LOG] Total clause minimization time: 0.03997/0 sec (0.01081/0.01081 sec, 0.02916/0.02916 sec )
[LOG] Total clause size reduction: 1220 --> 8 (1216 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 135.556 --> 0.888889 (243.2 --> 0.8, 1 --> 1 )
[LOG] Overall execution time: 0.116642 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 432 3 60 1 368
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.194827 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.11829/0 sec (0.050254/0 sec, 0.068036/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.050845/0 sec (0.022728/0.022728 sec, 0.028117/0.028117 sec )
[LOG] Total clause minimization time: 0.056767/0 sec (0.019515/0.019515 sec, 0.037252/0.037252 sec )
[LOG] Total clause size reduction: 1779 --> 6 (1776 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 254.143 --> 0.857143 (444 --> 0.75, 1 --> 1 )
[LOG] Overall execution time: 0.200814 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 958 2 96 1 860
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Relation determinization time: 1.20203 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 37 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.569673/1 sec (0.125693/1 sec, 0.44398/0 sec )
[LOG] Nr of iterations: 27 (14, 13 )
[LOG] Total clause computation time: 0.272236/0 sec (0.054696/0.054696 sec, 0.21754/0.21754 sec )
[LOG] Total clause minimization time: 0.269646/0 sec (0.051471/0.051471 sec, 0.218175/0.218175 sec )
[LOG] Total clause size reduction: 14157 --> 26 (14144 --> 13, 13 --> 13 )
[LOG] Average clause size reduction: 524.333 --> 0.962963 (1010.29 --> 0.928571, 1 --> 1 )
[LOG] Overall execution time: 1.21624 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.36 sec (Real time) / 1.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.35 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 1667 2 188 1 1477
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Relation determinization time: 0.271195 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.162066/0 sec (0.057061/0 sec, 0.105005/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.068901/0 sec (0.023798/0.023798 sec, 0.045103/0.045103 sec )
[LOG] Total clause minimization time: 0.080459/0 sec (0.023801/0.023801 sec, 0.056658/0.056658 sec )
[LOG] Total clause size reduction: 2073 --> 6 (2070 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 296.143 --> 0.857143 (517.5 --> 0.75, 1 --> 1 )
[LOG] Overall execution time: 0.278088 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1085 3 104 1 977
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.495699 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.274204/0 sec (0.054869/0 sec, 0.219335/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.157751/0 sec (0.02065/0.02065 sec, 0.137101/0.137101 sec )
[LOG] Total clause minimization time: 0.104026/0 sec (0.025177/0.025177 sec, 0.078849/0.078849 sec )
[LOG] Total clause size reduction: 1032 --> 4 (1030 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 206.4 --> 0.8 (343.333 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.50287 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.65 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 796 2 132 1 661
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.32125 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.168776/0 sec (0.066781/0 sec, 0.101995/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.076048/0 sec (0.028761/0.028761 sec, 0.047287/0.047287 sec )
[LOG] Total clause minimization time: 0.078359/0 sec (0.027256/0.027256 sec, 0.051103/0.051103 sec )
[LOG] Total clause size reduction: 2373 --> 6 (2370 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 339 --> 0.857143 (592.5 --> 0.75, 1 --> 1 )
[LOG] Overall execution time: 0.328851 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.47 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1188 4 108 1 1075
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.675252 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 46 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.496579/0 sec (0.069095/0 sec, 0.11164/0 sec, 0.095521/0 sec, 0.066594/0 sec, 0.073651/0 sec, 0.080078/0 sec )
[LOG] Nr of iterations: 52 (10, 13, 8, 4, 10, 7 )
[LOG] Total clause computation time: 0.188006/0 sec (0.024809/0.024809 sec, 0.047757/0.047757 sec, 0.039069/0.039069 sec, 0.019331/0.019331 sec, 0.029212/0.029212 sec, 0.027828/0.027828 sec )
[LOG] Total clause minimization time: 0.261686/0 sec (0.032332/0.032332 sec, 0.05168/0.05168 sec, 0.044758/0.044758 sec, 0.043749/0.043749 sec, 0.040575/0.040575 sec, 0.048592/0.048592 sec )
[LOG] Total clause size reduction: 17554 --> 91 (6714 --> 16, 7224 --> 33, 3577 --> 10, 5 --> 4, 24 --> 18, 10 --> 10 )
[LOG] Average clause size reduction: 337.577 --> 1.75 (671.4 --> 1.6, 555.692 --> 2.53846, 447.125 --> 1.25, 1.25 --> 1, 2.4 --> 1.8, 1.42857 --> 1.42857 )
[LOG] Overall execution time: 0.68576 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.83 sec (Real time) / 0.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 1318 1 172 1 1142
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Relation determinization time: 0.142635 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.122192/0 sec (0.019139/0 sec, 0.037474/0 sec, 0.032955/0 sec, 0.032624/0 sec )
[LOG] Nr of iterations: 17 (7, 4, 3, 3 )
[LOG] Total clause computation time: 0.056647/0 sec (0.00676/0.00676 sec, 0.017308/0.017308 sec, 0.017167/0.017167 sec, 0.015412/0.015412 sec )
[LOG] Total clause minimization time: 0.056594/0 sec (0.009022/0.009022 sec, 0.017029/0.017029 sec, 0.014515/0.014515 sec, 0.016028/0.016028 sec )
[LOG] Total clause size reduction: 2344 --> 21 (1560 --> 12, 777 --> 3, 4 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 137.882 --> 1.23529 (222.857 --> 1.71429, 194.25 --> 0.75, 1.33333 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.145333 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 393 2 60 1 329
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Relation determinization time: 652.348 sec CPU time.
[LOG] Relation determinization time: 654 sec real time.
[LOG] Final circuit size: 418 new AND gates.
[LOG] Size before ABC: 643 AND gates.
[LOG] Size after ABC: 418 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 637.539/639 sec (2.62394/2 sec, 79.9413/81 sec, 91.8353/92 sec, 155.742/156 sec, 154.608/155 sec, 152.789/153 sec )
[LOG] Nr of iterations: 329 (11, 69, 93, 8, 65, 83 )
[LOG] Total clause computation time: 151.109/153 sec (0.495397/0.495397 sec, 2.92328/2.92328 sec, 7.43361/7.43361 sec, 49.5903/49.5903 sec, 4.5028/4.5028 sec, 86.1634/86.1634 sec )
[LOG] Total clause minimization time: 485.787/484 sec (2.03771/2.03771 sec, 76.8785/76.8785 sec, 84.2278/84.2278 sec, 106.099/106.099 sec, 150.018/150.018 sec, 66.5262/66.5262 sec )
[LOG] Total clause size reduction: 183216 --> 995 (13600 --> 20, 77520 --> 190, 91632 --> 339, 14 --> 12, 174 --> 158, 276 --> 276 )
[LOG] Average clause size reduction: 556.888 --> 3.02432 (1236.36 --> 1.81818, 1123.48 --> 2.75362, 985.29 --> 3.64516, 1.75 --> 1.5, 2.67692 --> 2.43077, 3.3253 --> 3.3253 )
[LOG] Overall execution time: 652.391 sec CPU time.
[LOG] Overall execution time: 654 sec real time.
Synthesis time: 654.15 sec (Real time) / 632.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.47 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2212 6 280 1 1926
Raw AIGER output size: aag 2630 3 280 1 2344
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.083763 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.071024/0 sec (0.01181/0 sec, 0.024141/0 sec, 0.013527/0 sec, 0.021546/0 sec )
[LOG] Nr of iterations: 20 (10, 5, 1, 4 )
[LOG] Total clause computation time: 0.029542/0 sec (0.003283/0.003283 sec, 0.01249/0.01249 sec, 0.003413/0.003413 sec, 0.010356/0.010356 sec )
[LOG] Total clause minimization time: 0.034771/0 sec (0.00601/0.00601 sec, 0.009287/0.009287 sec, 0.009165/0.009165 sec, 0.010309/0.010309 sec )
[LOG] Total clause size reduction: 2237 --> 28 (1548 --> 19, 684 --> 4, 1 --> 1, 4 --> 4 )
[LOG] Average clause size reduction: 111.85 --> 1.4 (154.8 --> 1.9, 136.8 --> 0.8, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.085864 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 295 2 48 1 244
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.042822 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.034319/0 sec (0.009104/0 sec, 0.012813/0 sec, 0.00581/0 sec, 0.006592/0 sec )
[LOG] Nr of iterations: 16 (8, 3, 3, 2 )
[LOG] Total clause computation time: 0.013111/0 sec (0.003152/0.003152 sec, 0.005466/0.005466 sec, 0.002462/0.002462 sec, 0.002031/0.002031 sec )
[LOG] Total clause minimization time: 0.015263/0 sec (0.003683/0.003683 sec, 0.005258/0.005258 sec, 0.002558/0.002558 sec, 0.003764/0.003764 sec )
[LOG] Total clause size reduction: 1696 --> 19 (1316 --> 12, 374 --> 2, 4 --> 3, 2 --> 2 )
[LOG] Average clause size reduction: 106 --> 1.1875 (164.5 --> 1.5, 124.667 --> 0.666667, 1.33333 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.044936 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 282 2 52 1 227
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.064185 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.053143/0 sec (0.010701/0 sec, 0.017331/0 sec, 0.011975/0 sec, 0.013136/0 sec )
[LOG] Nr of iterations: 20 (10, 4, 3, 3 )
[LOG] Total clause computation time: 0.020708/0 sec (0.003472/0.003472 sec, 0.008066/0.008066 sec, 0.004186/0.004186 sec, 0.004984/0.004984 sec )
[LOG] Total clause minimization time: 0.026816/0 sec (0.00511/0.00511 sec, 0.00738/0.00738 sec, 0.006963/0.006963 sec, 0.007363/0.007363 sec )
[LOG] Total clause size reduction: 1948 --> 25 (1458 --> 16, 483 --> 3, 4 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 97.4 --> 1.25 (145.8 --> 1.6, 120.75 --> 0.75, 1.33333 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.066074 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 251 3 44 1 202
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Relation determinization time: 0.131228 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.111073/0 sec (0.023479/0 sec, 0.033751/0 sec, 0.028223/0 sec, 0.02562/0 sec )
[LOG] Nr of iterations: 14 (8, 2, 3, 1 )
[LOG] Total clause computation time: 0.042972/0 sec (0.007035/0.007035 sec, 0.014181/0.014181 sec, 0.012917/0.012917 sec, 0.008839/0.008839 sec )
[LOG] Total clause minimization time: 0.059217/0 sec (0.012994/0.012994 sec, 0.016521/0.016521 sec, 0.014062/0.014062 sec, 0.01564/0.01564 sec )
[LOG] Total clause size reduction: 2117 --> 19 (1848 --> 12, 263 --> 2, 4 --> 3, 2 --> 2 )
[LOG] Average clause size reduction: 151.214 --> 1.35714 (231 --> 1.5, 131.5 --> 1, 1.33333 --> 1, 2 --> 2 )
[LOG] Overall execution time: 0.133982 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 397 3 60 1 333
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.16113 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.129557/1 sec (0.020674/0 sec, 0.03986/0 sec, 0.027055/0 sec, 0.041968/1 sec )
[LOG] Nr of iterations: 21 (7, 6, 3, 5 )
[LOG] Total clause computation time: 0.056249/1 sec (0.006806/0.006806 sec, 0.017473/0.017473 sec, 0.011026/0.011026 sec, 0.020944/0.020944 sec )
[LOG] Total clause minimization time: 0.063323/0 sec (0.010184/0.010184 sec, 0.018929/0.018929 sec, 0.014577/0.014577 sec, 0.019633/0.019633 sec )
[LOG] Total clause size reduction: 3053 --> 27 (1662 --> 10, 1380 --> 7, 4 --> 3, 7 --> 7 )
[LOG] Average clause size reduction: 145.381 --> 1.28571 (237.429 --> 1.42857, 230 --> 1.16667, 1.33333 --> 1, 1.4 --> 1.4 )
[LOG] Overall execution time: 0.164053 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 414 2 68 1 342
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.168876 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.146521/0 sec (0.023424/0 sec, 0.03744/0 sec, 0.034602/0 sec, 0.051055/0 sec )
[LOG] Nr of iterations: 17 (6, 5, 3, 3 )
[LOG] Total clause computation time: 0.063658/0 sec (0.007769/0.007769 sec, 0.016268/0.016268 sec, 0.016117/0.016117 sec, 0.023504/0.023504 sec )
[LOG] Total clause minimization time: 0.073795/0 sec (0.012246/0.012246 sec, 0.018022/0.018022 sec, 0.017183/0.017183 sec, 0.026344/0.026344 sec )
[LOG] Total clause size reduction: 2397 --> 19 (1330 --> 8, 1060 --> 5, 4 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 141 --> 1.11765 (221.667 --> 1.33333, 212 --> 1, 1.33333 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.171632 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 402 3 60 1 337
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Relation determinization time: 1.1666 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 56 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.771052/0 sec (0.094844/0 sec, 0.184085/0 sec, 0.139146/0 sec, 0.123382/0 sec, 0.120684/0 sec, 0.108911/0 sec )
[LOG] Nr of iterations: 49 (9, 17, 5, 2, 13, 3 )
[LOG] Total clause computation time: 0.266201/0 sec (0.032329/0.032329 sec, 0.073507/0.073507 sec, 0.051306/0.051306 sec, 0.037159/0.037159 sec, 0.038406/0.038406 sec, 0.033494/0.033494 sec )
[LOG] Total clause minimization time: 0.435388/0 sec (0.045193/0.045193 sec, 0.091953/0.091953 sec, 0.070651/0.070651 sec, 0.080912/0.080912 sec, 0.076642/0.076642 sec, 0.070037/0.070037 sec )
[LOG] Total clause size reduction: 25749 --> 88 (8504 --> 17, 14112 --> 37, 3100 --> 6, 3 --> 2, 26 --> 22, 4 --> 4 )
[LOG] Average clause size reduction: 525.49 --> 1.79592 (944.889 --> 1.88889, 830.118 --> 2.17647, 620 --> 1.2, 1.5 --> 1, 2 --> 1.69231, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 1.18292 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.33 sec (Real time) / 1.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.27 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 1764 2 236 1 1523
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.161979 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 28 new AND gates.
[LOG] Size before ABC: 44 AND gates.
[LOG] Size after ABC: 28 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.133413/0 sec (0.022159/0 sec, 0.047854/0 sec, 0.029936/0 sec, 0.033464/0 sec )
[LOG] Nr of iterations: 36 (8, 14, 5, 9 )
[LOG] Total clause computation time: 0.055966/0 sec (0.007436/0.007436 sec, 0.020502/0.020502 sec, 0.014717/0.014717 sec, 0.013311/0.013311 sec )
[LOG] Total clause minimization time: 0.067217/0 sec (0.011063/0.011063 sec, 0.023738/0.023738 sec, 0.013724/0.013724 sec, 0.018692/0.018692 sec )
[LOG] Total clause size reduction: 5457 --> 79 (1904 --> 10, 3523 --> 40, 6 --> 5, 24 --> 24 )
[LOG] Average clause size reduction: 151.583 --> 2.19444 (238 --> 1.25, 251.643 --> 2.85714, 1.2 --> 1, 2.66667 --> 2.66667 )
[LOG] Overall execution time: 0.16497 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 438 3 68 1 365
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Relation determinization time: 1.94259 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 166 AND gates.
[LOG] Size after ABC: 63 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.56059/1 sec (0.108685/0 sec, 0.280632/0 sec, 0.204457/0 sec, 0.309145/1 sec, 0.1491/0 sec, 0.189276/0 sec, 0.147454/0 sec, 0.171845/0 sec )
[LOG] Nr of iterations: 149 (15, 33, 24, 13, 8, 24, 22, 10 )
[LOG] Total clause computation time: 0.569163/0 sec (0.035479/0.035479 sec, 0.084929/0.084929 sec, 0.077227/0.077227 sec, 0.150004/0.150004 sec, 0.039498/0.039498 sec, 0.057992/0.057992 sec, 0.047292/0.047292 sec, 0.076742/0.076742 sec )
[LOG] Total clause minimization time: 0.893383/1 sec (0.055884/0.055884 sec, 0.175632/0.175632 sec, 0.108598/0.108598 sec, 0.140024/0.140024 sec, 0.104156/0.104156 sec, 0.125184/0.125184 sec, 0.094384/0.094384 sec, 0.089521/0.089521 sec )
[LOG] Total clause size reduction: 69479 --> 294 (15092 --> 24, 27456 --> 96, 17618 --> 39, 9180 --> 25, 12 --> 8, 65 --> 57, 37 --> 26, 19 --> 19 )
[LOG] Average clause size reduction: 466.302 --> 1.97315 (1006.13 --> 1.6, 832 --> 2.90909, 734.083 --> 1.625, 706.154 --> 1.92308, 1.5 --> 1, 2.70833 --> 2.375, 1.68182 --> 1.18182, 1.9 --> 1.9 )
[LOG] Overall execution time: 1.9582 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.12 sec (Real time) / 1.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.26 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 1762 2 228 1 1528
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Relation determinization time: 6.61696 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 533 new AND gates.
[LOG] Size before ABC: 807 AND gates.
[LOG] Size after ABC: 533 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.15185/6 sec (0.370399/1 sec, 0.584247/0 sec, 1.01088/1 sec, 1.67117/2 sec, 0.976883/1 sec, 0.538273/1 sec )
[LOG] Nr of iterations: 344 (57, 55, 69, 42, 53, 68 )
[LOG] Total clause computation time: 1.06873/2 sec (0.080092/0.080092 sec, 0.176947/0.176947 sec, 0.318098/0.318098 sec, 0.136133/0.136133 sec, 0.108133/0.108133 sec, 0.249327/0.249327 sec )
[LOG] Total clause minimization time: 3.90883/4 sec (0.250762/0.250762 sec, 0.365458/0.365458 sec, 0.640498/0.640498 sec, 1.52364/1.52364 sec, 0.856492/0.856492 sec, 0.271982/0.271982 sec )
[LOG] Total clause size reduction: 223486 --> 1048 (73304 --> 187, 70254 --> 132, 79424 --> 270, 106 --> 84, 128 --> 105, 270 --> 270 )
[LOG] Average clause size reduction: 649.669 --> 3.04651 (1286.04 --> 3.2807, 1277.35 --> 2.4, 1151.07 --> 3.91304, 2.52381 --> 2, 2.41509 --> 1.98113, 3.97059 --> 3.97059 )
[LOG] Overall execution time: 6.6524 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.88 sec (Real time) / 5.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.83 sec (Real time) / 0.81 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.49 sec (Real time) / 1.47 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 3384 2 376 1 3003
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.715991 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.526155/1 sec (0.079795/0 sec, 0.115908/1 sec, 0.115827/0 sec, 0.06766/0 sec, 0.080337/0 sec, 0.066628/0 sec )
[LOG] Nr of iterations: 49 (13, 13, 6, 5, 8, 4 )
[LOG] Total clause computation time: 0.198119/0 sec (0.027774/0.027774 sec, 0.044873/0.044873 sec, 0.049173/0.049173 sec, 0.021989/0.021989 sec, 0.029791/0.029791 sec, 0.024519/0.024519 sec )
[LOG] Total clause minimization time: 0.272701/0 sec (0.037448/0.037448 sec, 0.056492/0.056492 sec, 0.052536/0.052536 sec, 0.041652/0.041652 sec, 0.046448/0.046448 sec, 0.038125/0.038125 sec )
[LOG] Total clause size reduction: 24943 --> 86 (12024 --> 23, 9420 --> 30, 3470 --> 8, 6 --> 5, 17 --> 14, 6 --> 6 )
[LOG] Average clause size reduction: 509.041 --> 1.7551 (924.923 --> 1.76923, 724.615 --> 2.30769, 578.333 --> 1.33333, 1.2 --> 1, 2.125 --> 1.75, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.729913 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.88 sec (Real time) / 0.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 1577 1 216 1 1358
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.143502 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 32 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.117668/1 sec (0.021184/0 sec, 0.03961/1 sec, 0.026459/0 sec, 0.030415/0 sec )
[LOG] Nr of iterations: 26 (9, 7, 5, 5 )
[LOG] Total clause computation time: 0.049133/0 sec (0.00857/0.00857 sec, 0.016363/0.016363 sec, 0.01158/0.01158 sec, 0.01262/0.01262 sec )
[LOG] Total clause minimization time: 0.058913/1 sec (0.00906/0.00906 sec, 0.019918/0.019918 sec, 0.013489/0.013489 sec, 0.016446/0.016446 sec )
[LOG] Total clause size reduction: 3777 --> 43 (2152 --> 12, 1608 --> 15, 6 --> 5, 11 --> 11 )
[LOG] Average clause size reduction: 145.269 --> 1.65385 (239.111 --> 1.33333, 229.714 --> 2.14286, 1.2 --> 1, 2.2 --> 2.2 )
[LOG] Overall execution time: 0.146371 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 420 2 68 1 348
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.279382 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 40 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.216768/0 sec (0.029464/0 sec, 0.064738/0 sec, 0.059976/0 sec, 0.06259/0 sec )
[LOG] Nr of iterations: 26 (8, 8, 4, 6 )
[LOG] Total clause computation time: 0.093009/0 sec (0.010613/0.010613 sec, 0.029342/0.029342 sec, 0.026491/0.026491 sec, 0.026563/0.026563 sec )
[LOG] Total clause minimization time: 0.108666/0 sec (0.013217/0.013217 sec, 0.029961/0.029961 sec, 0.031539/0.031539 sec, 0.033949/0.033949 sec )
[LOG] Total clause size reduction: 5200 --> 34 (2597 --> 11, 2590 --> 11, 5 --> 4, 8 --> 8 )
[LOG] Average clause size reduction: 200 --> 1.30769 (324.625 --> 1.375, 323.75 --> 1.375, 1.25 --> 1, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.283588 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 634 3 84 1 545
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Relation determinization time: 85.835 sec CPU time.
[LOG] Relation determinization time: 86 sec real time.
[LOG] Final circuit size: 96 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 96 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 83.8168/84 sec (0.241083/1 sec, 0.760655/0 sec, 40.335/40 sec, 42.4801/43 sec )
[LOG] Nr of iterations: 85 (9, 38, 5, 33 )
[LOG] Total clause computation time: 1.47167/2 sec (0.084356/0.084356 sec, 0.340134/0.340134 sec, 0.465769/0.465769 sec, 0.581414/0.581414 sec )
[LOG] Total clause minimization time: 82.2237/81 sec (0.120539/0.120539 sec, 0.369607/0.369607 sec, 39.8558/39.8558 sec, 41.8777/41.8777 sec )
[LOG] Total clause size reduction: 104296 --> 155 (18536 --> 14, 85692 --> 74, 6 --> 5, 62 --> 62 )
[LOG] Average clause size reduction: 1227.01 --> 1.82353 (2059.56 --> 1.55556, 2255.05 --> 1.94737, 1.2 --> 1, 1.87879 --> 1.87879 )
[LOG] Overall execution time: 85.8611 sec CPU time.
[LOG] Overall execution time: 87 sec real time.
Synthesis time: 86.24 sec (Real time) / 84.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.58 sec (Real time) / 0.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.71 sec (Real time) / 0.71 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 2769 3 272 1 2492
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Relation determinization time: 123.97 sec CPU time.
[LOG] Relation determinization time: 125 sec real time.
[LOG] Final circuit size: 54 new AND gates.
[LOG] Size before ABC: 98 AND gates.
[LOG] Size after ABC: 54 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 120.813/121 sec (0.462191/1 sec, 24.2585/24 sec, 49.645/50 sec, 46.4477/46 sec )
[LOG] Nr of iterations: 48 (10, 18, 5, 15 )
[LOG] Total clause computation time: 2.24854/3 sec (0.224731/0.224731 sec, 0.360728/0.360728 sec, 0.834262/0.834262 sec, 0.828822/0.828822 sec )
[LOG] Total clause minimization time: 118.397/118 sec (0.181688/0.181688 sec, 23.8315/23.8315 sec, 48.7896/48.7896 sec, 45.5946/45.5946 sec )
[LOG] Total clause size reduction: 93715 --> 70 (32436 --> 13, 61251 --> 29, 5 --> 5, 23 --> 23 )
[LOG] Average clause size reduction: 1952.4 --> 1.45833 (3243.6 --> 1.3, 3402.83 --> 1.61111, 1 --> 1, 1.53333 --> 1.53333 )
[LOG] Overall execution time: 124.011 sec CPU time.
[LOG] Overall execution time: 125 sec real time.
Synthesis time: 124.48 sec (Real time) / 121.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.37 sec (Real time) / 1.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.60 sec (Real time) / 1.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 4265 3 340 1 3920
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Relation determinization time: 227.564 sec CPU time.
[LOG] Relation determinization time: 228 sec real time.
[LOG] Final circuit size: 653 new AND gates.
[LOG] Size before ABC: 728 AND gates.
[LOG] Size after ABC: 653 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 226.363/227 sec (4.56435/4 sec, 13.9735/14 sec, 8.13014/9 sec, 21.8301/21 sec, 1.04844/1 sec, 34.4888/35 sec, 39.2746/39 sec, 46.3068/47 sec, 38.0484/38 sec, 18.6977/19 sec )
[LOG] Nr of iterations: 326 (41, 65, 30, 42, 3, 24, 64, 16, 39, 2 )
[LOG] Total clause computation time: 17.5773/17 sec (0.557505/0.557505 sec, 0.398042/0.398042 sec, 0.668742/0.668742 sec, 0.510095/0.510095 sec, 0.687412/0.687412 sec, 1.10975/1.10975 sec, 0.878812/0.878812 sec, 10.3718/10.3718 sec, 1.03169/1.03169 sec, 1.36344/1.36344 sec )
[LOG] Total clause minimization time: 208.479/209 sec (3.97386/3.97386 sec, 13.5325/13.5325 sec, 7.42326/7.42326 sec, 21.278/21.278 sec, 0.329344/0.329344 sec, 33.3582/33.3582 sec, 38.3624/38.3624 sec, 35.9145/35.9145 sec, 36.991/36.991 sec, 17.3157/17.3157 sec )
[LOG] Total clause size reduction: 59173 --> 1187 (13400 --> 142, 21376 --> 293, 9628 --> 96, 13571 --> 154, 652 --> 2, 68 --> 62, 293 --> 254, 41 --> 40, 142 --> 142, 2 --> 2 )
[LOG] Average clause size reduction: 181.512 --> 3.6411 (326.829 --> 3.46341, 328.862 --> 4.50769, 320.933 --> 3.2, 323.119 --> 3.66667, 217.333 --> 0.666667, 2.83333 --> 2.58333, 4.57812 --> 3.96875, 2.5625 --> 2.5, 3.64103 --> 3.64103, 1 --> 1 )
[LOG] Overall execution time: 227.573 sec CPU time.
[LOG] Overall execution time: 228 sec real time.
Synthesis time: 228.38 sec (Real time) / 226.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 22.71 sec (Real time) / 22.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 995 12 19 1 959
=====================  moving_obstacle_16x16_3glitches.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9944.07 sec (User CPU time)
Timeout: 1
=====================  driver_a8y.aag =====================
[LOG] Relation determinization time: 6.52513 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 155 new AND gates.
[LOG] Size before ABC: 203 AND gates.
[LOG] Size after ABC: 78 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.20857/7 sec (0.126009/0 sec, 0.166245/0 sec, 0.113011/1 sec, 0.109456/0 sec, 0.066307/0 sec, 0.11121/0 sec, 0.120386/0 sec, 0.126103/0 sec, 0.106732/0 sec, 0.04548/0 sec, 0.069149/0 sec, 0.121369/0 sec, 0.105299/1 sec, 0.112678/0 sec, 0.106313/0 sec, 0.111733/0 sec, 0.112519/0 sec, 0.111429/0 sec, 0.066863/0 sec, 0.140868/0 sec, 0.117515/0 sec, 0.100478/1 sec, 0.132335/0 sec, 0.034154/0 sec, 0.03413/0 sec, 0.036902/0 sec, 0.033995/0 sec, 0.036296/0 sec, 0.033951/0 sec, 0.034072/0 sec, 0.035708/0 sec, 0.036279/0 sec, 0.034707/0 sec, 0.036013/0 sec, 0.038191/0 sec, 0.038227/0 sec, 0.034296/0 sec, 0.033886/0 sec, 0.03526/0 sec, 0.059121/0 sec, 0.040703/0 sec, 0.036143/0 sec, 0.036285/1 sec, 0.036714/0 sec, 0.035989/0 sec, 0.035912/0 sec, 0.034613/0 sec, 0.033778/0 sec, 0.034582/0 sec, 0.034454/0 sec, 0.035969/0 sec, 0.03414/0 sec, 0.034566/0 sec, 0.033914/0 sec, 0.03675/0 sec, 0.036228/0 sec, 0.03756/0 sec, 0.033688/0 sec, 0.035973/0 sec, 0.035218/0 sec, 0.0352/0 sec, 0.033706/0 sec, 0.03467/0 sec, 0.032668/0 sec, 0.032967/0 sec, 0.033928/0 sec, 0.035636/0 sec, 0.035388/0 sec, 0.033939/0 sec, 0.033195/1 sec, 0.035371/0 sec, 0.033944/0 sec, 0.033538/0 sec, 0.074527/0 sec, 0.033109/0 sec, 0.069403/0 sec, 0.07076/0 sec, 0.070496/0 sec, 0.063062/0 sec, 0.062569/0 sec, 0.095635/0 sec, 0.065169/0 sec, 0.037605/0 sec, 0.034926/0 sec, 0.035505/0 sec, 0.005624/0 sec, 0.035392/0 sec, 0.035121/0 sec, 0.035322/0 sec, 0.033997/1 sec, 0.005693/0 sec, 0.005318/0 sec, 0.034622/0 sec, 0.036025/0 sec, 0.03531/0 sec, 0.034919/0 sec, 0.035375/0 sec, 0.034653/0 sec, 0.034269/0 sec, 0.005387/0 sec, 0.065619/0 sec, 0.062642/0 sec, 0.034925/0 sec, 0.054666/0 sec, 0.006023/0 sec, 0.005533/0 sec, 0.005891/0 sec, 0.005499/0 sec, 0.005901/0 sec, 0.00549/0 sec, 0.005906/0 sec, 0.005528/0 sec, 0.005958/0 sec, 0.005517/0 sec, 0.005868/0 sec, 0.005507/0 sec, 0.005889/0 sec, 0.005578/0 sec, 0.005981/0 sec, 0.005535/0 sec, 0.006208/0 sec, 0.005534/0 sec, 0.005889/0 sec, 0.005543/0 sec, 0.005903/0 sec, 0.005507/0 sec, 0.006099/0 sec, 0.005837/0 sec, 0.005853/0 sec, 0.005465/0 sec, 0.005834/0 sec, 0.005512/0 sec, 0.005914/0 sec, 0.005509/0 sec, 0.005851/0 sec, 0.005479/0 sec, 0.005887/0 sec, 0.005494/0 sec, 0.005923/0 sec, 0.005498/0 sec, 0.005866/0 sec, 0.005505/0 sec, 0.005928/0 sec, 0.005517/0 sec, 0.00589/0 sec, 0.005621/0 sec, 0.005923/0 sec, 0.005583/0 sec, 0.006019/0 sec, 0.005591/0 sec, 0.005735/0 sec, 0.00536/0 sec, 0.005335/0 sec, 0.005179/0 sec, 0.06217/0 sec, 0.005414/0 sec, 0.036038/0 sec, 0.035701/0 sec, 0.034466/0 sec, 0.035172/1 sec, 0.036364/0 sec, 0.058205/0 sec )
[LOG] Nr of iterations: 187 (3, 12, 2, 2, 1, 2, 2, 2, 2, 1, 1, 2, 2, 2, 2, 2, 2, 2, 1, 10, 6, 2, 11, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 0, 9, 5, 1, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 2.11966/1 sec (0.049131/0.049131 sec, 0.058982/0.058982 sec, 0.046982/0.046982 sec, 0.044518/0.044518 sec, 0.047847/0.047847 sec, 0.044926/0.044926 sec, 0.05043/0.05043 sec, 0.052446/0.052446 sec, 0.043858/0.043858 sec, 0.024175/0.024175 sec, 0.050752/0.050752 sec, 0.050671/0.050671 sec, 0.044032/0.044032 sec, 0.047753/0.047753 sec, 0.043599/0.043599 sec, 0.046368/0.046368 sec, 0.047248/0.047248 sec, 0.046131/0.046131 sec, 0.048108/0.048108 sec, 0.041134/0.041134 sec, 0.051501/0.051501 sec, 0.042649/0.042649 sec, 0.048692/0.048692 sec, 0.011796/0.011796 sec, 0.011792/0.011792 sec, 0.01424/0.01424 sec, 0.011517/0.011517 sec, 0.013911/0.013911 sec, 0.011256/0.011256 sec, 0.012324/0.012324 sec, 0.014217/0.014217 sec, 0.014591/0.014591 sec, 0.012878/0.012878 sec, 0.011787/0.011787 sec, 0.014826/0.014826 sec, 0.015741/0.015741 sec, 0.011757/0.011757 sec, 0.0117/0.0117 sec, 0.013732/0.013732 sec, 0.041333/0.041333 sec, 0.019037/0.019037 sec, 0.01167/0.01167 sec, 0.012629/0.012629 sec, 0.014257/0.014257 sec, 0.013621/0.013621 sec, 0.013505/0.013505 sec, 0.01184/0.01184 sec, 0.011557/0.011557 sec, 0.01206/0.01206 sec, 0.011909/0.011909 sec, 0.013438/0.013438 sec, 0.01253/0.01253 sec, 0.012991/0.012991 sec, 0.012168/0.012168 sec, 0.01503/0.01503 sec, 0.012087/0.012087 sec, 0.014124/0.014124 sec, 0.011476/0.011476 sec, 0.013626/0.013626 sec, 0.012592/0.012592 sec, 0.014095/0.014095 sec, 0.012358/0.012358 sec, 0.013675/0.013675 sec, 0.011609/0.011609 sec, 0.011881/0.011881 sec, 0.012199/0.012199 sec, 0.011807/0.011807 sec, 0.012312/0.012312 sec, 0.011951/0.011951 sec, 0.011146/0.011146 sec, 0.01272/0.01272 sec, 0.011905/0.011905 sec, 0.011367/0.011367 sec, 0.021473/0.021473 sec, 0.011675/0.011675 sec, 0.031834/0.031834 sec, 0.03391/0.03391 sec, 0.033577/0.033577 sec, 0.030373/0.030373 sec, 0.029933/0.029933 sec, 0.040448/0.040448 sec, 0.020678/0.020678 sec, 0.000109/0.000109 sec, 0.00011/0.00011 sec, 0.000115/0.000115 sec, 0/0 sec, 0.000116/0.000116 sec, 0.000114/0.000114 sec, 0.000118/0.000118 sec, 0.000113/0.000113 sec, 0/0 sec, 0/0 sec, 0.000161/0.000161 sec, 0.000116/0.000116 sec, 0.000117/0.000117 sec, 0.000114/0.000114 sec, 0.000109/0.000109 sec, 0.00011/0.00011 sec, 0.000117/0.000117 sec, 0/0 sec, 0.027269/0.027269 sec, 0.026299/0.026299 sec, 0.000118/0.000118 sec, 0.017584/0.017584 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.027445/0.027445 sec, 0/0 sec, 0.000119/0.000119 sec, 0.000107/0.000107 sec, 0.000103/0.000103 sec, 0.000116/0.000116 sec, 0.000119/0.000119 sec, 0.022334/0.022334 sec )
[LOG] Total clause minimization time: 1.89832/2 sec (0.054567/0.054567 sec, 0.086607/0.086607 sec, 0.047507/0.047507 sec, 0.045913/0.045913 sec, 0/0 sec, 0.046092/0.046092 sec, 0.050234/0.050234 sec, 0.054651/0.054651 sec, 0.043859/0.043859 sec, 0/0 sec, 0/0 sec, 0.052306/0.052306 sec, 0.04296/0.04296 sec, 0.047002/0.047002 sec, 0.044347/0.044347 sec, 0.047745/0.047745 sec, 0.046859/0.046859 sec, 0.047714/0.047714 sec, 0/0 sec, 0.080648/0.080648 sec, 0.048134/0.048134 sec, 0.039358/0.039358 sec, 0.06441/0.06441 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.030901/0.030901 sec, 0/0 sec, 0.012093/0.012093 sec, 0.014616/0.014616 sec, 0.014294/0.014294 sec, 0.011578/0.011578 sec, 0.011609/0.011609 sec, 0.033924/0.033924 sec, 0.036608/0.036608 sec, 0.031418/0.031418 sec, 0.029225/0.029225 sec, 0.029169/0.029169 sec, 0/0 sec, 0.029242/0.029242 sec, 0.029357/0.029357 sec, 0.029032/0.029032 sec, 0.02842/0.02842 sec, 0/0 sec, 0/0 sec, 0.02899/0.02899 sec, 0.029502/0.029502 sec, 0.029161/0.029161 sec, 0.029184/0.029184 sec, 0.029126/0.029126 sec, 0.028922/0.028922 sec, 0.028536/0.028536 sec, 0/0 sec, 0.032797/0.032797 sec, 0.030794/0.030794 sec, 0.029039/0.029039 sec, 0.030985/0.030985 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.029376/0.029376 sec, 0/0 sec, 0.030409/0.030409 sec, 0.029685/0.029685 sec, 0.029089/0.029089 sec, 0.029851/0.029851 sec, 0.030192/0.030192 sec, 0.030281/0.030281 sec )
[LOG] Total clause size reduction: 104888 --> 138 (4872 --> 2, 21637 --> 26, 1967 --> 0, 1970 --> 0, 0 --> 0, 1977 --> 0, 1981 --> 0, 1985 --> 0, 1993 --> 0, 0 --> 0, 0 --> 0, 1914 --> 0, 1918 --> 0, 1926 --> 0, 1934 --> 0, 1942 --> 0, 1950 --> 0, 1958 --> 0, 0 --> 0, 12996 --> 29, 7205 --> 5, 1445 --> 0, 14390 --> 21, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2408 --> 1, 0 --> 0, 2388 --> 0, 2416 --> 0, 2424 --> 0, 2419 --> 0, 2420 --> 0, 2392 --> 1, 2 --> 2, 2 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 29 --> 23, 5 --> 5, 0 --> 0, 21 --> 21, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1 )
[LOG] Average clause size reduction: 560.898 --> 0.737968 (1624 --> 0.666667, 1803.08 --> 2.16667, 983.5 --> 0, 985 --> 0, 0 --> 0, 988.5 --> 0, 990.5 --> 0, 992.5 --> 0, 996.5 --> 0, 0 --> 0, 0 --> 0, 957 --> 0, 959 --> 0, 963 --> 0, 967 --> 0, 971 --> 0, 975 --> 0, 979 --> 0, 0 --> 0, 1299.6 --> 2.9, 1200.83 --> 0.833333, 722.5 --> 0, 1308.18 --> 1.90909, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1204 --> 0.5, 0 --> 0, 1194 --> 0, 1208 --> 0, 1212 --> 0, 1209.5 --> 0, 1210 --> 0, 1196 --> 0.5, 1 --> 1, 2 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.22222 --> 2.55556, 1 --> 1, 0 --> 0, 2.1 --> 2.1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1 )
[LOG] Overall execution time: 6.54197 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.72 sec (Real time) / 6.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2449 180 327 1 1942
Raw AIGER output size: aag 2527 98 327 1 2097
=====================  driver_b8y.aag =====================
[LOG] Relation determinization time: 5.84677 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 152 new AND gates.
[LOG] Size before ABC: 193 AND gates.
[LOG] Size after ABC: 74 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.57582/5 sec (0.140364/0 sec, 0.112117/0 sec, 0.098071/0 sec, 0.093222/0 sec, 0.100936/0 sec, 0.093076/0 sec, 0.093208/0 sec, 0.093526/0 sec, 0.106047/0 sec, 0.029978/1 sec, 0.093046/0 sec, 0.072679/0 sec, 0.100671/0 sec, 0.094363/0 sec, 0.070289/0 sec, 0.103293/0 sec, 0.031669/0 sec, 0.030669/0 sec, 0.030985/0 sec, 0.03013/0 sec, 0.030803/0 sec, 0.034769/0 sec, 0.030199/0 sec, 0.030007/0 sec, 0.029935/0 sec, 0.030586/0 sec, 0.031731/0 sec, 0.030429/0 sec, 0.029158/1 sec, 0.030296/0 sec, 0.030922/0 sec, 0.030542/0 sec, 0.031428/0 sec, 0.033506/0 sec, 0.030654/0 sec, 0.032084/0 sec, 0.031824/0 sec, 0.030037/0 sec, 0.029373/0 sec, 0.031001/0 sec, 0.030985/0 sec, 0.03012/0 sec, 0.030543/0 sec, 0.031399/0 sec, 0.031287/0 sec, 0.030374/0 sec, 0.029706/0 sec, 0.029887/0 sec, 0.02929/0 sec, 0.09219/0 sec, 0.096226/0 sec, 0.083546/0 sec, 0.052819/0 sec, 0.088661/1 sec, 0.089197/0 sec, 0.091748/0 sec, 0.091477/0 sec, 0.053802/0 sec, 0.028233/0 sec, 0.028687/0 sec, 0.02906/0 sec, 0.029306/0 sec, 0.031624/0 sec, 0.032025/0 sec, 0.037326/0 sec, 0.033535/0 sec, 0.030405/0 sec, 0.033474/0 sec, 0.030267/0 sec, 0.031629/0 sec, 0.029436/0 sec, 0.030972/0 sec, 0.028847/0 sec, 0.031165/0 sec, 0.035116/0 sec, 0.053256/1 sec, 0.112647/0 sec, 0.097699/0 sec, 0.077453/0 sec, 0.10841/0 sec, 0.049743/0 sec, 0.062721/0 sec, 0.033769/0 sec, 0.031204/0 sec, 0.031432/0 sec, 0.0315/0 sec, 0.031377/0 sec, 0.031446/0 sec, 0.031433/0 sec, 0.052972/0 sec, 0.005128/0 sec, 0.035611/0 sec, 0.035491/0 sec, 0.034924/0 sec, 0.03511/0 sec, 0.035048/1 sec, 0.064919/0 sec, 0.004877/0 sec, 0.004899/0 sec, 0.004808/0 sec, 0.004871/0 sec, 0.004772/0 sec, 0.004911/0 sec, 0.004785/0 sec, 0.004877/0 sec, 0.004754/0 sec, 0.004901/0 sec, 0.004769/0 sec, 0.004901/0 sec, 0.004761/0 sec, 0.004886/0 sec, 0.004748/0 sec, 0.004885/0 sec, 0.004875/0 sec, 0.005357/0 sec, 0.004817/0 sec, 0.004886/0 sec, 0.004804/0 sec, 0.004882/0 sec, 0.004803/0 sec, 0.004886/0 sec, 0.004801/0 sec, 0.004913/0 sec, 0.004739/0 sec, 0.004898/0 sec, 0.004825/0 sec, 0.004933/0 sec, 0.004798/0 sec, 0.004955/0 sec, 0.004779/0 sec, 0.035251/0 sec, 0.035034/0 sec, 0.034588/0 sec, 0.004733/0 sec, 0.034562/0 sec, 0.036555/0 sec, 0.035439/0 sec, 0.035483/0 sec, 0.005016/0 sec, 0.004805/0 sec, 0.004892/0 sec, 0.004831/0 sec, 0.005016/0 sec, 0.004878/0 sec, 0.004911/0 sec, 0.004634/0 sec, 0.004707/0 sec, 0.004562/0 sec, 0.004578/0 sec, 0.004415/0 sec, 0.004437/0 sec, 0.004375/0 sec, 0.004418/0 sec, 0.004443/0 sec, 0.004595/0 sec, 0.004531/0 sec, 0.004643/0 sec, 0.056151/0 sec, 0.056931/0 sec, 0.031744/0 sec, 0.059957/0 sec, 0.00507/0 sec )
[LOG] Nr of iterations: 183 (9, 8, 2, 2, 2, 2, 2, 2, 2, 1, 2, 2, 2, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 1, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 9, 5, 2, 11, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 3, 1, 8, 0 )
[LOG] Total clause computation time: 2.04849/1 sec (0.048658/0.048658 sec, 0.047449/0.047449 sec, 0.038874/0.038874 sec, 0.036327/0.036327 sec, 0.041663/0.041663 sec, 0.03642/0.03642 sec, 0.037453/0.037453 sec, 0.037171/0.037171 sec, 0.044664/0.044664 sec, 0.013222/0.013222 sec, 0.038481/0.038481 sec, 0.037281/0.037281 sec, 0.041809/0.041809 sec, 0.037793/0.037793 sec, 0.037619/0.037619 sec, 0.041021/0.041021 sec, 0.014528/0.014528 sec, 0.015078/0.015078 sec, 0.014193/0.014193 sec, 0.013185/0.013185 sec, 0.01416/0.01416 sec, 0.017921/0.017921 sec, 0.013237/0.013237 sec, 0.014305/0.014305 sec, 0.013257/0.013257 sec, 0.013748/0.013748 sec, 0.015043/0.015043 sec, 0.014031/0.014031 sec, 0.012995/0.012995 sec, 0.013898/0.013898 sec, 0.014555/0.014555 sec, 0.011841/0.011841 sec, 0.013561/0.013561 sec, 0.016868/0.016868 sec, 0.013963/0.013963 sec, 0.015028/0.015028 sec, 0.015034/0.015034 sec, 0.013084/0.013084 sec, 0.013116/0.013116 sec, 0.014781/0.014781 sec, 0.014853/0.014853 sec, 0.013859/0.013859 sec, 0.013679/0.013679 sec, 0.013471/0.013471 sec, 0.014677/0.014677 sec, 0.013389/0.013389 sec, 0.012842/0.012842 sec, 0.0129/0.0129 sec, 0.012963/0.012963 sec, 0.037947/0.037947 sec, 0.040236/0.040236 sec, 0.036133/0.036133 sec, 0.036514/0.036514 sec, 0.036607/0.036607 sec, 0.03691/0.03691 sec, 0.03909/0.03909 sec, 0.037235/0.037235 sec, 0.039353/0.039353 sec, 0.012152/0.012152 sec, 0.012507/0.012507 sec, 0.012873/0.012873 sec, 0.013148/0.013148 sec, 0.013991/0.013991 sec, 0.014284/0.014284 sec, 0.020595/0.020595 sec, 0.016763/0.016763 sec, 0.013544/0.013544 sec, 0.016621/0.016621 sec, 0.013336/0.013336 sec, 0.014683/0.014683 sec, 0.012644/0.012644 sec, 0.014709/0.014709 sec, 0.012548/0.012548 sec, 0.014908/0.014908 sec, 0.020576/0.020576 sec, 0.037133/0.037133 sec, 0.039446/0.039446 sec, 0.041285/0.041285 sec, 0.033192/0.033192 sec, 0.038557/0.038557 sec, 0.034081/0.034081 sec, 0.029948/0.029948 sec, 9.7e-05/9.7e-05 sec, 9.8e-05/9.8e-05 sec, 0.000108/0.000108 sec, 0.000101/0.000101 sec, 0.000108/0.000108 sec, 0.000102/0.000102 sec, 0.000105/0.000105 sec, 0.016967/0.016967 sec, 0/0 sec, 0.000107/0.000107 sec, 0.000104/0.000104 sec, 9.9e-05/9.9e-05 sec, 0.000103/0.000103 sec, 0.000115/0.000115 sec, 0.031558/0.031558 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.0001/0.0001 sec, 0.000104/0.000104 sec, 9.7e-05/9.7e-05 sec, 0/0 sec, 0.00011/0.00011 sec, 0.000104/0.000104 sec, 0.000103/0.000103 sec, 0.000103/0.000103 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.022974/0.022974 sec, 0.023896/0.023896 sec, 0.000106/0.000106 sec, 0.027519/0.027519 sec, 0/0 sec )
[LOG] Total clause minimization time: 1.80578/1 sec (0.074497/0.074497 sec, 0.048733/0.048733 sec, 0.043574/0.043574 sec, 0.041864/0.041864 sec, 0.043621/0.043621 sec, 0.041176/0.041176 sec, 0.040644/0.040644 sec, 0.040451/0.040451 sec, 0.046143/0.046143 sec, 0/0 sec, 0.039883/0.039883 sec, 0.015475/0.015475 sec, 0.0432/0.0432 sec, 0.041174/0.041174 sec, 0.016275/0.016275 sec, 0.045716/0.045716 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.038554/0.038554 sec, 0.04005/0.04005 sec, 0.030973/0.030973 sec, 0/0 sec, 0.035806/0.035806 sec, 0.036073/0.036073 sec, 0.035794/0.035794 sec, 0.037024/0.037024 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.058312/0.058312 sec, 0.042623/0.042623 sec, 0.029987/0.029987 sec, 0.054477/0.054477 sec, 0/0 sec, 0.026407/0.026407 sec, 0.028444/0.028444 sec, 0.026143/0.026143 sec, 0.026207/0.026207 sec, 0.02615/0.02615 sec, 0.026176/0.026176 sec, 0.026105/0.026105 sec, 0.02624/0.02624 sec, 0.031072/0.031072 sec, 0/0 sec, 0.030623/0.030623 sec, 0.030236/0.030236 sec, 0.030038/0.030038 sec, 0.030117/0.030117 sec, 0.030173/0.030173 sec, 0.028048/0.028048 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.030175/0.030175 sec, 0.029924/0.029924 sec, 0.029696/0.029696 sec, 0/0 sec, 0.029902/0.029902 sec, 0.030806/0.030806 sec, 0.030221/0.030221 sec, 0.030412/0.030412 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.028439/0.028439 sec, 0.027984/0.027984 sec, 0.026697/0.026697 sec, 0.027247/0.027247 sec, 0/0 sec )
[LOG] Total clause size reduction: 91703 --> 120 (13944 --> 25, 12194 --> 7, 1747 --> 0, 1754 --> 0, 1761 --> 0, 1768 --> 0, 1775 --> 0, 1782 --> 0, 1739 --> 2, 0 --> 0, 1742 --> 0, 2030 --> 0, 1742 --> 0, 1742 --> 0, 2030 --> 0, 3484 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1773 --> 0, 1773 --> 0, 1775 --> 0, 0 --> 0, 1779 --> 0, 1781 --> 0, 1783 --> 0, 1785 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9752 --> 21, 4864 --> 4, 1220 --> 0, 12140 --> 20, 0 --> 0, 1 --> 1, 1 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21 --> 18, 3 --> 3, 0 --> 0, 14 --> 14, 0 --> 0 )
[LOG] Average clause size reduction: 501.109 --> 0.655738 (1549.33 --> 2.77778, 1524.25 --> 0.875, 873.5 --> 0, 877 --> 0, 880.5 --> 0, 884 --> 0, 887.5 --> 0, 891 --> 0, 869.5 --> 1, 0 --> 0, 871 --> 0, 1015 --> 0, 871 --> 0, 871 --> 0, 1015 --> 0, 1161.33 --> 0.666667, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 886.5 --> 0, 886.5 --> 0, 887.5 --> 0, 0 --> 0, 889.5 --> 0, 890.5 --> 0, 891.5 --> 0, 892.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1083.56 --> 2.33333, 972.8 --> 0.8, 610 --> 0, 1103.64 --> 1.81818, 0 --> 0, 1 --> 1, 1 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2.625 --> 2.25, 1 --> 1, 0 --> 0, 1.75 --> 1.75, 0 --> 0 )
[LOG] Overall execution time: 5.85987 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.03 sec (Real time) / 5.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.45 sec (Real time) / 0.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2041 179 241 1 1621
Raw AIGER output size: aag 2115 98 241 1 1773
=====================  driver_c8y.aag =====================
[LOG] Relation determinization time: 0.712578 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 100 new AND gates.
[LOG] Size before ABC: 149 AND gates.
[LOG] Size after ABC: 79 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.67571/1 sec (0.038396/0 sec, 0.036592/0 sec, 0.035398/0 sec, 0.019791/0 sec, 0.01018/0 sec, 0.009166/0 sec, 0.009449/0 sec, 0.009181/0 sec, 0.00881/0 sec, 0.010521/1 sec, 0.019646/0 sec, 0.008567/0 sec, 0.008723/0 sec, 0.009088/0 sec, 0.008708/0 sec, 0.008156/0 sec, 0.008497/0 sec, 0.009906/0 sec, 0.017765/0 sec, 0.044092/0 sec, 0.047799/0 sec, 0.028923/0 sec, 0.034691/0 sec, 0.02272/0 sec, 0.025974/0 sec, 0.016673/0 sec, 0.01681/0 sec, 0.017521/0 sec, 0.001783/0 sec, 0.001611/0 sec, 0.001598/0 sec, 0.001573/0 sec, 0.001609/0 sec, 0.00156/0 sec, 0.001614/0 sec, 0.001584/0 sec, 0.001616/0 sec, 0.00158/0 sec, 0.001594/0 sec, 0.00161/0 sec, 0.001598/0 sec, 0.001623/0 sec, 0.001602/0 sec, 0.048306/0 sec, 0.022728/0 sec, 0.013862/0 sec, 0.023165/0 sec, 0.001751/0 sec )
[LOG] Nr of iterations: 104 (4, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 11, 26, 2, 2, 1, 3, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4, 25, 1, 1, 0 )
[LOG] Total clause computation time: 0.276407/1 sec (0.013223/0.013223 sec, 0.015472/0.015472 sec, 0.015314/0.015314 sec, 0.00662/0.00662 sec, 0.005342/0.005342 sec, 0.003882/0.003882 sec, 0.004174/0.004174 sec, 0.004031/0.004031 sec, 0.003706/0.003706 sec, 0.005657/0.005657 sec, 0.014781/0.014781 sec, 0.003653/0.003653 sec, 0.003906/0.003906 sec, 0.004233/0.004233 sec, 0.003823/0.003823 sec, 0.003264/0.003264 sec, 0.00361/0.00361 sec, 0.005093/0.005093 sec, 0.012829/0.012829 sec, 0.013888/0.013888 sec, 0.021148/0.021148 sec, 0.017605/0.017605 sec, 0.014254/0.014254 sec, 0.017832/0.017832 sec, 0.01347/0.01347 sec, 6.3e-05/6.3e-05 sec, 6.3e-05/6.3e-05 sec, 0.003318/0.003318 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.023175/0.023175 sec, 0.007943/0.007943 sec, 6e-05/6e-05 sec, 0.010975/0.010975 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.238601/0 sec (0.019684/0.019684 sec, 0.016247/0.016247 sec, 0.015277/0.015277 sec, 0.008323/0.008323 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.025194/0.025194 sec, 0.021282/0.021282 sec, 0.006062/0.006062 sec, 0.015485/0.015485 sec, 0/0 sec, 0.010383/0.010383 sec, 0.01481/0.01481 sec, 0.014801/0.014801 sec, 0.012365/0.012365 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.023459/0.023459 sec, 0.012824/0.012824 sec, 0.012016/0.012016 sec, 0.010389/0.010389 sec, 0/0 sec )
[LOG] Total clause size reduction: 19850 --> 113 (1830 --> 9, 609 --> 0, 614 --> 0, 702 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4360 --> 33, 10825 --> 25, 432 --> 0, 431 --> 2, 0 --> 0, 9 --> 6, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 9, 25 --> 25, 0 --> 0, 2 --> 2, 0 --> 0 )
[LOG] Average clause size reduction: 190.865 --> 1.08654 (457.5 --> 2.25, 304.5 --> 0, 307 --> 0, 351 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 396.364 --> 3, 416.346 --> 0.961538, 216 --> 0, 215.5 --> 1, 0 --> 0, 3 --> 2, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2.5 --> 2.25, 1 --> 1, 0 --> 0, 2 --> 2, 0 --> 0 )
[LOG] Overall execution time: 0.717382 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.88 sec (Real time) / 0.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 799 28 80 1 688
=====================  driver_d8y.aag =====================
[LOG] Relation determinization time: 0.507801 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 56 new AND gates.
[LOG] Size before ABC: 67 AND gates.
[LOG] Size after ABC: 33 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.481668/1 sec (0.028984/1 sec, 0.029011/0 sec, 0.025769/0 sec, 0.014591/0 sec, 0.00636/0 sec, 0.00635/0 sec, 0.006043/0 sec, 0.006086/0 sec, 0.006126/0 sec, 0.007375/0 sec, 0.015732/0 sec, 0.006283/0 sec, 0.006706/0 sec, 0.00608/0 sec, 0.005925/0 sec, 0.005923/0 sec, 0.007006/0 sec, 0.00748/0 sec, 0.016018/0 sec, 0.027726/0 sec, 0.024778/0 sec, 0.017169/0 sec, 0.025675/0 sec, 0.019093/0 sec, 0.022882/0 sec, 0.011935/0 sec, 0.011875/0 sec, 0.021687/0 sec, 0.0014/0 sec, 0.001195/0 sec, 0.001177/0 sec, 0.001202/0 sec, 0.001186/0 sec, 0.001173/0 sec, 0.001184/0 sec, 0.001175/0 sec, 0.00117/0 sec, 0.001187/0 sec, 0.001169/0 sec, 0.001183/0 sec, 0.001201/0 sec, 0.00118/0 sec, 0.001172/0 sec, 0.018378/0 sec, 0.018828/0 sec, 0.012884/0 sec, 0.015595/0 sec, 0.001361/0 sec )
[LOG] Nr of iterations: 55 (3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 5, 4, 2, 6, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 3, 1, 2, 0 )
[LOG] Total clause computation time: 0.203905/0 sec (0.010348/0.010348 sec, 0.014269/0.014269 sec, 0.013/0.013 sec, 0.005158/0.005158 sec, 0.002873/0.002873 sec, 0.002902/0.002902 sec, 0.002636/0.002636 sec, 0.002705/0.002705 sec, 0.002789/0.002789 sec, 0.003996/0.003996 sec, 0.01228/0.01228 sec, 0.00283/0.00283 sec, 0.003263/0.003263 sec, 0.002668/0.002668 sec, 0.002541/0.002541 sec, 0.00253/0.00253 sec, 0.003286/0.003286 sec, 0.003811/0.003811 sec, 0.011903/0.011903 sec, 0.009679/0.009679 sec, 0.01042/0.01042 sec, 0.010007/0.010007 sec, 0.009843/0.009843 sec, 0.01553/0.01553 sec, 0.01138/0.01138 sec, 5.4e-05/5.4e-05 sec, 5.3e-05/5.3e-05 sec, 0.009342/0.009342 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.008033/0.008033 sec, 0.007452/0.007452 sec, 5.6e-05/5.6e-05 sec, 0.006268/0.006268 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.161776/1 sec (0.014527/0.014527 sec, 0.011149/0.011149 sec, 0.009202/0.009202 sec, 0.005882/0.005882 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.014337/0.014337 sec, 0.010822/0.010822 sec, 0.003548/0.003548 sec, 0.012176/0.012176 sec, 0/0 sec, 0.009978/0.009978 sec, 0.010482/0.010482 sec, 0.010452/0.010452 sec, 0.010976/0.010976 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.009094/0.009094 sec, 0.009863/0.009863 sec, 0.011406/0.011406 sec, 0.007882/0.007882 sec, 0/0 sec )
[LOG] Total clause size reduction: 6616 --> 50 (932 --> 8, 465 --> 0, 470 --> 0, 522 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1304 --> 12, 969 --> 3, 327 --> 0, 1610 --> 10, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7 --> 7, 3 --> 3, 0 --> 0, 2 --> 2, 0 --> 0 )
[LOG] Average clause size reduction: 120.291 --> 0.909091 (310.667 --> 2.66667, 232.5 --> 0, 235 --> 0, 261 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 260.8 --> 2.4, 242.25 --> 0.75, 163.5 --> 0, 268.333 --> 1.66667, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2.33333 --> 2.33333, 1 --> 1, 0 --> 0, 1 --> 1, 0 --> 0 )
[LOG] Overall execution time: 0.511564 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 569 16 56 1 496
