{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xczu7ev-fbvb900-1-e",
      "gen_directory": "../../../../jesd204b.gen/sources_1/bd/jesd204b",
      "name": "jesd204b",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2"
    },
    "design_tree": {
      "PS": {
        "zynq_ultra_ps_e_0": "",
        "VCC": "",
        "xlconcat_0": "",
        "axi_interconnect_ad9144": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {},
          "m04_couplers": {}
        },
        "axi_interconnect_ad9680": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {},
          "m04_couplers": {}
        },
        "proc_sys_reset_100M": "",
        "proc_sys_reset_250M": ""
      },
      "jesd204b": {
        "phy_shared_0": ""
      }
    },
    "interface_ports": {
      "gpio": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_I": {
            "physical_name": "gpio_tri_i",
            "direction": "I"
          },
          "TRI_O": {
            "physical_name": "gpio_tri_o",
            "direction": "O"
          },
          "TRI_T": {
            "physical_name": "gpio_tri_t",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "spi_csn": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "spi_clk": {
        "direction": "O"
      },
      "spi_mosi": {
        "direction": "O"
      },
      "spi_miso": {
        "direction": "I"
      },
      "rx_0_n": {
        "direction": "I"
      },
      "rx_0_p": {
        "direction": "I"
      },
      "rx_1_n": {
        "direction": "I"
      },
      "rx_1_p": {
        "direction": "I"
      },
      "rx_2_n": {
        "direction": "I"
      },
      "rx_2_p": {
        "direction": "I"
      },
      "rx_3_n": {
        "direction": "I"
      },
      "rx_3_p": {
        "direction": "I"
      },
      "rx_ref_clk": {
        "direction": "I"
      },
      "tx_ref_clk": {
        "direction": "I"
      },
      "tx_0_n": {
        "direction": "O"
      },
      "tx_0_p": {
        "direction": "O"
      },
      "tx_1_n": {
        "direction": "O"
      },
      "tx_1_p": {
        "direction": "O"
      },
      "tx_2_n": {
        "direction": "O"
      },
      "tx_2_p": {
        "direction": "O"
      },
      "tx_3_n": {
        "direction": "O"
      },
      "tx_3_p": {
        "direction": "O"
      }
    },
    "components": {
      "PS": {
        "interface_ports": {
          "s_axi_dma_ad9680": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_dma_ad9144": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "gpio": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          },
          "m_axi_ad9144_xcvr": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axi_ad9144_jesd": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axi_ad9144_tpl": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axi_gpio_counter": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axi_ad9144_dma": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axi_ad9680_xcvr": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axi_ad9680_jesd": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axi_ad9680_tpl": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axi_ad9680_offload": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axi_ad9680_dma": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "spi_csn": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "spi_clk": {
            "direction": "O"
          },
          "spi_miso": {
            "direction": "I"
          },
          "spi_mosi": {
            "direction": "O"
          },
          "pl_ps_irq0": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "pl_clk_250M": {
            "direction": "O"
          },
          "pl_clk_100M": {
            "direction": "O"
          },
          "peripheral_aresetn_100M": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "peripheral_aresetn_250M": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "peripheral_reset_250M": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "zynq_ultra_ps_e_0": {
            "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.4",
            "xci_name": "jesd204b_zynq_ultra_ps_e_0_0",
            "xci_path": "ip\\jesd204b_zynq_ultra_ps_e_0_0\\jesd204b_zynq_ultra_ps_e_0_0.xci",
            "inst_hier_path": "PS/zynq_ultra_ps_e_0",
            "parameters": {
              "PSU_BANK_0_IO_STANDARD": {
                "value": "LVCMOS18"
              },
              "PSU_BANK_1_IO_STANDARD": {
                "value": "LVCMOS18"
              },
              "PSU_BANK_2_IO_STANDARD": {
                "value": "LVCMOS18"
              },
              "PSU_BANK_3_IO_STANDARD": {
                "value": "LVCMOS18"
              },
              "PSU_DDR_RAM_HIGHADDR": {
                "value": "0xFFFFFFFF"
              },
              "PSU_DDR_RAM_HIGHADDR_OFFSET": {
                "value": "0x800000000"
              },
              "PSU_DDR_RAM_LOWADDR_OFFSET": {
                "value": "0x80000000"
              },
              "PSU_MIO_0_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_12_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_1_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_24_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_25_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_2_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_38_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_38_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_38_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_39_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_39_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_3_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_40_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_41_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_42_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_43_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_4_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_5_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_TREE_PERIPHERALS": {
                "value": [
                  "GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#UART 0#UART 0#UART 1#UART 1#I2C 0#I2C 0#GPIO0 MIO#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#GPIO0 MIO#GPIO0 MIO#Gem 0#Gem 0#Gem",
                  "0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#########################MDIO 0#MDIO 0"
                ]
              },
              "PSU_MIO_TREE_SIGNALS": {
                "value": "gpio0[0]#gpio0[1]#gpio0[2]#gpio0[3]#gpio0[4]#gpio0[5]#rxd#txd#txd#rxd#scl_out#sda_out#gpio0[12]#sdio0_data_out[0]#sdio0_data_out[1]#sdio0_data_out[2]#sdio0_data_out[3]#sdio0_data_out[4]#sdio0_data_out[5]#sdio0_data_out[6]#sdio0_data_out[7]#sdio0_cmd_out#sdio0_clk_out#sdio0_bus_pow#gpio0[24]#gpio0[25]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gpio1[38]#gpio1[39]#gpio1[40]#gpio1[41]#gpio1[42]#gpio1[43]#sdio1_wp#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#########################gem0_mdc#gem0_mdio_out"
              },
              "PSU_SD0_INTERNAL_BUS_WIDTH": {
                "value": "8"
              },
              "PSU_SD1_INTERNAL_BUS_WIDTH": {
                "value": "4"
              },
              "PSU__ACT_DDR_FREQ_MHZ": {
                "value": "1200.000000"
              },
              "PSU__CAN0__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
                "value": "1200.000000"
              },
              "PSU__CRF_APB__ACPU_CTRL__FREQMHZ": {
                "value": "1200"
              },
              "PSU__CRF_APB__ACPU_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__APLL_CTRL__SRCSEL": {
                "value": "PSS_REF_CLK"
              },
              "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
                "value": "250.000000"
              },
              "PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
                "value": "250.000000"
              },
              "PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
                "value": "600.000000"
              },
              "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
                "value": "1200"
              },
              "PSU__CRF_APB__DDR_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
                "value": "600.000000"
              },
              "PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ": {
                "value": "600"
              },
              "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__DPLL_CTRL__SRCSEL": {
                "value": "PSS_REF_CLK"
              },
              "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
                "value": "600.000000"
              },
              "PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ": {
                "value": "600"
              },
              "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": {
                "value": "500.000000"
              },
              "PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ": {
                "value": "500"
              },
              "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
                "value": "525.000000"
              },
              "PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ": {
                "value": "533.33"
              },
              "PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL": {
                "value": "APLL"
              },
              "PSU__CRF_APB__VPLL_CTRL__SRCSEL": {
                "value": "PSS_REF_CLK"
              },
              "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
                "value": "500.000000"
              },
              "PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ": {
                "value": "500"
              },
              "PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
                "value": "50.000000"
              },
              "PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
                "value": "500.000000"
              },
              "PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ": {
                "value": "500"
              },
              "PSU__CRL_APB__CPU_R5_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
                "value": "250.000000"
              },
              "PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
                "value": "1500.000000"
              },
              "PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ": {
                "value": "125.000000"
              },
              "PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ": {
                "value": "125"
              },
              "PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
                "value": "250.000000"
              },
              "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__IOPLL_CTRL__SRCSEL": {
                "value": "PSS_REF_CLK"
              },
              "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
                "value": "250.000000"
              },
              "PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
                "value": "500.000000"
              },
              "PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ": {
                "value": "500"
              },
              "PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
                "value": "187.500000"
              },
              "PSU__CRL_APB__PCAP_CTRL__FREQMHZ": {
                "value": "200"
              },
              "PSU__CRL_APB__PCAP_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": {
                "value": "250.000000"
              },
              "PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRL_APB__PL1_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__RPLL_CTRL__SRCSEL": {
                "value": "PSS_REF_CLK"
              },
              "PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ": {
                "value": "187.500000"
              },
              "PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ": {
                "value": "200"
              },
              "PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
                "value": "187.500000"
              },
              "PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ": {
                "value": "200"
              },
              "PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ": {
                "value": "200.000000"
              },
              "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__UART0_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__UART1_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CSU__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__DDRC__BG_ADDR_COUNT": {
                "value": "1"
              },
              "PSU__DDRC__BRC_MAPPING": {
                "value": "ROW_BANK_COL"
              },
              "PSU__DDRC__BUS_WIDTH": {
                "value": "64 Bit"
              },
              "PSU__DDRC__CL": {
                "value": "16"
              },
              "PSU__DDRC__CLOCK_STOP_EN": {
                "value": "0"
              },
              "PSU__DDRC__COMPONENTS": {
                "value": "Components"
              },
              "PSU__DDRC__CWL": {
                "value": "16"
              },
              "PSU__DDRC__DDR4_ADDR_MAPPING": {
                "value": "0"
              },
              "PSU__DDRC__DDR4_CAL_MODE_ENABLE": {
                "value": "0"
              },
              "PSU__DDRC__DDR4_CRC_CONTROL": {
                "value": "0"
              },
              "PSU__DDRC__DDR4_T_REF_MODE": {
                "value": "0"
              },
              "PSU__DDRC__DDR4_T_REF_RANGE": {
                "value": "Normal (0-85)"
              },
              "PSU__DDRC__DEVICE_CAPACITY": {
                "value": "8192 MBits"
              },
              "PSU__DDRC__DM_DBI": {
                "value": "DM_NO_DBI"
              },
              "PSU__DDRC__DRAM_WIDTH": {
                "value": "16 Bits"
              },
              "PSU__DDRC__ECC": {
                "value": "Enabled"
              },
              "PSU__DDRC__FGRM": {
                "value": "1X"
              },
              "PSU__DDRC__LP_ASR": {
                "value": "manual normal"
              },
              "PSU__DDRC__MEMORY_TYPE": {
                "value": "DDR 4"
              },
              "PSU__DDRC__PARITY_ENABLE": {
                "value": "0"
              },
              "PSU__DDRC__PER_BANK_REFRESH": {
                "value": "0"
              },
              "PSU__DDRC__PHY_DBI_MODE": {
                "value": "0"
              },
              "PSU__DDRC__RANK_ADDR_COUNT": {
                "value": "0"
              },
              "PSU__DDRC__ROW_ADDR_COUNT": {
                "value": "16"
              },
              "PSU__DDRC__SELF_REF_ABORT": {
                "value": "0"
              },
              "PSU__DDRC__SPEED_BIN": {
                "value": "DDR4_2400R"
              },
              "PSU__DDRC__STATIC_RD_MODE": {
                "value": "0"
              },
              "PSU__DDRC__TRAIN_DATA_EYE": {
                "value": "1"
              },
              "PSU__DDRC__TRAIN_READ_GATE": {
                "value": "1"
              },
              "PSU__DDRC__TRAIN_WRITE_LEVEL": {
                "value": "1"
              },
              "PSU__DDRC__T_FAW": {
                "value": "30.0"
              },
              "PSU__DDRC__T_RAS_MIN": {
                "value": "32.0"
              },
              "PSU__DDRC__T_RC": {
                "value": "45.32"
              },
              "PSU__DDRC__T_RCD": {
                "value": "16"
              },
              "PSU__DDRC__T_RP": {
                "value": "16"
              },
              "PSU__DDRC__VREF": {
                "value": "1"
              },
              "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
                "value": "1"
              },
              "PSU__DDR__INTERFACE__FREQMHZ": {
                "value": "600.000"
              },
              "PSU__DLL__ISUSED": {
                "value": "1"
              },
              "PSU__ENET0__FIFO__ENABLE": {
                "value": "0"
              },
              "PSU__ENET0__GRP_MDIO__ENABLE": {
                "value": "1"
              },
              "PSU__ENET0__GRP_MDIO__IO": {
                "value": "MIO 76 .. 77"
              },
              "PSU__ENET0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__ENET0__PERIPHERAL__IO": {
                "value": "MIO 26 .. 37"
              },
              "PSU__ENET0__PTP__ENABLE": {
                "value": "0"
              },
              "PSU__ENET0__TSU__ENABLE": {
                "value": "0"
              },
              "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__FPGA_PL0_ENABLE": {
                "value": "1"
              },
              "PSU__FPGA_PL1_ENABLE": {
                "value": "1"
              },
              "PSU__GEM0_COHERENCY": {
                "value": "0"
              },
              "PSU__GEM0_ROUTE_THROUGH_FPD": {
                "value": "0"
              },
              "PSU__GEM__TSU__ENABLE": {
                "value": "0"
              },
              "PSU__GPIO0_MIO__IO": {
                "value": "MIO 0 .. 25"
              },
              "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__GPIO1_MIO__IO": {
                "value": "MIO 26 .. 51"
              },
              "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__GPIO_EMIO_WIDTH": {
                "value": "95"
              },
              "PSU__GPIO_EMIO__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__GPIO_EMIO__PERIPHERAL__IO": {
                "value": "95"
              },
              "PSU__I2C0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__I2C0__PERIPHERAL__IO": {
                "value": "MIO 10 .. 11"
              },
              "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL": {
                "value": "APB"
              },
              "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL": {
                "value": "APB"
              },
              "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL": {
                "value": "APB"
              },
              "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL": {
                "value": "APB"
              },
              "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__MAXIGP0__DATA_WIDTH": {
                "value": "128"
              },
              "PSU__MAXIGP1__DATA_WIDTH": {
                "value": "128"
              },
              "PSU__OVERRIDE__BASIC_CLOCK": {
                "value": "0"
              },
              "PSU__PL_CLK0_BUF": {
                "value": "TRUE"
              },
              "PSU__PL_CLK1_BUF": {
                "value": "TRUE"
              },
              "PSU__PRESET_APPLIED": {
                "value": "1"
              },
              "PSU__PROTECTION__MASTERS": {
                "value": "USB1:NonSecure;0|USB0:NonSecure;0|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;1|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;1|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;0|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;1|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
              },
              "PSU__PROTECTION__SLAVES": {
                "value": [
                  "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;0|LPD;USB3_0;FF9D0000;FF9DFFFF;0|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;1|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;1|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;0|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;0|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;1|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display",
                  "Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
                ]
              },
              "PSU__PSS_REF_CLK__FREQMHZ": {
                "value": "33.333333"
              },
              "PSU__SAXIGP2__DATA_WIDTH": {
                "value": "128"
              },
              "PSU__SAXIGP3__DATA_WIDTH": {
                "value": "128"
              },
              "PSU__SD0_COHERENCY": {
                "value": "0"
              },
              "PSU__SD0_ROUTE_THROUGH_FPD": {
                "value": "0"
              },
              "PSU__SD0__CLK_200_SDR_OTAP_DLY": {
                "value": "0x3"
              },
              "PSU__SD0__CLK_50_DDR_ITAP_DLY": {
                "value": "0x12"
              },
              "PSU__SD0__CLK_50_DDR_OTAP_DLY": {
                "value": "0x6"
              },
              "PSU__SD0__CLK_50_SDR_ITAP_DLY": {
                "value": "0x15"
              },
              "PSU__SD0__CLK_50_SDR_OTAP_DLY": {
                "value": "0x6"
              },
              "PSU__SD0__DATA_TRANSFER_MODE": {
                "value": "8Bit"
              },
              "PSU__SD0__GRP_POW__ENABLE": {
                "value": "1"
              },
              "PSU__SD0__GRP_POW__IO": {
                "value": "MIO 23"
              },
              "PSU__SD0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__SD0__PERIPHERAL__IO": {
                "value": "MIO 13 .. 22"
              },
              "PSU__SD0__RESET__ENABLE": {
                "value": "1"
              },
              "PSU__SD0__SLOT_TYPE": {
                "value": "eMMC"
              },
              "PSU__SD1_COHERENCY": {
                "value": "0"
              },
              "PSU__SD1_ROUTE_THROUGH_FPD": {
                "value": "0"
              },
              "PSU__SD1__CLK_50_SDR_ITAP_DLY": {
                "value": "0x15"
              },
              "PSU__SD1__CLK_50_SDR_OTAP_DLY": {
                "value": "0x5"
              },
              "PSU__SD1__DATA_TRANSFER_MODE": {
                "value": "4Bit"
              },
              "PSU__SD1__GRP_CD__ENABLE": {
                "value": "1"
              },
              "PSU__SD1__GRP_CD__IO": {
                "value": "MIO 45"
              },
              "PSU__SD1__GRP_POW__ENABLE": {
                "value": "0"
              },
              "PSU__SD1__GRP_WP__ENABLE": {
                "value": "1"
              },
              "PSU__SD1__GRP_WP__IO": {
                "value": "MIO 44"
              },
              "PSU__SD1__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__SD1__PERIPHERAL__IO": {
                "value": "MIO 46 .. 51"
              },
              "PSU__SD1__SLOT_TYPE": {
                "value": "SD 2.0"
              },
              "PSU__SPI0__GRP_SS0__IO": {
                "value": "EMIO"
              },
              "PSU__SPI0__GRP_SS1__ENABLE": {
                "value": "1"
              },
              "PSU__SPI0__GRP_SS1__IO": {
                "value": "EMIO"
              },
              "PSU__SPI0__GRP_SS2__ENABLE": {
                "value": "1"
              },
              "PSU__SPI0__GRP_SS2__IO": {
                "value": "EMIO"
              },
              "PSU__SPI0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__SPI0__PERIPHERAL__IO": {
                "value": "EMIO"
              },
              "PSU__SWDT0__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__SWDT0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__SWDT0__RESET__ENABLE": {
                "value": "0"
              },
              "PSU__SWDT1__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__SWDT1__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__SWDT1__RESET__ENABLE": {
                "value": "0"
              },
              "PSU__TSU__BUFG_PORT_PAIR": {
                "value": "0"
              },
              "PSU__TTC0__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__TTC0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__TTC0__WAVEOUT__ENABLE": {
                "value": "0"
              },
              "PSU__TTC1__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__TTC1__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__TTC1__WAVEOUT__ENABLE": {
                "value": "0"
              },
              "PSU__TTC2__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__TTC2__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__TTC2__WAVEOUT__ENABLE": {
                "value": "0"
              },
              "PSU__TTC3__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__TTC3__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__TTC3__WAVEOUT__ENABLE": {
                "value": "0"
              },
              "PSU__UART0__BAUD_RATE": {
                "value": "115200"
              },
              "PSU__UART0__MODEM__ENABLE": {
                "value": "0"
              },
              "PSU__UART0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__UART0__PERIPHERAL__IO": {
                "value": "MIO 6 .. 7"
              },
              "PSU__UART1__BAUD_RATE": {
                "value": "115200"
              },
              "PSU__UART1__MODEM__ENABLE": {
                "value": "0"
              },
              "PSU__UART1__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__UART1__PERIPHERAL__IO": {
                "value": "MIO 8 .. 9"
              },
              "PSU__USE__IRQ0": {
                "value": "1"
              },
              "PSU__USE__M_AXI_GP0": {
                "value": "1"
              },
              "PSU__USE__M_AXI_GP1": {
                "value": "1"
              },
              "PSU__USE__M_AXI_GP2": {
                "value": "0"
              },
              "PSU__USE__S_AXI_GP2": {
                "value": "1"
              },
              "PSU__USE__S_AXI_GP3": {
                "value": "1"
              }
            },
            "interface_ports": {
              "M_AXI_HPM0_FPD": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0xA0000000",
                  "maximum": "0x0047FFFFFFFF",
                  "width": "40"
                }
              },
              "M_AXI_HPM1_FPD": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0xB0000000",
                  "maximum": "0x007FFFFFFFFF",
                  "width": "40"
                }
              },
              "S_AXI_HP0_FPD": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "SAXIGP2"
              },
              "S_AXI_HP1_FPD": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "SAXIGP3"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "1T",
                  "width": "40",
                  "local_memory_map": {
                    "name": "Data",
                    "description": "Address Space Segments",
                    "address_blocks": {
                      "M_AXI_HPM0_LPD:LPD_AFI_FS": {
                        "name": "M_AXI_HPM0_LPD:LPD_AFI_FS",
                        "display_name": "M_AXI_HPM0_LPD/LPD_AFI_FS",
                        "base_address": "0x80000000",
                        "range": "512M",
                        "width": "32",
                        "usage": "register"
                      },
                      "M_AXI_HPM1_FPD:FPD_AFI_FS0_00": {
                        "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_00",
                        "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_00",
                        "base_address": "0xB0000000",
                        "range": "256M",
                        "width": "32",
                        "usage": "register"
                      },
                      "M_AXI_HPM1_FPD:FPD_AFI_FS0_01": {
                        "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_01",
                        "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_01",
                        "base_address": "0x000500000000",
                        "range": "4G",
                        "width": "35",
                        "usage": "register"
                      },
                      "M_AXI_HPM1_FPD:FPD_AFI_FS0_10": {
                        "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_10",
                        "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_10",
                        "base_address": "0x004800000000",
                        "range": "224G",
                        "width": "39",
                        "usage": "register"
                      },
                      "M_AXI_HPM0_FPD:FPD_AFI_FS1_00": {
                        "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_00",
                        "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_00",
                        "base_address": "0xA0000000",
                        "range": "256M",
                        "width": "32",
                        "usage": "register"
                      },
                      "M_AXI_HPM0_FPD:FPD_AFI_FS1_01": {
                        "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_01",
                        "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_01",
                        "base_address": "0x000400000000",
                        "range": "4G",
                        "width": "35",
                        "usage": "register"
                      },
                      "M_AXI_HPM0_FPD:FPD_AFI_FS1_10": {
                        "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_10",
                        "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_10",
                        "base_address": "0x001000000000",
                        "range": "224G",
                        "width": "39",
                        "usage": "register"
                      }
                    }
                  }
                }
              }
            }
          },
          "VCC": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "jesd204b_xlconstant_0_0",
            "xci_path": "ip\\jesd204b_xlconstant_0_0\\jesd204b_xlconstant_0_0.xci",
            "inst_hier_path": "PS/VCC"
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "jesd204b_xlconcat_0_0",
            "xci_path": "ip\\jesd204b_xlconcat_0_0\\jesd204b_xlconcat_0_0.xci",
            "inst_hier_path": "PS/xlconcat_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "3"
              }
            }
          },
          "axi_interconnect_ad9144": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip\\jesd204b_axi_interconnect_0_0\\jesd204b_axi_interconnect_0_0.xci",
            "inst_hier_path": "PS/axi_interconnect_ad9144",
            "xci_name": "jesd204b_axi_interconnect_0_0",
            "parameters": {
              "NUM_MI": {
                "value": "5"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "jesd204b_xbar_0",
                "xci_path": "ip\\jesd204b_xbar_0\\jesd204b_xbar_0.xci",
                "inst_hier_path": "PS/axi_interconnect_ad9144/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "5"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_ad9144_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_ad9144": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_ad9144": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m02_couplers_to_axi_interconnect_ad9144": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "m03_couplers_to_axi_interconnect_ad9144": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "m04_couplers_to_axi_interconnect_ad9144": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "M02_ACLK_1": {
                "ports": [
                  "M02_ACLK",
                  "m02_couplers/M_ACLK"
                ]
              },
              "M02_ARESETN_1": {
                "ports": [
                  "M02_ARESETN",
                  "m02_couplers/M_ARESETN"
                ]
              },
              "M03_ACLK_1": {
                "ports": [
                  "M03_ACLK",
                  "m03_couplers/M_ACLK"
                ]
              },
              "M03_ARESETN_1": {
                "ports": [
                  "M03_ARESETN",
                  "m03_couplers/M_ARESETN"
                ]
              },
              "M04_ACLK_1": {
                "ports": [
                  "M04_ACLK",
                  "m04_couplers/M_ACLK"
                ]
              },
              "M04_ARESETN_1": {
                "ports": [
                  "M04_ARESETN",
                  "m04_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "axi_interconnect_ad9144_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_ad9144_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN"
                ]
              }
            }
          },
          "axi_interconnect_ad9680": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip\\jesd204b_axi_interconnect_0_1\\jesd204b_axi_interconnect_0_1.xci",
            "inst_hier_path": "PS/axi_interconnect_ad9680",
            "xci_name": "jesd204b_axi_interconnect_0_1",
            "parameters": {
              "NUM_MI": {
                "value": "5"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "jesd204b_xbar_1",
                "xci_path": "ip\\jesd204b_xbar_1\\jesd204b_xbar_1.xci",
                "inst_hier_path": "PS/axi_interconnect_ad9680/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "5"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_ad9680_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_ad9680": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_ad9680": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m02_couplers_to_axi_interconnect_ad9680": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "m03_couplers_to_axi_interconnect_ad9680": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "m04_couplers_to_axi_interconnect_ad9680": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "M02_ACLK_1": {
                "ports": [
                  "M02_ACLK",
                  "m02_couplers/M_ACLK"
                ]
              },
              "M02_ARESETN_1": {
                "ports": [
                  "M02_ARESETN",
                  "m02_couplers/M_ARESETN"
                ]
              },
              "M03_ACLK_1": {
                "ports": [
                  "M03_ACLK",
                  "m03_couplers/M_ACLK"
                ]
              },
              "M03_ARESETN_1": {
                "ports": [
                  "M03_ARESETN",
                  "m03_couplers/M_ARESETN"
                ]
              },
              "M04_ACLK_1": {
                "ports": [
                  "M04_ACLK",
                  "m04_couplers/M_ACLK"
                ]
              },
              "M04_ARESETN_1": {
                "ports": [
                  "M04_ARESETN",
                  "m04_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "axi_interconnect_ad9680_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_ad9680_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN"
                ]
              }
            }
          },
          "proc_sys_reset_100M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "jesd204b_proc_sys_reset_0_0",
            "xci_path": "ip\\jesd204b_proc_sys_reset_0_0\\jesd204b_proc_sys_reset_0_0.xci",
            "inst_hier_path": "PS/proc_sys_reset_100M"
          },
          "proc_sys_reset_250M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "jesd204b_proc_sys_reset_0_1",
            "xci_path": "ip\\jesd204b_proc_sys_reset_0_1\\jesd204b_proc_sys_reset_0_1.xci",
            "inst_hier_path": "PS/proc_sys_reset_250M"
          }
        },
        "interface_nets": {
          "axi_interconnect_ad9144_M00_AXI": {
            "interface_ports": [
              "m_axi_ad9144_xcvr",
              "axi_interconnect_ad9144/M00_AXI"
            ]
          },
          "axi_interconnect_ad9144_M01_AXI": {
            "interface_ports": [
              "m_axi_ad9144_jesd",
              "axi_interconnect_ad9144/M01_AXI"
            ]
          },
          "axi_interconnect_ad9144_M02_AXI": {
            "interface_ports": [
              "m_axi_ad9144_tpl",
              "axi_interconnect_ad9144/M02_AXI"
            ]
          },
          "axi_interconnect_ad9144_M03_AXI": {
            "interface_ports": [
              "m_axi_gpio_counter",
              "axi_interconnect_ad9144/M03_AXI"
            ]
          },
          "axi_interconnect_ad9144_M04_AXI": {
            "interface_ports": [
              "m_axi_ad9144_dma",
              "axi_interconnect_ad9144/M04_AXI"
            ]
          },
          "axi_interconnect_ad9680_M00_AXI": {
            "interface_ports": [
              "m_axi_ad9680_xcvr",
              "axi_interconnect_ad9680/M00_AXI"
            ]
          },
          "axi_interconnect_ad9680_M01_AXI": {
            "interface_ports": [
              "m_axi_ad9680_jesd",
              "axi_interconnect_ad9680/M01_AXI"
            ]
          },
          "axi_interconnect_ad9680_M02_AXI": {
            "interface_ports": [
              "m_axi_ad9680_tpl",
              "axi_interconnect_ad9680/M02_AXI"
            ]
          },
          "axi_interconnect_ad9680_M03_AXI": {
            "interface_ports": [
              "m_axi_ad9680_offload",
              "axi_interconnect_ad9680/M03_AXI"
            ]
          },
          "axi_interconnect_ad9680_M04_AXI": {
            "interface_ports": [
              "m_axi_ad9680_dma",
              "axi_interconnect_ad9680/M04_AXI"
            ]
          },
          "s_axi_dma_ad9144_1": {
            "interface_ports": [
              "s_axi_dma_ad9144",
              "zynq_ultra_ps_e_0/S_AXI_HP1_FPD"
            ]
          },
          "s_axi_dma_ad9680_1": {
            "interface_ports": [
              "s_axi_dma_ad9680",
              "zynq_ultra_ps_e_0/S_AXI_HP0_FPD"
            ]
          },
          "zynq_ultra_ps_e_0_GPIO_0": {
            "interface_ports": [
              "gpio",
              "zynq_ultra_ps_e_0/GPIO_0"
            ]
          },
          "zynq_ultra_ps_e_0_M_AXI_HPM0_FPD": {
            "interface_ports": [
              "zynq_ultra_ps_e_0/M_AXI_HPM0_FPD",
              "axi_interconnect_ad9680/S00_AXI"
            ]
          },
          "zynq_ultra_ps_e_0_M_AXI_HPM1_FPD": {
            "interface_ports": [
              "zynq_ultra_ps_e_0/M_AXI_HPM1_FPD",
              "axi_interconnect_ad9144/S00_AXI"
            ]
          }
        },
        "nets": {
          "VCC_dout": {
            "ports": [
              "VCC/dout",
              "zynq_ultra_ps_e_0/emio_spi0_ss_i_n"
            ]
          },
          "pl_ps_irq0_1": {
            "ports": [
              "pl_ps_irq0",
              "zynq_ultra_ps_e_0/pl_ps_irq0"
            ]
          },
          "proc_sys_reset_100M_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_100M/peripheral_aresetn",
              "axi_interconnect_ad9680/M04_ARESETN",
              "axi_interconnect_ad9680/M03_ARESETN",
              "axi_interconnect_ad9680/M02_ARESETN",
              "axi_interconnect_ad9680/M01_ARESETN",
              "axi_interconnect_ad9680/M00_ARESETN",
              "axi_interconnect_ad9680/S00_ARESETN",
              "axi_interconnect_ad9680/ARESETN",
              "peripheral_aresetn_100M"
            ]
          },
          "proc_sys_reset_250M_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_250M/peripheral_aresetn",
              "axi_interconnect_ad9144/M04_ARESETN",
              "axi_interconnect_ad9144/ARESETN",
              "axi_interconnect_ad9144/S00_ARESETN",
              "axi_interconnect_ad9144/M00_ARESETN",
              "axi_interconnect_ad9144/M01_ARESETN",
              "axi_interconnect_ad9144/M02_ARESETN",
              "axi_interconnect_ad9144/M03_ARESETN",
              "peripheral_aresetn_250M"
            ]
          },
          "proc_sys_reset_250M_peripheral_reset": {
            "ports": [
              "proc_sys_reset_250M/peripheral_reset",
              "peripheral_reset_250M"
            ]
          },
          "spi_miso_1": {
            "ports": [
              "spi_miso",
              "zynq_ultra_ps_e_0/emio_spi0_m_i"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "spi_csn"
            ]
          },
          "zynq_ultra_ps_e_0_emio_spi0_m_o": {
            "ports": [
              "zynq_ultra_ps_e_0/emio_spi0_m_o",
              "spi_mosi"
            ]
          },
          "zynq_ultra_ps_e_0_emio_spi0_sclk_o": {
            "ports": [
              "zynq_ultra_ps_e_0/emio_spi0_sclk_o",
              "spi_clk"
            ]
          },
          "zynq_ultra_ps_e_0_emio_spi0_ss1_o_n": {
            "ports": [
              "zynq_ultra_ps_e_0/emio_spi0_ss1_o_n",
              "xlconcat_0/In1"
            ]
          },
          "zynq_ultra_ps_e_0_emio_spi0_ss2_o_n": {
            "ports": [
              "zynq_ultra_ps_e_0/emio_spi0_ss2_o_n",
              "xlconcat_0/In2"
            ]
          },
          "zynq_ultra_ps_e_0_emio_spi0_ss_o_n": {
            "ports": [
              "zynq_ultra_ps_e_0/emio_spi0_ss_o_n",
              "xlconcat_0/In0"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "zynq_ultra_ps_e_0/pl_clk0",
              "zynq_ultra_ps_e_0/saxihp0_fpd_aclk",
              "zynq_ultra_ps_e_0/maxihpm0_fpd_aclk",
              "axi_interconnect_ad9680/ACLK",
              "axi_interconnect_ad9680/M01_ACLK",
              "axi_interconnect_ad9680/M00_ACLK",
              "axi_interconnect_ad9680/S00_ACLK",
              "axi_interconnect_ad9680/M02_ACLK",
              "axi_interconnect_ad9680/M03_ACLK",
              "axi_interconnect_ad9680/M04_ACLK",
              "pl_clk_100M",
              "proc_sys_reset_100M/slowest_sync_clk"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk1": {
            "ports": [
              "zynq_ultra_ps_e_0/pl_clk1",
              "zynq_ultra_ps_e_0/saxihp1_fpd_aclk",
              "zynq_ultra_ps_e_0/maxihpm1_fpd_aclk",
              "axi_interconnect_ad9144/M01_ACLK",
              "axi_interconnect_ad9144/ACLK",
              "axi_interconnect_ad9144/S00_ACLK",
              "axi_interconnect_ad9144/M00_ACLK",
              "axi_interconnect_ad9144/M02_ACLK",
              "axi_interconnect_ad9144/M03_ACLK",
              "axi_interconnect_ad9144/M04_ACLK",
              "pl_clk_250M",
              "proc_sys_reset_250M/slowest_sync_clk"
            ]
          },
          "zynq_ultra_ps_e_0_pl_resetn0": {
            "ports": [
              "zynq_ultra_ps_e_0/pl_resetn0",
              "proc_sys_reset_250M/ext_reset_in",
              "proc_sys_reset_100M/ext_reset_in"
            ]
          }
        }
      },
      "jesd204b": {
        "interface_ports": {
          "s_axi_ad9144_xcvr": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_ad9680_xcvr": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "rx_0_n": {
            "direction": "I"
          },
          "rx_0_p": {
            "direction": "I"
          },
          "rx_1_n": {
            "direction": "I"
          },
          "rx_1_p": {
            "direction": "I"
          },
          "rx_2_n": {
            "direction": "I"
          },
          "rx_2_p": {
            "direction": "I"
          },
          "rx_3_n": {
            "direction": "I"
          },
          "rx_3_p": {
            "direction": "I"
          },
          "rx_ref_clk": {
            "direction": "I"
          },
          "tx_ref_clk": {
            "direction": "I"
          },
          "tx_0_n": {
            "direction": "O"
          },
          "tx_0_p": {
            "direction": "O"
          },
          "tx_1_n": {
            "direction": "O"
          },
          "tx_1_p": {
            "direction": "O"
          },
          "tx_2_n": {
            "direction": "O"
          },
          "tx_2_p": {
            "direction": "O"
          },
          "tx_3_n": {
            "direction": "O"
          },
          "tx_3_p": {
            "direction": "O"
          },
          "s_axi_aresetn_100M": {
            "type": "rst",
            "direction": "I"
          },
          "s_axi_aclk_100M": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aclk_250M": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn_250M": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "phy_shared_0": {
            "vlnv": "analog.devices:user:phy_shared:1.0",
            "xci_name": "jesd204b_phy_shared_0_0",
            "xci_path": "ip\\jesd204b_phy_shared_0_0\\jesd204b_phy_shared_0_0.xci",
            "inst_hier_path": "jesd204b/phy_shared_0",
            "interface_ports": {
              "s_axi_ad9144_xcvr": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "s_axi_ad9144_xcvr"
              },
              "s_axi_ad9680_xcvr": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "s_axi_ad9680_xcvr"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "s_axi_ad9144_xcvr",
              "phy_shared_0/s_axi_ad9144_xcvr"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "s_axi_ad9680_xcvr",
              "phy_shared_0/s_axi_ad9680_xcvr"
            ]
          }
        },
        "nets": {
          "phy_shared_0_tx_0_n": {
            "ports": [
              "phy_shared_0/tx_0_n",
              "tx_0_n"
            ]
          },
          "phy_shared_0_tx_0_p": {
            "ports": [
              "phy_shared_0/tx_0_p",
              "tx_0_p"
            ]
          },
          "phy_shared_0_tx_1_n": {
            "ports": [
              "phy_shared_0/tx_1_n",
              "tx_1_n"
            ]
          },
          "phy_shared_0_tx_1_p": {
            "ports": [
              "phy_shared_0/tx_1_p",
              "tx_1_p"
            ]
          },
          "phy_shared_0_tx_2_n": {
            "ports": [
              "phy_shared_0/tx_2_n",
              "tx_2_n"
            ]
          },
          "phy_shared_0_tx_2_p": {
            "ports": [
              "phy_shared_0/tx_2_p",
              "tx_2_p"
            ]
          },
          "phy_shared_0_tx_3_n": {
            "ports": [
              "phy_shared_0/tx_3_n",
              "tx_3_n"
            ]
          },
          "phy_shared_0_tx_3_p": {
            "ports": [
              "phy_shared_0/tx_3_p",
              "tx_3_p"
            ]
          },
          "rx_0_n_1": {
            "ports": [
              "rx_0_n",
              "phy_shared_0/rx_0_n"
            ]
          },
          "rx_0_p_1": {
            "ports": [
              "rx_0_p",
              "phy_shared_0/rx_0_p"
            ]
          },
          "rx_1_n_1": {
            "ports": [
              "rx_1_n",
              "phy_shared_0/rx_1_n"
            ]
          },
          "rx_1_p_1": {
            "ports": [
              "rx_1_p",
              "phy_shared_0/rx_1_p"
            ]
          },
          "rx_2_n_1": {
            "ports": [
              "rx_2_n",
              "phy_shared_0/rx_2_n"
            ]
          },
          "rx_2_p_1": {
            "ports": [
              "rx_2_p",
              "phy_shared_0/rx_2_p"
            ]
          },
          "rx_3_n_1": {
            "ports": [
              "rx_3_n",
              "phy_shared_0/rx_3_n"
            ]
          },
          "rx_3_p_1": {
            "ports": [
              "rx_3_p",
              "phy_shared_0/rx_3_p"
            ]
          },
          "rx_ref_clk_1": {
            "ports": [
              "rx_ref_clk",
              "phy_shared_0/rx_ref_clk"
            ]
          },
          "s_axi_ad9144_aclk_1": {
            "ports": [
              "s_axi_aclk_250M",
              "phy_shared_0/s_axi_ad9144_aclk"
            ]
          },
          "s_axi_ad9144_aresetn_1": {
            "ports": [
              "s_axi_aresetn_250M",
              "phy_shared_0/s_axi_ad9144_aresetn"
            ]
          },
          "s_axi_ad9680_aclk_1": {
            "ports": [
              "s_axi_aclk_100M",
              "phy_shared_0/s_axi_ad9680_aclk",
              "phy_shared_0/sys_cpu_clk"
            ]
          },
          "s_axi_ad9680_aresetn_1": {
            "ports": [
              "s_axi_aresetn_100M",
              "phy_shared_0/s_axi_ad9680_aresetn",
              "phy_shared_0/sys_cpu_resetn"
            ]
          },
          "tx_ref_clk_1": {
            "ports": [
              "tx_ref_clk",
              "phy_shared_0/tx_ref_clk"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "PS_gpio": {
        "interface_ports": [
          "gpio",
          "PS/gpio"
        ]
      },
      "PS_m_axi_ad9144_xcvr": {
        "interface_ports": [
          "PS/m_axi_ad9144_xcvr",
          "jesd204b/s_axi_ad9144_xcvr"
        ]
      },
      "PS_m_axi_ad9680_xcvr": {
        "interface_ports": [
          "PS/m_axi_ad9680_xcvr",
          "jesd204b/s_axi_ad9680_xcvr"
        ]
      }
    },
    "nets": {
      "PS_peripheral_aresetn_100M": {
        "ports": [
          "PS/peripheral_aresetn_100M",
          "jesd204b/s_axi_aresetn_100M"
        ]
      },
      "PS_peripheral_aresetn_250M": {
        "ports": [
          "PS/peripheral_aresetn_250M",
          "jesd204b/s_axi_aresetn_250M"
        ]
      },
      "PS_pl_clk_100M": {
        "ports": [
          "PS/pl_clk_100M",
          "jesd204b/s_axi_aclk_100M"
        ]
      },
      "PS_pl_clk_250M": {
        "ports": [
          "PS/pl_clk_250M",
          "jesd204b/s_axi_aclk_250M"
        ]
      },
      "PS_spi_clk": {
        "ports": [
          "PS/spi_clk",
          "spi_clk"
        ]
      },
      "PS_spi_csn": {
        "ports": [
          "PS/spi_csn",
          "spi_csn"
        ]
      },
      "PS_spi_mosi": {
        "ports": [
          "PS/spi_mosi",
          "spi_mosi"
        ]
      },
      "jesd204b_tx_0_n": {
        "ports": [
          "jesd204b/tx_0_n",
          "tx_0_n"
        ]
      },
      "jesd204b_tx_0_p": {
        "ports": [
          "jesd204b/tx_0_p",
          "tx_0_p"
        ]
      },
      "jesd204b_tx_1_n": {
        "ports": [
          "jesd204b/tx_1_n",
          "tx_1_n"
        ]
      },
      "jesd204b_tx_1_p": {
        "ports": [
          "jesd204b/tx_1_p",
          "tx_1_p"
        ]
      },
      "jesd204b_tx_2_n": {
        "ports": [
          "jesd204b/tx_2_n",
          "tx_2_n"
        ]
      },
      "jesd204b_tx_2_p": {
        "ports": [
          "jesd204b/tx_2_p",
          "tx_2_p"
        ]
      },
      "jesd204b_tx_3_n": {
        "ports": [
          "jesd204b/tx_3_n",
          "tx_3_n"
        ]
      },
      "jesd204b_tx_3_p": {
        "ports": [
          "jesd204b/tx_3_p",
          "tx_3_p"
        ]
      },
      "rx_0_n_1": {
        "ports": [
          "rx_0_n",
          "jesd204b/rx_0_n"
        ]
      },
      "rx_0_p_1": {
        "ports": [
          "rx_0_p",
          "jesd204b/rx_0_p"
        ]
      },
      "rx_1_n_1": {
        "ports": [
          "rx_1_n",
          "jesd204b/rx_1_n"
        ]
      },
      "rx_1_p_1": {
        "ports": [
          "rx_1_p",
          "jesd204b/rx_1_p"
        ]
      },
      "rx_2_n_1": {
        "ports": [
          "rx_2_n",
          "jesd204b/rx_2_n"
        ]
      },
      "rx_2_p_1": {
        "ports": [
          "rx_2_p",
          "jesd204b/rx_2_p"
        ]
      },
      "rx_3_n_1": {
        "ports": [
          "rx_3_n",
          "jesd204b/rx_3_n"
        ]
      },
      "rx_3_p_1": {
        "ports": [
          "rx_3_p",
          "jesd204b/rx_3_p"
        ]
      },
      "rx_ref_clk_1": {
        "ports": [
          "rx_ref_clk",
          "jesd204b/rx_ref_clk"
        ]
      },
      "spi_miso_1": {
        "ports": [
          "spi_miso",
          "PS/spi_miso"
        ]
      },
      "tx_ref_clk_1": {
        "ports": [
          "tx_ref_clk",
          "jesd204b/tx_ref_clk"
        ]
      }
    }
  }
}