#include "init.h"
#include "page.h"
#include "mm.h"
#include "string.h"
#include "debug.h"
#include "drivers/display.h"
#include "tools.h"

page_entry_t __attribute__((aligned(PAGE_SIZE)))
pdt_kernel[PAGE_TABLE_SIZE];

static page_entry_t __attribute__((aligned(PAGE_SIZE)))
pet_kernel[KPDT_COUNT][PAGE_TABLE_SIZE];

// Initilizing kernel page directory table
// Mapping kernel space start at 0xC0000000
void init_page()
{
  u32 i,j;
  u32 kpdt_start = PDT_INDEX(PAGE_OFFSET);
  for (i=kpdt_start, j=0; i < (kpdt_start + KPDT_COUNT); i++, j++) {
    pdt_kernel[i].base = ((u32)&pet_kernel[j] - PAGE_OFFSET) >> 12;
    pdt_kernel[i].flags = PG_WRITE | PG_PRESENT | PG_USER;
  }

  page_entry_t *pet = *pet_kernel;
  for (i=0; i < KPDT_SIZE; i++) {
    pet[i].base = i;
    pet[i].flags = PG_WRITE | PG_PRESENT | PG_USER;
  }

  // Registered page fault handler
  register_interrupt_handler(14, (interrupt_handler_t)page_fault);

  // Switch kernel page directory table
  u32 pdt_kernel_phy_addr = (u32)pdt_kernel - PAGE_OFFSET;
  switch_pdt(pdt_kernel_phy_addr);
}

void switch_pdt(u32 pdt_addr)
{
  asm volatile ("movl %0, %%cr3" :: "r"(pdt_addr));   // put page table addr
}

void enable_page() {
  u32 cr0;
  asm volatile("movl %%cr0, %0": "=r"(cr0));
  cr0 |= 0x80000000;                        // enable paging!
  asm volatile("movl %0, %%cr0":: "r"(cr0));
}

// Mapping physical address to vritual address
void map(page_entry_t *pdt_now, u32 va, u32 pa, u32 flags)
{
  u32 pdt_index = PDT_INDEX(va);
  u32 pet_index = PET_INDEX(va);
  page_entry_t *pet_now;

  pet_now = (page_entry_t *)((u32)pdt_now[pdt_index].base << 12);
  // if the PET not present
  if (!pet_now) {
    pet_now = (page_entry_t *)page_alloc();
    pdt_now[pdt_index].base = (u32)(pet_now) >> 12;
    pdt_now[pdt_index].flags = PG_WRITE | PG_PRESENT | PG_USER;
    // Switch to kernel space
    pet_now = (page_entry_t *)((u32)pet_now + PAGE_OFFSET);
    bzero((u8 *)pet_now, PAGE_SIZE);
  } else {
    // Switch to kernel space
    pet_now = (page_entry_t *)((u32)pet_now + PAGE_OFFSET);
  }
  pet_now[pet_index].base = (pa >> 12);
  pet_now[pet_index].flags = flags | PG_USER;
  // flush CPU page cache
  asm volatile ("invlpg (%0)" : : "a" (va));
}

void unmap(page_entry_t *pdt_now, u32 va)
{
  u32 pdt_index = PDT_INDEX(va);
  u32 pet_index = PET_INDEX(va);
  
  page_entry_t *pet_now = (page_entry_t *)((u32)pdt_now[pdt_index].base << 12);
  if (!pet_now) {
    return;
  }
  // Switch to kernel space
  pet_now = (page_entry_t *)((u32)pet_now + PAGE_OFFSET);
  pet_now[pet_index].base = 0;
  pet_now[pet_index].flags = 0;
  
  // flush CPU page cache
  asm volatile ("invlpg (%0)" : : "a" (va));
}

u32 get_mapping(page_entry_t *pdt_now, u32 va, u32 *pa)
{
  u32 pdt_index = PDT_INDEX(va);
  u32 pet_index = PET_INDEX(va);

  page_entry_t *pet_now = (page_entry_t *)((u32)pdt_now[pdt_index].base << 12);
  if (!pet_now) {
    return 0;
  }
  // Switch to kernel space
  pet_now = (page_entry_t *)((u32)pet_now + PAGE_OFFSET);

  // if page exists return psychics addrss
  if (pet_now[pet_index].flags != 0 && pa) {
    *pa = pet_now[pet_index].base << 12;
    return 1;
  }

  return 0;
}

// Page Fault handler
void page_fault(struct trap_frame *frame)
{
  // The faulting address is stored in the CR2 register.
  u32 cr2;
  asm volatile ("mov %%cr2, %0" : "=r" (cr2));

  printk("Page fault at 0x%x, virtual faulting address 0x%x\n", frame->eip, cr2);
  printk("Error code: %x\n", frame->err_code);

  // bit0=0: Protection fault
  if (!(frame->err_code & (1 << 0))) {
    ERROR("Page not present.");
  }
  // bit1=0: read fault | bit1=1: write fault
  if (frame->err_code & (1 << 2)) {
    ERROR("Write error.");
  } else {
    ERROR("Read error.");
  }
  // bit2=1: interrupted in user mode | bit2=0 interrupted in kernel mode
  if (frame->err_code & (1 << 2)) {
    ERROR("In user mode.");
  } else {
    ERROR("In kernel mode.");
  }
  // bit3=1: protected bit overwritten
  if (frame->err_code & (1 << 3)) {
    ERROR("Use of reserved bit detected.");
  }
  // bit4=1: occured at instruction fetching
  if (frame->err_code & (1 << 4)) {
    ERROR("Fault was an instruction fetch.");
  }
  // bit5=1: Protection keys block access
  if (frame->err_code & (1 << 5)) {
    ERROR("Protection keys block access");
  }
  hlt();
}
