
---------- Begin Simulation Statistics ----------
final_tick                                 4431712000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 136048                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726120                       # Number of bytes of host memory used
host_op_rate                                   266623                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    86.40                       # Real time elapsed on the host
host_tick_rate                               51295352                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11753999                       # Number of instructions simulated
sim_ops                                      23035183                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004432                       # Number of seconds simulated
sim_ticks                                  4431712000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12053493                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9646288                       # number of cc regfile writes
system.cpu.committedInsts                    11753999                       # Number of Instructions Simulated
system.cpu.committedOps                      23035183                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.754077                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.754077                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   6469676                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4376987                       # number of floating regfile writes
system.cpu.idleCycles                          240646                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               123240                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2384272                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.842094                       # Inst execution rate
system.cpu.iew.exec_refs                      4870600                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     523034                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  782206                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4653129                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 69                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             13840                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               732439                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27976169                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4347566                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            236844                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25190686                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4917                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                208733                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 118497                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                219545                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            255                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        39957                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          83283                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  33612889                       # num instructions consuming a value
system.cpu.iew.wb_count                      25046819                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.625550                       # average fanout of values written-back
system.cpu.iew.wb_producers                  21026535                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.825862                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25099119                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31717887                       # number of integer regfile reads
system.cpu.int_regfile_writes                19119672                       # number of integer regfile writes
system.cpu.ipc                               1.326124                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.326124                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            158072      0.62%      0.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17178654     67.56%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18880      0.07%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                662919      2.61%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              222330      0.87%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.01%     71.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               325388      1.28%     73.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11151      0.04%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55454      0.22%     73.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1668399      6.56%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           98886      0.39%     80.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           49203      0.19%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          49404      0.19%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2487408      9.78%     90.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              354916      1.40%     91.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1903147      7.48%     99.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         179641      0.71%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25427530                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4740504                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9328150                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4549949                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5224006                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      345158                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013574                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  127598     36.97%     36.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     36.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     36.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     36.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     36.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     36.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     36.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     36.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     36.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     36.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     36.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     36.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     36.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    293      0.08%     37.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     37.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     93      0.03%     37.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   132      0.04%     37.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     37.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     37.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     37.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     37.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     37.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     37.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     37.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     37.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     37.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     37.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv               128      0.04%     37.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     37.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     37.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     37.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     37.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     37.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     37.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     37.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     37.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     37.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     37.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     37.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     37.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     37.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     37.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     37.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     37.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  61017     17.68%     54.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2198      0.64%     55.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            150089     43.48%     98.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3610      1.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               20874112                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           50504404                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20496870                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          27693376                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27974305                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25427530                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1864                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4940980                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              9557                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1665                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     11310553                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       8622779                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.948879                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.459067                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2287473     26.53%     26.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              703351      8.16%     34.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              917882     10.64%     45.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1176775     13.65%     58.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1117830     12.96%     71.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              822283      9.54%     81.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              764272      8.86%     90.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              473581      5.49%     95.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              359332      4.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         8622779                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.868815                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            292509                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           246939                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4653129                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              732439                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9658653                       # number of misc regfile reads
system.cpu.numCycles                          8863425                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            7417                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   163                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7923                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17940                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       156892                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2006                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       314295                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2006                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               6461                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2718                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5205                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3556                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3556                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6461                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        27957                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        27957                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  27957                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       815040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       815040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  815040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10017                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10017    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10017                       # Request fanout histogram
system.membus.reqLayer2.occupancy            31363500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           53154250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4431712000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            139235                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       109541                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        13626                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           43618                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            18168                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           18168                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         13883                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       125353                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        41391                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       430307                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                471698                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1760512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     16022016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               17782528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            9894                       # Total snoops (count)
system.tol2bus.snoopTraffic                    173952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           167298                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012009                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.108924                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 165289     98.80%     98.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2009      1.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             167298                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          277596500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         215283496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20848948                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4431712000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                11367                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               136018                       # number of demand (read+write) hits
system.l2.demand_hits::total                   147385                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               11367                       # number of overall hits
system.l2.overall_hits::.cpu.data              136018                       # number of overall hits
system.l2.overall_hits::total                  147385                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2516                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               7503                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10019                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2516                       # number of overall misses
system.l2.overall_misses::.cpu.data              7503                       # number of overall misses
system.l2.overall_misses::total                 10019                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    205603500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    588790000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        794393500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    205603500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    588790000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       794393500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            13883                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           143521                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               157404                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           13883                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          143521                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              157404                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.181229                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.052278                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.063651                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.181229                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.052278                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.063651                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81718.402226                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78473.943756                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79288.701467                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81718.402226                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78473.943756                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79288.701467                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2718                       # number of writebacks
system.l2.writebacks::total                      2718                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2516                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          7502                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10018                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2516                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         7502                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10018                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    180453500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    513710500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    694164000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    180453500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    513710500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    694164000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.181229                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.052271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.063645                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.181229                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.052271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.063645                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71722.376789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68476.472941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69291.674985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71722.376789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68476.472941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69291.674985                       # average overall mshr miss latency
system.l2.replacements                           9894                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       106823                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           106823                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       106823                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       106823                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        13625                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            13625                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        13625                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        13625                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           35                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            35                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             14612                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14612                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3556                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3556                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    274902500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     274902500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         18168                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18168                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.195729                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.195729                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77306.664792                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77306.664792                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3556                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3556                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    239342500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    239342500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.195729                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.195729                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67306.664792                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67306.664792                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          11367                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              11367                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2516                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2516                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    205603500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    205603500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        13883                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          13883                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.181229                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.181229                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81718.402226                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81718.402226                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2516                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2516                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    180453500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    180453500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.181229                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.181229                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71722.376789                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71722.376789                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        121406                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            121406                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3947                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3947                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    313887500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    313887500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       125353                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        125353                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.031487                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.031487                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79525.589055                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79525.589055                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3946                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3946                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    274368000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    274368000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.031479                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.031479                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69530.663964                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69530.663964                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4431712000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1987.373082                       # Cycle average of tags in use
system.l2.tags.total_refs                      314256                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11942                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     26.315190                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     142.474319                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       327.166730                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1517.732033                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.069568                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.159749                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.741080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.970397                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1787                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1269114                       # Number of tag accesses
system.l2.tags.data_accesses                  1269114                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4431712000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      2660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7325.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005000140500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          157                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          157                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               23127                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2489                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10017                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2718                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10017                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2718                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    177                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    58                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.17                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 10017                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2718                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      62.617834                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.886141                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    248.118937                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           151     96.18%     96.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      1.27%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      1.27%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.64%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.64%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           157                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          157                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.802548                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.765157                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.151585                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              101     64.33%     64.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.64%     64.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               43     27.39%     92.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      7.01%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.64%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           157                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   11328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  641088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               173952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    144.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     39.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    4431623000                       # Total gap between requests
system.mem_ctrls.avgGap                     347987.67                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       160960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       468800                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       168832                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 36320049.678318448365                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 105783047.273830071092                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 38096338.390220306814                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2515                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         7502                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2718                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     76915500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    207282250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  82990641750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30582.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27630.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  30533716.61                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       160960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       480128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        641088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       160960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       160960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       173952                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       173952                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2515                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         7502                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          10017                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2718                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2718                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     36320050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    108339170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        144659220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     36320050                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     36320050                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     39251648                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        39251648                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     39251648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     36320050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    108339170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       183910868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 9840                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2638                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          463                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          801                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          538                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          921                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1197                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          730                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          247                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          798                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1009                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          749                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          285                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          212                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          461                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          446                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          343                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          161                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          217                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          236                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          345                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          174                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           72                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          156                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          147                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           61                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           76                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          197                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          215                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                99697750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              49200000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          284197750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10131.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28881.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                7441                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2140                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            75.62                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           81.12                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2890                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   275.842215                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   186.345085                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   268.373081                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          719     24.88%     24.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1098     37.99%     62.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          370     12.80%     75.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          200      6.92%     82.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          106      3.67%     86.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          128      4.43%     90.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           55      1.90%     92.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           65      2.25%     94.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          149      5.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2890                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                629760                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             168832                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              142.103097                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               38.096338                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.41                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               76.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         8796480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4656465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       30723420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       5788980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 349730160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1049730240                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    817794240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    2267219985                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   511.590100                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2116199750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    147940000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2167572250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy        11888100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         6311085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       39534180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       7981380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 349730160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1063783590                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    805959840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    2285188335                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   515.644594                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2085496750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    147940000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2198275250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4431712000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4431712000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 118497                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1473192                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1106775                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1227                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4086986                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1836102                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               29004296                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  6904                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 789697                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 367477                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 435661                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           99811                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            39386168                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    73839778                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 40658989                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   7045590                       # Number of floating rename lookups
system.cpu.rename.committedMaps              30398930                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  8987232                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      11                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  11                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3633934                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4431712000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4431712000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       698555                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           698555                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       698555                       # number of overall hits
system.cpu.icache.overall_hits::total          698555                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        14742                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          14742                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        14742                       # number of overall misses
system.cpu.icache.overall_misses::total         14742                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    400883998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    400883998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    400883998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    400883998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       713297                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       713297                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       713297                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       713297                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.020667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020667                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.020667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020667                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 27193.325058                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 27193.325058                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 27193.325058                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 27193.325058                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          874                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    54.625000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        13626                       # number of writebacks
system.cpu.icache.writebacks::total             13626                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          859                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          859                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          859                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          859                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        13883                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        13883                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        13883                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        13883                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    347450998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    347450998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    347450998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    347450998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.019463                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019463                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.019463                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019463                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 25027.083339                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 25027.083339                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 25027.083339                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25027.083339                       # average overall mshr miss latency
system.cpu.icache.replacements                  13626                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       698555                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          698555                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        14742                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         14742                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    400883998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    400883998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       713297                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       713297                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.020667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 27193.325058                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 27193.325058                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          859                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          859                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        13883                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        13883                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    347450998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    347450998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.019463                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019463                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 25027.083339                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 25027.083339                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4431712000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.169837                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              712437                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             13882                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             51.320919                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.169837                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996757                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996757                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1440476                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1440476                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4431712000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       68982                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  568040                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  488                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 255                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 277850                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  178                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    613                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     4439701                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      523707                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           216                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           159                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4431712000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4431712000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4431712000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      713881                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           740                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4431712000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1106359                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2872798                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3776263                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                748862                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 118497                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2629312                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2290                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               29594232                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  9698                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         33624291                       # The number of ROB reads
system.cpu.rob.writes                        56532376                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      3679940                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3679940                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3683030                       # number of overall hits
system.cpu.dcache.overall_hits::total         3683030                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1141744                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1141744                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1142510                       # number of overall misses
system.cpu.dcache.overall_misses::total       1142510                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  12939069497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12939069497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  12939069497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12939069497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4821684                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4821684                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4825540                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4825540                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.236794                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.236794                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.236763                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.236763                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 11332.723883                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11332.723883                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 11325.125817                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11325.125817                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12623                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               760                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.609211                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       106823                       # number of writebacks
system.cpu.dcache.writebacks::total            106823                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       998689                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       998689                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       998689                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       998689                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       143055                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       143055                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       143521                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       143521                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2233823997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2233823997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2246829997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2246829997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029669                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029669                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029742                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029742                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 15615.141009                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15615.141009                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15655.060911                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15655.060911                       # average overall mshr miss latency
system.cpu.dcache.replacements                 143265                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3242853                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3242853                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1123574                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1123574                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12461967500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12461967500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4366427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4366427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.257321                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.257321                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 11091.363364                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11091.363364                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       998686                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       998686                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       124888                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       124888                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1774982000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1774982000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028602                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028602                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14212.590481                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14212.590481                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       437087                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         437087                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        18170                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        18170                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    477101997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    477101997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       455257                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       455257                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.039912                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039912                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 26257.677325                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26257.677325                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        18167                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        18167                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    458841997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    458841997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.039905                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.039905                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 25256.894204                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25256.894204                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3090                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3090                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          766                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          766                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3856                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3856                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.198651                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.198651                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          466                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          466                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     13006000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     13006000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.120851                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.120851                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27909.871245                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27909.871245                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4431712000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.297922                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3826551                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            143521                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.661959                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.297922                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993351                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993351                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9794601                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9794601                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4431712000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   4431712000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3383934                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3250674                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            118508                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2916712                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2913453                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.888265                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   31724                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           10680                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               8250                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2430                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          426                       # Number of mispredicted indirect branches.
system.cpu.branchPred.statistical_corrector.correct       330051                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.wrong      1839852                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.loop_predictor.correct      1908574                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong       261329                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect      1604239                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect        35812                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         2580                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect       372898                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong        63107                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong        14236                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         1104                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong         3299                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit         7745                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit         9641                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2        15543                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6        52724                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9        34968                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10        43587                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11        62273                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12        14352                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::13       152588                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::14       113182                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::15        99437                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::16       179585                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::17       124139                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::18       253033                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::19        27031                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::20       122888                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::21        25441                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::22        46504                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::24        46744                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::26        56766                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::28        45572                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::32        59840                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::36       141197                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0        71203                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2        57927                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6        53890                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9       120193                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10        82354                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11        89409                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12        93787                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::13       222145                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::14       148215                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::15        92326                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::16       236591                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::17        48913                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::18        86666                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::19        12002                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::20        36535                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::21        22272                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::22        26851                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::24        35085                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::26        49370                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::28        46210                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::32        85450                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match
system.cpu.commit.commitSquashedInsts         4895101                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            116800                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      7952816                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.896481                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.437357                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         3464026     43.56%     43.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1001292     12.59%     56.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          516268      6.49%     62.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          267828      3.37%     66.01% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          267102      3.36%     69.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           49763      0.63%     69.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           64342      0.81%     70.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           82964      1.04%     71.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2239231     28.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      7952816                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11753999                       # Number of instructions committed
system.cpu.commit.opsCommitted               23035183                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4539678                       # Number of memory references committed
system.cpu.commit.loads                       4085089                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2257307                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4483498                       # Number of committed floating point instructions.
system.cpu.commit.integer                    20468286                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 27379                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       134211      0.58%      0.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15318940     66.50%     67.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        18643      0.08%     67.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       567325      2.46%     69.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       197707      0.86%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       323704      1.41%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11138      0.05%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        55423      0.24%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1667728      7.24%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        98667      0.43%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        49203      0.21%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        49152      0.21%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2245187      9.75%     90.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       286838      1.25%     91.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1839902      7.99%     99.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       167751      0.73%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     23035183                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2239231                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  11753999                       # Number of Instructions committed
system.cpu.thread0.numOps                    23035183                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1065216                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15788338                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3383934                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2953427                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       7432769                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  241514                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  575                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          3418                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    713297                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 18298                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            8622779                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.683603                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.507030                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  3049809     35.37%     35.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    51708      0.60%     35.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1690610     19.61%     55.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   131088      1.52%     57.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   179146      2.08%     59.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   104423      1.21%     60.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   205239      2.38%     62.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   219476      2.55%     65.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2991280     34.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              8622779                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.381786                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.781291                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
