// Seed: 2671573019
module module_0;
  wire id_1;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output tri0 id_1;
  module_0 modCall_1 ();
  assign id_1 = -1;
endmodule
module module_2 (
    input uwire id_0,
    input supply1 id_1
    , id_28, id_29,
    input tri1 id_2,
    output uwire id_3,
    input wand id_4,
    output wire id_5,
    output uwire id_6,
    input wire id_7,
    output supply0 id_8,
    output supply0 id_9,
    input wire id_10,
    input tri1 id_11,
    output supply0 id_12,
    output wire id_13,
    output supply1 id_14,
    input wor id_15,
    input wire id_16,
    output wand id_17,
    output wor id_18,
    input uwire id_19,
    input tri id_20,
    output wand id_21,
    input wor id_22,
    input wire id_23,
    output tri0 id_24,
    input wand id_25,
    output wand id_26
);
  tri id_30 = -1;
  module_0 modCall_1 ();
endmodule
