<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width,initial-scale=1"><title>EDA复习笔记 | findway</title><meta name="keywords" content="EDA"><meta name="author" content="xcw"><meta name="copyright" content="xcw"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="基本概念 VHDL逻辑操作符    逻辑操作符 逻辑功能     AND 与   OR 或   XOR 异或   NAND 与非   NOR 或非   XNOR 同或   NOT 取非    逻辑功能实现  FPGA通过查找表来实现其逻辑功能 CPLD通过可编程乘积项逻辑来实现其逻辑功能  综合的定义  综合指把软件模型转化为硬件电路  电路描述  实体描述电路的外部情况以及各信号端口的基本性质">
<meta property="og:type" content="article">
<meta property="og:title" content="EDA复习笔记">
<meta property="og:url" content="http://xcwnice.gitee.io/2021/06/21/EDA/EDA%E5%A4%8D%E4%B9%A0%E7%AC%94%E8%AE%B0/index.html">
<meta property="og:site_name" content="findway">
<meta property="og:description" content="基本概念 VHDL逻辑操作符    逻辑操作符 逻辑功能     AND 与   OR 或   XOR 异或   NAND 与非   NOR 或非   XNOR 同或   NOT 取非    逻辑功能实现  FPGA通过查找表来实现其逻辑功能 CPLD通过可编程乘积项逻辑来实现其逻辑功能  综合的定义  综合指把软件模型转化为硬件电路  电路描述  实体描述电路的外部情况以及各信号端口的基本性质">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://xcwnice.gitee.io/img/xcw/find1.jpg">
<meta property="article:published_time" content="2021-06-21T08:34:05.000Z">
<meta property="article:modified_time" content="2021-06-25T02:30:17.807Z">
<meta property="article:author" content="xcw">
<meta property="article:tag" content="EDA">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://xcwnice.gitee.io/img/xcw/find1.jpg"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://xcwnice.gitee.io/2021/06/21/EDA/EDA%E5%A4%8D%E4%B9%A0%E7%AC%94%E8%AE%B0/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/node-snackbar/dist/snackbar.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: {"limitCount":50,"languages":{"author":"作者: xcw","link":"链接: ","source":"来源: findway","info":"著作权归作者所有。商业转载请联系作者获得授权，非商业转载请注明出处。"}},
  lightbox: 'fancybox',
  Snackbar: {"chs_to_cht":"你已切换为繁体","cht_to_chs":"你已切换为简体","day_to_night":"你已切换为深色模式","night_to_day":"你已切换为浅色模式","bgLight":"#49b1f5","bgDark":"#121212","position":"bottom-left"},
  source: {
    jQuery: 'https://cdn.jsdelivr.net/npm/jquery@latest/dist/jquery.min.js',
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/justifiedGallery/dist/js/jquery.justifiedGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/justifiedGallery/dist/css/justifiedGallery.min.css'
    },
    fancybox: {
      js: 'https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@latest/dist/jquery.fancybox.min.js',
      css: 'https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@latest/dist/jquery.fancybox.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isanchor: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = { 
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2021-06-25 10:30:17'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    })(window)</script><link rel="stylesheet" href="/css/custom.css"  media="defer" onload="this.media='all'"><meta name="generator" content="Hexo 5.4.0"><link rel="alternate" href="/atom.xml" title="findway" type="application/atom+xml">
</head><body><div id="loading-box"><div class="loading-left-bg"></div><div class="loading-right-bg"></div><div class="spinner-box"><div class="configure-border-1"><div class="configure-core"></div></div><div class="configure-border-2"><div class="configure-core"></div></div><div class="loading-word">加载中...</div></div></div><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="author-avatar"><img class="avatar-img" src="/img/xcw/header1.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data"><div class="data-item is-center"><div class="data-item-link"><a href="/archives/"><div class="headline">文章</div><div class="length-num">49</div></a></div></div><div class="data-item is-center"><div class="data-item-link"><a href="/tags/"><div class="headline">标签</div><div class="length-num">28</div></a></div></div><div class="data-item is-center"><div class="data-item-link"><a href="/categories/"><div class="headline">分类</div><div class="length-num">18</div></a></div></div></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 文章</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 目录</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('/img/xcw/find1.jpg')"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">findway</a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 文章</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 目录</span></a></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">EDA复习笔记</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2021-06-21T08:34:05.000Z" title="发表于 2021-06-21 16:34:05">2021-06-21</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2021-06-25T02:30:17.807Z" title="更新于 2021-06-25 10:30:17">2021-06-25</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/EDA/">EDA</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1>基本概念</h1>
<h2 id="VHDL逻辑操作符">VHDL逻辑操作符</h2>
<table>
<thead>
<tr>
<th>逻辑操作符</th>
<th>逻辑功能</th>
</tr>
</thead>
<tbody>
<tr>
<td>AND</td>
<td>与</td>
</tr>
<tr>
<td>OR</td>
<td>或</td>
</tr>
<tr>
<td>XOR</td>
<td>异或</td>
</tr>
<tr>
<td>NAND</td>
<td>与非</td>
</tr>
<tr>
<td>NOR</td>
<td>或非</td>
</tr>
<tr>
<td>XNOR</td>
<td>同或</td>
</tr>
<tr>
<td>NOT</td>
<td>取非</td>
</tr>
</tbody>
</table>
<h2 id="逻辑功能实现">逻辑功能实现</h2>
<ul>
<li>FPGA通过<strong>查找表</strong>来实现其逻辑功能</li>
<li>CPLD通过<strong>可编程乘积项</strong>逻辑来实现其逻辑功能</li>
</ul>
<h2 id="综合的定义">综合的定义</h2>
<blockquote>
<p>综合指把软件模型转化为硬件电路</p>
</blockquote>
<h2 id="电路描述">电路描述</h2>
<ul>
<li>实体描述电路的<strong>外部情况以及各信号端口的基本性质</strong></li>
<li>结构体描述电路的<strong>内部逻辑功能和电路结构</strong></li>
</ul>
<blockquote>
<p>按程序编写的顺序记录</p>
</blockquote>
<h2 id="变量与信号">变量与信号</h2>
<h3 id="变量">变量</h3>
<ul>
<li>变量是一个局部量，只能在进程和子程序中使用</li>
<li>变量的赋值是即时的</li>
</ul>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">VARIABLE 变量名 : 数据类型 :&#x3D; 初始值;</span><br></pre></td></tr></table></figure>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">目标变量名 :&#x3D; 表达式;</span><br></pre></td></tr></table></figure>
<h3 id="信号">信号</h3>
<ul>
<li>信号的使用和定义范围是实体，结构体和程序包</li>
</ul>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">SIGNAL 信号名 : 数据类型 :&#x3D; 初始值;</span><br></pre></td></tr></table></figure>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">目标信号名 &lt;&#x3D; 表达式 AFTER 时间量; -- AFTER是关键词</span><br></pre></td></tr></table></figure>
<h3 id="信号与变量赋值语句功能的比较">信号与变量赋值语句功能的比较</h3>
<table>
<thead>
<tr>
<th>比较对象</th>
<th>信号(Signal)</th>
<th>变量（variable）</th>
</tr>
</thead>
<tbody>
<tr>
<td>基本用法</td>
<td>用于作为电路中的信号连线</td>
<td>用于进程中局部数据存储单元</td>
</tr>
<tr>
<td>适用范围</td>
<td>在整个结构体内的任何地方都能适用</td>
<td>只能在定义的进程中使用</td>
</tr>
<tr>
<td>行为特性</td>
<td>在进程的最后才对信号赋值，有延迟</td>
<td>立即赋值，无延时</td>
</tr>
<tr>
<td>与Verilog对比</td>
<td>信号赋值类似于非阻塞式赋值</td>
<td>变量赋值类似于阻塞式赋值</td>
</tr>
</tbody>
</table>
<h3 id="请说明进程中的信号赋值与变量赋值的区别。">请说明进程中的信号赋值与变量赋值的区别。</h3>
<p><strong>参考答案：</strong></p>
<p>1、声明形式与赋值符号不同</p>
<p>变量声明使用variable，赋值符号位:=</p>
<p>而信号声明用signal，复制符号为&lt;=</p>
<p>2、有效域不同</p>
<p>信号的声明在结构体内部，进程、子程序及函数外部声明，而变量只能在进程，函数体，子程序内部进行声明。换句话说，信号的有效作用域为整个结构体，而变量只能在进程，函数体，子程序内部起作用，他们不能为多个进程所共用。</p>
<p>3、赋值操作及数据带入时刻不同</p>
<p>在进程中，信号赋值在进程结束时起作用（即整个进程执行到最后一条语句时进程接下来挂起时，数据才发生带入），而变量赋值是立即起作用的。如果在一个进程中多次为一个信号赋值时，只由最后一个值会起作用；而当为变量赋值时，变量值的改变是立即发生的。即变量将保持着当前值，直到被赋予新的值。</p>
<h2 id="标识符的命名规范">标识符的命名规范</h2>
<p>VHDL基本标识符的第一个字符既不能是阿拉伯数字，也不能是 “<em>”;“</em>”既不能作为第一个字符，也不能是最后一个字符。</p>
<h2 id="元件例化">元件例化</h2>
<div class="note info flat"><p>以下操作都在结构体中调用</p>
</div>
<ol>
<li>
<p>元件调用声明语句或元件定义语句</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">component 元件名 is</span><br><span class="line">	port (端口名表);</span><br><span class="line">end component;</span><br></pre></td></tr></table></figure>
</li>
<li>
<p><strong>元件例化进行端口映射</strong></p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">例化名 : 元件名 port map ([端口名 &#x3D;&gt; ] 连接端口名,...);</span><br></pre></td></tr></table></figure>
</li>
</ol>
<h2 id="VHDL的端口模式">VHDL的端口模式</h2>
<ul>
<li>IN</li>
<li>OUT</li>
<li>INOUT</li>
<li>BUFFER</li>
</ul>
<h2 id="FPGA的EDA开发流程">FPGA的EDA开发流程</h2>
<ol>
<li>设计输入</li>
<li>综合</li>
<li>适配</li>
<li>时序仿真与功能仿真，静态时序分析</li>
<li>编程下载</li>
<li>硬件测试</li>
</ol>
<h2 id="VHDL数据对象">VHDL数据对象</h2>
<ul>
<li>常量</li>
<li>变量</li>
<li>信号</li>
</ul>
<h2 id="VHDL结构体的3种描述方式">VHDL结构体的3种描述方式</h2>
<ul>
<li>
<p>行为描述</p>
<blockquote>
<p>采用进程语句以及进程中的顺序语句描述电路的真值表或者状态图</p>
</blockquote>
</li>
<li>
<p>结构体描述</p>
<blockquote>
<p>采用元件例化语句描述电路元件(模块)以及引脚的连接</p>
</blockquote>
</li>
<li>
<p>数据流描述(RTL描述)</p>
<blockquote>
<p>采用并行信号赋值语句描述电路的逻辑表达式或者逻辑方程</p>
</blockquote>
</li>
</ul>
<h2 id="Moore状态机和Mealy状态机的区别">Moore状态机和Mealy状态机的区别</h2>
<ul>
<li>从输出时序上看
<ul>
<li>Moore状态机属于同步输出状态机</li>
<li>Mealy状态机属于异步输出状态机</li>
</ul>
</li>
</ul>
<h2 id="时钟上升沿的两种最常见的描述方式">时钟上升沿的两种最常见的描述方式</h2>
<ul>
<li>CLK‘EVENT AND CLK=‘1’</li>
<li>RISING_EDGE(CLK)</li>
</ul>
<h2 id="常见的几种并行语句和串行语句">常见的几种并行语句和串行语句</h2>
<h3 id="并行语句">并行语句</h3>
<h4 id="进程语句">进程语句</h4>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">process [(敏感信号参数表)]</span><br><span class="line">begin</span><br><span class="line">	顺序描述语句</span><br><span class="line">end process;</span><br></pre></td></tr></table></figure>
<ul>
<li>
<p>PROCESS为一无限循环语句</p>
<blockquote>
<p>只有两个状态: 执行状态和等待状态</p>
<p>当满足条件时，进程才会进入执行状态</p>
</blockquote>
</li>
<li>
<p>进程中的顺序语句具有明显的顺序和并行双重性</p>
</li>
<li>
<p>信号可以是多个进程间的通信线</p>
<p>​</p>
</li>
</ul>
<h4 id="并行信号赋值语句">并行信号赋值语句</h4>
<ul>
<li>
<p>简单信号赋值语句</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">SO &lt;&#x3D; A XOR B</span><br></pre></td></tr></table></figure>
</li>
<li>
<p>条件信号赋值语句</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">IF(判断条件)THEN &lt;顺序语句&gt;;</span><br><span class="line">ELSE &lt;顺序语句&gt;;</span><br><span class="line">END IF</span><br></pre></td></tr></table></figure>
</li>
<li>
<p>选择信号赋值语句(when_else语句,when语句)</p>
<blockquote>
<p>case语句算顺序语句</p>
</blockquote>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">S&lt;&#x3D;s1 &amp; s0 ;</span><br><span class="line">y&lt;&#x3D;a WHEN S&#x3D;&quot;00&quot; ELSE</span><br><span class="line">   b WHEN S&#x3D;&quot;01&quot; ELSE</span><br><span class="line">   C WHEN S&#x3D;&quot;10&quot; ELSE</span><br><span class="line">   d ;</span><br><span class="line">END BHV;</span><br></pre></td></tr></table></figure>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">S &lt;&#x3D; s1 &amp; s0;</span><br><span class="line">WITH S SELECT</span><br><span class="line">y &lt;&#x3D; a WHEN &quot;00&quot;,</span><br><span class="line">     b WHEN &quot;01&quot;,</span><br><span class="line">     c WHEN &quot;10&quot;,</span><br><span class="line">     d WHEN &quot;11&quot;;</span><br><span class="line">END BHV</span><br></pre></td></tr></table></figure>
</li>
</ul>
<h4 id="元件例化语句">元件例化语句</h4>
<ol>
<li>
<p>元件调用声明语句或元件定义语句</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">component 元件名 is</span><br><span class="line">	port (端口名表);</span><br><span class="line">end component;</span><br></pre></td></tr></table></figure>
</li>
<li>
<p><strong>元件例化进行端口映射</strong></p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">例化名 : 元件名 port map ([端口名 &#x3D;&gt; ] 连接端口名,...);</span><br></pre></td></tr></table></figure>
</li>
<li>
<p>例子</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br></pre></td><td class="code"><pre><span class="line">library ieee;</span><br><span class="line">use ieee.std_logic_1164.all;</span><br><span class="line"></span><br><span class="line">entity f_adder is</span><br><span class="line">port(ain,bin,cin:in std_logic</span><br><span class="line">		cout,sum:out std_logic);</span><br><span class="line">end entity f_adder;</span><br><span class="line"></span><br><span class="line">architecture bhv of f_adder is</span><br><span class="line">	component h_adder</span><br><span class="line">	port(a,b:in std_logic;</span><br><span class="line">		c,d:out std_logic);</span><br><span class="line">	end component</span><br><span class="line">	</span><br><span class="line">	component or2a </span><br><span class="line">	port(a,b:in std_logic;</span><br><span class="line">		c:out std_logic);</span><br><span class="line">	</span><br><span class="line">	signal net1,net2,net3:std_logic;</span><br><span class="line">	begin</span><br><span class="line">	u1:h_adder port map(a&#x3D;&gt;ain,b&#x3D;&gt;bin,so&#x3D;&gt;net1,co&#x3D;&gt;net2);</span><br><span class="line">	u2:h_adder port map(a&#x3D;&gt;net1,b&#x3D;&gt;cin,so&#x3D;&gt;sum,co&#x3D;&gt;net3);</span><br><span class="line">	u3:or2a port map(a&#x3D;&gt;net2,b&#x3D;&gt;net3,c&#x3D;&gt;cout);</span><br><span class="line">	</span><br><span class="line">end architecture bhv</span><br></pre></td></tr></table></figure>
</li>
</ol>
<h3 id="串行语句">串行语句</h3>
<h4 id="VHDL直接信号赋值语句">VHDL直接信号赋值语句</h4>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">process(a, b)</span><br><span class="line">begin</span><br><span class="line">c &lt;&#x3D; a and b; – 直接信号赋值语句</span><br><span class="line">end process;</span><br></pre></td></tr></table></figure>
<h4 id="VHDL变量赋值语句">VHDL变量赋值语句</h4>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">process(a, b)</span><br><span class="line">	variable c : std_logic;</span><br><span class="line">begin</span><br><span class="line">	c :&#x3D; a and b; -- 变量赋值语句</span><br><span class="line">	d &lt;&#x3D; c;</span><br><span class="line">end process;</span><br></pre></td></tr></table></figure>
<h4 id="VHDL条件语句">VHDL条件语句</h4>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">if (A &gt;&#x3D; B and A &gt;&#x3D; C) then</span><br><span class="line">	max &lt;&#x3D; A;</span><br><span class="line">elsif (B &gt;&#x3D; C) then</span><br><span class="line">	max &lt;&#x3D; B;</span><br><span class="line">else</span><br><span class="line">	max &lt;&#x3D; C;</span><br><span class="line">end if;</span><br></pre></td></tr></table></figure>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">case (sel) is -- sel is type of std_logic_vector(1 downto 0) </span><br><span class="line">      when &quot;00&quot; &#x3D;&gt;</span><br><span class="line">         data &lt;&#x3D; channel0;</span><br><span class="line">      when &quot;01&quot; &#x3D;&gt;</span><br><span class="line">         data &lt;&#x3D; channel1;</span><br><span class="line">      when &quot;10&quot; &#x3D;&gt;</span><br><span class="line">         data &lt;&#x3D; channel2;</span><br><span class="line">      when &quot;11&quot; &#x3D;&gt;</span><br><span class="line">         data &lt;&#x3D; channel3;</span><br><span class="line">      when others &#x3D;&gt;</span><br><span class="line">         data &lt;&#x3D; channel0;</span><br><span class="line">end case;</span><br></pre></td></tr></table></figure>
<h4 id="VHDL循环语句">VHDL循环语句</h4>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">for i in 0 to 15 loop</span><br><span class="line">a(i) &lt;&#x3D; b(15 - i);</span><br><span class="line">end loop;</span><br></pre></td></tr></table></figure>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">i &lt;&#x3D; 0;</span><br><span class="line">while (i &lt;&#x3D; 15) loop</span><br><span class="line">a(i) &lt;&#x3D; b(15 - i);</span><br><span class="line">i &lt;&#x3D; i + 1;</span><br><span class="line">end loop;</span><br></pre></td></tr></table></figure>
<h2 id="面积优化的多种方法">面积优化的多种方法</h2>
<ul>
<li>资源共享</li>
<li>逻辑优化</li>
<li>串行化</li>
</ul>
<h2 id="速度优化的多种方式">速度优化的多种方式</h2>
<ul>
<li>流水线设计</li>
<li>寄存器配平</li>
<li>关键路径法</li>
<li>乒乓操作法</li>
<li>加法树法</li>
</ul>
<h2 id="常见数据类型的转换函数">常见数据类型的转换函数</h2>
<h1>名词解释</h1>
<ul>
<li>
<p>EDA</p>
<blockquote>
<p>电子设计自动化</p>
</blockquote>
</li>
<li>
<p>FPGA</p>
<blockquote>
<p>现场可编程逻辑门阵列</p>
</blockquote>
</li>
<li>
<p>CPLD</p>
<blockquote>
<p>复杂可编程逻辑器件</p>
</blockquote>
</li>
<li>
<p>ASIC</p>
<blockquote>
<p>专用集成电路</p>
</blockquote>
</li>
<li>
<p>LUT</p>
<blockquote>
<p>查找表</p>
</blockquote>
</li>
<li>
<p>ROM</p>
<blockquote>
<p>只读存储器</p>
</blockquote>
</li>
<li>
<p>IP</p>
<blockquote>
<p>知识产权</p>
</blockquote>
</li>
<li>
<p>SOC</p>
<blockquote>
<p>系统级芯片</p>
</blockquote>
</li>
<li>
<p>VHDL</p>
<blockquote>
<p>超高级集成电路硬件描述语言</p>
</blockquote>
</li>
<li>
<p>FSM</p>
<blockquote>
<p>状态机</p>
</blockquote>
</li>
</ul>
<h1>程序设计</h1>
<h2 id="D触发器的VHDL设计">D触发器的VHDL设计</h2>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line">library ieee;</span><br><span class="line">use ieee.std_logic_1164.all;</span><br><span class="line"></span><br><span class="line">entity dff1 is</span><br><span class="line">port(clk,d:in std_logic;</span><br><span class="line">		q:out std_logic);</span><br><span class="line">end entity dff1;</span><br><span class="line"></span><br><span class="line">architecture bhv of dff1 is</span><br><span class="line">signal q1:std_logic;</span><br><span class="line">bigin</span><br><span class="line">	process(clk,q1)</span><br><span class="line">	begin</span><br><span class="line">	if clk&#39;event and clk &#x3D; &#39;1&#39; then</span><br><span class="line">		q1&lt;&#x3D;d;</span><br><span class="line">	end if</span><br><span class="line">	end process</span><br><span class="line">	q&lt;&#x3D;q1;</span><br><span class="line">end </span><br></pre></td></tr></table></figure>
<blockquote>
<p>在进场外设置中间信号q1，设置进程中当遇到上升沿的时候，q1被赋值d</p>
<p>进程结束后赋值给q</p>
</blockquote>
<h2 id="含异步复位和时钟使能的D触发器的VHDL描述">含异步复位和时钟使能的D触发器的VHDL描述</h2>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line">library ieee;</span><br><span class="line">use ieee.std_logic_1164.all;</span><br><span class="line"></span><br><span class="line">entity diff2 is</span><br><span class="line">port(clk,d,en,rst:in std_logic;</span><br><span class="line">		q:out std_logic);</span><br><span class="line">end entity diff2;</span><br><span class="line"></span><br><span class="line">architecture bhv of diff2 is</span><br><span class="line">signal q1 : std_logic;</span><br><span class="line">process(q1,rst,clk,en)</span><br><span class="line">    if rst &#x3D; &#39;1&#39; then q1&lt;&#x3D;0;</span><br><span class="line">    elsif clk&#39;event and clk&#x3D;&#39;1&#39; then </span><br><span class="line">    	if en&#x3D;&#39;1&#39; then q1&lt;&#x3D;d；</span><br><span class="line">    	end if;</span><br><span class="line">    end if;</span><br><span class="line">end process;</span><br><span class="line">q&lt;&#x3D;q1;</span><br><span class="line">end bhv;</span><br></pre></td></tr></table></figure>
<blockquote>
<p>在进场外设置中间信号q1，设置进程中</p>
<p>一旦遇到rst=1时，立刻置零，</p>
<p>当遇到上升沿且使能en为1的时候，q1被赋值d</p>
<p>进程结束后赋值给q</p>
<p>关键点在把rst判断放在上升沿判断外</p>
</blockquote>
<h2 id="含同步复位控制的D触发器的VHDL描述">含同步复位控制的D触发器的VHDL描述</h2>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line">library ieee;</span><br><span class="line">use ieee.std_logic_1164.all;</span><br><span class="line"></span><br><span class="line">entity diff3 is</span><br><span class="line">port(clk,d,rst:in std_logic;</span><br><span class="line">		q:out std_logic);</span><br><span class="line">end entity diff2;</span><br><span class="line"></span><br><span class="line">architecture bhv of diff3 is</span><br><span class="line">signal q1 : std_logic;</span><br><span class="line">process(q1,rst,clk)</span><br><span class="line">    if clk&#39;event and clk&#x3D;&#39;1&#39; then </span><br><span class="line">    	if rst &#x3D; &#39;1&#39; then q1&lt;&#x3D;0;</span><br><span class="line">    	else q1&lt;&#x3D;d； </span><br><span class="line">    	end if;</span><br><span class="line">    end if;</span><br><span class="line">end process;</span><br><span class="line">q&lt;&#x3D;q1;</span><br><span class="line">end bhv;</span><br></pre></td></tr></table></figure>
<blockquote>
<p>因为题目没提到时钟使能，所以没有en</p>
<p>并且因为同步，所以把rst判断放到上升沿检测中</p>
</blockquote>
<h2 id="四选一多路选择器的VHDL设计">四选一多路选择器的VHDL设计</h2>
<h3 id="case语句">case语句</h3>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line">library ieee;</span><br><span class="line">use ieee.std_logic_1164.all;</span><br><span class="line"></span><br><span class="line">entity mux41a is</span><br><span class="line">port(a,b,c,d,s0,s1:in std_logic;</span><br><span class="line">		y:out std_logic);</span><br><span class="line">end entity mux41a;</span><br><span class="line"></span><br><span class="line">architecture bhv of mux41a is</span><br><span class="line">signal s:std_logic_vector(1 downto 0);</span><br><span class="line">begin</span><br><span class="line">s&lt;&#x3D;s1&amp;s0;</span><br><span class="line">	process(s1,s0)</span><br><span class="line">	begin</span><br><span class="line">	case(s) is</span><br><span class="line">		when &quot;00&quot; &#x3D;&gt; y &lt;&#x3D;a;</span><br><span class="line">		when &quot;01&quot; &#x3D;&gt; y &lt;&#x3D;b;</span><br><span class="line">		when &quot;10&quot; &#x3D;&gt; y &lt;&#x3D;c;</span><br><span class="line">		when &quot;11&quot; &#x3D;&gt; y &lt;&#x3D;d;</span><br><span class="line">		when others &#x3D;&gt; null;</span><br><span class="line">	end case;</span><br><span class="line">	end process;</span><br><span class="line">end bhv;</span><br></pre></td></tr></table></figure>
<h3 id="if-elsif语句">if_elsif语句</h3>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line">library ieee;</span><br><span class="line">use ieee.std_logic_1164.all;</span><br><span class="line"></span><br><span class="line">entity mux41a is</span><br><span class="line">port(a,b,c,d,s0,s1:in std_logic;</span><br><span class="line">		y:out std_logic);</span><br><span class="line">end entity mux41a;</span><br><span class="line"></span><br><span class="line">architecture bhv of mux41a is</span><br><span class="line">signal s:std_logic_vector(1 downto 0);</span><br><span class="line">begin</span><br><span class="line">s&lt;&#x3D;s1&amp;s0;</span><br><span class="line">	process(s1,s0)</span><br><span class="line">	begin</span><br><span class="line">	if (s&#x3D;&quot;00&quot;) then y&lt;&#x3D;a;</span><br><span class="line">	elsif (s&#x3D;&quot;01&quot;) then y&lt;&#x3D;b;</span><br><span class="line">	elsif (s&#x3D;&quot;10&quot;) then y&lt;&#x3D;c;</span><br><span class="line">	else y&lt;&#x3D;d;</span><br><span class="line">	end if;</span><br><span class="line">	end process;</span><br><span class="line">end bhv;</span><br></pre></td></tr></table></figure>
<h3 id="when-else语句">when_else语句</h3>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line">library ieee;</span><br><span class="line">use ieee.std_logic_1164.all;</span><br><span class="line"></span><br><span class="line">entity mux41a is</span><br><span class="line">port(a,b,c,d,s0,s1:in std_logic;</span><br><span class="line">		y:out std_logic);</span><br><span class="line">end entity mux41a;</span><br><span class="line"></span><br><span class="line">architecture bhv of mux41a is</span><br><span class="line">signal s:std_logic_vector(1 downto 0);</span><br><span class="line">begin</span><br><span class="line">    s&lt;&#x3D;s1&amp;s0;</span><br><span class="line">    y&lt;&#x3D;a when s&#x3D;&quot;00&quot; else</span><br><span class="line">    b when s&#x3D;&quot;01&quot; else</span><br><span class="line">    c when s&#x3D;&quot;10&quot; else</span><br><span class="line">    d;</span><br><span class="line">end bhv;</span><br></pre></td></tr></table></figure>
<h3 id="when语句">when语句</h3>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line">library ieee;</span><br><span class="line">use ieee.std_logic_1164.all;</span><br><span class="line"></span><br><span class="line">entity mux41a is</span><br><span class="line">port(a,b,c,d,s0,s1:in std_logic;</span><br><span class="line">		y:out std_logic);</span><br><span class="line">end entity mux41a;</span><br><span class="line"></span><br><span class="line">architecture bhv of mux41a is</span><br><span class="line">signal s:std_logic_vector(1 downto 0);</span><br><span class="line">begin</span><br><span class="line">    s&lt;&#x3D;s1&amp;s0;</span><br><span class="line">	with s select</span><br><span class="line">	y&lt;&#x3D;a when &quot;00&quot;,</span><br><span class="line">	   b when &quot;01&quot;,</span><br><span class="line">	   c when &quot;10&quot;,</span><br><span class="line">	   d;</span><br><span class="line"></span><br><span class="line">end bhv;</span><br></pre></td></tr></table></figure>
<h2 id="1位全加器的VHDL设计">1位全加器的VHDL设计</h2>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br></pre></td><td class="code"><pre><span class="line">library ieee;</span><br><span class="line">use ieee.std_logic_1164.all;</span><br><span class="line"></span><br><span class="line">entity f_adder is</span><br><span class="line">port(ain,bin,cin:in std_logic;</span><br><span class="line">		sum,count:out std_logic);</span><br><span class="line">end entity f_adder;</span><br><span class="line"></span><br><span class="line">architecture bhv of f_adder is</span><br><span class="line">	component h_adder is</span><br><span class="line">	port(a,b:in std_logic;</span><br><span class="line">		so,co:out std_logic);</span><br><span class="line">	end component;</span><br><span class="line">	</span><br><span class="line">	component or2a is</span><br><span class="line">	port(a,b:in std_logic;</span><br><span class="line">		sum,count:out std_logic);</span><br><span class="line">	end component;</span><br><span class="line">	</span><br><span class="line">	signal net1,net2,net3 : std_logic;</span><br><span class="line">	begin</span><br><span class="line">	u1:h_adder port map(a&#x3D;&gt;ain,b&#x3D;&gt;bin,so&#x3D;&gt;net1,co&#x3D;&gt;net2);</span><br><span class="line">	u2:h_adder port map(a&#x3D;&gt;cin,b&#x3D;&gt;net1,so&#x3D;&gt;sum,co&#x3D;&gt;net3);</span><br><span class="line">	u3:or2a port map(a&#x3D;&gt;net2,b&#x3D;&gt;net3,c&#x3D;&gt;count);</span><br><span class="line">end bhv;</span><br></pre></td></tr></table></figure>
<h2 id="十进制计数器的VHDL设计-带异步复位，同步使能，同步数据加载功能">十进制计数器的VHDL设计(带异步复位，同步使能，同步数据加载功能)</h2>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br></pre></td><td class="code"><pre><span class="line">library ieee;</span><br><span class="line">use ieee.std_logic_1164.all;</span><br><span class="line">use ieee.std_logic_unsigned.all;</span><br><span class="line"></span><br><span class="line">entity cnt10 is</span><br><span class="line">	port(clk,rst,en,load : in std_logic;</span><br><span class="line">		data : in std_ogic_vector(3 downto 0);</span><br><span class="line">		dout : out std_logic_vector(3 downto 0);</span><br><span class="line">		cout : out std_logic);</span><br><span class="line">end cnt10;</span><br><span class="line"></span><br><span class="line">architecture bhv of cnt10 is</span><br><span class="line">begin</span><br><span class="line">	process(clk,rst,en,load) </span><br><span class="line">		variable q :std_logic_vector(3 downto 0);</span><br><span class="line">		begin</span><br><span class="line">		if rst &#x3D; &quot;0&quot; then q :&#x3D;(others&#x3D;&gt;&#39;0&#39;);</span><br><span class="line">			elsif clk&#39;event and clk&#x3D;&#39;1&#39; then</span><br><span class="line">				if en&#x3D;&#39;1&#39; then</span><br><span class="line">					if (load&#x3D;&#39;0&#39;)then q:&#x3D;data;else</span><br><span class="line">						if q&lt;9 then q:&#x3D;q+1;</span><br><span class="line">							else q:&#x3D;(others&#x3D;&gt;&#39;0&#39;);</span><br><span class="line">						end if;</span><br><span class="line">					end if;</span><br><span class="line">				end if;</span><br><span class="line">		end if;</span><br><span class="line">		if q&#x3D;&#39;1001&#39; then cout&lt;&#x3D;&#39;1&#39;;</span><br><span class="line">			else cout&lt;&#x3D;&#39;0&#39;;</span><br><span class="line">		end if;</span><br><span class="line">		dout&lt;&#x3D;q;</span><br><span class="line">	end process;</span><br><span class="line">end bhv;</span><br></pre></td></tr></table></figure>
<h2 id="移位寄存器VHDL设计">移位寄存器VHDL设计</h2>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line">library ieee;</span><br><span class="line">use ieee.std_logic_1164.all</span><br><span class="line"></span><br><span class="line">entity shft is</span><br><span class="line">	port(clk,load : in std_logic;</span><br><span class="line">			qb : out std_logic;</span><br><span class="line">			din : in std_logic_vector(7 downto 0);</span><br><span class="line">			dout : out std_logic_vector(7 downto 0));</span><br><span class="line">end shft;</span><br><span class="line"></span><br><span class="line">architecture bhv of shft is</span><br><span class="line">	signal reg8 : std_logic_vector(7 downto 0);</span><br><span class="line">begin</span><br><span class="line">	process (clk,load) begin</span><br><span class="line">		if clk&#39;event and clk&#x3D;&#39;1&#39; then</span><br><span class="line">			if load&#x3D;&#39;1&#39; then reg8 &lt;&#x3D; din;</span><br><span class="line">				else reg8(6 downto 0) &lt;&#x3D; reg8(7 downto 1);</span><br><span class="line">			end if;</span><br><span class="line">		end if;</span><br><span class="line">	end process;</span><br><span class="line">		qb &lt;&#x3D; reg8(0);</span><br><span class="line">		dout&lt;&#x3D; reg8;</span><br><span class="line">end bhv;</span><br></pre></td></tr></table></figure>
<h2 id="状态机">状态机</h2>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br></pre></td><td class="code"><pre><span class="line">library ieee;</span><br><span class="line">use ieee.std_logic_1164.all;</span><br><span class="line"></span><br><span class="line">entity statmach_4 is</span><br><span class="line">port(clk,rst,input:in std_logic;</span><br><span class="line">		y:out integer range 0 to 4);</span><br><span class="line">end statmach_4;</span><br><span class="line"></span><br><span class="line">architecture bhv of statmach_4 is</span><br><span class="line">type state_type is (s0,s1,s2,s3);</span><br><span class="line">signal state:state_type;</span><br><span class="line">begin</span><br><span class="line">	p1:process(clk,rst,input)</span><br><span class="line">	begin</span><br><span class="line">	if rst&#x3D;&#39;0&#39; then state&lt;&#x3D;s0;</span><br><span class="line">		elsif clk&#39;event and clk&#x3D;&#39;1&#39; then</span><br><span class="line">		case state is</span><br><span class="line">			when s0&#x3D;&gt; if input&#x3D;&#39;1&#39; then state&lt;&#x3D;s1;</span><br><span class="line">				else state&lt;&#x3D;s0;</span><br><span class="line">				end if;</span><br><span class="line">			when s1&#x3D;&gt; if input&#x3D;&#39;1&#39; then state&lt;&#x3D;s2;</span><br><span class="line">				else state&lt;&#x3D;s1;</span><br><span class="line">				end if;</span><br><span class="line">			when s2&#x3D;&gt; if input&#x3D;&#39;1&#39; then state&lt;&#x3D;s3;</span><br><span class="line">				else state&lt;&#x3D;s2;</span><br><span class="line">				end if;</span><br><span class="line">			when s3&#x3D;&gt; if input&#x3D;&#39;1&#39; then state&lt;&#x3D;s0;</span><br><span class="line">				else state&lt;&#x3D;s3;</span><br><span class="line">				end if;</span><br><span class="line">		end case;</span><br><span class="line">	end if;</span><br><span class="line">	end process;</span><br><span class="line">	</span><br><span class="line">	p2:process(state,input)</span><br><span class="line">	begin</span><br><span class="line">	case state is</span><br><span class="line">	when s0 &#x3D;&gt; if input&#x3D;&#39;1&#39; then y&lt;&#x3D;0;</span><br><span class="line">		else y&lt;&#x3D;4;</span><br><span class="line">		end if;</span><br><span class="line">	when s1 &#x3D;&gt; if input&#x3D;&#39;1&#39; then y&lt;&#x3D;1;</span><br><span class="line">		else y&lt;&#x3D;4;</span><br><span class="line">		end if;	</span><br><span class="line">	when s2 &#x3D;&gt; if input&#x3D;&#39;1&#39; then y&lt;&#x3D;2;</span><br><span class="line">		else y&lt;&#x3D;4;</span><br><span class="line">		end if;			</span><br><span class="line">	when s3 &#x3D;&gt; if input&#x3D;&#39;1&#39; then y&lt;&#x3D;3;</span><br><span class="line">		else y&lt;&#x3D;4;</span><br><span class="line">		end if;</span><br><span class="line">	end case;</span><br><span class="line">	end process;</span><br><span class="line">end bhv;</span><br></pre></td></tr></table></figure>
<h2 id="占空比为50-的任意奇数次5分频电路">占空比为50%的任意奇数次5分频电路</h2>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br></pre></td><td class="code"><pre><span class="line">library ieee;</span><br><span class="line">use ieee.std_logic_1164.all;</span><br><span class="line">use ieee.std_logic_unsigned.all;</span><br><span class="line"></span><br><span class="line">entity div is</span><br><span class="line">	port(clk : in std_logic;</span><br><span class="line">		k_or,k1,k2 : out std_logic);</span><br><span class="line">end entity div;</span><br><span class="line"></span><br><span class="line">architecture bhv of div is</span><br><span class="line">	signal c1,c2 : std_logic_vector(2 downto 0);</span><br><span class="line">	signal m1,m2 : std_logic;</span><br><span class="line">	begin</span><br><span class="line">	</span><br><span class="line">	process(clk,c1)</span><br><span class="line">        begin</span><br><span class="line">        if rising_edge(clk) then</span><br><span class="line">        if (c1&#x3D;&quot;000&quot;) then c1&lt;&#x3D;&quot;000&quot;;</span><br><span class="line">        else c1&lt;&#x3D;c1+1;</span><br><span class="line">        end if;</span><br><span class="line">        if(c1&#x3D;&quot;001&quot;) then m1&lt;&#x3D;not m1;</span><br><span class="line">        elsif(c1&#x3D;&quot;001&quot;) then m1&lt;&#x3D;not m1;</span><br><span class="line">        end if;</span><br><span class="line">        end if;</span><br><span class="line">	end process;</span><br><span class="line">	</span><br><span class="line">	process(clk,c22)</span><br><span class="line">        begin</span><br><span class="line">        if rising_edge(clk) then</span><br><span class="line">        if (c2&#x3D;&quot;000&quot;) then c2&lt;&#x3D;&quot;000&quot;;</span><br><span class="line">        else c2&lt;&#x3D;c2+1;</span><br><span class="line">        end if;</span><br><span class="line">        if(c2&#x3D;&quot;001&quot;) then m2&lt;&#x3D;not m2;</span><br><span class="line">        elsif(c2&#x3D;&quot;001&quot;) then m2&lt;&#x3D;not m2;</span><br><span class="line">        end if;</span><br><span class="line">        end if;</span><br><span class="line">	end process;	</span><br><span class="line">	</span><br><span class="line">	k1&lt;&#x3D;m1;</span><br><span class="line">	k2&lt;&#x3D;m2;</span><br><span class="line">	k_or&lt;&#x3D;m1 or m2;</span><br><span class="line">end bhv;</span><br><span class="line">	</span><br></pre></td></tr></table></figure>
</article><div class="post-copyright"><div class="post-copyright__title"><span class="post-copyright-info"><h>EDA复习笔记</h></span></div><div class="post-copyright__type"><span class="post-copyright-info"><a href="http://xcwnice.gitee.io/2021/06/21/EDA/EDA%E5%A4%8D%E4%B9%A0%E7%AC%94%E8%AE%B0/">http://xcwnice.gitee.io/2021/06/21/EDA/EDA%E5%A4%8D%E4%B9%A0%E7%AC%94%E8%AE%B0/</a></span></div><div class="post-copyright-m"><div class="post-copyright-m-info"><div class="post-copyright-a"><h>作者</h><div class="post-copyright-cc-info"><h>xcw</h></div></div><div class="post-copyright-c"><h>发布于</h><div class="post-copyright-cc-info"><h>2021-06-21</h></div></div><div class="post-copyright-u"><h>更新于</h><div class="post-copyright-cc-info"><h>2021-06-25</h></div></div><div class="post-copyright-c"><h>许可协议</h><div class="post-copyright-cc-info"><a class="icon" rel="noopener" target="_blank" title="Creative Commons" href="https://creativecommons.org/"><i class="fab fa-creative-commons"></i></a><a rel="noopener" target="_blank" title="CC BY-NC-SA 4.0" href="https://creativecommons.org/licenses/by-nc-sa/4.0/">CC BY-NC-SA 4.0</a></div></div></div></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/EDA/">EDA</a></div><div class="post_share"><div class="social-share" data-image="/img/xcw/find1.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/social-share.js/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/social-share.js/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="next-post pull-full"><a href="/2021/06/18/%E8%80%83%E8%AF%95%E7%B1%BB/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BD%91%E7%BB%9C(%E8%80%83%E8%AF%95%E7%89%88)/"><img class="next-cover" src="/img/xcw/find1.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">计算机网络（考试版）</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span> 相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2021/04/08/EDA/EDA学习笔记/" title="EDA学习笔记"><img class="cover" src="/img/xcw/find1.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2021-04-08</div><div class="title">EDA学习笔记</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="card-info-avatar is-center"><img class="avatar-img" src="/img/xcw/header1.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/><div class="author-info__name">xcw</div><div class="author-info__description">欢迎每一位的到来</div></div><div class="card-info-data"><div class="card-info-data-item is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">49</div></a></div><div class="card-info-data-item is-center"><a href="/tags/"><div class="headline">标签</div><div class="length-num">28</div></a></div><div class="card-info-data-item is-center"><a href="/categories/"><div class="headline">分类</div><div class="length-num">18</div></a></div></div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">1.</span> <span class="toc-text">基本概念</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#VHDL%E9%80%BB%E8%BE%91%E6%93%8D%E4%BD%9C%E7%AC%A6"><span class="toc-number">1.1.</span> <span class="toc-text">VHDL逻辑操作符</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E9%80%BB%E8%BE%91%E5%8A%9F%E8%83%BD%E5%AE%9E%E7%8E%B0"><span class="toc-number">1.2.</span> <span class="toc-text">逻辑功能实现</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%BB%BC%E5%90%88%E7%9A%84%E5%AE%9A%E4%B9%89"><span class="toc-number">1.3.</span> <span class="toc-text">综合的定义</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%94%B5%E8%B7%AF%E6%8F%8F%E8%BF%B0"><span class="toc-number">1.4.</span> <span class="toc-text">电路描述</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%8F%98%E9%87%8F%E4%B8%8E%E4%BF%A1%E5%8F%B7"><span class="toc-number">1.5.</span> <span class="toc-text">变量与信号</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%8F%98%E9%87%8F"><span class="toc-number">1.5.1.</span> <span class="toc-text">变量</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BF%A1%E5%8F%B7"><span class="toc-number">1.5.2.</span> <span class="toc-text">信号</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BF%A1%E5%8F%B7%E4%B8%8E%E5%8F%98%E9%87%8F%E8%B5%8B%E5%80%BC%E8%AF%AD%E5%8F%A5%E5%8A%9F%E8%83%BD%E7%9A%84%E6%AF%94%E8%BE%83"><span class="toc-number">1.5.3.</span> <span class="toc-text">信号与变量赋值语句功能的比较</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%AF%B7%E8%AF%B4%E6%98%8E%E8%BF%9B%E7%A8%8B%E4%B8%AD%E7%9A%84%E4%BF%A1%E5%8F%B7%E8%B5%8B%E5%80%BC%E4%B8%8E%E5%8F%98%E9%87%8F%E8%B5%8B%E5%80%BC%E7%9A%84%E5%8C%BA%E5%88%AB%E3%80%82"><span class="toc-number">1.5.4.</span> <span class="toc-text">请说明进程中的信号赋值与变量赋值的区别。</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%A0%87%E8%AF%86%E7%AC%A6%E7%9A%84%E5%91%BD%E5%90%8D%E8%A7%84%E8%8C%83"><span class="toc-number">1.6.</span> <span class="toc-text">标识符的命名规范</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%85%83%E4%BB%B6%E4%BE%8B%E5%8C%96"><span class="toc-number">1.7.</span> <span class="toc-text">元件例化</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#VHDL%E7%9A%84%E7%AB%AF%E5%8F%A3%E6%A8%A1%E5%BC%8F"><span class="toc-number">1.8.</span> <span class="toc-text">VHDL的端口模式</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#FPGA%E7%9A%84EDA%E5%BC%80%E5%8F%91%E6%B5%81%E7%A8%8B"><span class="toc-number">1.9.</span> <span class="toc-text">FPGA的EDA开发流程</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#VHDL%E6%95%B0%E6%8D%AE%E5%AF%B9%E8%B1%A1"><span class="toc-number">1.10.</span> <span class="toc-text">VHDL数据对象</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#VHDL%E7%BB%93%E6%9E%84%E4%BD%93%E7%9A%843%E7%A7%8D%E6%8F%8F%E8%BF%B0%E6%96%B9%E5%BC%8F"><span class="toc-number">1.11.</span> <span class="toc-text">VHDL结构体的3种描述方式</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Moore%E7%8A%B6%E6%80%81%E6%9C%BA%E5%92%8CMealy%E7%8A%B6%E6%80%81%E6%9C%BA%E7%9A%84%E5%8C%BA%E5%88%AB"><span class="toc-number">1.12.</span> <span class="toc-text">Moore状态机和Mealy状态机的区别</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%97%B6%E9%92%9F%E4%B8%8A%E5%8D%87%E6%B2%BF%E7%9A%84%E4%B8%A4%E7%A7%8D%E6%9C%80%E5%B8%B8%E8%A7%81%E7%9A%84%E6%8F%8F%E8%BF%B0%E6%96%B9%E5%BC%8F"><span class="toc-number">1.13.</span> <span class="toc-text">时钟上升沿的两种最常见的描述方式</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%B8%B8%E8%A7%81%E7%9A%84%E5%87%A0%E7%A7%8D%E5%B9%B6%E8%A1%8C%E8%AF%AD%E5%8F%A5%E5%92%8C%E4%B8%B2%E8%A1%8C%E8%AF%AD%E5%8F%A5"><span class="toc-number">1.14.</span> <span class="toc-text">常见的几种并行语句和串行语句</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%B9%B6%E8%A1%8C%E8%AF%AD%E5%8F%A5"><span class="toc-number">1.14.1.</span> <span class="toc-text">并行语句</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E8%BF%9B%E7%A8%8B%E8%AF%AD%E5%8F%A5"><span class="toc-number">1.14.1.1.</span> <span class="toc-text">进程语句</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%B9%B6%E8%A1%8C%E4%BF%A1%E5%8F%B7%E8%B5%8B%E5%80%BC%E8%AF%AD%E5%8F%A5"><span class="toc-number">1.14.1.2.</span> <span class="toc-text">并行信号赋值语句</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%85%83%E4%BB%B6%E4%BE%8B%E5%8C%96%E8%AF%AD%E5%8F%A5"><span class="toc-number">1.14.1.3.</span> <span class="toc-text">元件例化语句</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%B8%B2%E8%A1%8C%E8%AF%AD%E5%8F%A5"><span class="toc-number">1.14.2.</span> <span class="toc-text">串行语句</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#VHDL%E7%9B%B4%E6%8E%A5%E4%BF%A1%E5%8F%B7%E8%B5%8B%E5%80%BC%E8%AF%AD%E5%8F%A5"><span class="toc-number">1.14.2.1.</span> <span class="toc-text">VHDL直接信号赋值语句</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#VHDL%E5%8F%98%E9%87%8F%E8%B5%8B%E5%80%BC%E8%AF%AD%E5%8F%A5"><span class="toc-number">1.14.2.2.</span> <span class="toc-text">VHDL变量赋值语句</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#VHDL%E6%9D%A1%E4%BB%B6%E8%AF%AD%E5%8F%A5"><span class="toc-number">1.14.2.3.</span> <span class="toc-text">VHDL条件语句</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#VHDL%E5%BE%AA%E7%8E%AF%E8%AF%AD%E5%8F%A5"><span class="toc-number">1.14.2.4.</span> <span class="toc-text">VHDL循环语句</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E9%9D%A2%E7%A7%AF%E4%BC%98%E5%8C%96%E7%9A%84%E5%A4%9A%E7%A7%8D%E6%96%B9%E6%B3%95"><span class="toc-number">1.15.</span> <span class="toc-text">面积优化的多种方法</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E9%80%9F%E5%BA%A6%E4%BC%98%E5%8C%96%E7%9A%84%E5%A4%9A%E7%A7%8D%E6%96%B9%E5%BC%8F"><span class="toc-number">1.16.</span> <span class="toc-text">速度优化的多种方式</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%B8%B8%E8%A7%81%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B%E7%9A%84%E8%BD%AC%E6%8D%A2%E5%87%BD%E6%95%B0"><span class="toc-number">1.17.</span> <span class="toc-text">常见数据类型的转换函数</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">2.</span> <span class="toc-text">名词解释</span></a></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">3.</span> <span class="toc-text">程序设计</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#D%E8%A7%A6%E5%8F%91%E5%99%A8%E7%9A%84VHDL%E8%AE%BE%E8%AE%A1"><span class="toc-number">3.1.</span> <span class="toc-text">D触发器的VHDL设计</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%90%AB%E5%BC%82%E6%AD%A5%E5%A4%8D%E4%BD%8D%E5%92%8C%E6%97%B6%E9%92%9F%E4%BD%BF%E8%83%BD%E7%9A%84D%E8%A7%A6%E5%8F%91%E5%99%A8%E7%9A%84VHDL%E6%8F%8F%E8%BF%B0"><span class="toc-number">3.2.</span> <span class="toc-text">含异步复位和时钟使能的D触发器的VHDL描述</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%90%AB%E5%90%8C%E6%AD%A5%E5%A4%8D%E4%BD%8D%E6%8E%A7%E5%88%B6%E7%9A%84D%E8%A7%A6%E5%8F%91%E5%99%A8%E7%9A%84VHDL%E6%8F%8F%E8%BF%B0"><span class="toc-number">3.3.</span> <span class="toc-text">含同步复位控制的D触发器的VHDL描述</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%9B%9B%E9%80%89%E4%B8%80%E5%A4%9A%E8%B7%AF%E9%80%89%E6%8B%A9%E5%99%A8%E7%9A%84VHDL%E8%AE%BE%E8%AE%A1"><span class="toc-number">3.4.</span> <span class="toc-text">四选一多路选择器的VHDL设计</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#case%E8%AF%AD%E5%8F%A5"><span class="toc-number">3.4.1.</span> <span class="toc-text">case语句</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#if-elsif%E8%AF%AD%E5%8F%A5"><span class="toc-number">3.4.2.</span> <span class="toc-text">if_elsif语句</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#when-else%E8%AF%AD%E5%8F%A5"><span class="toc-number">3.4.3.</span> <span class="toc-text">when_else语句</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#when%E8%AF%AD%E5%8F%A5"><span class="toc-number">3.4.4.</span> <span class="toc-text">when语句</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#1%E4%BD%8D%E5%85%A8%E5%8A%A0%E5%99%A8%E7%9A%84VHDL%E8%AE%BE%E8%AE%A1"><span class="toc-number">3.5.</span> <span class="toc-text">1位全加器的VHDL设计</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%8D%81%E8%BF%9B%E5%88%B6%E8%AE%A1%E6%95%B0%E5%99%A8%E7%9A%84VHDL%E8%AE%BE%E8%AE%A1-%E5%B8%A6%E5%BC%82%E6%AD%A5%E5%A4%8D%E4%BD%8D%EF%BC%8C%E5%90%8C%E6%AD%A5%E4%BD%BF%E8%83%BD%EF%BC%8C%E5%90%8C%E6%AD%A5%E6%95%B0%E6%8D%AE%E5%8A%A0%E8%BD%BD%E5%8A%9F%E8%83%BD"><span class="toc-number">3.6.</span> <span class="toc-text">十进制计数器的VHDL设计(带异步复位，同步使能，同步数据加载功能)</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%A7%BB%E4%BD%8D%E5%AF%84%E5%AD%98%E5%99%A8VHDL%E8%AE%BE%E8%AE%A1"><span class="toc-number">3.7.</span> <span class="toc-text">移位寄存器VHDL设计</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%8A%B6%E6%80%81%E6%9C%BA"><span class="toc-number">3.8.</span> <span class="toc-text">状态机</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%8D%A0%E7%A9%BA%E6%AF%94%E4%B8%BA50-%E7%9A%84%E4%BB%BB%E6%84%8F%E5%A5%87%E6%95%B0%E6%AC%A15%E5%88%86%E9%A2%91%E7%94%B5%E8%B7%AF"><span class="toc-number">3.9.</span> <span class="toc-text">占空比为50%的任意奇数次5分频电路</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2021/06/21/EDA/EDA%E5%A4%8D%E4%B9%A0%E7%AC%94%E8%AE%B0/" title="EDA复习笔记"><img src="/img/xcw/find1.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="EDA复习笔记"/></a><div class="content"><a class="title" href="/2021/06/21/EDA/EDA%E5%A4%8D%E4%B9%A0%E7%AC%94%E8%AE%B0/" title="EDA复习笔记">EDA复习笔记</a><time datetime="2021-06-21T08:34:05.000Z" title="发表于 2021-06-21 16:34:05">2021-06-21</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2021/06/18/%E8%80%83%E8%AF%95%E7%B1%BB/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BD%91%E7%BB%9C(%E8%80%83%E8%AF%95%E7%89%88)/" title="计算机网络（考试版）"><img src="/img/xcw/find1.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="计算机网络（考试版）"/></a><div class="content"><a class="title" href="/2021/06/18/%E8%80%83%E8%AF%95%E7%B1%BB/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BD%91%E7%BB%9C(%E8%80%83%E8%AF%95%E7%89%88)/" title="计算机网络（考试版）">计算机网络（考试版）</a><time datetime="2021-06-18T02:59:34.000Z" title="发表于 2021-06-18 10:59:34">2021-06-18</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2021/05/25/%E7%88%AC%E8%99%AB/%E7%88%AC%E8%99%AB%E5%85%A5%E9%97%A8/" title="爬虫入门"><img src="/img/xcw/find1.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="爬虫入门"/></a><div class="content"><a class="title" href="/2021/05/25/%E7%88%AC%E8%99%AB/%E7%88%AC%E8%99%AB%E5%85%A5%E9%97%A8/" title="爬虫入门">爬虫入门</a><time datetime="2021-05-25T02:59:34.000Z" title="发表于 2021-05-25 10:59:34">2021-05-25</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2021/05/19/opencv/opencv_tf/" title="opencv-yolov3"><img src="/img/xcw/find1.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="opencv-yolov3"/></a><div class="content"><a class="title" href="/2021/05/19/opencv/opencv_tf/" title="opencv-yolov3">opencv-yolov3</a><time datetime="2021-05-19T02:59:34.000Z" title="发表于 2021-05-19 10:59:34">2021-05-19</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2021/05/15/%E5%B0%8F%E5%B7%A5%E5%85%B7/lrc%E6%AD%8C%E8%AF%8D%E6%BC%82%E7%A7%BB%E5%92%8Csrt2lrc/" title="lrc歌词漂移和srt2lrc"><img src="/img/xcw/find1.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="lrc歌词漂移和srt2lrc"/></a><div class="content"><a class="title" href="/2021/05/15/%E5%B0%8F%E5%B7%A5%E5%85%B7/lrc%E6%AD%8C%E8%AF%8D%E6%BC%82%E7%A7%BB%E5%92%8Csrt2lrc/" title="lrc歌词漂移和srt2lrc">lrc歌词漂移和srt2lrc</a><time datetime="2021-05-15T13:59:34.000Z" title="发表于 2021-05-15 21:59:34">2021-05-15</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2021 By xcw</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/node-snackbar/dist/snackbar.min.js"></script><script>var preloader = {
  endLoading: () => {
    document.body.style.overflow = 'auto';
    document.getElementById('loading-box').classList.add("loaded")
  },
  initLoading: () => {
    document.body.style.overflow = '';
    document.getElementById('loading-box').classList.remove("loaded")

  }
}
window.addEventListener('load',preloader.endLoading())</script><div class="js-pjax"></div><script async data-pjax src="/js/randombg.js"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>