{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719445887533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719445887534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 26 17:51:27 2024 " "Processing started: Wed Jun 26 17:51:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719445887534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719445887534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MemoriaRAM -c MemoriaRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off MemoriaRAM -c MemoriaRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719445887534 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1719445888162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriaram_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriaRAM_fpga " "Found entity 1: MemoriaRAM_fpga" {  } { { "MemoriaRAM_fpga.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/MemoriaRAM/MemoriaRAM_fpga.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719445888231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719445888231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.v 2 2 " "Found 2 design units, including 2 entities, in source file memoriaram.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriaRAM " "Found entity 1: MemoriaRAM" {  } { { "MemoriaRAM.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/MemoriaRAM/MemoriaRAM.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719445888236 ""} { "Info" "ISGN_ENTITY_NAME" "2 MemoriaRAM_tb " "Found entity 2: MemoriaRAM_tb" {  } { { "MemoriaRAM.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/MemoriaRAM/MemoriaRAM.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719445888236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719445888236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfreq.v 1 1 " "Found 1 design units, including 1 entities, in source file divfreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivFreq " "Found entity 1: DivFreq" {  } { { "DivFreq.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/MemoriaRAM/DivFreq.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719445888241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719445888241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/MemoriaRAM/display.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719445888248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719445888248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file memoriaram_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719445888252 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MemoriaRAM " "Elaborating entity \"MemoriaRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1719445888295 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "VALID MemoriaRAM.v(46) " "Verilog HDL Always Construct warning at MemoriaRAM.v(46): inferring latch(es) for variable \"VALID\", which holds its previous value in one or more paths through the always construct" {  } { { "MemoriaRAM.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/MemoriaRAM/MemoriaRAM.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719445888303 "|MemoriaRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[15\] MemoriaRAM.v(46) " "Inferred latch for \"VALID\[15\]\" at MemoriaRAM.v(46)" {  } { { "MemoriaRAM.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/MemoriaRAM/MemoriaRAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719445888304 "|MemoriaRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[14\] MemoriaRAM.v(46) " "Inferred latch for \"VALID\[14\]\" at MemoriaRAM.v(46)" {  } { { "MemoriaRAM.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/MemoriaRAM/MemoriaRAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719445888304 "|MemoriaRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[13\] MemoriaRAM.v(46) " "Inferred latch for \"VALID\[13\]\" at MemoriaRAM.v(46)" {  } { { "MemoriaRAM.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/MemoriaRAM/MemoriaRAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719445888304 "|MemoriaRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[12\] MemoriaRAM.v(46) " "Inferred latch for \"VALID\[12\]\" at MemoriaRAM.v(46)" {  } { { "MemoriaRAM.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/MemoriaRAM/MemoriaRAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719445888304 "|MemoriaRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[11\] MemoriaRAM.v(46) " "Inferred latch for \"VALID\[11\]\" at MemoriaRAM.v(46)" {  } { { "MemoriaRAM.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/MemoriaRAM/MemoriaRAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719445888304 "|MemoriaRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[10\] MemoriaRAM.v(46) " "Inferred latch for \"VALID\[10\]\" at MemoriaRAM.v(46)" {  } { { "MemoriaRAM.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/MemoriaRAM/MemoriaRAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719445888304 "|MemoriaRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[9\] MemoriaRAM.v(46) " "Inferred latch for \"VALID\[9\]\" at MemoriaRAM.v(46)" {  } { { "MemoriaRAM.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/MemoriaRAM/MemoriaRAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719445888305 "|MemoriaRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[8\] MemoriaRAM.v(46) " "Inferred latch for \"VALID\[8\]\" at MemoriaRAM.v(46)" {  } { { "MemoriaRAM.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/MemoriaRAM/MemoriaRAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719445888305 "|MemoriaRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[7\] MemoriaRAM.v(46) " "Inferred latch for \"VALID\[7\]\" at MemoriaRAM.v(46)" {  } { { "MemoriaRAM.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/MemoriaRAM/MemoriaRAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719445888305 "|MemoriaRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[6\] MemoriaRAM.v(46) " "Inferred latch for \"VALID\[6\]\" at MemoriaRAM.v(46)" {  } { { "MemoriaRAM.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/MemoriaRAM/MemoriaRAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719445888305 "|MemoriaRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[5\] MemoriaRAM.v(46) " "Inferred latch for \"VALID\[5\]\" at MemoriaRAM.v(46)" {  } { { "MemoriaRAM.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/MemoriaRAM/MemoriaRAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719445888305 "|MemoriaRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[4\] MemoriaRAM.v(46) " "Inferred latch for \"VALID\[4\]\" at MemoriaRAM.v(46)" {  } { { "MemoriaRAM.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/MemoriaRAM/MemoriaRAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719445888305 "|MemoriaRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[3\] MemoriaRAM.v(46) " "Inferred latch for \"VALID\[3\]\" at MemoriaRAM.v(46)" {  } { { "MemoriaRAM.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/MemoriaRAM/MemoriaRAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719445888305 "|MemoriaRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[2\] MemoriaRAM.v(46) " "Inferred latch for \"VALID\[2\]\" at MemoriaRAM.v(46)" {  } { { "MemoriaRAM.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/MemoriaRAM/MemoriaRAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719445888305 "|MemoriaRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[1\] MemoriaRAM.v(46) " "Inferred latch for \"VALID\[1\]\" at MemoriaRAM.v(46)" {  } { { "MemoriaRAM.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/MemoriaRAM/MemoriaRAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719445888305 "|MemoriaRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[0\] MemoriaRAM.v(46) " "Inferred latch for \"VALID\[0\]\" at MemoriaRAM.v(46)" {  } { { "MemoriaRAM.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/MemoriaRAM/MemoriaRAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719445888305 "|MemoriaRAM"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "157 " "Implemented 157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1719445888884 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1719445888884 ""} { "Info" "ICUT_CUT_TM_LCELLS" "141 " "Implemented 141 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1719445888884 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1719445888884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719445888995 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 26 17:51:28 2024 " "Processing ended: Wed Jun 26 17:51:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719445888995 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719445888995 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719445888995 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719445888995 ""}
