// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_HH_
#define _compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.h"
#include "shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.h"

namespace ap_rtl {

struct compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s : public sc_module {
    // Port declarations 103
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > in_elem_data_V_read;
    sc_out< sc_lv<25> > res_stream_V_data_0_V_din;
    sc_in< sc_logic > res_stream_V_data_0_V_full_n;
    sc_out< sc_logic > res_stream_V_data_0_V_write;
    sc_out< sc_lv<25> > res_stream_V_data_1_V_din;
    sc_in< sc_logic > res_stream_V_data_1_V_full_n;
    sc_out< sc_logic > res_stream_V_data_1_V_write;
    sc_out< sc_lv<25> > res_stream_V_data_2_V_din;
    sc_in< sc_logic > res_stream_V_data_2_V_full_n;
    sc_out< sc_logic > res_stream_V_data_2_V_write;
    sc_out< sc_lv<25> > res_stream_V_data_3_V_din;
    sc_in< sc_logic > res_stream_V_data_3_V_full_n;
    sc_out< sc_logic > res_stream_V_data_3_V_write;
    sc_out< sc_lv<25> > res_stream_V_data_4_V_din;
    sc_in< sc_logic > res_stream_V_data_4_V_full_n;
    sc_out< sc_logic > res_stream_V_data_4_V_write;
    sc_out< sc_lv<25> > res_stream_V_data_5_V_din;
    sc_in< sc_logic > res_stream_V_data_5_V_full_n;
    sc_out< sc_logic > res_stream_V_data_5_V_write;
    sc_out< sc_lv<25> > res_stream_V_data_6_V_din;
    sc_in< sc_logic > res_stream_V_data_6_V_full_n;
    sc_out< sc_logic > res_stream_V_data_6_V_write;
    sc_out< sc_lv<25> > res_stream_V_data_7_V_din;
    sc_in< sc_logic > res_stream_V_data_7_V_full_n;
    sc_out< sc_logic > res_stream_V_data_7_V_write;
    sc_out< sc_lv<25> > res_stream_V_data_8_V_din;
    sc_in< sc_logic > res_stream_V_data_8_V_full_n;
    sc_out< sc_logic > res_stream_V_data_8_V_write;
    sc_out< sc_lv<25> > res_stream_V_data_9_V_din;
    sc_in< sc_logic > res_stream_V_data_9_V_full_n;
    sc_out< sc_logic > res_stream_V_data_9_V_write;
    sc_out< sc_lv<25> > res_stream_V_data_10_V_din;
    sc_in< sc_logic > res_stream_V_data_10_V_full_n;
    sc_out< sc_logic > res_stream_V_data_10_V_write;
    sc_out< sc_lv<25> > res_stream_V_data_11_V_din;
    sc_in< sc_logic > res_stream_V_data_11_V_full_n;
    sc_out< sc_logic > res_stream_V_data_11_V_write;
    sc_out< sc_lv<25> > res_stream_V_data_12_V_din;
    sc_in< sc_logic > res_stream_V_data_12_V_full_n;
    sc_out< sc_logic > res_stream_V_data_12_V_write;
    sc_out< sc_lv<25> > res_stream_V_data_13_V_din;
    sc_in< sc_logic > res_stream_V_data_13_V_full_n;
    sc_out< sc_logic > res_stream_V_data_13_V_write;
    sc_out< sc_lv<25> > res_stream_V_data_14_V_din;
    sc_in< sc_logic > res_stream_V_data_14_V_full_n;
    sc_out< sc_logic > res_stream_V_data_14_V_write;
    sc_out< sc_lv<25> > res_stream_V_data_15_V_din;
    sc_in< sc_logic > res_stream_V_data_15_V_full_n;
    sc_out< sc_logic > res_stream_V_data_15_V_write;
    sc_out< sc_lv<25> > res_stream_V_data_16_V_din;
    sc_in< sc_logic > res_stream_V_data_16_V_full_n;
    sc_out< sc_logic > res_stream_V_data_16_V_write;
    sc_out< sc_lv<25> > res_stream_V_data_17_V_din;
    sc_in< sc_logic > res_stream_V_data_17_V_full_n;
    sc_out< sc_logic > res_stream_V_data_17_V_write;
    sc_out< sc_lv<25> > res_stream_V_data_18_V_din;
    sc_in< sc_logic > res_stream_V_data_18_V_full_n;
    sc_out< sc_logic > res_stream_V_data_18_V_write;
    sc_out< sc_lv<25> > res_stream_V_data_19_V_din;
    sc_in< sc_logic > res_stream_V_data_19_V_full_n;
    sc_out< sc_logic > res_stream_V_data_19_V_write;
    sc_out< sc_lv<25> > res_stream_V_data_20_V_din;
    sc_in< sc_logic > res_stream_V_data_20_V_full_n;
    sc_out< sc_logic > res_stream_V_data_20_V_write;
    sc_out< sc_lv<25> > res_stream_V_data_21_V_din;
    sc_in< sc_logic > res_stream_V_data_21_V_full_n;
    sc_out< sc_logic > res_stream_V_data_21_V_write;
    sc_out< sc_lv<25> > res_stream_V_data_22_V_din;
    sc_in< sc_logic > res_stream_V_data_22_V_full_n;
    sc_out< sc_logic > res_stream_V_data_22_V_write;
    sc_out< sc_lv<25> > res_stream_V_data_23_V_din;
    sc_in< sc_logic > res_stream_V_data_23_V_full_n;
    sc_out< sc_logic > res_stream_V_data_23_V_write;
    sc_out< sc_lv<25> > res_stream_V_data_24_V_din;
    sc_in< sc_logic > res_stream_V_data_24_V_full_n;
    sc_out< sc_logic > res_stream_V_data_24_V_write;
    sc_out< sc_lv<25> > res_stream_V_data_25_V_din;
    sc_in< sc_logic > res_stream_V_data_25_V_full_n;
    sc_out< sc_logic > res_stream_V_data_25_V_write;
    sc_out< sc_lv<25> > res_stream_V_data_26_V_din;
    sc_in< sc_logic > res_stream_V_data_26_V_full_n;
    sc_out< sc_logic > res_stream_V_data_26_V_write;
    sc_out< sc_lv<25> > res_stream_V_data_27_V_din;
    sc_in< sc_logic > res_stream_V_data_27_V_full_n;
    sc_out< sc_logic > res_stream_V_data_27_V_write;
    sc_out< sc_lv<25> > res_stream_V_data_28_V_din;
    sc_in< sc_logic > res_stream_V_data_28_V_full_n;
    sc_out< sc_logic > res_stream_V_data_28_V_write;
    sc_out< sc_lv<25> > res_stream_V_data_29_V_din;
    sc_in< sc_logic > res_stream_V_data_29_V_full_n;
    sc_out< sc_logic > res_stream_V_data_29_V_write;
    sc_out< sc_lv<25> > res_stream_V_data_30_V_din;
    sc_in< sc_logic > res_stream_V_data_30_V_full_n;
    sc_out< sc_logic > res_stream_V_data_30_V_write;
    sc_out< sc_lv<25> > res_stream_V_data_31_V_din;
    sc_in< sc_logic > res_stream_V_data_31_V_full_n;
    sc_out< sc_logic > res_stream_V_data_31_V_write;


    // Module declarations
    compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s(sc_module_name name);
    SC_HAS_PROCESS(compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s);

    ~compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s();

    sc_trace_file* mVcdFile;

    dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s* grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247;
    shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s* call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_273;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<16> > kernel_data_V_1333;
    sc_signal< sc_lv<16> > kernel_data_V_2334;
    sc_signal< sc_lv<16> > kernel_data_V_4;
    sc_signal< sc_lv<16> > kernel_data_V_5;
    sc_signal< sc_lv<16> > kernel_data_V_7;
    sc_signal< sc_lv<16> > kernel_data_V_8;
    sc_signal< sc_lv<16> > kernel_data_V_0;
    sc_signal< sc_lv<16> > kernel_data_V_3335;
    sc_signal< sc_lv<16> > kernel_data_V_6;
    sc_signal< sc_lv<32> > sX_3;
    sc_signal< sc_lv<32> > sY_3;
    sc_signal< sc_lv<32> > pY_3;
    sc_signal< sc_lv<32> > pX_3;
    sc_signal< sc_logic > res_stream_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > and_ln284_2_reg_732;
    sc_signal< sc_logic > res_stream_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_4_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_5_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_6_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_7_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_8_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_9_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_10_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_11_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_12_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_13_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_14_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_15_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_16_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_17_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_18_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_19_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_20_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_21_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_22_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_23_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_24_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_25_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_26_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_27_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_28_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_29_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_30_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_31_V_blk_n;
    sc_signal< sc_lv<32> > sX_3_load_reg_700;
    sc_signal< sc_lv<1> > icmp_ln284_fu_413_p2;
    sc_signal< sc_lv<1> > icmp_ln284_reg_705;
    sc_signal< sc_lv<32> > sY_3_load_reg_710;
    sc_signal< sc_lv<1> > icmp_ln284_1_fu_423_p2;
    sc_signal< sc_lv<1> > icmp_ln284_1_reg_715;
    sc_signal< sc_lv<32> > pY_3_load_reg_720;
    sc_signal< sc_lv<32> > pX_3_load_reg_726;
    sc_signal< sc_lv<1> > and_ln284_2_fu_481_p2;
    sc_signal< sc_lv<25> > tmp_data_0_V_reg_736;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_ready;
    sc_signal< sc_logic > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_done;
    sc_signal< sc_lv<25> > tmp_data_1_V_reg_741;
    sc_signal< sc_lv<25> > tmp_data_2_V_reg_746;
    sc_signal< sc_lv<25> > tmp_data_3_V_reg_751;
    sc_signal< sc_lv<25> > tmp_data_4_V_reg_756;
    sc_signal< sc_lv<25> > tmp_data_5_V_reg_761;
    sc_signal< sc_lv<25> > tmp_data_6_V_reg_766;
    sc_signal< sc_lv<25> > tmp_data_7_V_reg_771;
    sc_signal< sc_lv<25> > tmp_data_8_V_reg_776;
    sc_signal< sc_lv<25> > tmp_data_9_V_reg_781;
    sc_signal< sc_lv<25> > tmp_data_10_V_reg_786;
    sc_signal< sc_lv<25> > tmp_data_11_V_reg_791;
    sc_signal< sc_lv<25> > tmp_data_12_V_reg_796;
    sc_signal< sc_lv<25> > tmp_data_13_V_reg_801;
    sc_signal< sc_lv<25> > tmp_data_14_V_reg_806;
    sc_signal< sc_lv<25> > tmp_data_15_V_reg_811;
    sc_signal< sc_lv<25> > tmp_data_16_V_reg_816;
    sc_signal< sc_lv<25> > tmp_data_17_V_reg_821;
    sc_signal< sc_lv<25> > tmp_data_18_V_reg_826;
    sc_signal< sc_lv<25> > tmp_data_19_V_reg_831;
    sc_signal< sc_lv<25> > tmp_data_20_V_reg_836;
    sc_signal< sc_lv<25> > tmp_data_21_V_reg_841;
    sc_signal< sc_lv<25> > tmp_data_22_V_reg_846;
    sc_signal< sc_lv<25> > tmp_data_23_V_reg_851;
    sc_signal< sc_lv<25> > tmp_data_24_V_reg_856;
    sc_signal< sc_lv<25> > tmp_data_25_V_reg_861;
    sc_signal< sc_lv<25> > tmp_data_26_V_reg_866;
    sc_signal< sc_lv<25> > tmp_data_27_V_reg_871;
    sc_signal< sc_lv<25> > tmp_data_28_V_reg_876;
    sc_signal< sc_lv<25> > tmp_data_29_V_reg_881;
    sc_signal< sc_lv<25> > tmp_data_30_V_reg_886;
    sc_signal< sc_lv<25> > tmp_data_31_V_reg_891;
    sc_signal< sc_lv<1> > icmp_ln303_fu_615_p2;
    sc_signal< sc_lv<1> > icmp_ln303_reg_896;
    sc_signal< sc_logic > io_acc_block_signal_op111;
    sc_signal< bool > ap_block_state3;
    sc_signal< sc_lv<32> > select_ln318_fu_636_p3;
    sc_signal< sc_lv<32> > select_ln318_reg_900;
    sc_signal< sc_lv<1> > icmp_ln307_fu_655_p2;
    sc_signal< sc_lv<1> > icmp_ln307_reg_905;
    sc_signal< sc_lv<32> > select_ln313_fu_676_p3;
    sc_signal< sc_lv<32> > select_ln313_reg_909;
    sc_signal< sc_logic > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_start;
    sc_signal< sc_logic > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_idle;
    sc_signal< sc_lv<25> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_return_0;
    sc_signal< sc_lv<25> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_return_1;
    sc_signal< sc_lv<25> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_return_2;
    sc_signal< sc_lv<25> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_return_3;
    sc_signal< sc_lv<25> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_return_4;
    sc_signal< sc_lv<25> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_return_5;
    sc_signal< sc_lv<25> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_return_6;
    sc_signal< sc_lv<25> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_return_7;
    sc_signal< sc_lv<25> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_return_8;
    sc_signal< sc_lv<25> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_return_9;
    sc_signal< sc_lv<25> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_return_10;
    sc_signal< sc_lv<25> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_return_11;
    sc_signal< sc_lv<25> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_return_12;
    sc_signal< sc_lv<25> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_return_13;
    sc_signal< sc_lv<25> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_return_14;
    sc_signal< sc_lv<25> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_return_15;
    sc_signal< sc_lv<25> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_return_16;
    sc_signal< sc_lv<25> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_return_17;
    sc_signal< sc_lv<25> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_return_18;
    sc_signal< sc_lv<25> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_return_19;
    sc_signal< sc_lv<25> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_return_20;
    sc_signal< sc_lv<25> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_return_21;
    sc_signal< sc_lv<25> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_return_22;
    sc_signal< sc_lv<25> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_return_23;
    sc_signal< sc_lv<25> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_return_24;
    sc_signal< sc_lv<25> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_return_25;
    sc_signal< sc_lv<25> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_return_26;
    sc_signal< sc_lv<25> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_return_27;
    sc_signal< sc_lv<25> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_return_28;
    sc_signal< sc_lv<25> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_return_29;
    sc_signal< sc_lv<25> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_return_30;
    sc_signal< sc_lv<25> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_return_31;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_273_ap_start;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_273_ap_done;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_273_ap_idle;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_273_ap_ready;
    sc_signal< sc_lv<16> > call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_273_ap_return_0;
    sc_signal< sc_lv<16> > call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_273_ap_return_1;
    sc_signal< sc_lv<16> > call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_273_ap_return_2;
    sc_signal< sc_lv<16> > call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_273_ap_return_3;
    sc_signal< sc_lv<16> > call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_273_ap_return_4;
    sc_signal< sc_lv<16> > call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_273_ap_return_5;
    sc_signal< sc_lv<16> > call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_273_ap_return_6;
    sc_signal< sc_lv<16> > call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_273_ap_return_7;
    sc_signal< sc_lv<16> > call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_273_ap_return_8;
    sc_signal< sc_lv<32> > ap_phi_mux_storemerge_phi_fu_240_p4;
    sc_signal< sc_lv<32> > storemerge_reg_236;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_start_reg;
    sc_signal< sc_lv<32> > add_ln311_fu_660_p2;
    sc_signal< sc_lv<32> > add_ln316_fu_620_p2;
    sc_signal< sc_lv<31> > tmp_431_fu_433_p4;
    sc_signal< sc_lv<31> > tmp_432_fu_453_p4;
    sc_signal< sc_lv<1> > icmp_ln284_2_fu_443_p2;
    sc_signal< sc_lv<1> > icmp_ln284_3_fu_463_p2;
    sc_signal< sc_lv<1> > and_ln284_1_fu_475_p2;
    sc_signal< sc_lv<1> > and_ln284_fu_469_p2;
    sc_signal< sc_lv<32> > add_ln318_fu_631_p2;
    sc_signal< sc_lv<32> > add_ln313_fu_671_p2;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< bool > ap_condition_305;
    sc_signal< bool > ap_condition_314;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_state3;
    static const sc_lv<4> ap_ST_fsm_state4;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_1B;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln311_fu_660_p2();
    void thread_add_ln313_fu_671_p2();
    void thread_add_ln316_fu_620_p2();
    void thread_add_ln318_fu_631_p2();
    void thread_and_ln284_1_fu_475_p2();
    void thread_and_ln284_2_fu_481_p2();
    void thread_and_ln284_fu_469_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_state3();
    void thread_ap_condition_305();
    void thread_ap_condition_314();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_phi_mux_storemerge_phi_fu_240_p4();
    void thread_ap_ready();
    void thread_call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_273_ap_start();
    void thread_grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_start();
    void thread_icmp_ln284_1_fu_423_p2();
    void thread_icmp_ln284_2_fu_443_p2();
    void thread_icmp_ln284_3_fu_463_p2();
    void thread_icmp_ln284_fu_413_p2();
    void thread_icmp_ln303_fu_615_p2();
    void thread_icmp_ln307_fu_655_p2();
    void thread_io_acc_block_signal_op111();
    void thread_res_stream_V_data_0_V_blk_n();
    void thread_res_stream_V_data_0_V_din();
    void thread_res_stream_V_data_0_V_write();
    void thread_res_stream_V_data_10_V_blk_n();
    void thread_res_stream_V_data_10_V_din();
    void thread_res_stream_V_data_10_V_write();
    void thread_res_stream_V_data_11_V_blk_n();
    void thread_res_stream_V_data_11_V_din();
    void thread_res_stream_V_data_11_V_write();
    void thread_res_stream_V_data_12_V_blk_n();
    void thread_res_stream_V_data_12_V_din();
    void thread_res_stream_V_data_12_V_write();
    void thread_res_stream_V_data_13_V_blk_n();
    void thread_res_stream_V_data_13_V_din();
    void thread_res_stream_V_data_13_V_write();
    void thread_res_stream_V_data_14_V_blk_n();
    void thread_res_stream_V_data_14_V_din();
    void thread_res_stream_V_data_14_V_write();
    void thread_res_stream_V_data_15_V_blk_n();
    void thread_res_stream_V_data_15_V_din();
    void thread_res_stream_V_data_15_V_write();
    void thread_res_stream_V_data_16_V_blk_n();
    void thread_res_stream_V_data_16_V_din();
    void thread_res_stream_V_data_16_V_write();
    void thread_res_stream_V_data_17_V_blk_n();
    void thread_res_stream_V_data_17_V_din();
    void thread_res_stream_V_data_17_V_write();
    void thread_res_stream_V_data_18_V_blk_n();
    void thread_res_stream_V_data_18_V_din();
    void thread_res_stream_V_data_18_V_write();
    void thread_res_stream_V_data_19_V_blk_n();
    void thread_res_stream_V_data_19_V_din();
    void thread_res_stream_V_data_19_V_write();
    void thread_res_stream_V_data_1_V_blk_n();
    void thread_res_stream_V_data_1_V_din();
    void thread_res_stream_V_data_1_V_write();
    void thread_res_stream_V_data_20_V_blk_n();
    void thread_res_stream_V_data_20_V_din();
    void thread_res_stream_V_data_20_V_write();
    void thread_res_stream_V_data_21_V_blk_n();
    void thread_res_stream_V_data_21_V_din();
    void thread_res_stream_V_data_21_V_write();
    void thread_res_stream_V_data_22_V_blk_n();
    void thread_res_stream_V_data_22_V_din();
    void thread_res_stream_V_data_22_V_write();
    void thread_res_stream_V_data_23_V_blk_n();
    void thread_res_stream_V_data_23_V_din();
    void thread_res_stream_V_data_23_V_write();
    void thread_res_stream_V_data_24_V_blk_n();
    void thread_res_stream_V_data_24_V_din();
    void thread_res_stream_V_data_24_V_write();
    void thread_res_stream_V_data_25_V_blk_n();
    void thread_res_stream_V_data_25_V_din();
    void thread_res_stream_V_data_25_V_write();
    void thread_res_stream_V_data_26_V_blk_n();
    void thread_res_stream_V_data_26_V_din();
    void thread_res_stream_V_data_26_V_write();
    void thread_res_stream_V_data_27_V_blk_n();
    void thread_res_stream_V_data_27_V_din();
    void thread_res_stream_V_data_27_V_write();
    void thread_res_stream_V_data_28_V_blk_n();
    void thread_res_stream_V_data_28_V_din();
    void thread_res_stream_V_data_28_V_write();
    void thread_res_stream_V_data_29_V_blk_n();
    void thread_res_stream_V_data_29_V_din();
    void thread_res_stream_V_data_29_V_write();
    void thread_res_stream_V_data_2_V_blk_n();
    void thread_res_stream_V_data_2_V_din();
    void thread_res_stream_V_data_2_V_write();
    void thread_res_stream_V_data_30_V_blk_n();
    void thread_res_stream_V_data_30_V_din();
    void thread_res_stream_V_data_30_V_write();
    void thread_res_stream_V_data_31_V_blk_n();
    void thread_res_stream_V_data_31_V_din();
    void thread_res_stream_V_data_31_V_write();
    void thread_res_stream_V_data_3_V_blk_n();
    void thread_res_stream_V_data_3_V_din();
    void thread_res_stream_V_data_3_V_write();
    void thread_res_stream_V_data_4_V_blk_n();
    void thread_res_stream_V_data_4_V_din();
    void thread_res_stream_V_data_4_V_write();
    void thread_res_stream_V_data_5_V_blk_n();
    void thread_res_stream_V_data_5_V_din();
    void thread_res_stream_V_data_5_V_write();
    void thread_res_stream_V_data_6_V_blk_n();
    void thread_res_stream_V_data_6_V_din();
    void thread_res_stream_V_data_6_V_write();
    void thread_res_stream_V_data_7_V_blk_n();
    void thread_res_stream_V_data_7_V_din();
    void thread_res_stream_V_data_7_V_write();
    void thread_res_stream_V_data_8_V_blk_n();
    void thread_res_stream_V_data_8_V_din();
    void thread_res_stream_V_data_8_V_write();
    void thread_res_stream_V_data_9_V_blk_n();
    void thread_res_stream_V_data_9_V_din();
    void thread_res_stream_V_data_9_V_write();
    void thread_select_ln313_fu_676_p3();
    void thread_select_ln318_fu_636_p3();
    void thread_tmp_431_fu_433_p4();
    void thread_tmp_432_fu_453_p4();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
