#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Apr 28 22:15:13 2023
# Process ID: 12024
# Current directory: D:/AOA-Chip-main
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12072 D:\AOA-Chip-main\Processor_Module.xpr
# Log file: D:/AOA-Chip-main/vivado.log
# Journal file: D:/AOA-Chip-main\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/AOA-Chip-main/Processor_Module.xpr
INFO: [Project 1-313] Project file moved from 'D:/Processor_Module' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 976.285 ; gain = 224.531
update_compile_order -fileset sources_1
create_ip -name microblaze -vendor xilinx.com -library ip -version 10.0 -module_name microblaze_0 -dir d:/AOA-Chip-main/Processor_Module.srcs/sources_1/ip
generate_target {instantiation_template} [get_files d:/AOA-Chip-main/Processor_Module.srcs/sources_1/ip/microblaze_0/microblaze_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'microblaze_0'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  d:/AOA-Chip-main/Processor_Module.srcs/sources_1/ip/microblaze_0/microblaze_0.xci]
set_property generate_synth_checkpoint true [get_files  d:/AOA-Chip-main/Processor_Module.srcs/sources_1/ip/microblaze_0/microblaze_0.xci]
generate_target all [get_files  d:/AOA-Chip-main/Processor_Module.srcs/sources_1/ip/microblaze_0/microblaze_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'microblaze_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'microblaze_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'microblaze_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'microblaze_0'...
catch { config_ip_cache -export [get_ips -all microblaze_0] }
export_ip_user_files -of_objects [get_files d:/AOA-Chip-main/Processor_Module.srcs/sources_1/ip/microblaze_0/microblaze_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/AOA-Chip-main/Processor_Module.srcs/sources_1/ip/microblaze_0/microblaze_0.xci]
launch_runs -jobs 2 microblaze_0_synth_1
[Fri Apr 28 22:21:03 2023] Launched microblaze_0_synth_1...
Run output will be captured here: D:/AOA-Chip-main/Processor_Module.runs/microblaze_0_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'microblaze_0'... please wait for 'microblaze_0_synth_1' run to finish...
wait_on_run microblaze_0_synth_1
[Fri Apr 28 22:21:03 2023] Waiting for microblaze_0_synth_1 to finish...
[Fri Apr 28 22:21:08 2023] Waiting for microblaze_0_synth_1 to finish...
[Fri Apr 28 22:21:13 2023] Waiting for microblaze_0_synth_1 to finish...
[Fri Apr 28 22:21:18 2023] Waiting for microblaze_0_synth_1 to finish...
[Fri Apr 28 22:21:28 2023] Waiting for microblaze_0_synth_1 to finish...
[Fri Apr 28 22:21:38 2023] Waiting for microblaze_0_synth_1 to finish...
[Fri Apr 28 22:21:48 2023] Waiting for microblaze_0_synth_1 to finish...
[Fri Apr 28 22:21:58 2023] Waiting for microblaze_0_synth_1 to finish...
[Fri Apr 28 22:22:18 2023] Waiting for microblaze_0_synth_1 to finish...

*** Running vivado
    with args -log microblaze_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source microblaze_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source microblaze_0.tcl -notrace
Command: synth_design -top microblaze_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23416 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 474.645 ; gain = 100.219
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'microblaze_0' [d:/AOA-Chip-main/Processor_Module.srcs/sources_1/ip/microblaze_0/synth/microblaze_0.vhd:97]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: microblaze_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 0 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 1 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 1 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 1 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 1 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'd:/AOA-Chip-main/Processor_Module.srcs/sources_1/ip/microblaze_0/hdl/microblaze_v10_0_vh_rfs.vhd:157121' bound to instance 'U0' of component 'MicroBlaze' [d:/AOA-Chip-main/Processor_Module.srcs/sources_1/ip/microblaze_0/synth/microblaze_0.vhd:766]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0' (51#1) [d:/AOA-Chip-main/Processor_Module.srcs/sources_1/ip/microblaze_0/synth/microblaze_0.vhd:97]
WARNING: [Synth 8-3331] design MB_SRLC16E has unconnected port Config_Reset
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[7]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[6]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[5]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[4]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[3]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[2]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[1]
WARNING: [Synth 8-3331] design address_hit has unconnected port Trace_Sel
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_Reset_Sel
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_Reset
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_En
WARNING: [Synth 8-3331] design mb_sync_bit__parameterized4 has unconnected port Scan_Reset_Sel
WARNING: [Synth 8-3331] design mb_sync_bit__parameterized4 has unconnected port Scan_Reset
WARNING: [Synth 8-3331] design mb_sync_bit__parameterized4 has unconnected port Scan_En
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[255]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[254]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[253]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[252]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[251]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[250]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[249]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[248]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[247]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[246]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[245]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[244]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[243]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[242]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[241]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[240]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[239]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[238]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[237]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[236]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[235]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[234]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[233]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[232]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[231]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[230]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[229]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[228]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[227]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[226]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[225]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[224]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[223]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[222]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[221]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[220]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[219]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[218]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[217]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[216]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[215]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[214]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[213]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[212]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[211]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[210]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[209]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[208]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[207]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[206]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[205]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[204]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[203]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[202]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[201]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[200]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[199]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[198]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[197]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[196]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[195]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[194]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[193]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[192]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[191]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[190]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[189]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[188]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[187]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[186]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[185]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[184]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[183]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[182]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[181]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[180]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[179]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[178]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[177]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[176]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[175]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[174]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[173]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[172]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[171]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 700.922 ; gain = 326.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 700.922 ; gain = 326.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 700.922 ; gain = 326.496
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 609 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/AOA-Chip-main/Processor_Module.srcs/sources_1/ip/microblaze_0/microblaze_0_ooc_debug.xdc] for cell 'U0'
Finished Parsing XDC File [d:/AOA-Chip-main/Processor_Module.srcs/sources_1/ip/microblaze_0/microblaze_0_ooc_debug.xdc] for cell 'U0'
Parsing XDC File [d:/AOA-Chip-main/Processor_Module.srcs/sources_1/ip/microblaze_0/microblaze_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/AOA-Chip-main/Processor_Module.srcs/sources_1/ip/microblaze_0/microblaze_0_ooc.xdc] for cell 'U0'
Parsing XDC File [d:/AOA-Chip-main/Processor_Module.srcs/sources_1/ip/microblaze_0/microblaze_0.xdc] for cell 'U0'
Finished Parsing XDC File [d:/AOA-Chip-main/Processor_Module.srcs/sources_1/ip/microblaze_0/microblaze_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/AOA-Chip-main/Processor_Module.srcs/sources_1/ip/microblaze_0/microblaze_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/microblaze_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/microblaze_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraint will be written out.
Parsing XDC File [D:/AOA-Chip-main/Processor_Module.runs/microblaze_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/AOA-Chip-main/Processor_Module.runs/microblaze_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 407 instances were transformed.
  FDE => FDRE: 32 instances
  FDR => FDRE: 126 instances
  FDS => FDSE: 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 95 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 136 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 976.793 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 976.793 ; gain = 602.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 976.793 ; gain = 602.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/AOA-Chip-main/Processor_Module.runs/microblaze_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 976.793 ; gain = 602.367
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ext_nm_brk_hold_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ext_nm_brk_hold_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "of_Sel_SPR_MSR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dbg_hit" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 976.793 ; gain = 602.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 27    
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 22    
	                1 Bit    Registers := 256   
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 14    
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 10    
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   6 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 14    
	   3 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 145   
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PC_Module_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PreFetch_Buffer_gti 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jump_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 141   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 55    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module Operand_Select_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 3     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module Byte_Doublet_Handle_gti 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module Data_Flow_Logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module msr_reg_gti 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module exception_registers_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               13 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Flow_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module mb_sync_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 68    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module MicroBlaze_GTi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_watchpoint_brk_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/of_set_MSR_IE_hold_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_bs_instr_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[6]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[7]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[11]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[12]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[13]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[14]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_mul_instr_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_mul_instr_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_jump_hit_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[31]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[30]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[29]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[28]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[27]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[26]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[25]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[24]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[23]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[22]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[21]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[20]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[19]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[18]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[17]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[16]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[15]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[14]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[13]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[12]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[11]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[7]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[6]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_Byte_Access_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_byte_access_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_Doublet_Access_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_doublet_access_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_MSR_set_decode_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.watchpoint_brk_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_is_mul_instr_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Trace_WB_Jump_Hit_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_1_sel_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_msb_doublet_sel_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[21]' (FDCE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_EA_I_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Instr_Excep_combo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4040] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4038] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4037] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4036] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4035] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4034] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4033] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4031] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4030] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4007] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[3228]' (FDR) to 'U0/LOCKSTEP_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[9]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_disable_interrupt_i_reg'
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[17].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[18].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[19].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[20].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[21].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[22].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[23].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[24].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[25].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[26].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[27].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[31].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[17]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[18]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[19]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[20]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[21]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[22]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[23]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[24]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[25]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[26]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[27]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[31]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[2]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[3]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[4]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[5]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[6]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[7]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[8]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[9]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[10]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[11]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[12]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[13]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[14]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[15]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[16]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[17]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[18]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[19]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[20]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[21]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[22]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[23]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[24]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[25]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[26]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[27]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[28]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[29]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[30]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[31]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_BTR_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_BTR_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_BTR_reg[2]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_BTR_reg[3]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_BTR_reg[4]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_BTR_reg[5]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_BTR_reg[6]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_BTR_reg[7]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_BTR_reg[8]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_BTR_reg[9]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_BTR_reg[10]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_BTR_reg[11]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_BTR_reg[12]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_BTR_reg[13]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_BTR_reg[14]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_BTR_reg[15]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_BTR_reg[16]) is unused and will be removed from module MicroBlaze.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 976.793 ; gain = 602.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:55 . Memory (MB): peak = 976.793 ; gain = 602.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:01 . Memory (MB): peak = 1006.270 ; gain = 631.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:01:02 . Memory (MB): peak = 1009.594 ; gain = 635.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:03 . Memory (MB): peak = 1009.594 ; gain = 635.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:03 . Memory (MB): peak = 1009.594 ; gain = 635.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:04 . Memory (MB): peak = 1009.594 ; gain = 635.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:04 . Memory (MB): peak = 1009.594 ; gain = 635.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:04 . Memory (MB): peak = 1009.594 ; gain = 635.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:04 . Memory (MB): peak = 1009.594 ; gain = 635.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name         | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | PC_Buffer_reg[3] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | ibuffer_reg[3]   | 43     | 43         | 43     | 0       | 0      | 0      | 0      | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |AND2B1L  |     1|
|2     |LUT1     |    19|
|3     |LUT2     |   114|
|4     |LUT3     |   300|
|5     |LUT4     |   162|
|6     |LUT5     |   175|
|7     |LUT6     |   365|
|8     |LUT6_2   |    79|
|9     |MULT_AND |     1|
|10    |MUXCY_L  |   134|
|11    |MUXF7    |   109|
|12    |RAM32M   |    16|
|13    |SRL16E   |    89|
|14    |SRLC16E  |     8|
|15    |XORCY    |    94|
|16    |FDCE     |   143|
|17    |FDE      |    32|
|18    |FDR      |    88|
|19    |FDRE     |  1110|
|20    |FDS      |     1|
|21    |FDSE     |    36|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------------+-------------------------------+------+
|      |Instance                                                                         |Module                         |Cells |
+------+---------------------------------------------------------------------------------+-------------------------------+------+
|1     |top                                                                              |                               |  3076|
|2     |  U0                                                                             |MicroBlaze                     |  3076|
|3     |    MicroBlaze_Core_I                                                            |MicroBlaze_Core                |  2778|
|4     |      \Performance.Core                                                          |MicroBlaze_GTi                 |  2771|
|5     |        Data_Flow_I                                                              |Data_Flow_gti                  |   845|
|6     |          ALU_I                                                                  |ALU                            |   127|
|7     |            \Use_Carry_Decoding.CarryIn_MUXCY                                    |MB_MUXCY_490                   |     1|
|8     |            \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                   |ALU_Bit__parameterized2        |     6|
|9     |              \Last_Bit.I_ALU_LUT_2                                              |MB_LUT4                        |     1|
|10    |              \Last_Bit.I_ALU_LUT_V5                                             |MB_LUT6__parameterized12       |     1|
|11    |              \Last_Bit.MULT_AND_I                                               |MB_MULT_AND                    |     1|
|12    |              \Last_Bit.MUXCY_XOR_I                                              |MB_MUXCY_XORCY_582             |     2|
|13    |              \Last_Bit.Pre_MUXCY_I                                              |MB_MUXCY_583                   |     1|
|14    |            \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                  |ALU_Bit                        |     3|
|15    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_580                  |     1|
|16    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_581             |     2|
|17    |            \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                  |ALU_Bit_491                    |     3|
|18    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_578                  |     1|
|19    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_579             |     2|
|20    |            \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                  |ALU_Bit_492                    |     3|
|21    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_576                  |     1|
|22    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_577             |     2|
|23    |            \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                  |ALU_Bit_493                    |     3|
|24    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_574                  |     1|
|25    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_575             |     2|
|26    |            \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                  |ALU_Bit_494                    |     3|
|27    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_572                  |     1|
|28    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_573             |     2|
|29    |            \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                  |ALU_Bit_495                    |     3|
|30    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_570                  |     1|
|31    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_571             |     2|
|32    |            \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                  |ALU_Bit_496                    |     3|
|33    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_568                  |     1|
|34    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_569             |     2|
|35    |            \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                  |ALU_Bit_497                    |     3|
|36    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_566                  |     1|
|37    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_567             |     2|
|38    |            \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                  |ALU_Bit_498                    |     3|
|39    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_564                  |     1|
|40    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_565             |     2|
|41    |            \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                  |ALU_Bit_499                    |     3|
|42    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_562                  |     1|
|43    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_563             |     2|
|44    |            \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                   |ALU_Bit_500                    |     3|
|45    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_560                  |     1|
|46    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_561             |     2|
|47    |            \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                  |ALU_Bit_501                    |     3|
|48    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_558                  |     1|
|49    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_559             |     2|
|50    |            \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                  |ALU_Bit_502                    |     3|
|51    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_556                  |     1|
|52    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_557             |     2|
|53    |            \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                  |ALU_Bit_503                    |     3|
|54    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_554                  |     1|
|55    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_555             |     2|
|56    |            \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                  |ALU_Bit_504                    |     3|
|57    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_552                  |     1|
|58    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_553             |     2|
|59    |            \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                  |ALU_Bit_505                    |     6|
|60    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_550                  |     1|
|61    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_551             |     5|
|62    |            \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                  |ALU_Bit_506                    |     6|
|63    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_548                  |     1|
|64    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_549             |     5|
|65    |            \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                  |ALU_Bit_507                    |     6|
|66    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_546                  |     1|
|67    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_547             |     5|
|68    |            \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                  |ALU_Bit_508                    |     7|
|69    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_544                  |     1|
|70    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_545             |     6|
|71    |            \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                  |ALU_Bit_509                    |     7|
|72    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_542                  |     1|
|73    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_543             |     6|
|74    |            \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                  |ALU_Bit_510                    |     6|
|75    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_540                  |     1|
|76    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_541             |     5|
|77    |            \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                   |ALU_Bit_511                    |     3|
|78    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_538                  |     1|
|79    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_539             |     2|
|80    |            \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                  |ALU_Bit_512                    |     6|
|81    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_536                  |     1|
|82    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_537             |     5|
|83    |            \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                  |ALU_Bit_513                    |     6|
|84    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_534                  |     1|
|85    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_535             |     5|
|86    |            \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                   |ALU_Bit_514                    |     3|
|87    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_532                  |     1|
|88    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_533             |     2|
|89    |            \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                   |ALU_Bit_515                    |     3|
|90    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_530                  |     1|
|91    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_531             |     2|
|92    |            \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                   |ALU_Bit_516                    |     3|
|93    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_528                  |     1|
|94    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_529             |     2|
|95    |            \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                   |ALU_Bit_517                    |     3|
|96    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_526                  |     1|
|97    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_527             |     2|
|98    |            \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                   |ALU_Bit_518                    |     3|
|99    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_524                  |     1|
|100   |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_525             |     2|
|101   |            \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                   |ALU_Bit_519                    |     3|
|102   |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_522                  |     1|
|103   |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_523             |     2|
|104   |            \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                   |ALU_Bit_520                    |     3|
|105   |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2                      |     1|
|106   |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_521             |     2|
|107   |          Byte_Doublet_Handle_gti_I                                              |Byte_Doublet_Handle_gti        |    62|
|108   |          Data_Flow_Logic_I                                                      |Data_Flow_Logic                |    80|
|109   |            \Gen_Bits[0].MEM_EX_Result_Inst                                      |MB_FDRE_458                    |     1|
|110   |            \Gen_Bits[10].MEM_EX_Result_Inst                                     |MB_FDRE_459                    |     1|
|111   |            \Gen_Bits[11].MEM_EX_Result_Inst                                     |MB_FDRE_460                    |     1|
|112   |            \Gen_Bits[12].MEM_EX_Result_Inst                                     |MB_FDRE_461                    |     1|
|113   |            \Gen_Bits[13].MEM_EX_Result_Inst                                     |MB_FDRE_462                    |     1|
|114   |            \Gen_Bits[14].MEM_EX_Result_Inst                                     |MB_FDRE_463                    |     1|
|115   |            \Gen_Bits[15].MEM_EX_Result_Inst                                     |MB_FDRE_464                    |     1|
|116   |            \Gen_Bits[16].MEM_EX_Result_Inst                                     |MB_FDRE_465                    |     1|
|117   |            \Gen_Bits[17].MEM_EX_Result_Inst                                     |MB_FDRE_466                    |     1|
|118   |            \Gen_Bits[18].MEM_EX_Result_Inst                                     |MB_FDRE_467                    |     1|
|119   |            \Gen_Bits[19].MEM_EX_Result_Inst                                     |MB_FDRE_468                    |     1|
|120   |            \Gen_Bits[1].MEM_EX_Result_Inst                                      |MB_FDRE_469                    |     1|
|121   |            \Gen_Bits[20].MEM_EX_Result_Inst                                     |MB_FDRE_470                    |     1|
|122   |            \Gen_Bits[21].MEM_EX_Result_Inst                                     |MB_FDRE_471                    |     1|
|123   |            \Gen_Bits[22].MEM_EX_Result_Inst                                     |MB_FDRE_472                    |     1|
|124   |            \Gen_Bits[23].MEM_EX_Result_Inst                                     |MB_FDRE_473                    |     1|
|125   |            \Gen_Bits[24].MEM_EX_Result_Inst                                     |MB_FDRE_474                    |     1|
|126   |            \Gen_Bits[25].MEM_EX_Result_Inst                                     |MB_FDRE_475                    |     1|
|127   |            \Gen_Bits[26].MEM_EX_Result_Inst                                     |MB_FDRE_476                    |     1|
|128   |            \Gen_Bits[27].MEM_EX_Result_Inst                                     |MB_FDRE_477                    |     1|
|129   |            \Gen_Bits[28].MEM_EX_Result_Inst                                     |MB_FDRE_478                    |     1|
|130   |            \Gen_Bits[29].MEM_EX_Result_Inst                                     |MB_FDRE_479                    |     1|
|131   |            \Gen_Bits[2].MEM_EX_Result_Inst                                      |MB_FDRE_480                    |     1|
|132   |            \Gen_Bits[30].MEM_EX_Result_Inst                                     |MB_FDRE_481                    |     1|
|133   |            \Gen_Bits[31].MEM_EX_Result_Inst                                     |MB_FDRE_482                    |     1|
|134   |            \Gen_Bits[3].MEM_EX_Result_Inst                                      |MB_FDRE_483                    |     1|
|135   |            \Gen_Bits[4].MEM_EX_Result_Inst                                      |MB_FDRE_484                    |     1|
|136   |            \Gen_Bits[5].MEM_EX_Result_Inst                                      |MB_FDRE_485                    |     1|
|137   |            \Gen_Bits[6].MEM_EX_Result_Inst                                      |MB_FDRE_486                    |     1|
|138   |            \Gen_Bits[7].MEM_EX_Result_Inst                                      |MB_FDRE_487                    |     1|
|139   |            \Gen_Bits[8].MEM_EX_Result_Inst                                      |MB_FDRE_488                    |     1|
|140   |            \Gen_Bits[9].MEM_EX_Result_Inst                                      |MB_FDRE_489                    |     1|
|141   |          Operand_Select_I                                                       |Operand_Select_gti             |   332|
|142   |            \Gen_Bit[0].MUXF7_I1                                                 |MB_MUXF7_426                   |     2|
|143   |            \Gen_Bit[10].MUXF7_I1                                                |MB_MUXF7_427                   |     5|
|144   |            \Gen_Bit[11].MUXF7_I1                                                |MB_MUXF7_428                   |     5|
|145   |            \Gen_Bit[12].MUXF7_I1                                                |MB_MUXF7_429                   |     5|
|146   |            \Gen_Bit[13].MUXF7_I1                                                |MB_MUXF7_430                   |     5|
|147   |            \Gen_Bit[14].MUXF7_I1                                                |MB_MUXF7_431                   |     5|
|148   |            \Gen_Bit[15].MUXF7_I1                                                |MB_MUXF7_432                   |     5|
|149   |            \Gen_Bit[16].MUXF7_I1                                                |MB_MUXF7_433                   |     5|
|150   |            \Gen_Bit[17].MUXF7_I1                                                |MB_MUXF7_434                   |     5|
|151   |            \Gen_Bit[18].MUXF7_I1                                                |MB_MUXF7_435                   |     5|
|152   |            \Gen_Bit[19].MUXF7_I1                                                |MB_MUXF7_436                   |     5|
|153   |            \Gen_Bit[1].MUXF7_I1                                                 |MB_MUXF7_437                   |     5|
|154   |            \Gen_Bit[20].MUXF7_I1                                                |MB_MUXF7_438                   |     5|
|155   |            \Gen_Bit[21].MUXF7_I1                                                |MB_MUXF7_439                   |     5|
|156   |            \Gen_Bit[22].MUXF7_I1                                                |MB_MUXF7_440                   |     5|
|157   |            \Gen_Bit[23].MUXF7_I1                                                |MB_MUXF7_441                   |     5|
|158   |            \Gen_Bit[24].MUXF7_I1                                                |MB_MUXF7_442                   |     2|
|159   |            \Gen_Bit[25].MUXF7_I1                                                |MB_MUXF7_443                   |     2|
|160   |            \Gen_Bit[26].MUXF7_I1                                                |MB_MUXF7_444                   |     2|
|161   |            \Gen_Bit[27].MUXF7_I1                                                |MB_MUXF7_445                   |     2|
|162   |            \Gen_Bit[28].MUXF7_I1                                                |MB_MUXF7_446                   |     2|
|163   |            \Gen_Bit[29].MUXF7_I1                                                |MB_MUXF7_447                   |     2|
|164   |            \Gen_Bit[2].MUXF7_I1                                                 |MB_MUXF7_448                   |     5|
|165   |            \Gen_Bit[30].MUXF7_I1                                                |MB_MUXF7_449                   |     2|
|166   |            \Gen_Bit[31].MUXF7_I1                                                |MB_MUXF7_450                   |     2|
|167   |            \Gen_Bit[3].MUXF7_I1                                                 |MB_MUXF7_451                   |     5|
|168   |            \Gen_Bit[4].MUXF7_I1                                                 |MB_MUXF7_452                   |     5|
|169   |            \Gen_Bit[5].MUXF7_I1                                                 |MB_MUXF7_453                   |     5|
|170   |            \Gen_Bit[6].MUXF7_I1                                                 |MB_MUXF7_454                   |     5|
|171   |            \Gen_Bit[7].MUXF7_I1                                                 |MB_MUXF7_455                   |     5|
|172   |            \Gen_Bit[8].MUXF7_I1                                                 |MB_MUXF7_456                   |     5|
|173   |            \Gen_Bit[9].MUXF7_I1                                                 |MB_MUXF7_457                   |     5|
|174   |          Register_File_I                                                        |Register_File_gti              |    16|
|175   |            \Using_LUT6.All_RAM32M[0].ram32m_i                                   |MB_RAM32M                      |     1|
|176   |            \Using_LUT6.All_RAM32M[10].ram32m_i                                  |MB_RAM32M_411                  |     1|
|177   |            \Using_LUT6.All_RAM32M[11].ram32m_i                                  |MB_RAM32M_412                  |     1|
|178   |            \Using_LUT6.All_RAM32M[12].ram32m_i                                  |MB_RAM32M_413                  |     1|
|179   |            \Using_LUT6.All_RAM32M[13].ram32m_i                                  |MB_RAM32M_414                  |     1|
|180   |            \Using_LUT6.All_RAM32M[14].ram32m_i                                  |MB_RAM32M_415                  |     1|
|181   |            \Using_LUT6.All_RAM32M[15].ram32m_i                                  |MB_RAM32M_416                  |     1|
|182   |            \Using_LUT6.All_RAM32M[1].ram32m_i                                   |MB_RAM32M_417                  |     1|
|183   |            \Using_LUT6.All_RAM32M[2].ram32m_i                                   |MB_RAM32M_418                  |     1|
|184   |            \Using_LUT6.All_RAM32M[3].ram32m_i                                   |MB_RAM32M_419                  |     1|
|185   |            \Using_LUT6.All_RAM32M[4].ram32m_i                                   |MB_RAM32M_420                  |     1|
|186   |            \Using_LUT6.All_RAM32M[5].ram32m_i                                   |MB_RAM32M_421                  |     1|
|187   |            \Using_LUT6.All_RAM32M[6].ram32m_i                                   |MB_RAM32M_422                  |     1|
|188   |            \Using_LUT6.All_RAM32M[7].ram32m_i                                   |MB_RAM32M_423                  |     1|
|189   |            \Using_LUT6.All_RAM32M[8].ram32m_i                                   |MB_RAM32M_424                  |     1|
|190   |            \Using_LUT6.All_RAM32M[9].ram32m_i                                   |MB_RAM32M_425                  |     1|
|191   |          Shift_Logic_Module_I                                                   |Shift_Logic_Module_gti         |     0|
|192   |          Zero_Detect_I                                                          |Zero_Detect_gti                |    12|
|193   |            Part_Of_Zero_Carry_Start                                             |MB_MUXCY_404                   |     1|
|194   |            \Zero_Detecting[0].I_Part_Of_Zero_Detect                             |MB_MUXCY_405                   |     1|
|195   |            \Zero_Detecting[1].I_Part_Of_Zero_Detect                             |MB_MUXCY_406                   |     1|
|196   |            \Zero_Detecting[2].I_Part_Of_Zero_Detect                             |MB_MUXCY_407                   |     1|
|197   |            \Zero_Detecting[3].I_Part_Of_Zero_Detect                             |MB_MUXCY_408                   |     1|
|198   |            \Zero_Detecting[4].I_Part_Of_Zero_Detect                             |MB_MUXCY_409                   |     1|
|199   |            \Zero_Detecting[5].I_Part_Of_Zero_Detect                             |MB_MUXCY_410                   |     1|
|200   |          exception_registers_I1                                                 |exception_registers_gti        |   194|
|201   |            CarryIn_MUXCY                                                        |MB_MUXCY_309                   |     1|
|202   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized3      |     1|
|203   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                         |MB_MUXCY_XORCY_310             |     3|
|204   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                           |MB_FDE                         |     1|
|205   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized3_311  |     1|
|206   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                        |MB_MUXCY_XORCY_312             |     4|
|207   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                          |MB_FDE_313                     |     1|
|208   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized3_314  |     1|
|209   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                        |MB_MUXCY_XORCY_315             |     4|
|210   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                          |MB_FDE_316                     |     1|
|211   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized3_317  |     1|
|212   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                        |MB_MUXCY_XORCY_318             |     4|
|213   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                          |MB_FDE_319                     |     1|
|214   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized3_320  |     1|
|215   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                        |MB_MUXCY_XORCY_321             |     4|
|216   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                          |MB_FDE_322                     |     1|
|217   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized3_323  |     1|
|218   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                        |MB_MUXCY_XORCY_324             |     4|
|219   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                          |MB_FDE_325                     |     1|
|220   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized3_326  |     1|
|221   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                        |MB_MUXCY_XORCY_327             |     4|
|222   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                          |MB_FDE_328                     |     1|
|223   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized3_329  |     1|
|224   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                        |MB_MUXCY_XORCY_330             |     6|
|225   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                          |MB_FDE_331                     |     1|
|226   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized3_332  |     1|
|227   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                        |MB_MUXCY_XORCY_333             |     4|
|228   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                          |MB_FDE_334                     |     1|
|229   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized3_335  |     1|
|230   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                        |MB_MUXCY_XORCY_336             |     4|
|231   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                          |MB_FDE_337                     |     1|
|232   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized3_338  |     1|
|233   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                        |MB_MUXCY_XORCY_339             |     4|
|234   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                          |MB_FDE_340                     |     1|
|235   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized3_341  |     1|
|236   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                         |MB_MUXCY_XORCY_342             |     4|
|237   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                           |MB_FDE_343                     |     1|
|238   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized3_344  |     1|
|239   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                        |MB_MUXCY_XORCY_345             |     4|
|240   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                          |MB_FDE_346                     |     1|
|241   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized3_347  |     1|
|242   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                        |MB_MUXCY_XORCY_348             |     4|
|243   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                          |MB_FDE_349                     |     1|
|244   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized3_350  |     1|
|245   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                        |MB_MUXCY_XORCY_351             |     4|
|246   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                          |MB_FDE_352                     |     1|
|247   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized3_353  |     1|
|248   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                        |MB_MUXCY_XORCY_354             |     4|
|249   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                          |MB_FDE_355                     |     1|
|250   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized3_356  |     1|
|251   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                        |MB_MUXCY_XORCY_357             |     4|
|252   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                          |MB_FDE_358                     |     1|
|253   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized3_359  |     1|
|254   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                        |MB_MUXCY_XORCY_360             |     4|
|255   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                          |MB_FDE_361                     |     1|
|256   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized3_362  |     1|
|257   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                        |MB_MUXCY_XORCY_363             |     4|
|258   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                          |MB_FDE_364                     |     1|
|259   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized3_365  |     1|
|260   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                        |MB_MUXCY_XORCY_366             |     4|
|261   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                          |MB_FDE_367                     |     1|
|262   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized3_368  |     1|
|263   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                        |MB_MUXCY_XORCY_369             |     4|
|264   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                          |MB_FDE_370                     |     1|
|265   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized3_371  |     1|
|266   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                        |MB_MUXCY_XORCY_372             |     4|
|267   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                          |MB_FDE_373                     |     1|
|268   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized3_374  |     1|
|269   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                         |MB_MUXCY_XORCY_375             |     4|
|270   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                           |MB_FDE_376                     |     1|
|271   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized3_377  |     1|
|272   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                        |MB_MUXCY_XORCY_378             |     4|
|273   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                          |MB_FDE_379                     |     1|
|274   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized3_380  |     1|
|275   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                        |MB_MUXCY_XORCY_381             |     4|
|276   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                          |MB_FDE_382                     |     1|
|277   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized3_383  |     1|
|278   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                         |MB_MUXCY_XORCY_384             |     4|
|279   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                           |MB_FDE_385                     |     1|
|280   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized3_386  |     1|
|281   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                         |MB_MUXCY_XORCY_387             |     4|
|282   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                           |MB_FDE_388                     |     1|
|283   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized3_389  |     1|
|284   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                         |MB_MUXCY_XORCY_390             |     4|
|285   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                           |MB_FDE_391                     |     1|
|286   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized3_392  |     1|
|287   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                         |MB_MUXCY_XORCY_393             |     4|
|288   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                           |MB_FDE_394                     |     1|
|289   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized3_395  |     1|
|290   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                         |MB_MUXCY_XORCY_396             |     4|
|291   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                           |MB_FDE_397                     |     1|
|292   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized3_398  |     1|
|293   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                         |MB_MUXCY_XORCY_399             |     4|
|294   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                           |MB_FDE_400                     |     1|
|295   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized3_401  |     1|
|296   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                         |MB_MUXCY_XORCY_402             |     4|
|297   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                           |MB_FDE_403                     |     1|
|298   |          msr_reg_i                                                              |msr_reg_gti                    |    22|
|299   |            \MEM_MSR_Bits[28].Using_FDR.MSR_I                                    |MB_FDR_302                     |     3|
|300   |            \MEM_MSR_Bits[29].Using_FDR.MSR_I                                    |MB_FDR_303                     |     4|
|301   |            \MEM_MSR_Bits[30].Using_FDR.MSR_I                                    |MB_FDR_304                     |     4|
|302   |            \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                               |MB_FDR_305                     |     1|
|303   |            \OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                               |MB_FDR_306                     |     1|
|304   |            \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                               |MB_FDR_307                     |     4|
|305   |            \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                               |MB_FDR_308                     |     2|
|306   |        Decode_I                                                                 |Decode_gti                     |  1391|
|307   |          PC_Module_I                                                            |PC_Module_gti                  |   343|
|308   |            \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                           |MB_FDR_209                     |     2|
|309   |            \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                            |MB_MUXF7_210                   |     2|
|310   |            \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                          |MB_FDR_211                     |     3|
|311   |            \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                           |MB_MUXF7_212                   |     2|
|312   |            \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                          |MB_FDR_213                     |     3|
|313   |            \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                           |MB_MUXF7_214                   |     2|
|314   |            \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                          |MB_FDR_215                     |     3|
|315   |            \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                           |MB_MUXF7_216                   |     2|
|316   |            \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                          |MB_FDR_217                     |     3|
|317   |            \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                           |MB_MUXF7_218                   |     2|
|318   |            \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                          |MB_FDR_219                     |     3|
|319   |            \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                           |MB_MUXF7_220                   |     2|
|320   |            \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                          |MB_FDR_221                     |     3|
|321   |            \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                           |MB_MUXF7_222                   |     2|
|322   |            \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                          |MB_FDR_223                     |     3|
|323   |            \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                           |MB_MUXF7_224                   |     2|
|324   |            \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                          |MB_FDR_225                     |     3|
|325   |            \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                           |MB_MUXF7_226                   |     2|
|326   |            \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                          |MB_FDR_227                     |     3|
|327   |            \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                           |MB_MUXF7_228                   |     2|
|328   |            \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                          |MB_FDR_229                     |     3|
|329   |            \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                           |MB_MUXF7_230                   |     2|
|330   |            \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                           |MB_FDR_231                     |     3|
|331   |            \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                            |MB_MUXF7_232                   |     2|
|332   |            \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                          |MB_FDR_233                     |     3|
|333   |            \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                           |MB_MUXF7_234                   |     2|
|334   |            \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                          |MB_FDR_235                     |     3|
|335   |            \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                           |MB_MUXF7_236                   |     2|
|336   |            \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                          |MB_FDR_237                     |     3|
|337   |            \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                           |MB_MUXF7_238                   |     2|
|338   |            \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                          |MB_FDR_239                     |     3|
|339   |            \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                           |MB_MUXF7_240                   |     2|
|340   |            \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                          |MB_FDR_241                     |     3|
|341   |            \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                           |MB_MUXF7_242                   |     2|
|342   |            \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                          |MB_FDR_243                     |     3|
|343   |            \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                           |MB_MUXF7_244                   |     2|
|344   |            \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                          |MB_FDR_245                     |     3|
|345   |            \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                           |MB_MUXF7_246                   |     2|
|346   |            \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                          |MB_FDR_247                     |     3|
|347   |            \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                           |MB_MUXF7_248                   |     2|
|348   |            \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                          |MB_FDR_249                     |     2|
|349   |            \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                           |MB_MUXF7_250                   |     2|
|350   |            \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                          |MB_FDR_251                     |     2|
|351   |            \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                           |MB_MUXF7_252                   |     2|
|352   |            \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                           |MB_FDR_253                     |     3|
|353   |            \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                            |MB_MUXF7_254                   |     2|
|354   |            \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                          |MB_FDR_255                     |     2|
|355   |            \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                           |MB_MUXF7_256                   |     2|
|356   |            \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                          |MB_FDR_257                     |     3|
|357   |            \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                           |MB_MUXF7_258                   |     2|
|358   |            \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                           |MB_FDR_259                     |     3|
|359   |            \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                            |MB_MUXF7_260                   |     2|
|360   |            \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                           |MB_FDR_261                     |     3|
|361   |            \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                            |MB_MUXF7_262                   |     2|
|362   |            \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                           |MB_FDR_263                     |     3|
|363   |            \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                            |MB_MUXF7_264                   |     2|
|364   |            \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                           |MB_FDR_265                     |     3|
|365   |            \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                            |MB_MUXF7_266                   |     2|
|366   |            \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                           |MB_FDR_267                     |     3|
|367   |            \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                            |MB_MUXF7_268                   |     2|
|368   |            \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                           |MB_FDR_269                     |     3|
|369   |            \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                            |MB_MUXF7_270                   |     2|
|370   |            \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                           |MB_FDR_271                     |     3|
|371   |            \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                            |MB_MUXF7_272                   |     2|
|372   |            \Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                   |MB_MUXCY_XORCY                 |     1|
|373   |            \Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_273             |     2|
|374   |            \Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_274             |     2|
|375   |            \Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_275             |     2|
|376   |            \Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_276             |     2|
|377   |            \Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_277             |     2|
|378   |            \Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_278             |     2|
|379   |            \Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_279             |     2|
|380   |            \Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_280             |     2|
|381   |            \Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_281             |     2|
|382   |            \Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_282             |     2|
|383   |            \Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_283             |     2|
|384   |            \Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_284             |     2|
|385   |            \Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_285             |     2|
|386   |            \Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_286             |     2|
|387   |            \Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_287             |     2|
|388   |            \Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_288             |     2|
|389   |            \Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_289             |     2|
|390   |            \Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_290             |     2|
|391   |            \Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_291             |     2|
|392   |            \Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_292             |     2|
|393   |            \Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_293             |     2|
|394   |            \Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_294             |     2|
|395   |            \Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_295             |     2|
|396   |            \Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_296             |     2|
|397   |            \Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_297             |     2|
|398   |            \Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_298             |     2|
|399   |            \Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_299             |     2|
|400   |            \Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_300             |     2|
|401   |            \Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_301             |     2|
|402   |          PreFetch_Buffer_I1                                                     |PreFetch_Buffer_gti            |   536|
|403   |            \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                  |MB_FDR_115                     |     4|
|404   |            \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                              |MB_LUT6                        |     1|
|405   |            \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                  |MB_FDR_116                     |     4|
|406   |            \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                              |MB_LUT6_117                    |     1|
|407   |            \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                  |MB_FDR_118                     |     1|
|408   |            \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                              |MB_LUT6_119                    |     1|
|409   |            \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                  |MB_FDR_120                     |    43|
|410   |            \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                              |MB_LUT6_121                    |     1|
|411   |            \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6     |MB_LUT6__parameterized2        |     1|
|412   |            \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                 |MB_MUXF7                       |     2|
|413   |            \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                           |MB_FDR_122                     |    12|
|414   |            \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                         |MB_MUXF7_123                   |     1|
|415   |            \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                          |MB_FDR_124                     |     3|
|416   |            \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                        |MB_MUXF7_125                   |     1|
|417   |            \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                          |MB_FDR_126                     |     1|
|418   |            \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                        |MB_MUXF7_127                   |     1|
|419   |            \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                          |MB_FDR_128                     |     1|
|420   |            \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                        |MB_MUXF7_129                   |     1|
|421   |            \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                          |MB_FDR_130                     |     3|
|422   |            \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                        |MB_MUXF7_131                   |     1|
|423   |            \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                          |MB_FDR_132                     |     1|
|424   |            \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                        |MB_MUXF7_133                   |     1|
|425   |            \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                          |MB_FDR_134                     |     1|
|426   |            \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                        |MB_MUXF7_135                   |     1|
|427   |            \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                          |MB_FDR_136                     |     5|
|428   |            \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                        |MB_MUXF7_137                   |     1|
|429   |            \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                          |MB_FDR_138                     |     3|
|430   |            \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                        |MB_MUXF7_139                   |     1|
|431   |            \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                          |MB_FDR_140                     |     1|
|432   |            \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                        |MB_MUXF7_141                   |     1|
|433   |            \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                          |MB_FDR_142                     |     1|
|434   |            \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                        |MB_MUXF7_143                   |     1|
|435   |            \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                           |MB_FDR_144                     |    16|
|436   |            \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                         |MB_MUXF7_145                   |     1|
|437   |            \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                          |MB_FDR_146                     |     1|
|438   |            \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                        |MB_MUXF7_147                   |     1|
|439   |            \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                          |MB_FDR_148                     |     2|
|440   |            \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                        |MB_MUXF7_149                   |     1|
|441   |            \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                          |MB_FDR_150                     |     2|
|442   |            \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                        |MB_MUXF7_151                   |     1|
|443   |            \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                          |MB_FDR_152                     |     2|
|444   |            \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                        |MB_MUXF7_153                   |     1|
|445   |            \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                          |MB_FDR_154                     |     1|
|446   |            \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                        |MB_MUXF7_155                   |     1|
|447   |            \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                          |MB_FDR_156                     |     3|
|448   |            \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                        |MB_MUXF7_157                   |     1|
|449   |            \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                          |MB_FDR_158                     |     2|
|450   |            \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                        |MB_MUXF7_159                   |     1|
|451   |            \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                          |MB_FDR_160                     |     1|
|452   |            \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                        |MB_MUXF7_161                   |     1|
|453   |            \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                          |MB_FDR_162                     |     2|
|454   |            \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                        |MB_MUXF7_163                   |     1|
|455   |            \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                          |MB_FDR_164                     |     1|
|456   |            \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                        |MB_MUXF7_165                   |     1|
|457   |            \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                           |MB_FDR_166                     |     2|
|458   |            \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                         |MB_MUXF7_167                   |     1|
|459   |            \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                          |MB_FDR_168                     |     4|
|460   |            \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                        |MB_MUXF7_169                   |     1|
|461   |            \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                          |MB_FDR_170                     |     2|
|462   |            \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                        |MB_MUXF7_171                   |     1|
|463   |            \Instruction_Prefetch_Mux[32].Gen_Instr_DFF                          |MB_FDR_172                     |    65|
|464   |            \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                        |MB_MUXF7_173                   |     1|
|465   |            \Instruction_Prefetch_Mux[33].Gen_Instr_DFF                          |MB_FDR_174                     |    47|
|466   |            \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                        |MB_MUXF7_175                   |     1|
|467   |            \Instruction_Prefetch_Mux[34].Gen_Instr_DFF                          |MB_FDR_176                     |     1|
|468   |            \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                        |MB_MUXF7_177                   |     1|
|469   |            \Instruction_Prefetch_Mux[35].Gen_Instr_DFF                          |MB_FDR_178                     |     1|
|470   |            \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                        |MB_MUXF7_179                   |     1|
|471   |            \Instruction_Prefetch_Mux[36].Gen_Instr_DFF                          |MB_FDR_180                     |     1|
|472   |            \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                        |MB_MUXF7_181                   |     1|
|473   |            \Instruction_Prefetch_Mux[37].Gen_Instr_DFF                          |MB_FDR_182                     |     4|
|474   |            \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                        |MB_MUXF7_183                   |     1|
|475   |            \Instruction_Prefetch_Mux[38].Gen_Instr_DFF                          |MB_FDR_184                     |    34|
|476   |            \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                        |MB_MUXF7_185                   |     1|
|477   |            \Instruction_Prefetch_Mux[39].Gen_Instr_DFF                          |MB_FDR_186                     |     1|
|478   |            \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                        |MB_MUXF7_187                   |     1|
|479   |            \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                           |MB_FDR_188                     |     3|
|480   |            \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                         |MB_MUXF7_189                   |     1|
|481   |            \Instruction_Prefetch_Mux[40].Gen_Instr_DFF                          |MB_FDR_190                     |     1|
|482   |            \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                        |MB_MUXF7_191                   |     1|
|483   |            \Instruction_Prefetch_Mux[41].Gen_Instr_DFF                          |MB_FDR_192                     |     4|
|484   |            \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                        |MB_MUXF7_193                   |     1|
|485   |            \Instruction_Prefetch_Mux[42].Gen_Instr_DFF                          |MB_FDR_194                     |     3|
|486   |            \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                        |MB_MUXF7_195                   |     1|
|487   |            \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                           |MB_FDR_196                     |    80|
|488   |            \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                         |MB_MUXF7_197                   |     1|
|489   |            \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                           |MB_FDR_198                     |     9|
|490   |            \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                         |MB_MUXF7_199                   |     1|
|491   |            \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                           |MB_FDR_200                     |     4|
|492   |            \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                         |MB_MUXF7_201                   |     1|
|493   |            \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                           |MB_FDR_202                     |     1|
|494   |            \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                         |MB_MUXF7_203                   |     1|
|495   |            \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                           |MB_FDR_204                     |     2|
|496   |            \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                         |MB_MUXF7_205                   |     1|
|497   |            \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                           |MB_FDR_206                     |     2|
|498   |            \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                         |MB_MUXF7_207                   |     1|
|499   |            Last_Sel_DFF                                                         |MB_FDS                         |    44|
|500   |            Mux_Select_Empty_LUT6                                                |MB_LUT6__parameterized4        |     1|
|501   |            Mux_Select_OF_Valid_LUT6                                             |MB_LUT6__parameterized6        |     1|
|502   |            OF_Valid_DFF                                                         |MB_FDR_208                     |     8|
|503   |          \Use_MuxCy[10].OF_Piperun_Stage                                        |carry_and                      |     1|
|504   |            MUXCY_I                                                              |MB_MUXCY_114                   |     1|
|505   |          \Use_MuxCy[11].OF_Piperun_Stage                                        |carry_and_57                   |     5|
|506   |            MUXCY_I                                                              |MB_MUXCY_113                   |     5|
|507   |          \Use_MuxCy[1].OF_Piperun_Stage                                         |carry_and_58                   |     1|
|508   |            MUXCY_I                                                              |MB_MUXCY_112                   |     1|
|509   |          \Use_MuxCy[2].OF_Piperun_Stage                                         |carry_and_59                   |     2|
|510   |            MUXCY_I                                                              |MB_MUXCY_111                   |     2|
|511   |          \Use_MuxCy[3].OF_Piperun_Stage                                         |carry_and_60                   |    11|
|512   |            MUXCY_I                                                              |MB_MUXCY_110                   |    11|
|513   |          \Use_MuxCy[4].OF_Piperun_Stage                                         |carry_and_61                   |     1|
|514   |            MUXCY_I                                                              |MB_MUXCY_109                   |     1|
|515   |          \Use_MuxCy[5].OF_Piperun_Stage                                         |carry_and_62                   |     1|
|516   |            MUXCY_I                                                              |MB_MUXCY_108                   |     1|
|517   |          \Use_MuxCy[6].OF_Piperun_Stage                                         |carry_and_63                   |     1|
|518   |            MUXCY_I                                                              |MB_MUXCY_107                   |     1|
|519   |          \Use_MuxCy[7].OF_Piperun_Stage                                         |carry_and_64                   |     1|
|520   |            MUXCY_I                                                              |MB_MUXCY_106                   |     1|
|521   |          \Use_MuxCy[8].OF_Piperun_Stage                                         |carry_and_65                   |     1|
|522   |            MUXCY_I                                                              |MB_MUXCY_105                   |     1|
|523   |          \Use_MuxCy[9].OF_Piperun_Stage                                         |carry_and_66                   |     1|
|524   |            MUXCY_I                                                              |MB_MUXCY_104                   |     1|
|525   |          \Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                            |MB_FDRE                        |     3|
|526   |          \Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst                            |MB_FDRE_67                     |     3|
|527   |          \Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                            |MB_FDRE_68                     |     3|
|528   |          \Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                            |MB_FDRE_69                     |     2|
|529   |          \Using_FPGA_2.ex_byte_access_i_Inst                                    |MB_FDRE_70                     |     5|
|530   |          \Using_FPGA_2.ex_doublet_access_i_Inst                                 |MB_FDRE_71                     |     6|
|531   |          \Using_FPGA_2.ex_is_load_instr_Inst                                    |MB_FDRE_72                     |     5|
|532   |          \Using_FPGA_2.ex_is_lwx_instr_Inst                                     |MB_FDRE_73                     |     3|
|533   |          \Using_FPGA_2.ex_is_swx_instr_Inst                                     |MB_FDRE_74                     |     4|
|534   |          \Using_FPGA_2.ex_load_store_instr_Inst                                 |MB_FDRE_75                     |     6|
|535   |          \Using_FPGA_2.ex_reverse_mem_access_inst                               |MB_FDRE_76                     |     2|
|536   |          \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                              |MB_FDRE_77                     |     2|
|537   |          \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                               |MB_FDR                         |     5|
|538   |          \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                      |MB_LUT6__parameterized8        |     2|
|539   |          \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                      |MB_LUT6__parameterized10       |     1|
|540   |          \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                      |MB_LUT6__parameterized8_78     |     1|
|541   |          \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                      |MB_LUT6__parameterized10_79    |     1|
|542   |          \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                      |MB_LUT6__parameterized8_80     |     2|
|543   |          \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                      |MB_LUT6__parameterized10_81    |     1|
|544   |          \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                     |MB_LUT6__parameterized8_82     |     1|
|545   |          \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                     |MB_LUT6__parameterized10_83    |     2|
|546   |          \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                     |MB_LUT6__parameterized8_84     |     1|
|547   |          \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                     |MB_LUT6__parameterized10_85    |     1|
|548   |          \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                     |MB_LUT6__parameterized8_86     |     1|
|549   |          \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                     |MB_LUT6__parameterized10_87    |     1|
|550   |          \Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                      |carry_and_88                   |     1|
|551   |            MUXCY_I                                                              |MB_MUXCY_103                   |     1|
|552   |          if_pc_incr_carry_and_0                                                 |carry_and_89                   |     2|
|553   |            MUXCY_I                                                              |MB_MUXCY_102                   |     2|
|554   |          if_pc_incr_carry_and_3                                                 |carry_and_90                   |     1|
|555   |            MUXCY_I                                                              |MB_MUXCY_101                   |     1|
|556   |          jump_logic_I1                                                          |jump_logic                     |    63|
|557   |            MUXCY_JUMP_CARRY                                                     |MB_MUXCY_95                    |     1|
|558   |            MUXCY_JUMP_CARRY2                                                    |MB_MUXCY_96                    |     3|
|559   |            MUXCY_JUMP_CARRY3                                                    |MB_MUXCY_97                    |     2|
|560   |            MUXCY_JUMP_CARRY4                                                    |MB_MUXCY_98                    |     2|
|561   |            MUXCY_JUMP_CARRY5                                                    |MB_MUXCY_99                    |     1|
|562   |            MUXCY_JUMP_CARRY6                                                    |MB_MUXCY_100                   |    43|
|563   |          mem_PipeRun_carry_and                                                  |carry_and_91                   |     5|
|564   |            MUXCY_I                                                              |MB_MUXCY_94                    |     5|
|565   |          mem_wait_on_ready_N_carry_or                                           |carry_or_92                    |     2|
|566   |            MUXCY_I                                                              |MB_MUXCY_93                    |     2|
|567   |        \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                |MB_AND2B1L                     |     1|
|568   |        \Use_Debug_Logic.Master_Core.Debug_Perf                                  |Debug                          |   409|
|569   |          \Serial_Dbg_Intf.SRL16E_1                                              |MB_SRL16E                      |     1|
|570   |          \Serial_Dbg_Intf.SRL16E_2                                              |MB_SRL16E__parameterized1      |     1|
|571   |          \Serial_Dbg_Intf.SRL16E_3                                              |MB_SRL16E__parameterized7      |     1|
|572   |          \Serial_Dbg_Intf.SRL16E_4                                              |MB_SRL16E__parameterized9      |     5|
|573   |          \Serial_Dbg_Intf.SRL16E_7                                              |MB_SRL16E__parameterized1_16   |     1|
|574   |          \Serial_Dbg_Intf.SRL16E_8                                              |MB_SRL16E__parameterized1_17   |     2|
|575   |          \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                 |MB_SRL16E__parameterized3      |     1|
|576   |          \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                 |MB_SRL16E__parameterized5      |     2|
|577   |          \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                 |MB_SRL16E__parameterized1_18   |     1|
|578   |          \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                 |MB_SRL16E__parameterized1_19   |     1|
|579   |          \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                 |MB_SRL16E__parameterized3_20   |     1|
|580   |          \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                 |MB_SRL16E__parameterized5_21   |     2|
|581   |          \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                 |MB_SRL16E__parameterized1_22   |     1|
|582   |          \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                 |MB_SRL16E__parameterized1_23   |     1|
|583   |          \Serial_Dbg_Intf.sync_dbg_brk_hit                                      |mb_sync_bit__parameterized2    |     1|
|584   |          \Serial_Dbg_Intf.sync_dbg_hit                                          |mb_sync_vec                    |     1|
|585   |            \sync_bits[0].sync_bit                                               |mb_sync_bit__parameterized2_56 |     1|
|586   |          \Serial_Dbg_Intf.sync_dbg_wakeup                                       |mb_sync_bit__parameterized4    |     3|
|587   |          \Serial_Dbg_Intf.sync_pause                                            |mb_sync_bit__parameterized2_24 |     2|
|588   |          \Serial_Dbg_Intf.sync_running_clock                                    |mb_sync_bit__parameterized2_25 |     1|
|589   |          \Serial_Dbg_Intf.sync_sample                                           |mb_sync_vec__parameterized1    |    30|
|590   |            \sync_bits[0].sync_bit                                               |mb_sync_bit_46                 |     3|
|591   |            \sync_bits[1].sync_bit                                               |mb_sync_bit_47                 |     3|
|592   |            \sync_bits[2].sync_bit                                               |mb_sync_bit_48                 |     4|
|593   |            \sync_bits[3].sync_bit                                               |mb_sync_bit_49                 |     3|
|594   |            \sync_bits[4].sync_bit                                               |mb_sync_bit_50                 |     3|
|595   |            \sync_bits[5].sync_bit                                               |mb_sync_bit_51                 |     2|
|596   |            \sync_bits[6].sync_bit                                               |mb_sync_bit_52                 |     3|
|597   |            \sync_bits[7].sync_bit                                               |mb_sync_bit_53                 |     4|
|598   |            \sync_bits[8].sync_bit                                               |mb_sync_bit_54                 |     3|
|599   |            \sync_bits[9].sync_bit                                               |mb_sync_bit_55                 |     2|
|600   |          \Serial_Dbg_Intf.sync_sleep                                            |mb_sync_bit__parameterized2_26 |     1|
|601   |          \Serial_Dbg_Intf.sync_stop_CPU                                         |mb_sync_bit__parameterized2_27 |     1|
|602   |          \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I  |address_hit                    |    22|
|603   |            \Compare[0].MUXCY_I                                                  |MB_MUXCY_30                    |     1|
|604   |            \Compare[0].SRLC16E_I                                                |MB_SRLC16E                     |     3|
|605   |            \Compare[1].MUXCY_I                                                  |MB_MUXCY_31                    |     1|
|606   |            \Compare[1].SRLC16E_I                                                |MB_SRLC16E_32                  |     1|
|607   |            \Compare[2].MUXCY_I                                                  |MB_MUXCY_33                    |     1|
|608   |            \Compare[2].SRLC16E_I                                                |MB_SRLC16E_34                  |     1|
|609   |            \Compare[3].MUXCY_I                                                  |MB_MUXCY_35                    |     1|
|610   |            \Compare[3].SRLC16E_I                                                |MB_SRLC16E_36                  |     1|
|611   |            \Compare[4].MUXCY_I                                                  |MB_MUXCY_37                    |     1|
|612   |            \Compare[4].SRLC16E_I                                                |MB_SRLC16E_38                  |     1|
|613   |            \Compare[5].MUXCY_I                                                  |MB_MUXCY_39                    |     1|
|614   |            \Compare[5].SRLC16E_I                                                |MB_SRLC16E_40                  |     1|
|615   |            \Compare[6].MUXCY_I                                                  |MB_MUXCY_41                    |     1|
|616   |            \Compare[6].SRLC16E_I                                                |MB_SRLC16E_42                  |     1|
|617   |            \Compare[7].MUXCY_I                                                  |MB_MUXCY_43                    |     1|
|618   |            \Compare[7].SRLC16E_I                                                |MB_SRLC16E_44                  |     1|
|619   |            \The_First_BreakPoints.MUXCY_Post                                    |MB_MUXCY_45                    |     4|
|620   |          sync_trig_ack_in_0                                                     |mb_sync_bit__parameterized4_28 |     2|
|621   |          sync_trig_out_0                                                        |mb_sync_bit__parameterized4_29 |     3|
|622   |        instr_mux_I                                                              |instr_mux                      |    19|
|623   |          \Mux_LD.LD_inst                                                        |mux_bus                        |    19|
|624   |            \Mux_Loop[0].I_MUX_LUT6                                              |MB_LUT6_2__parameterized1      |     1|
|625   |            \Mux_Loop[10].I_MUX_LUT6                                             |MB_LUT6_2__parameterized1_1    |     1|
|626   |            \Mux_Loop[11].I_MUX_LUT6                                             |MB_LUT6_2__parameterized1_2    |     1|
|627   |            \Mux_Loop[12].I_MUX_LUT6                                             |MB_LUT6_2__parameterized1_3    |     1|
|628   |            \Mux_Loop[13].I_MUX_LUT6                                             |MB_LUT6_2__parameterized1_4    |     1|
|629   |            \Mux_Loop[14].I_MUX_LUT6                                             |MB_LUT6_2__parameterized1_5    |     1|
|630   |            \Mux_Loop[15].I_MUX_LUT6                                             |MB_LUT6_2__parameterized1_6    |     1|
|631   |            \Mux_Loop[1].I_MUX_LUT6                                              |MB_LUT6_2__parameterized1_7    |     1|
|632   |            \Mux_Loop[2].I_MUX_LUT6                                              |MB_LUT6_2__parameterized1_8    |     1|
|633   |            \Mux_Loop[3].I_MUX_LUT6                                              |MB_LUT6_2__parameterized1_9    |     4|
|634   |            \Mux_Loop[4].I_MUX_LUT6                                              |MB_LUT6_2__parameterized1_10   |     1|
|635   |            \Mux_Loop[5].I_MUX_LUT6                                              |MB_LUT6_2__parameterized1_11   |     1|
|636   |            \Mux_Loop[6].I_MUX_LUT6                                              |MB_LUT6_2__parameterized1_12   |     1|
|637   |            \Mux_Loop[7].I_MUX_LUT6                                              |MB_LUT6_2__parameterized1_13   |     1|
|638   |            \Mux_Loop[8].I_MUX_LUT6                                              |MB_LUT6_2__parameterized1_14   |     1|
|639   |            \Mux_Loop[9].I_MUX_LUT6                                              |MB_LUT6_2__parameterized1_15   |     1|
|640   |        mem_databus_ready_sel_carry_or                                           |carry_or                       |     2|
|641   |          MUXCY_I                                                                |MB_MUXCY                       |     2|
|642   |      Reset_DFF                                                                  |mb_sync_bit                    |     2|
|643   |      \Using_Async_Wakeup_1.Wakeup_DFF                                           |mb_sync_bit_0                  |     3|
+------+---------------------------------------------------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:04 . Memory (MB): peak = 1009.594 ; gain = 635.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9913 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:54 . Memory (MB): peak = 1009.594 ; gain = 359.297
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:04 . Memory (MB): peak = 1009.594 ; gain = 635.168
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 554 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 255 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 38 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 88 instances
  FDS => FDSE: 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  MULT_AND => LUT2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
322 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:08 . Memory (MB): peak = 1009.594 ; gain = 643.750
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/AOA-Chip-main/Processor_Module.runs/microblaze_0_synth_1/microblaze_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/AOA-Chip-main/Processor_Module.srcs/sources_1/ip/microblaze_0/microblaze_0.xci
INFO: [Coretcl 2-1174] Renamed 642 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/AOA-Chip-main/Processor_Module.runs/microblaze_0_synth_1/microblaze_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file microblaze_0_utilization_synth.rpt -pb microblaze_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1009.594 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 28 22:22:23 2023...
[Fri Apr 28 22:22:28 2023] microblaze_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:25 . Memory (MB): peak = 1035.711 ; gain = 1.430
export_simulation -of_objects [get_files d:/AOA-Chip-main/Processor_Module.srcs/sources_1/ip/microblaze_0/microblaze_0.xci] -directory D:/AOA-Chip-main/Processor_Module.ip_user_files/sim_scripts -ip_user_files_dir D:/AOA-Chip-main/Processor_Module.ip_user_files -ipstatic_source_dir D:/AOA-Chip-main/Processor_Module.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AOA-Chip-main/Processor_Module.cache/compile_simlib/modelsim} {questa=D:/AOA-Chip-main/Processor_Module.cache/compile_simlib/questa} {riviera=D:/AOA-Chip-main/Processor_Module.cache/compile_simlib/riviera} {activehdl=D:/AOA-Chip-main/Processor_Module.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_bd_design "design_1"
Wrote  : <D:/AOA-Chip-main/Processor_Module.srcs/sources_1/bd/design_1/design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1134.703 ; gain = 82.184
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0
endgroup
create_bd_design "design_2"
Wrote  : <D:/AOA-Chip-main/Processor_Module.srcs/sources_1/bd/design_2/design_2.bd> 
update_compile_order -fileset sources_1
create_bd_cell -type module -reference Processor Processor_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference PWM_Generator PWM_Generator_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {1.5 429 -511} [get_bd_cells PWM_Generator_0]
create_bd_cell -type module -reference CPU_EU CPU_EU_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
export_ip_user_files -of_objects  [get_files D:/AOA-Chip-main/Processor_Module.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  D:/AOA-Chip-main/Processor_Module.srcs/sources_1/bd/design_1/design_1.bd
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0
endgroup
set_property location {3 702 -810} [get_bd_cells microblaze_0]
connect_bd_net [get_bd_pins Processor_0/clk] [get_bd_pins microblaze_0/Clk]
connect_bd_net [get_bd_pins Processor_0/reset] [get_bd_pins microblaze_0/Reset]
connect_bd_net [get_bd_pins Processor_0/clk] [get_bd_pins PWM_Generator_0/clk]
delete_bd_objs [get_bd_nets Net1] [get_bd_cells Processor_0]
set_property location {1.5 301 -725} [get_bd_cells CPU_EU_0]
set_property location {2.5 976 -951} [get_bd_cells microblaze_0]
set_property location {3.5 1253 -711} [get_bd_cells PWM_Generator_0]
delete_bd_objs [get_bd_nets Net]
set_property location {1.5 578 -681} [get_bd_cells CPU_EU_0]
create_bd_cell -type module -reference cu cu_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {1.5 279 -679} [get_bd_cells cu_0]
set_property location {3 1106 -672} [get_bd_cells PWM_Generator_0]
set_property location {1.5 462 -998} [get_bd_cells microblaze_0]
connect_bd_net [get_bd_pins cu_0/clk] [get_bd_pins microblaze_0/Clk]
connect_bd_net [get_bd_pins microblaze_0/Reset] [get_bd_pins cu_0/reset]
connect_bd_net [get_bd_pins cu_0/clk] [get_bd_pins PWM_Generator_0/clk]
connect_bd_net [get_bd_pins cu_0/clk] [get_bd_pins CPU_EU_0/clk]
connect_bd_net [get_bd_pins cu_0/reset] [get_bd_pins CPU_EU_0/reset]
connect_bd_net [get_bd_pins cu_0/N] [get_bd_pins CPU_EU_0/ir_out]
delete_bd_objs [get_bd_nets CPU_EU_0_ir_out]
connect_bd_net [get_bd_pins cu_0/IR] [get_bd_pins CPU_EU_0/ir_out]
connect_bd_net [get_bd_pins cu_0/N] [get_bd_pins CPU_EU_0/N]
connect_bd_net [get_bd_pins CPU_EU_0/N] [get_bd_pins PWM_Generator_0/decrease_duty]
connect_bd_net [get_bd_pins CPU_EU_0/N] [get_bd_pins cu_0/Z]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins CPU_EU_0/N] [get_bd_pins cu_0/Z]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins CPU_EU_0/N] [get_bd_pins PWM_Generator_0/decrease_duty]'
connect_bd_net [get_bd_pins cu_0/Z] [get_bd_pins CPU_EU_0/Z]
connect_bd_net [get_bd_pins CPU_EU_0/C] [get_bd_pins cu_0/C]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins CPU_EU_0/C] [get_bd_pins cu_0/C]'
connect_bd_net [get_bd_pins cu_0/C] [get_bd_pins CPU_EU_0/C]
connect_bd_net [get_bd_pins cu_0/W_Adr] [get_bd_pins CPU_EU_0/W_Adr]
connect_bd_net [get_bd_pins cu_0/R_Adr] [get_bd_pins CPU_EU_0/R_Adr]
connect_bd_net [get_bd_pins cu_0/adr_sel] [get_bd_pins CPU_EU_0/adr_sel]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins cu_0/adr_sel] [get_bd_pins CPU_EU_0/adr_sel]'
connect_bd_net [get_bd_pins cu_0/S_Adr] [get_bd_pins CPU_EU_0/S_Adr]
connect_bd_net [get_bd_pins cu_0/adr_sel] [get_bd_pins CPU_EU_0/adr_sel]
connect_bd_net [get_bd_pins cu_0/s_sel] [get_bd_pins CPU_EU_0/S_Sel]
connect_bd_net [get_bd_pins cu_0/pc_ld] [get_bd_pins CPU_EU_0/pc_ld]
connect_bd_net [get_bd_pins cu_0/pc_inc] [get_bd_pins CPU_EU_0/pc_inc]
connect_bd_net [get_bd_pins cu_0/pc_sel] [get_bd_pins CPU_EU_0/pc_sel]
connect_bd_net [get_bd_pins cu_0/ir_ld] [get_bd_pins CPU_EU_0/ir_ld]
connect_bd_net [get_bd_pins cu_0/alu_op] [get_bd_pins CPU_EU_0/Alu_Op]
connect_bd_net [get_bd_pins cu_0/rw_en] [get_bd_pins CPU_EU_0/W_En]
connect_bd_net [get_bd_pins CPU_EU_0/C] [get_bd_pins PWM_Generator_0/increase_duty]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins CPU_EU_0/C] [get_bd_pins PWM_Generator_0/increase_duty]'
connect_bd_net [get_bd_pins CPU_EU_0/C] [get_bd_pins cu_0/clk]
WARNING: [BD 41-1731] Type mismatch between connected pins: /CPU_EU_0/C(undef) and /cu_0/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /CPU_EU_0/C(undef) and /microblaze_0/Clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /CPU_EU_0/C(undef) and /PWM_Generator_0/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /CPU_EU_0/C(undef) and /CPU_EU_0/clk(clk)
connect_bd_net [get_bd_pins CPU_EU_0/D_out] [get_bd_pins PWM_Generator_0/increase_duty]
connect_bd_net [get_bd_pins CPU_EU_0/D_out] [get_bd_pins PWM_Generator_0/decrease_duty]
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {New Clocking Wizard (100 MHz)} debug_module {Debug Only} ecc {None} local_mem {8KB} preset {None}}  [get_bd_cells microblaze_0]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [BD 41-1731] Type mismatch between connected pins: /CPU_EU_0/C(undef) and /rst_CPU_EU_0/slowest_sync_clk(clk)
apply_bd_automation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1436.680 ; gain = 276.090
WARNING: [BD 5-235] No pins matched 'get_bd_pins /clk_wiz_1/CLK_IN1_D'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /clk_wiz_1/CLK_IN1_D'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /clk_wiz_1/CLK_IN1_D'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /clk_wiz_1/CLK_IN1_D'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_CPU_EU_0/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_CPU_EU_0/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_CPU_EU_0/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_CPU_EU_0/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_CPU_EU_0/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_CPU_EU_0/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_CPU_EU_0/ext_reset_in'
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins PWM_Generator_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins CPU_EU_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins cu_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins clk_wiz_1/CLK_IN1_D]
INFO: [board_rule 100-100] create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 diff_clock_rtl
INFO: [board_rule 100-100] set_property CONFIG.FREQ_HZ 100000000 /diff_clock_rtl
INFO: [board_rule 100-100] connect_bd_intf_net /diff_clock_rtl /clk_wiz_1/CLK_IN1_D
WARNING: [board_rule 100-100] Board automation did not generate location constraint for /clk_wiz_1/CLK_IN1_D. Users may need to specify the location constraint manually.
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/reset]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /clk_wiz_1]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /clk_wiz_1]
INFO: [board_rule 100-100] create_bd_port -dir I reset -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset
INFO: [board_rule 100-100] connect_bd_net /reset /clk_wiz_1/reset
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins rst_CPU_EU_0/ext_reset_in]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /rst_CPU_EU_0]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /rst_CPU_EU_0]
INFO: [board_rule 100-100] connect_bd_net /reset /rst_CPU_EU_0/ext_reset_in
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset
endgroup
save_bd_design
Wrote  : <D:/AOA-Chip-main/Processor_Module.srcs/sources_1/bd/design_2/design_2.bd> 
Wrote  : <D:/AOA-Chip-main/Processor_Module.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Apr 28 22:58:07 2023] Launched synth_1...
Run output will be captured here: D:/AOA-Chip-main/Processor_Module.runs/synth_1/runme.log
[Fri Apr 28 22:58:07 2023] Launched impl_1...
Run output will be captured here: D:/AOA-Chip-main/Processor_Module.runs/impl_1/runme.log
open_hw
close_hw
generate_target all [get_files  D:/AOA-Chip-main/Processor_Module.srcs/sources_1/bd/design_2/design_2.bd]
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /clk_wiz_1/reset(ACTIVE_HIGH) and /reset(ACTIVE_LOW)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design D:/AOA-Chip-main/Processor_Module.srcs/sources_1/bd/design_2/design_2.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports reset]
generate_target all [get_files  D:/AOA-Chip-main/Processor_Module.srcs/sources_1/bd/design_2/design_2.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/CPU_EU_0/D_in
/cu_0/C

Wrote  : <D:/AOA-Chip-main/Processor_Module.srcs/sources_1/bd/design_2/design_2.bd> 
VHDL Output written to : D:/AOA-Chip-main/Processor_Module.srcs/sources_1/bd/design_2/synth/design_2.v
VHDL Output written to : D:/AOA-Chip-main/Processor_Module.srcs/sources_1/bd/design_2/sim/design_2.v
VHDL Output written to : D:/AOA-Chip-main/Processor_Module.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_Generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CPU_EU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_CPU_EU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
Exporting to file D:/AOA-Chip-main/Processor_Module.srcs/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Block Design Tcl file D:/AOA-Chip-main/Processor_Module.srcs/sources_1/bd/design_2/hw_handoff/design_2_bd.tcl
Generated Hardware Definition File D:/AOA-Chip-main/Processor_Module.srcs/sources_1/bd/design_2/synth/design_2.hwdef
catch { config_ip_cache -export [get_ips -all design_2_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all design_2_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all design_2_clk_wiz_1_0] }
catch { config_ip_cache -export [get_ips -all design_2_rst_CPU_EU_0_0] }
catch { config_ip_cache -export [get_ips -all design_2_dlmb_v10_0] }
catch { config_ip_cache -export [get_ips -all design_2_ilmb_v10_0] }
catch { config_ip_cache -export [get_ips -all design_2_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_2_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_2_lmb_bram_0] }
export_ip_user_files -of_objects [get_files D:/AOA-Chip-main/Processor_Module.srcs/sources_1/bd/design_2/design_2.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AOA-Chip-main/Processor_Module.srcs/sources_1/bd/design_2/design_2.bd]
launch_runs -jobs 2 {design_2_PWM_Generator_0_0_synth_1 design_2_CPU_EU_0_0_synth_1 design_2_microblaze_0_0_synth_1 design_2_cu_0_0_synth_1 design_2_mdm_1_0_synth_1 design_2_clk_wiz_1_0_synth_1 design_2_rst_CPU_EU_0_0_synth_1 design_2_dlmb_v10_0_synth_1 design_2_ilmb_v10_0_synth_1 design_2_dlmb_bram_if_cntlr_0_synth_1 design_2_ilmb_bram_if_cntlr_0_synth_1 design_2_lmb_bram_0_synth_1}
[Fri Apr 28 23:12:47 2023] Launched design_2_PWM_Generator_0_0_synth_1, design_2_CPU_EU_0_0_synth_1, design_2_microblaze_0_0_synth_1, design_2_cu_0_0_synth_1, design_2_mdm_1_0_synth_1, design_2_clk_wiz_1_0_synth_1, design_2_rst_CPU_EU_0_0_synth_1, design_2_dlmb_v10_0_synth_1, design_2_ilmb_v10_0_synth_1, design_2_dlmb_bram_if_cntlr_0_synth_1, design_2_ilmb_bram_if_cntlr_0_synth_1, design_2_lmb_bram_0_synth_1...
Run output will be captured here:
design_2_PWM_Generator_0_0_synth_1: D:/AOA-Chip-main/Processor_Module.runs/design_2_PWM_Generator_0_0_synth_1/runme.log
design_2_CPU_EU_0_0_synth_1: D:/AOA-Chip-main/Processor_Module.runs/design_2_CPU_EU_0_0_synth_1/runme.log
design_2_microblaze_0_0_synth_1: D:/AOA-Chip-main/Processor_Module.runs/design_2_microblaze_0_0_synth_1/runme.log
design_2_cu_0_0_synth_1: D:/AOA-Chip-main/Processor_Module.runs/design_2_cu_0_0_synth_1/runme.log
design_2_mdm_1_0_synth_1: D:/AOA-Chip-main/Processor_Module.runs/design_2_mdm_1_0_synth_1/runme.log
design_2_clk_wiz_1_0_synth_1: D:/AOA-Chip-main/Processor_Module.runs/design_2_clk_wiz_1_0_synth_1/runme.log
design_2_rst_CPU_EU_0_0_synth_1: D:/AOA-Chip-main/Processor_Module.runs/design_2_rst_CPU_EU_0_0_synth_1/runme.log
design_2_dlmb_v10_0_synth_1: D:/AOA-Chip-main/Processor_Module.runs/design_2_dlmb_v10_0_synth_1/runme.log
design_2_ilmb_v10_0_synth_1: D:/AOA-Chip-main/Processor_Module.runs/design_2_ilmb_v10_0_synth_1/runme.log
design_2_dlmb_bram_if_cntlr_0_synth_1: D:/AOA-Chip-main/Processor_Module.runs/design_2_dlmb_bram_if_cntlr_0_synth_1/runme.log
design_2_ilmb_bram_if_cntlr_0_synth_1: D:/AOA-Chip-main/Processor_Module.runs/design_2_ilmb_bram_if_cntlr_0_synth_1/runme.log
design_2_lmb_bram_0_synth_1: D:/AOA-Chip-main/Processor_Module.runs/design_2_lmb_bram_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1535.129 ; gain = 20.797
export_simulation -of_objects [get_files D:/AOA-Chip-main/Processor_Module.srcs/sources_1/bd/design_2/design_2.bd] -directory D:/AOA-Chip-main/Processor_Module.ip_user_files/sim_scripts -ip_user_files_dir D:/AOA-Chip-main/Processor_Module.ip_user_files -ipstatic_source_dir D:/AOA-Chip-main/Processor_Module.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AOA-Chip-main/Processor_Module.cache/compile_simlib/modelsim} {questa=D:/AOA-Chip-main/Processor_Module.cache/compile_simlib/questa} {riviera=D:/AOA-Chip-main/Processor_Module.cache/compile_simlib/riviera} {activehdl=D:/AOA-Chip-main/Processor_Module.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Runs 36-330] Ignoring ELF file for implementation run as both scoping properties are empty:'d:/AOA-Chip-main/Processor_Module.srcs/sources_1/bd/design_2/ip/design_2_microblaze_0_0/data/mb_bootloop_le.elf'.
WARNING: [Runs 36-330] Ignoring ELF file for implementation run as both scoping properties are empty:'d:/AOA-Chip-main/Processor_Module.srcs/sources_1/bd/design_2/ip/design_2_microblaze_0_0/data/mb_bootloop_le.elf'.
[Fri Apr 28 23:21:54 2023] Launched synth_1...
Run output will be captured here: D:/AOA-Chip-main/Processor_Module.runs/synth_1/runme.log
[Fri Apr 28 23:21:54 2023] Launched impl_1...
Run output will be captured here: D:/AOA-Chip-main/Processor_Module.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2321.824 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2321.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2415.059 ; gain = 715.922
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Processor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2417.996 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Processor' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
INFO: [Synth 8-6157] synthesizing module 'cu' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:23]
	Parameter RESET bound to: 0 - type: integer 
	Parameter FETCH bound to: 1 - type: integer 
	Parameter DECODE bound to: 2 - type: integer 
	Parameter ADD bound to: 3 - type: integer 
	Parameter SUB bound to: 4 - type: integer 
	Parameter CMP bound to: 5 - type: integer 
	Parameter MOV bound to: 6 - type: integer 
	Parameter INC bound to: 7 - type: integer 
	Parameter DEC bound to: 8 - type: integer 
	Parameter SHL bound to: 9 - type: integer 
	Parameter SHR bound to: 10 - type: integer 
	Parameter LD bound to: 11 - type: integer 
	Parameter STO bound to: 12 - type: integer 
	Parameter LDI bound to: 13 - type: integer 
	Parameter JE bound to: 14 - type: integer 
	Parameter JNE bound to: 15 - type: integer 
	Parameter JC bound to: 16 - type: integer 
	Parameter JMP bound to: 17 - type: integer 
	Parameter HALT bound to: 18 - type: integer 
	Parameter ILLEGAL_OP bound to: 31 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:88]
WARNING: [Synth 8-567] referenced signal 'ps_N' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'ps_Z' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'ps_C' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'IR' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'N' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'Z' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'C' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
INFO: [Synth 8-6155] done synthesizing module 'cu' (1#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:23]
INFO: [Synth 8-6157] synthesizing module 'CPU_EU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/CPU_EU.v:23]
INFO: [Synth 8-6157] synthesizing module 'IR' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IR' (2#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDP' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:23]
INFO: [Synth 8-6157] synthesizing module 'Register_File' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg16' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/reg16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'reg16' (3#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/reg16.v:23]
WARNING: [Synth 8-3848] Net r0_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:41]
WARNING: [Synth 8-3848] Net r0_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:41]
WARNING: [Synth 8-3848] Net r0_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:41]
WARNING: [Synth 8-3848] Net r1_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:40]
WARNING: [Synth 8-3848] Net r1_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:40]
WARNING: [Synth 8-3848] Net r1_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:40]
WARNING: [Synth 8-3848] Net r2_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:39]
WARNING: [Synth 8-3848] Net r2_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:39]
WARNING: [Synth 8-3848] Net r2_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:39]
WARNING: [Synth 8-3848] Net r3_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:38]
WARNING: [Synth 8-3848] Net r3_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:38]
WARNING: [Synth 8-3848] Net r3_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:38]
WARNING: [Synth 8-3848] Net r4_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:37]
WARNING: [Synth 8-3848] Net r4_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:37]
WARNING: [Synth 8-3848] Net r4_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:37]
WARNING: [Synth 8-3848] Net r5_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:36]
WARNING: [Synth 8-3848] Net r5_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:36]
WARNING: [Synth 8-3848] Net r5_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:36]
WARNING: [Synth 8-3848] Net r6_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:35]
WARNING: [Synth 8-3848] Net r6_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:35]
WARNING: [Synth 8-3848] Net r6_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:35]
WARNING: [Synth 8-3848] Net r7_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:34]
WARNING: [Synth 8-3848] Net r7_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:34]
WARNING: [Synth 8-3848] Net r7_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Register_File' (4#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'N' does not match port width (16) of module 'ALU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:55]
WARNING: [Synth 8-689] width (1) of port connection 'Z' does not match port width (16) of module 'ALU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:55]
WARNING: [Synth 8-689] width (1) of port connection 'C' does not match port width (16) of module 'ALU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:55]
INFO: [Synth 8-6155] done synthesizing module 'IDP' (6#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU_EU' (8#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/CPU_EU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'address' does not match port width (16) of module 'CPU_EU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:56]
WARNING: [Synth 8-689] width (1) of port connection 'D_out' does not match port width (16) of module 'CPU_EU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:56]
INFO: [Synth 8-6157] synthesizing module 'Button_Press' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Button_Press.v:23]
INFO: [Synth 8-6157] synthesizing module 'DFF_PWM' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:63]
INFO: [Synth 8-6155] done synthesizing module 'DFF_PWM' (9#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:63]
INFO: [Synth 8-6155] done synthesizing module 'Button_Press' (10#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Button_Press.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'BUTTONS' does not match port width (4) of module 'Button_Press' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:59]
INFO: [Synth 8-6157] synthesizing module 'PWM_Generator' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PWM_Generator' (11#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:3]
WARNING: [Synth 8-689] width (16) of port connection 'PWM_OUT' does not match port width (1) of module 'PWM_Generator' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:61]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (12#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
WARNING: [Synth 8-3917] design Processor has port D_OUT[15] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[14] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[13] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[12] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[11] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[10] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[9] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[8] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[7] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[6] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[5] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[4] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[3] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[2] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[1] driven by constant 0
WARNING: [Synth 8-3331] design Button_Press has unconnected port BUTTONS[3]
WARNING: [Synth 8-3331] design Button_Press has unconnected port BUTTONS[2]
WARNING: [Synth 8-3331] design Button_Press has unconnected port BUTTONS[1]
WARNING: [Synth 8-3331] design Button_Press has unconnected port BUTTONS[0]
WARNING: [Synth 8-3331] design Register_File has unconnected port W_Adr[2]
WARNING: [Synth 8-3331] design Register_File has unconnected port W_Adr[1]
WARNING: [Synth 8-3331] design Register_File has unconnected port W_Adr[0]
WARNING: [Synth 8-3331] design Register_File has unconnected port we
WARNING: [Synth 8-3331] design Register_File has unconnected port R_Adr[2]
WARNING: [Synth 8-3331] design Register_File has unconnected port R_Adr[1]
WARNING: [Synth 8-3331] design Register_File has unconnected port R_Adr[0]
WARNING: [Synth 8-3331] design Register_File has unconnected port S_Adr[2]
WARNING: [Synth 8-3331] design Register_File has unconnected port S_Adr[1]
WARNING: [Synth 8-3331] design Register_File has unconnected port S_Adr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2417.996 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin R7:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:55]
WARNING: [Synth 8-3295] tying undriven pin R7:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:55]
WARNING: [Synth 8-3295] tying undriven pin R7:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:55]
WARNING: [Synth 8-3295] tying undriven pin R6:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:56]
WARNING: [Synth 8-3295] tying undriven pin R6:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:56]
WARNING: [Synth 8-3295] tying undriven pin R6:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:56]
WARNING: [Synth 8-3295] tying undriven pin R5:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:57]
WARNING: [Synth 8-3295] tying undriven pin R5:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:57]
WARNING: [Synth 8-3295] tying undriven pin R5:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:57]
WARNING: [Synth 8-3295] tying undriven pin R4:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:58]
WARNING: [Synth 8-3295] tying undriven pin R4:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:58]
WARNING: [Synth 8-3295] tying undriven pin R4:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:58]
WARNING: [Synth 8-3295] tying undriven pin R3:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:59]
WARNING: [Synth 8-3295] tying undriven pin R3:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:59]
WARNING: [Synth 8-3295] tying undriven pin R3:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:59]
WARNING: [Synth 8-3295] tying undriven pin R2:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:60]
WARNING: [Synth 8-3295] tying undriven pin R2:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:60]
WARNING: [Synth 8-3295] tying undriven pin R2:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:60]
WARNING: [Synth 8-3295] tying undriven pin R1:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:61]
WARNING: [Synth 8-3295] tying undriven pin R1:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:61]
WARNING: [Synth 8-3295] tying undriven pin R1:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:61]
WARNING: [Synth 8-3295] tying undriven pin R0:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:62]
WARNING: [Synth 8-3295] tying undriven pin R0:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:62]
WARNING: [Synth 8-3295] tying undriven pin R0:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:62]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2417.996 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2417.996 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 15 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc]
Finished Parsing XDC File [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2481.238 ; gain = 63.242
29 Infos, 91 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2481.238 ; gain = 63.242
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  2 16:27:40 2023...
