/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  reg [12:0] _04_;
  wire [4:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = celloutsig_1_4z ? celloutsig_1_0z[1] : celloutsig_1_0z[0];
  assign celloutsig_1_8z = in_data[152] ? celloutsig_1_1z : celloutsig_1_2z[7];
  assign celloutsig_0_2z = celloutsig_0_0z | in_data[74];
  assign celloutsig_0_0z = in_data[62] ^ in_data[24];
  assign celloutsig_0_7z = celloutsig_0_6z ^ in_data[58];
  assign celloutsig_0_10z = ~(_02_ ^ _03_);
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 13'h0000;
    else _04_ <= { in_data[174:163], celloutsig_1_1z };
  reg [14:0] _13_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _13_ <= 15'h0000;
    else _13_ <= { 1'h1, celloutsig_1_12z[6:0], celloutsig_1_4z, celloutsig_1_5z };
  assign out_data[142:128] = _13_;
  reg [4:0] _14_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _14_ <= 5'h00;
    else _14_ <= in_data[81:77];
  assign { _02_, _05_[3], _03_, _01_, _00_ } = _14_;
  assign celloutsig_0_18z = { in_data[32:28], celloutsig_0_0z, celloutsig_0_6z } === { celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_14z };
  assign celloutsig_0_3z = { in_data[10], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } > { in_data[95:77], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_11z, celloutsig_0_7z } <= celloutsig_0_12z[9:0];
  assign celloutsig_1_4z = { celloutsig_1_2z[7:4], celloutsig_1_2z[4], celloutsig_1_0z[2] } < { celloutsig_1_2z[5:4], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_5z = { celloutsig_0_4z[3:1], celloutsig_0_1z } < { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_6z = in_data[92:82] < in_data[94:84];
  assign celloutsig_0_29z = in_data[24:20] < { celloutsig_0_1z[6], celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_1_1z = celloutsig_1_0z < celloutsig_1_0z;
  assign celloutsig_0_20z = celloutsig_0_12z[0] & ~(celloutsig_0_18z);
  assign celloutsig_1_0z = in_data[134] ? in_data[130:128] : in_data[162:160];
  assign celloutsig_1_2z[7:4] = celloutsig_1_1z ? { in_data[140:139], 2'h3 } : { celloutsig_1_0z, 1'h0 };
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_3z } | { celloutsig_1_2z[7:4], celloutsig_1_2z[4], celloutsig_1_0z[2] };
  assign celloutsig_0_28z = celloutsig_0_18z & celloutsig_0_7z;
  assign celloutsig_0_14z = ~^ { celloutsig_0_12z[6:4], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_11z = { celloutsig_0_4z[4:1], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_3z } >> { _00_, celloutsig_0_4z };
  assign celloutsig_0_1z = { in_data[27:24], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >> { in_data[25:21], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_12z = { celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_7z } >> { in_data[32], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_1_3z = celloutsig_1_0z << { in_data[169], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_4z = celloutsig_0_1z ~^ { in_data[89:83], celloutsig_0_3z };
  assign celloutsig_1_19z = _04_[5:3] ^ { celloutsig_1_3z[1], celloutsig_1_7z, celloutsig_1_8z };
  assign { celloutsig_1_12z[5:3], celloutsig_1_12z[9:8], celloutsig_1_12z[2], celloutsig_1_12z[6], celloutsig_1_12z[1:0] } = { celloutsig_1_3z, celloutsig_1_2z[5:4], celloutsig_1_0z[2], celloutsig_1_0z } ~^ { celloutsig_1_5z[5:3], celloutsig_1_2z[6:5], celloutsig_1_5z[2], celloutsig_1_4z, celloutsig_1_5z[1:0] };
  assign { _05_[4], _05_[2:0] } = { _02_, _03_, _01_, _00_ };
  assign celloutsig_1_12z[7] = 1'h1;
  assign celloutsig_1_2z[3:0] = { celloutsig_1_2z[4], celloutsig_1_0z };
  assign { out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
