

================================================================
== Vitis HLS Report for 'dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s'
================================================================
* Date:           Mon Apr 28 17:45:55 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  13.297 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                  Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                    Type                   |
    +---------+---------+----------+----------+-----+-----+-------------------------------------------+
    |        5|        6|  0.150 us|  0.180 us|    5|    5|  loop rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |        5|        5|         2|          1|          1|     5|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     71|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   1|      0|     61|    -|
|Memory           |        1|   -|      0|      0|    -|
|Multiplexer      |        -|   -|      0|    165|    -|
|Register         |        -|   -|    348|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        1|   1|    348|    297|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        1|   1|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |mul_27s_5s_32_1_1_U701      |mul_27s_5s_32_1_1      |        0|   1|  0|  40|    0|
    |sparsemux_11_3_27_1_1_U700  |sparsemux_11_3_27_1_1  |        0|   0|  0|  21|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0|   1|  0|  61|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |w22_U  |dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s_w22_ROM_NP9j0  |        1|  0|   0|    0|     5|    5|     1|           25|
    +-------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                                                                                  |        1|  0|   0|    0|     5|    5|     1|           25|
    +-------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln58_fu_345_p2   |         +|   0|  0|  41|          34|          34|
    |w_index_fu_283_p2    |         +|   0|  0|  11|           3|           1|
    |ap_condition_115     |       and|   0|  0|   2|           1|           1|
    |ap_condition_37      |       and|   0|  0|   2|           1|           1|
    |icmp_ln46_fu_289_p2  |      icmp|   0|  0|  13|           3|           4|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  71|          43|          43|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                      |  13|          3|    1|          3|
    |ap_enable_reg_pp0_iter1                        |   9|          2|    1|          2|
    |ap_phi_mux_data_0_val8_phi_phi_fu_222_p4       |   9|          2|   27|         54|
    |ap_phi_mux_data_1_val9_phi_phi_fu_234_p4       |   9|          2|   27|         54|
    |ap_phi_mux_data_2_val10_phi_phi_fu_246_p4      |   9|          2|   27|         54|
    |ap_phi_mux_data_3_val11_phi_phi_fu_258_p4      |   9|          2|   27|         54|
    |ap_phi_mux_data_4_val12_phi_phi_fu_270_p4      |   9|          2|   27|         54|
    |ap_phi_mux_do_init_phi_fu_107_p6               |  13|          3|    1|          3|
    |ap_phi_mux_w_index3_phi_fu_123_p6              |  13|          3|    3|          9|
    |ap_phi_reg_pp0_iter1_data_0_val8_phi_reg_218   |   9|          2|   27|         54|
    |ap_phi_reg_pp0_iter1_data_1_val9_phi_reg_230   |   9|          2|   27|         54|
    |ap_phi_reg_pp0_iter1_data_2_val10_phi_reg_242  |   9|          2|   27|         54|
    |ap_phi_reg_pp0_iter1_data_3_val11_phi_reg_254  |   9|          2|   27|         54|
    |ap_phi_reg_pp0_iter1_data_4_val12_phi_reg_266  |   9|          2|   27|         54|
    |ap_return                                      |   9|          2|   34|         68|
    |res_04_reg_204                                 |   9|          2|   33|         66|
    |w_index3_reg_119                               |   9|          2|    3|          6|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 165|         37|  346|        697|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                      |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1                        |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_data_0_val8_phi_reg_218   |  27|   0|   27|          0|
    |ap_phi_reg_pp0_iter1_data_1_val9_phi_reg_230   |  27|   0|   27|          0|
    |ap_phi_reg_pp0_iter1_data_2_val10_phi_reg_242  |  27|   0|   27|          0|
    |ap_phi_reg_pp0_iter1_data_3_val11_phi_reg_254  |  27|   0|   27|          0|
    |ap_phi_reg_pp0_iter1_data_4_val12_phi_reg_266  |  27|   0|   27|          0|
    |ap_return_preg                                 |  34|   0|   34|          0|
    |data_0_val8_rewind_reg_134                     |  27|   0|   27|          0|
    |data_1_val9_rewind_reg_148                     |  27|   0|   27|          0|
    |data_2_val10_rewind_reg_162                    |  27|   0|   27|          0|
    |data_3_val11_rewind_reg_176                    |  27|   0|   27|          0|
    |data_4_val12_rewind_reg_190                    |  27|   0|   27|          0|
    |do_init_reg_103                                |   1|   0|    1|          0|
    |icmp_ln46_reg_394                              |   1|   0|    1|          0|
    |res_04_reg_204                                 |  33|   0|   33|          0|
    |w_index3_reg_119                               |   3|   0|    3|          0|
    |w_index_reg_389                                |   3|   0|    3|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 348|   0|  348|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22>|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22>|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22>|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22>|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22>|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22>|  return value|
|ap_return   |  out|   34|  ap_ctrl_hs|  dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22>|  return value|
|data_0_val  |   in|   27|     ap_none|                                                          data_0_val|        scalar|
|data_1_val  |   in|   27|     ap_none|                                                          data_1_val|        scalar|
|data_2_val  |   in|   27|     ap_none|                                                          data_2_val|        scalar|
|data_3_val  |   in|   27|     ap_none|                                                          data_3_val|        scalar|
|data_4_val  |   in|   27|     ap_none|                                                          data_4_val|        scalar|
+------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 4 [1/1] (1.61ns)   --->   "%br_ln46 = br void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 4 'br' 'br_ln46' <Predicate = true> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %MultLoop.split, i1 1, void %Result"   --->   Operation 5 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%w_index3 = phi i3 0, void %entry, i3 %w_index, void %MultLoop.split, i3 0, void %Result"   --->   Operation 6 'phi' 'w_index3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %w22, i64 666, i64 38, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%data_4_val_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %data_4_val" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 8 'read' 'data_4_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%data_3_val_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %data_3_val" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 9 'read' 'data_3_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%data_2_val_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %data_2_val" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 10 'read' 'data_2_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%data_1_val_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %data_1_val" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 11 'read' 'data_1_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%data_0_val_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %data_0_val" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 12 'read' 'data_0_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.61ns)   --->   "%br_ln46 = br void %MultLoop.split" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 13 'br' 'br_ln46' <Predicate = (do_init)> <Delay = 1.61>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i3 %w_index3" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 14 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%w22_addr = getelementptr i5 %w22, i64 0, i64 %zext_ln46" [firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 15 'getelementptr' 'w22_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (3.25ns)   --->   "%w = load i3 %w22_addr" [firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 16 'load' 'w' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_nP_BRAM">   --->   Core 102 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 5> <ROM>
ST_2 : Operation 17 [1/1] (1.68ns)   --->   "%w_index = add i3 %w_index3, i3 1" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 17 'add' 'w_index' <Predicate = true> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.68ns)   --->   "%icmp_ln46 = icmp_eq  i3 %w_index3, i3 4" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 18 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %rewind_header, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 19 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln84 = br void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:84]   --->   Operation 20 'br' 'br_ln84' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 13.2>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%data_0_val8_rewind = phi i27 0, void %entry, i27 %data_0_val8_phi, void %MultLoop.split, i27 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 21 'phi' 'data_0_val8_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%data_1_val9_rewind = phi i27 0, void %entry, i27 %data_1_val9_phi, void %MultLoop.split, i27 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 22 'phi' 'data_1_val9_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%data_2_val10_rewind = phi i27 0, void %entry, i27 %data_2_val10_phi, void %MultLoop.split, i27 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 23 'phi' 'data_2_val10_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%data_3_val11_rewind = phi i27 0, void %entry, i27 %data_3_val11_phi, void %MultLoop.split, i27 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 24 'phi' 'data_3_val11_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%data_4_val12_rewind = phi i27 0, void %entry, i27 %data_4_val12_phi, void %MultLoop.split, i27 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 25 'phi' 'data_4_val12_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%res_04 = phi i33 0, void %entry, i33 %trunc_ln46, void %MultLoop.split, i33 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 26 'phi' 'res_04' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.61ns)   --->   "%br_ln0 = br i1 %do_init, void %MultLoop.split, void %rewind_init"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 1.61>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%data_0_val8_phi = phi i27 %data_0_val_read, void %rewind_init, i27 %data_0_val8_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 28 'phi' 'data_0_val8_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%data_1_val9_phi = phi i27 %data_1_val_read, void %rewind_init, i27 %data_1_val9_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 29 'phi' 'data_1_val9_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%data_2_val10_phi = phi i27 %data_2_val_read, void %rewind_init, i27 %data_2_val10_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 30 'phi' 'data_2_val10_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%data_3_val11_phi = phi i27 %data_3_val_read, void %rewind_init, i27 %data_3_val11_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 31 'phi' 'data_3_val11_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%data_4_val12_phi = phi i27 %data_4_val_read, void %rewind_init, i27 %data_4_val12_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 32 'phi' 'data_4_val12_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i33 %res_04" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 33 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln47 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 1, void @empty_0" [firmware/nnet_utils/nnet_dense_resource.h:47]   --->   Operation 34 'specpipeline' 'specpipeline_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [firmware/nnet_utils/nnet_dense_resource.h:49]   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 36 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.70ns)   --->   "%a = sparsemux i27 @_ssdm_op_SparseMux.ap_auto.5i27.i27.i3, i3 0, i27 %data_0_val8_phi, i3 1, i27 %data_1_val9_phi, i3 2, i27 %data_2_val10_phi, i3 3, i27 %data_3_val11_phi, i3 4, i27 %data_4_val12_phi, i27 0, i3 %w_index3" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 37 'sparsemux' 'a' <Predicate = true> <Delay = 1.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/2] ( I:3.25ns O:3.25ns )   --->   "%w = load i3 %w22_addr" [firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 38 'load' 'w' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_nP_BRAM">   --->   Core 102 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 5> <ROM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i27 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 39 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln73_23 = sext i5 %w" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 40 'sext' 'sext_ln73_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (7.25ns)   --->   "%mul_ln73 = mul i32 %sext_ln73, i32 %sext_ln73_23" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 41 'mul' 'mul_ln73' <Predicate = true> <Delay = 7.25> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i32 %mul_ln73" [firmware/nnet_utils/nnet_dense_resource.h:58]   --->   Operation 42 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.72ns)   --->   "%add_ln58 = add i34 %sext_ln58, i34 %sext_ln46" [firmware/nnet_utils/nnet_dense_resource.h:58]   --->   Operation 43 'add' 'add_ln58' <Predicate = true> <Delay = 2.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i34 %add_ln58" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 44 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%return_ln84 = return void @_ssdm_op_Return, i34 %add_ln58" [firmware/nnet_utils/nnet_dense_resource.h:84]   --->   Operation 45 'return' 'return_ln84' <Predicate = (icmp_ln46)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w22]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln46                (br               ) [ 0111]
do_init                (phi              ) [ 0011]
w_index3               (phi              ) [ 0011]
specmemcore_ln0        (specmemcore      ) [ 0000]
data_4_val_read        (read             ) [ 0011]
data_3_val_read        (read             ) [ 0011]
data_2_val_read        (read             ) [ 0011]
data_1_val_read        (read             ) [ 0011]
data_0_val_read        (read             ) [ 0011]
br_ln46                (br               ) [ 0011]
zext_ln46              (zext             ) [ 0000]
w22_addr               (getelementptr    ) [ 0011]
w_index                (add              ) [ 0111]
icmp_ln46              (icmp             ) [ 0011]
br_ln46                (br               ) [ 0111]
br_ln84                (br               ) [ 0111]
data_0_val8_rewind     (phi              ) [ 0011]
data_1_val9_rewind     (phi              ) [ 0011]
data_2_val10_rewind    (phi              ) [ 0011]
data_3_val11_rewind    (phi              ) [ 0011]
data_4_val12_rewind    (phi              ) [ 0011]
res_04                 (phi              ) [ 0011]
br_ln0                 (br               ) [ 0000]
data_0_val8_phi        (phi              ) [ 0111]
data_1_val9_phi        (phi              ) [ 0111]
data_2_val10_phi       (phi              ) [ 0111]
data_3_val11_phi       (phi              ) [ 0111]
data_4_val12_phi       (phi              ) [ 0111]
sext_ln46              (sext             ) [ 0000]
specpipeline_ln47      (specpipeline     ) [ 0000]
speclooptripcount_ln49 (speclooptripcount) [ 0000]
specloopname_ln46      (specloopname     ) [ 0000]
a                      (sparsemux        ) [ 0000]
w                      (load             ) [ 0000]
sext_ln73              (sext             ) [ 0000]
sext_ln73_23           (sext             ) [ 0000]
mul_ln73               (mul              ) [ 0000]
sext_ln58              (sext             ) [ 0000]
add_ln58               (add              ) [ 0000]
trunc_ln46             (trunc            ) [ 0111]
return_ln84            (return           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w22">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w22"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i27"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.5i27.i27.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="data_4_val_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="27" slack="0"/>
<pin id="62" dir="0" index="1" bw="27" slack="0"/>
<pin id="63" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_val_read/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="data_3_val_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="27" slack="0"/>
<pin id="68" dir="0" index="1" bw="27" slack="0"/>
<pin id="69" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_val_read/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="data_2_val_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="27" slack="0"/>
<pin id="74" dir="0" index="1" bw="27" slack="0"/>
<pin id="75" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_val_read/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="data_1_val_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="27" slack="0"/>
<pin id="80" dir="0" index="1" bw="27" slack="0"/>
<pin id="81" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_val_read/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="data_0_val_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="27" slack="0"/>
<pin id="86" dir="0" index="1" bw="27" slack="0"/>
<pin id="87" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_val_read/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="w22_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="5" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="3" slack="0"/>
<pin id="94" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w22_addr/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="3" slack="0"/>
<pin id="99" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="do_init_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="do_init_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="1" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="4" bw="1" slack="0"/>
<pin id="113" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="119" class="1005" name="w_index3_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="3" slack="1"/>
<pin id="121" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w_index3 (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="w_index3_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="3" slack="0"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="4" bw="1" slack="0"/>
<pin id="129" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_index3/2 "/>
</bind>
</comp>

<comp id="134" class="1005" name="data_0_val8_rewind_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="27" slack="1"/>
<pin id="136" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="data_0_val8_rewind (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="data_0_val8_rewind_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="2"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="27" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="4" bw="1" slack="1"/>
<pin id="144" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="6" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_0_val8_rewind/3 "/>
</bind>
</comp>

<comp id="148" class="1005" name="data_1_val9_rewind_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="27" slack="1"/>
<pin id="150" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="data_1_val9_rewind (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="data_1_val9_rewind_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="2"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="27" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="4" bw="1" slack="1"/>
<pin id="158" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="6" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_1_val9_rewind/3 "/>
</bind>
</comp>

<comp id="162" class="1005" name="data_2_val10_rewind_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="27" slack="1"/>
<pin id="164" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="data_2_val10_rewind (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="data_2_val10_rewind_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="2"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="27" slack="0"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="4" bw="1" slack="1"/>
<pin id="172" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="6" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_2_val10_rewind/3 "/>
</bind>
</comp>

<comp id="176" class="1005" name="data_3_val11_rewind_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="27" slack="1"/>
<pin id="178" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="data_3_val11_rewind (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="data_3_val11_rewind_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="2"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="27" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="4" bw="1" slack="1"/>
<pin id="186" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="6" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_3_val11_rewind/3 "/>
</bind>
</comp>

<comp id="190" class="1005" name="data_4_val12_rewind_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="27" slack="1"/>
<pin id="192" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="data_4_val12_rewind (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="data_4_val12_rewind_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="2"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="27" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="4" bw="1" slack="1"/>
<pin id="200" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="6" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_4_val12_rewind/3 "/>
</bind>
</comp>

<comp id="204" class="1005" name="res_04_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="33" slack="1"/>
<pin id="206" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="res_04 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="res_04_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="2"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="33" slack="0"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="4" bw="1" slack="1"/>
<pin id="214" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="6" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_04/3 "/>
</bind>
</comp>

<comp id="218" class="1005" name="data_0_val8_phi_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="27" slack="0"/>
<pin id="220" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="data_0_val8_phi (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="data_0_val8_phi_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="27" slack="1"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="27" slack="0"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_0_val8_phi/3 "/>
</bind>
</comp>

<comp id="230" class="1005" name="data_1_val9_phi_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="27" slack="0"/>
<pin id="232" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="data_1_val9_phi (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="data_1_val9_phi_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="27" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="27" slack="0"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_1_val9_phi/3 "/>
</bind>
</comp>

<comp id="242" class="1005" name="data_2_val10_phi_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="27" slack="0"/>
<pin id="244" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="data_2_val10_phi (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="data_2_val10_phi_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="27" slack="1"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="27" slack="0"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_2_val10_phi/3 "/>
</bind>
</comp>

<comp id="254" class="1005" name="data_3_val11_phi_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="27" slack="0"/>
<pin id="256" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="data_3_val11_phi (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="data_3_val11_phi_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="27" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="27" slack="0"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_3_val11_phi/3 "/>
</bind>
</comp>

<comp id="266" class="1005" name="data_4_val12_phi_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="27" slack="0"/>
<pin id="268" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="data_4_val12_phi (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="data_4_val12_phi_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="27" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="27" slack="0"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_4_val12_phi/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln46_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="w_index_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="3" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln46_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="0"/>
<pin id="291" dir="0" index="1" bw="3" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="sext_ln46_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="33" slack="0"/>
<pin id="297" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="a_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="27" slack="0"/>
<pin id="301" dir="0" index="1" bw="3" slack="0"/>
<pin id="302" dir="0" index="2" bw="27" slack="0"/>
<pin id="303" dir="0" index="3" bw="3" slack="0"/>
<pin id="304" dir="0" index="4" bw="27" slack="0"/>
<pin id="305" dir="0" index="5" bw="3" slack="0"/>
<pin id="306" dir="0" index="6" bw="27" slack="0"/>
<pin id="307" dir="0" index="7" bw="3" slack="0"/>
<pin id="308" dir="0" index="8" bw="27" slack="0"/>
<pin id="309" dir="0" index="9" bw="3" slack="0"/>
<pin id="310" dir="0" index="10" bw="27" slack="0"/>
<pin id="311" dir="0" index="11" bw="27" slack="0"/>
<pin id="312" dir="0" index="12" bw="3" slack="1"/>
<pin id="313" dir="1" index="13" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="a/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="sext_ln73_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="27" slack="0"/>
<pin id="329" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="sext_ln73_23_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="0"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73_23/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="mul_ln73_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="27" slack="0"/>
<pin id="337" dir="0" index="1" bw="5" slack="0"/>
<pin id="338" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="sext_ln58_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln58_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="33" slack="0"/>
<pin id="348" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="trunc_ln46_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="34" slack="0"/>
<pin id="353" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="return_ln84_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="34" slack="0"/>
<pin id="357" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln84/3 "/>
</bind>
</comp>

<comp id="359" class="1005" name="data_4_val_read_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="27" slack="1"/>
<pin id="361" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="data_4_val_read "/>
</bind>
</comp>

<comp id="364" class="1005" name="data_3_val_read_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="27" slack="1"/>
<pin id="366" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="data_3_val_read "/>
</bind>
</comp>

<comp id="369" class="1005" name="data_2_val_read_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="27" slack="1"/>
<pin id="371" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="data_2_val_read "/>
</bind>
</comp>

<comp id="374" class="1005" name="data_1_val_read_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="27" slack="1"/>
<pin id="376" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="data_1_val_read "/>
</bind>
</comp>

<comp id="379" class="1005" name="data_0_val_read_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="27" slack="1"/>
<pin id="381" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="data_0_val_read "/>
</bind>
</comp>

<comp id="384" class="1005" name="w22_addr_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="3" slack="1"/>
<pin id="386" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w22_addr "/>
</bind>
</comp>

<comp id="389" class="1005" name="w_index_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="3" slack="0"/>
<pin id="391" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="w_index "/>
</bind>
</comp>

<comp id="394" class="1005" name="icmp_ln46_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="1"/>
<pin id="396" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="398" class="1005" name="trunc_ln46_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="33" slack="0"/>
<pin id="400" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opset="trunc_ln46 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="26" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="28" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="115"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="107" pin=4"/></net>

<net id="118"><net_src comp="107" pin="6"/><net_sink comp="103" pin=0"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="131"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="123" pin=4"/></net>

<net id="133"><net_src comp="123" pin="6"/><net_sink comp="119" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="146"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="134" pin="1"/><net_sink comp="138" pin=4"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="160"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="148" pin="1"/><net_sink comp="152" pin=4"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="174"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="162" pin="1"/><net_sink comp="166" pin=4"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="188"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="176" pin="1"/><net_sink comp="180" pin=4"/></net>

<net id="193"><net_src comp="34" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="202"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="190" pin="1"/><net_sink comp="194" pin=4"/></net>

<net id="207"><net_src comp="36" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="216"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="204" pin="1"/><net_sink comp="208" pin=4"/></net>

<net id="221"><net_src comp="218" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="228"><net_src comp="138" pin="6"/><net_sink comp="222" pin=2"/></net>

<net id="229"><net_src comp="222" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="233"><net_src comp="230" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="240"><net_src comp="152" pin="6"/><net_sink comp="234" pin=2"/></net>

<net id="241"><net_src comp="234" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="245"><net_src comp="242" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="252"><net_src comp="166" pin="6"/><net_sink comp="246" pin=2"/></net>

<net id="253"><net_src comp="246" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="257"><net_src comp="254" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="264"><net_src comp="180" pin="6"/><net_sink comp="258" pin=2"/></net>

<net id="265"><net_src comp="258" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="269"><net_src comp="266" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="276"><net_src comp="194" pin="6"/><net_sink comp="270" pin=2"/></net>

<net id="277"><net_src comp="270" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="281"><net_src comp="123" pin="6"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="287"><net_src comp="123" pin="6"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="30" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="123" pin="6"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="32" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="208" pin="6"/><net_sink comp="295" pin=0"/></net>

<net id="314"><net_src comp="54" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="315"><net_src comp="16" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="316"><net_src comp="222" pin="4"/><net_sink comp="299" pin=2"/></net>

<net id="317"><net_src comp="30" pin="0"/><net_sink comp="299" pin=3"/></net>

<net id="318"><net_src comp="234" pin="4"/><net_sink comp="299" pin=4"/></net>

<net id="319"><net_src comp="56" pin="0"/><net_sink comp="299" pin=5"/></net>

<net id="320"><net_src comp="246" pin="4"/><net_sink comp="299" pin=6"/></net>

<net id="321"><net_src comp="58" pin="0"/><net_sink comp="299" pin=7"/></net>

<net id="322"><net_src comp="258" pin="4"/><net_sink comp="299" pin=8"/></net>

<net id="323"><net_src comp="32" pin="0"/><net_sink comp="299" pin=9"/></net>

<net id="324"><net_src comp="270" pin="4"/><net_sink comp="299" pin=10"/></net>

<net id="325"><net_src comp="34" pin="0"/><net_sink comp="299" pin=11"/></net>

<net id="326"><net_src comp="119" pin="1"/><net_sink comp="299" pin=12"/></net>

<net id="330"><net_src comp="299" pin="13"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="97" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="327" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="331" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="341" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="295" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="345" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="345" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="60" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="367"><net_src comp="66" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="372"><net_src comp="72" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="377"><net_src comp="78" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="382"><net_src comp="84" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="387"><net_src comp="90" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="392"><net_src comp="283" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="397"><net_src comp="289" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="351" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="208" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: w22 | {}
 - Input state : 
	Port: dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22> : data_0_val | {2 }
	Port: dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22> : data_1_val | {2 }
	Port: dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22> : data_2_val | {2 }
	Port: dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22> : data_3_val | {2 }
	Port: dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22> : data_4_val | {2 }
	Port: dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22> : w22 | {2 3 }
  - Chain level:
	State 1
	State 2
		zext_ln46 : 1
		w22_addr : 2
		w : 3
		w_index : 1
		icmp_ln46 : 1
		br_ln46 : 2
	State 3
		data_0_val8_phi : 1
		data_1_val9_phi : 1
		data_2_val10_phi : 1
		data_3_val11_phi : 1
		data_4_val12_phi : 1
		sext_ln46 : 1
		a : 2
		sext_ln73 : 3
		sext_ln73_23 : 1
		mul_ln73 : 4
		sext_ln58 : 5
		add_ln58 : 6
		trunc_ln46 : 7
		return_ln84 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|    add   |       w_index_fu_283       |    0    |    0    |    11   |
|          |       add_ln58_fu_345      |    0    |    0    |    40   |
|----------|----------------------------|---------|---------|---------|
|    mul   |       mul_ln73_fu_335      |    1    |    0    |    40   |
|----------|----------------------------|---------|---------|---------|
| sparsemux|          a_fu_299          |    0    |    0    |    21   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln46_fu_289      |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|          | data_4_val_read_read_fu_60 |    0    |    0    |    0    |
|          | data_3_val_read_read_fu_66 |    0    |    0    |    0    |
|   read   | data_2_val_read_read_fu_72 |    0    |    0    |    0    |
|          | data_1_val_read_read_fu_78 |    0    |    0    |    0    |
|          | data_0_val_read_read_fu_84 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |      zext_ln46_fu_278      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      sext_ln46_fu_295      |    0    |    0    |    0    |
|   sext   |      sext_ln73_fu_327      |    0    |    0    |    0    |
|          |     sext_ln73_23_fu_331    |    0    |    0    |    0    |
|          |      sext_ln58_fu_341      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln46_fu_351     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|  return  |     return_ln84_fu_355     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |    0    |   123   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  data_0_val8_phi_reg_218  |   27   |
| data_0_val8_rewind_reg_134|   27   |
|  data_0_val_read_reg_379  |   27   |
|  data_1_val9_phi_reg_230  |   27   |
| data_1_val9_rewind_reg_148|   27   |
|  data_1_val_read_reg_374  |   27   |
|  data_2_val10_phi_reg_242 |   27   |
|data_2_val10_rewind_reg_162|   27   |
|  data_2_val_read_reg_369  |   27   |
|  data_3_val11_phi_reg_254 |   27   |
|data_3_val11_rewind_reg_176|   27   |
|  data_3_val_read_reg_364  |   27   |
|  data_4_val12_phi_reg_266 |   27   |
|data_4_val12_rewind_reg_190|   27   |
|  data_4_val_read_reg_359  |   27   |
|      do_init_reg_103      |    1   |
|     icmp_ln46_reg_394     |    1   |
|       res_04_reg_204      |   33   |
|     trunc_ln46_reg_398    |   33   |
|      w22_addr_reg_384     |    3   |
|      w_index3_reg_119     |    3   |
|      w_index_reg_389      |    3   |
+---------------------------+--------+
|           Total           |   482  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_97 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|  do_init_reg_103 |  p0  |   2  |   1  |    2   ||    0    ||    9    |
| w_index3_reg_119 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   14   ||   4.83  ||    0    ||    27   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   123  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    0   |   27   |
|  Register |    -   |    -   |   482  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   482  |   150  |
+-----------+--------+--------+--------+--------+
