ROM_ADDR,CC,NXT_BASE_ADDR,PARITY,CTRL_WRD
IDLE_LD_AR,'0',LD_AI,'1',CW_SLD_AR
LD_AI,'0',LD_BR,'1',CW_SLD_AI
LD_BR,'0',S_M1,'1',CW_SLD_BR
S_M1,'0',S_M3,'1',CW_SM1
S_M3,'0',S_M2,'1',CW_SM3
S_M2,'0',S_M4,'1',CW_SM2
S_M4,'1',C_M5,'1',CW_SM4
X_M5,'0',C_M6,'1',CW_CM5
X_M6,'0',C_S5,'1',CW_CM6
X_S5,'0',C_S6,'1',CW_CS5
X_S6,'0',C_RND_BR,'1',CW_CS6
X_RND_BR,'0',C_RND_BI,'1',CW_CRND_BR
X_RND_BI,'0',C_SND_BI,'1',CW_CRND_BI
S_SND_BI,'0',IDLE,'1',CW_SSND_BI
C_SND_BI,'1',C_M5,'1',CW_CSND_BI
