/*
 * 86Box    A hypervisor and IBM PC system emulator that specializes in
 *          running old operating systems and software designed for IBM
 *          PC systems and compatibles from 1981 through fairly recent
 *          system designs based on the PCI bus.
 *
 *          This file is part of the 86Box distribution.
 *
 *          ATi Mach64 graphics card emulation.
 *
 * Authors: Sarah Walker, <https://pcem-emulator.co.uk/>
 *          Miran Grca, <mgrca8@gmail.com>
 *
 *          Copyright 2008-2019 Sarah Walker.
 *          Copyright 2016-2019 Miran Grca.
 */
#include <stdarg.h>
#include <stdint.h>
#include <stdio.h>
#include <string.h>
#include <stdlib.h>
#include <wchar.h>
#include <stdatomic.h>
#include <inttypes.h>
#define HAVE_STDARG_H
#include <86box/86box.h>
#include <86box/device.h>
#include <86box/io.h>
#include <86box/mem.h>
#include "cpu.h"
#include <86box/timer.h>
#include <86box/pci.h>
#include <86box/rom.h>
#include <86box/plat.h>
#include <86box/thread.h>
#include <86box/video.h>
#include <86box/i2c.h>
#include <86box/vid_ddc.h>
#include <86box/vid_xga.h>
#include <86box/vid_svga.h>
#include <86box/vid_svga_render.h>
#include <86box/vid_ati_eeprom.h>
#include <86box/bswap.h>

#ifdef CLAMP
#    undef CLAMP
#endif

#define BIOS_ROMGT_PATH   "roms/video/atirage/3DRAGE.VBI"

#define FIFO_SIZE         65536
#define FIFO_MASK         (FIFO_SIZE - 1)
#define FIFO_ENTRY_SIZE   (1 << 31)

#define FIFO_DEPTH        48 /* 48 in 3D Rage, configurable in later versions */

#define FIFO_ENTRIES      (atirage->fifo_write_idx - atirage->fifo_read_idx)
#define FIFO_FULL         ((atirage->fifo_write_idx - atirage->fifo_read_idx) >= FIFO_SIZE)
#define FIFO_EMPTY        (atirage->fifo_read_idx == atirage->fifo_write_idx)

#define FIFO_TYPE         0xff000000
#define FIFO_ADDR         0x00ffffff

enum {
    FIFO_INVALID     = (0x00 << 24),
    FIFO_WRITE_BYTE  = (0x01 << 24),
    FIFO_WRITE_WORD  = (0x02 << 24),
    FIFO_WRITE_DWORD = (0x03 << 24)
};

typedef struct fifo_entry_t {
    uint32_t addr_type;
    uint32_t val;
} fifo_entry_t;

enum {
    MACH64_GT = 0,
    MACH64_GTB
};

typedef struct atirage_t {
    mem_mapping_t linear_mapping;
    mem_mapping_t mmio_mapping;
    mem_mapping_t linear_mapping_big_endian;
    mem_mapping_t mmio_linear_mapping;
    mem_mapping_t mmio_linear_mapping_2;

    ati_eeprom_t eeprom;
    svga_t       svga;

    rom_t bios_rom;

    uint8_t regs[256];
    int     index;

    int type;
    int pci;
    int agp;

    uint8_t pci_slot;
    uint8_t irq_state;

    uint8_t on_board;

    uint8_t pci_regs[256];
    uint8_t int_line;

    int bank_r[2];
    int bank_w[2];

    uint32_t vram_size;
    uint32_t vram_mask;

    uint32_t config_cntl;

    uint32_t context_load_cntl;
    uint32_t context_mask;

    uint32_t crtc_gen_cntl;
    uint8_t  crtc_int_cntl;
    uint32_t crtc_h_sync_strt_wid;
    uint32_t crtc_h_total_disp;
    uint32_t crtc_v_sync_strt_wid;
    uint32_t crtc_v_total_disp;
    uint32_t crtc_off_pitch;

    uint32_t clock_cntl;

    uint32_t clr_cmp_clr;
    uint32_t clr_cmp_cntl;
    uint32_t clr_cmp_mask;

    uint32_t cur_horz_vert_off;
    uint32_t cur_horz_vert_posn;
    uint32_t cur_offset;

    uint32_t gp_io;

    uint32_t dac_cntl;

    uint32_t dp_bkgd_clr;
    uint32_t dp_frgd_clr;
    uint32_t dp_mix;
    uint32_t dp_pix_width;
    uint32_t dp_src;
    uint32_t dp_set_gui_engine;

    uint32_t dst_bres_lnth; 
    uint32_t dst_bres_dec; /* Aliased as lead_bres_dec in Rage */
    uint32_t dst_bres_err; /* Aliased as lead_bres_err in Rage */
    uint32_t dst_bres_inc; /* Aliased as lead_bres_inc in Rage */

    uint32_t dst_cntl;
    uint32_t dst_height_width;
    uint32_t dst_off_pitch;
    uint32_t dst_y_x;

    uint32_t trail_bres_dec; /* 3D Rage and later */
    uint32_t trail_bres_err; /* 3D Rage and later */
    uint32_t trail_bres_inc; /* 3D Rage and later */



    uint32_t gen_test_cntl;

    uint32_t gui_traj_cntl;

    uint32_t host_cntl;

    uint32_t mem_cntl;

    uint32_t ovr_clr;
    uint32_t ovr_wid_left_right;
    uint32_t ovr_wid_top_bottom;

    uint32_t pat_cntl;
    uint32_t pat_reg0;
    uint32_t pat_reg1;

    uint32_t sc_left_right;
    uint32_t sc_top_bottom;

    uint32_t scratch_reg0;
    uint32_t scratch_reg1;
    uint32_t scratch_reg2;
    uint32_t scratch_reg3;

    uint32_t src_cntl;
    uint32_t src_off_pitch;
    uint32_t src_y_x;
    uint32_t src_y_x_start;
    uint32_t src_height1_width1;
    uint32_t src_height2_width2;

    uint32_t write_mask;
    uint32_t chain_mask;

    uint32_t linear_base;
    uint32_t io_base;

    struct {
        int op;

        int      dst_x;
        int      dst_y;
        int      dst_x_start;
        int      dst_y_start;
        int      src_x;
        int      src_y;
        int      src_x_start;
        int      src_y_start;
        int      xinc;
        int      yinc;
        int      x_count;
        int      y_count;
        int      xx_count;
        int      src_x_count;
        int      src_y_count;
        int      src_width1;
        int      src_height1;
        int      src_width2;
        int      src_height2;
        uint32_t src_offset;
        uint32_t src_pitch;
        uint32_t dst_offset;
        uint32_t dst_pitch;
        int      mix_bg;
        int      mix_fg;
        int      source_bg;
        int      source_fg;
        int      source_mix;
        int      source_host;
        int      dst_width;
        int      dst_height;
        int      busy;
        int      pattern[8][8];
        uint8_t  pattern_clr4x2[2][4];
        uint8_t  pattern_clr8x1[8];
        uint8_t  pattern_clr8x8[8][8];
        int      sc_left;
        int      sc_right;
        int      sc_top;
        int      sc_bottom;
        int      dst_pix_width;
        int      src_pix_width;
        int      host_pix_width;
        int      dst_size;
        int      src_size;
        int      host_size;
        int      temp_cnt;

        uint32_t dp_bkgd_clr;
        uint32_t dp_frgd_clr;
        uint32_t write_mask;

        uint32_t clr_cmp_clr;
        uint32_t clr_cmp_mask;
        int      clr_cmp_fn;
        int      clr_cmp_src;

        int err;
        int poly_draw;
    } accel;

#ifdef DMA_BM
    struct {
        ATOMIC_INT  state;

        ATOMIC_UINT frame_buf_offset, system_buf_addr, command, status;

        ATOMIC_BOOL system_triggered;

        mutex_t *lock;
    } dma;
#endif

    fifo_entry_t fifo[FIFO_SIZE];
    ATOMIC_INT   fifo_read_idx;
    ATOMIC_INT   fifo_write_idx;
    ATOMIC_INT   blitter_busy;

    thread_t *fifo_thread;
    event_t  *wake_fifo_thread;
    event_t  *fifo_not_full_event;

    uint64_t blitter_time;
    uint64_t status_time;

    uint16_t pci_id;
    uint32_t config_chip_id;
    uint32_t block_decoded_io;
    int      use_block_decoded_io;

    int     pll_addr;
    uint8_t pll_regs[16];
    double  pll_freq[4];

    uint32_t config_stat0;

    uint32_t cur_clr0;
    uint32_t cur_clr1;

    uint32_t overlay_dat[2048];
    uint32_t overlay_graphics_key_clr;
    uint32_t overlay_graphics_key_msk;
    uint32_t overlay_video_key_clr;
    uint32_t overlay_video_key_msk;
    uint32_t overlay_key_cntl;
    uint32_t overlay_scale_inc;
    uint32_t overlay_scale_cntl;
    uint32_t overlay_y_x_start;
    uint32_t overlay_y_x_end;

    uint32_t scaler_height_width;
    int      scaler_format;
    int      scaler_update;
    int      scaler_yuv_aper;

    uint32_t buf_offset[2];
    uint32_t buf_pitch[2];

    uint32_t scaler_buf_offset[2];
    uint32_t scaler_buf_pitch;
    uint32_t overlay_exclusive_horz, overlay_exclusive_vert;

    uint32_t vga_dsp_config;
    uint32_t vga_dsp_on_off;
    uint32_t dsp_config;
    uint32_t dsp_on_off;

    int overlay_v_acc;

    uint32_t overlay_uv_addr;
    uint32_t overlay_cur_y;
    uint32_t overlay_base;

    uint8_t thread_run;
    void   *i2c;
    void   *i2c_tv;
    void   *ddc;
} atirage_t;

static video_timings_t timing_atirage = { .type = VIDEO_PCI, .write_b = 2, .write_w = 2, .write_l = 1, .read_b = 20, .read_w = 20, .read_l = 21 };

enum {
    SRC_BG      = 0,
    SRC_FG      = 1,
    SRC_HOST    = 2,
    SRC_BLITSRC = 3,
    SRC_PAT     = 4
};

enum {
    MONO_SRC_1       = 0,
    MONO_SRC_PAT     = 1,
    MONO_SRC_HOST    = 2,
    MONO_SRC_BLITSRC = 3
};

enum {
    BPP_1  = 0,
    BPP_4  = 1,
    BPP_8  = 2,
    BPP_15 = 3,
    BPP_16 = 4,
    BPP_24 = 5,
    BPP_32 = 6
};

enum {
    OP_RECT,
    OP_LINE,
    OP_TRAP /* Trapezoid, GT only */
};

enum {
    SRC_PATT_EN     = 1,
    SRC_PATT_ROT_EN = 2,
    SRC_LINEAR_EN   = 4,
    SRC_BYTE_ALIGN  = 8,
    SRC_8x8x8_BRUSH = 32,

    SRC_8x8x8_BRUSH_LOADED = 1 << 12
};

enum {
    DP_BYTE_PIX_ORDER = (1 << 24)
};

#define WIDTH_1BIT 3

static int atirage_width[8] = { WIDTH_1BIT, 0, 0, 1, 1, 2, 2, 0 };

enum {
    DST_X_DIR      = 0x01,
    DST_Y_DIR      = 0x02,
    DST_Y_MAJOR    = 0x04,
    DST_X_TILE     = 0x08,
    DST_Y_TILE     = 0x10,
    DST_LAST_PEL   = 0x20,
    DST_POLYGON_EN = 0x40,
    DST_24_ROT_EN  = 0x80
};

enum {
    HOST_BYTE_ALIGN = (1 << 0)
};

void     atirage_write(uint32_t addr, uint8_t val, void *priv);
void     atirage_writew(uint32_t addr, uint16_t val, void *priv);
void     atirage_writel(uint32_t addr, uint32_t val, void *priv);
uint8_t  atirage_read(uint32_t addr, void *priv);
uint16_t atirage_readw(uint32_t addr, void *priv);
uint32_t atirage_readl(uint32_t addr, void *priv);
void     atirage_updatemapping(atirage_t *atirage);
void     atirage_recalctimings(svga_t *svga);
void     atirage_start_fill(atirage_t *atirage);
void     atirage_start_line(atirage_t *atirage);
void     atirage_start_trap(atirage_t *atirage); /* 3D Rage and later */
void     atirage_blit(uint32_t cpu_dat, int count, atirage_t *atirage);
void     atirage_load_context(atirage_t *atirage);

uint8_t  atirage_ext_readb(uint32_t addr, void *priv);
uint16_t atirage_ext_readw(uint32_t addr, void *priv);
uint32_t atirage_ext_readl(uint32_t addr, void *priv);
void     atirage_ext_writeb(uint32_t addr, uint8_t val, void *priv);
void     atirage_ext_writew(uint32_t addr, uint16_t val, void *priv);
void     atirage_ext_writel(uint32_t addr, uint32_t val, void *priv);

uint8_t  atirage_readb_be(uint32_t addr, void *priv);
void     atirage_writeb_be(uint32_t addr, uint8_t val, void *priv);

// #define ENABLE_MACH64_LOG 1
#ifdef ENABLE_MACH64_LOG

int atirage_do_log = ENABLE_MACH64_LOG;

static void
atirage_log(const char *fmt, ...)
{
    va_list ap;

    if (atirage_do_log) {
        va_start(ap, fmt);
        pclog_ex(fmt, ap);
        va_end(ap);
    }
}
#else
#    define atirage_log(fmt, ...)
#endif

static atirage_t *reset_state[2] = { NULL, NULL };

void
atirage_out(uint16_t addr, uint8_t val, void *priv)
{
    atirage_t *atirage = priv;
    svga_t   *svga   = &atirage->svga;
    uint8_t   old;

    if (((addr & 0xFFF0) == 0x3D0 || (addr & 0xFFF0) == 0x3B0) && !(svga->miscout & 1))
        addr ^= 0x60;

    switch (addr) {
        case 0x1ce:
            atirage->index = val;
            break;
        case 0x1cf:
            atirage->regs[atirage->index & 0x3f] = val;
            if ((atirage->index & 0x3f) == 0x36)
                svga_recalctimings(svga);
            break;

        case 0x3C6:
        case 0x3C7:
        case 0x3C8:
        case 0x3C9:
            svga_out(addr, val, svga);
            return;

        case 0x3cf:
            if (svga->gdcaddr == 6) {
                uint8_t old_val = svga->gdcreg[6];
                svga->gdcreg[6] = val;
                if ((svga->gdcreg[6] & 0xc) != (old_val & 0xc))
                    atirage_updatemapping(atirage);
                return;
            }
            break;

        case 0x3D4:
            svga->crtcreg = val & 0x3f;
            return;
        case 0x3D5:
            if (svga->crtcreg > 0x20)
                return;
            if ((svga->crtcreg < 7) && (svga->crtc[0x11] & 0x80))
                return;
            if ((svga->crtcreg == 7) && (svga->crtc[0x11] & 0x80))
                val = (svga->crtc[7] & ~0x10) | (val & 0x10);
            old                       = svga->crtc[svga->crtcreg];
            svga->crtc[svga->crtcreg] = val;

            if (old != val) {
                if (svga->crtcreg < 0xe || svga->crtcreg > 0x10) {
                    if ((svga->crtcreg == 0xc) || (svga->crtcreg == 0xd)) {
                        svga->fullchange = 3;
                        svga->memaddr_latch   = ((svga->crtc[0xc] << 8) | svga->crtc[0xd]) + ((svga->crtc[8] & 0x60) >> 5);
                    } else {
                        svga->fullchange = svga->monitor->mon_changeframecount;
                        svga_recalctimings(svga);
                    }
                }
            }
            break;

        default:
            break;
    }
    svga_out(addr, val, svga);
}

uint8_t
atirage_in(uint16_t addr, void *priv)
{
    atirage_t *atirage = priv;
    svga_t   *svga   = &atirage->svga;

    if (((addr & 0xFFF0) == 0x3D0 || (addr & 0xFFF0) == 0x3B0) && !(svga->miscout & 1))
        addr ^= 0x60;

    switch (addr) {
        case 0x1ce:
            return atirage->index;
        case 0x1cf:
            return atirage->regs[atirage->index & 0x3f];

        case 0x3C6:
        case 0x3C7:
        case 0x3C8:
        case 0x3C9:
            return svga_in(addr, svga);

        case 0x3D4:
            return svga->crtcreg;
        case 0x3D5:
            if (svga->crtcreg > 0x20)
                return 0xff;
            return svga->crtc[svga->crtcreg];

        default:
            break;
    }
    return svga_in(addr, svga);
}

void
atirage_recalctimings(svga_t *svga)
{
    const atirage_t *atirage = (atirage_t *) svga->priv;

    if (((atirage->crtc_gen_cntl >> 24) & 3) == 3) {
        svga->char_width = 8;
        svga->vtotal     = (atirage->crtc_v_total_disp & 2047) + 1;
        svga->dispend    = ((atirage->crtc_v_total_disp >> 16) & 2047) + 1;
        svga->htotal     = (atirage->crtc_h_total_disp & 255) + 1;
        svga->hdisp_time = svga->hdisp = ((atirage->crtc_h_total_disp >> 16) & 255) + 1;
        svga->hblankstart              = (atirage->crtc_h_sync_strt_wid & 255) +
                                         ((atirage->crtc_h_sync_strt_wid >> 8) & 7);
        svga->hblank_end_val           = (svga->hblankstart +
                                         ((atirage->crtc_h_sync_strt_wid >> 16) & 31) - 1) & 63;
        svga->vsyncstart               = (atirage->crtc_v_sync_strt_wid & 2047) + 1;
        svga->rowoffset                = (atirage->crtc_off_pitch >> 22);
        svga->clock                    = (cpuclock * (double) (1ULL << 32)) / ics2595_getclock(svga->clock_gen);
        svga->memaddr_latch            = (atirage->crtc_off_pitch & 0x1fffff) * 2;
        svga->linedbl = svga->rowcount = 0;
        svga->split                    = 0xffffff;
        svga->vblankstart              = svga->dispend;
        svga->rowcount                 = atirage->crtc_gen_cntl & 1;
        svga->lut_map                  = 1;
        svga->rowoffset <<= 1;
        svga->attrregs[0x13]          &= ~0x0f;
        svga->packed_4bpp = !!(((atirage->crtc_gen_cntl >> 8) & 7) == BPP_4);

        switch ((atirage->crtc_gen_cntl >> 8) & 7) {
            case BPP_4:
                svga->render = svga_render_4bpp_highres;
                svga->hdisp <<= 3;
                svga->bpp = 4;
                break;
            case BPP_8:
                svga->render = svga_render_8bpp_clone_highres;
                svga->hdisp <<= 3;
                svga->rowoffset >>= 1;
                svga->bpp = 8;
                break;
            case BPP_15:
                svga->render = svga_render_15bpp_highres;
                svga->hdisp <<= 3;
                svga->bpp = 15;
                break;
            case BPP_16:
                svga->render = svga_render_16bpp_highres;
                svga->hdisp <<= 3;
                svga->bpp = 16;
                break;
            case BPP_24:
                svga->render = svga_render_24bpp_highres;
                svga->hdisp <<= 3;
                svga->rowoffset = (svga->rowoffset * 3) / 2;
                svga->bpp = 24;
                break;
            case BPP_32:
                svga->render = svga_render_32bpp_highres;
                svga->hdisp <<= 3;
                svga->rowoffset <<= 1;
                svga->bpp = 32;
                break;

            default:
                break;
        }

        svga->vram_display_mask = atirage->vram_mask;
    } else {
        svga->vram_display_mask = (atirage->regs[0x36] & 0x01) ? atirage->vram_mask : 0x3ffff;
        svga->lut_map           = 0;
        svga->bpp               = 8;
    }
}

void
atirage_updatemapping(atirage_t *atirage)
{
    svga_t *svga = &atirage->svga;
    xga_t *xga   = (xga_t *) svga->xga;

    if (atirage->pci && !(atirage->pci_regs[PCI_REG_COMMAND] & PCI_COMMAND_MEM)) {
        atirage_log("Update mapping - PCI disabled\n");
        mem_mapping_disable(&svga->mapping);
        mem_mapping_disable(&atirage->linear_mapping);
        mem_mapping_disable(&atirage->linear_mapping_big_endian);
        mem_mapping_disable(&atirage->mmio_mapping);
        mem_mapping_disable(&atirage->mmio_linear_mapping);
        mem_mapping_disable(&atirage->mmio_linear_mapping_2);
        return;
    }

    mem_mapping_disable(&atirage->mmio_mapping);
    switch (svga->gdcreg[6] & 0xc) {
        case 0x0: /*128k at A0000*/
            mem_mapping_set_handler(&svga->mapping, atirage_read, atirage_readw, atirage_readl, atirage_write, atirage_writew, atirage_writel);
            mem_mapping_set_p(&svga->mapping, atirage);
            mem_mapping_set_addr(&svga->mapping, 0xa0000, 0x20000);
            mem_mapping_enable(&atirage->mmio_mapping);
            svga->banked_mask = 0xffff;
            break;
        case 0x4: /*64k at A0000*/
            mem_mapping_set_handler(&svga->mapping, atirage_read, atirage_readw, atirage_readl, atirage_write, atirage_writew, atirage_writel);
            mem_mapping_set_p(&svga->mapping, atirage);
            mem_mapping_set_addr(&svga->mapping, 0xa0000, 0x10000);
            svga->banked_mask = 0xffff;
            if (xga_active && (svga->xga != NULL))
                xga->on = 0;
            break;
        case 0x8: /*32k at B0000*/
            mem_mapping_set_handler(&svga->mapping, svga_read, svga_readw, svga_readl, svga_write, svga_writew, svga_writel);
            mem_mapping_set_p(&svga->mapping, svga);
            mem_mapping_set_addr(&svga->mapping, 0xb0000, 0x08000);
            svga->banked_mask = 0x7fff;
            break;
        case 0xC: /*32k at B8000*/
            mem_mapping_set_handler(&svga->mapping, svga_read, svga_readw, svga_readl, svga_write, svga_writew, svga_writel);
            mem_mapping_set_p(&svga->mapping, svga);
            mem_mapping_set_addr(&svga->mapping, 0xb8000, 0x08000);
            svga->banked_mask = 0x7fff;
            break;

        default:
            break;
    }

    if (atirage->linear_base) {
        /*2*8 MB aperture*/
        mem_mapping_set_addr(&atirage->linear_mapping, atirage->linear_base, (8 << 20) - 4096);
        mem_mapping_set_addr(&atirage->mmio_linear_mapping, atirage->linear_base + ((8 << 20) - 4096), 4096);
        mem_mapping_set_addr(&atirage->linear_mapping_big_endian, atirage->linear_base + (8 << 20), (8 << 20) - 0x1000);
        mem_mapping_set_addr(&atirage->mmio_linear_mapping_2, atirage->linear_base + ((16 << 20) - 0x1000), 0x1000);
    } else {
        mem_mapping_disable(&atirage->linear_mapping);
        mem_mapping_disable(&atirage->mmio_linear_mapping);
        mem_mapping_disable(&atirage->mmio_linear_mapping_2);
        mem_mapping_disable(&atirage->linear_mapping_big_endian);
    }
}

static void
atirage_update_irqs(atirage_t *atirage)
{
    if (!atirage->pci)
        return;

    if ((atirage->crtc_int_cntl & 0xaa0024) & ((atirage->crtc_int_cntl << 1) & 0xaa0024))
        pci_set_irq(atirage->pci_slot, PCI_INTA, &atirage->irq_state);
    else
        pci_clear_irq(atirage->pci_slot, PCI_INTA, &atirage->irq_state);
}

static __inline void
wake_fifo_thread(atirage_t *atirage)
{
    thread_set_event(atirage->wake_fifo_thread); /*Wake up FIFO thread if moving from idle*/
}

static void
atirage_wait_fifo_idle(atirage_t *atirage)
{
    while (!FIFO_EMPTY) {
        wake_fifo_thread(atirage);
        thread_wait_event(atirage->fifo_not_full_event, 1);
    }
}

#define READ8(addr, var)                \
    switch ((addr) &3) {                \
        case 0:                         \
            ret = (var) &0xff;          \
            break;                      \
        case 1:                         \
            ret = ((var) >> 8) & 0xff;  \
            break;                      \
        case 2:                         \
            ret = ((var) >> 16) & 0xff; \
            break;                      \
        case 3:                         \
            ret = ((var) >> 24) & 0xff; \
            break;                      \
    }

#define WRITE8(addr, var, val)                        \
    switch ((addr) &3) {                              \
        case 0:                                       \
            var = (var & 0xffffff00) | (val);         \
            break;                                    \
        case 1:                                       \
            var = (var & 0xffff00ff) | ((val) << 8);  \
            break;                                    \
        case 2:                                       \
            var = (var & 0xff00ffff) | ((val) << 16); \
            break;                                    \
        case 3:                                       \
            var = (var & 0x00ffffff) | ((val) << 24); \
            break;                                    \
    }


static void
atirage_accel_write_fifo_l(atirage_t *atirage, uint32_t addr, uint32_t val);

static void
atirage_recalc_dp_set_engine(atirage_t *atirage)
{
    static const unsigned int pitches[16] =
    {
        [0] = 320, // fallback
        [1] = 320,
        [2] = 352,
        [3] = 384,
        [4] = 640,
        [5] = 800,
        [6] = 896,
        [7] = 512,
        [8] = 1024,
        [9] = 1152,
        [10] = 1280,
        [11] = 400,
        [12] = 832,
        [13] = 1600,
        [14] = 448,
        [15] = 2048
    };

    atirage->dst_y_x = 0;
    atirage->dst_height_width = 0;
    atirage->src_y_x = 0;
    atirage->sc_top_bottom = 0x3FFF0000;
    atirage->sc_left_right = 0x1FFF0000;
    atirage->write_mask = ~0u;
    atirage->clr_cmp_clr = 0;
    atirage->src_y_x_start = 0;
    atirage->src_cntl &= ~((3 << 13) | (1 << 5) | (1 << 12));
    atirage->dst_cntl &= ~(7 << 13);
    atirage->dp_pix_width &= (1 << 13);

    atirage->dp_pix_width = (atirage->dp_pix_width & ~7) | ((atirage->dp_set_gui_engine >> 3) & 7);
    atirage->dp_pix_width = (atirage->dp_pix_width & ~(0xf << 8)) | ((atirage->dp_set_gui_engine & (1 << 6)) ? ((atirage->dp_pix_width & 7) << 8) : 0);

    atirage->dst_off_pitch = (262144 * ((atirage->dp_set_gui_engine >> 7) & 3)) & ((1 << 20) - 1);
    atirage->dst_off_pitch |= (((pitches[(atirage->dp_set_gui_engine >> 10) & 0xF]) * ((atirage->dp_set_gui_engine & (1 << 14)) ? 2 : 1)) / 8) << 22;

    atirage->src_off_pitch = 0;
    if (atirage->dp_set_gui_engine & (1 << 15))
        atirage->src_off_pitch = atirage->dst_off_pitch;

    switch ((atirage->dp_set_gui_engine >> 16) & 3)
    {
        case 0:
            atirage->src_height1_width1 = atirage->src_height2_width2 = (0x00080008);
            break;
        case 1:
            atirage->src_height1_width1 = atirage->src_height2_width2 = (0x00200001);
            break;
        case 2:
            atirage->src_height1_width1 = atirage->src_height2_width2 = (0x00180008);
            break;
    }

    switch ((atirage->dp_set_gui_engine >> 20) & 0xf)
    {
        case 0:
            {
                pclog("unknown drawing combo2\n");
                break;
            }
        case 1:
            atirage->dp_mix = 0x070003;
            atirage->dp_src = 0x0000100;
            atirage->gui_traj_cntl = 0x23;
            break;
        case 2:
            atirage->dp_src = 0x200;
            atirage->dp_mix = 0x70007;
            atirage->gui_traj_cntl = 0x3;
            break;
        case 3:
            atirage->dp_src = 0x20100;
            atirage->dp_mix = 0x70007;
            atirage->gui_traj_cntl = 0x3;
            break;
        case 4:
            atirage->dp_src = 0x100;
            atirage->dp_mix = 0x70007;
            atirage->gui_traj_cntl = 0x3;
            break;
        case 5:
            atirage->dp_src = 0x10100;
            atirage->dp_mix = 0x70007;
            atirage->gui_traj_cntl = 0x01000003;
            break;
        case 6:
            atirage->dp_src = 0x100;
            atirage->dp_mix = 0x70007;
            atirage->gui_traj_cntl = 0x3;
            break;
        case 7:
            atirage->dp_src = 0x300;
            atirage->dp_mix = 0x70007;
            atirage->gui_traj_cntl = 0x30003;
            break;
        case 8:
            atirage->dp_src = 0x300;
            atirage->dp_mix = 0x70007;
            atirage->gui_traj_cntl = 0;
            break;
        case 9:
            atirage->dp_src = 0x300;
            atirage->dp_mix = 0x70007;
            atirage->gui_traj_cntl = 1;
            break;
        case 10:
            atirage->dp_src = 0x300;
            atirage->dp_mix = 0x70007;
            atirage->gui_traj_cntl = 2;
            break;
        case 11:
            atirage->dp_src = 0x300;
            atirage->dp_mix = 0x70007;
            atirage->gui_traj_cntl = 3;
            break;
        case 12:
            atirage->dp_src = 0x20100;
            atirage->dp_mix = 0x70003;
            atirage->gui_traj_cntl = 0x1004001B;
            break;
        case 13:
            atirage->dp_src = 0x20100;
            atirage->dp_mix = 0x70003;
            atirage->gui_traj_cntl = 0x0004001B;
            break;
        case 14:
        {
            pclog("unknown drawing combo\n");
            break;
        }
        case 15:
            atirage->dp_src = 0x300;
            atirage->dp_mix = 0x70007;
            atirage->gui_traj_cntl = 0x0004001B;
            break;
    }
    atirage_accel_write_fifo_l(atirage, 0x330, atirage->gui_traj_cntl);
}

static void
atirage_accel_write_fifo(atirage_t *atirage, uint32_t addr, uint8_t val)
{
    switch (addr & 0x3ff) {
        case 0x100:
        case 0x101:
        case 0x102:
        case 0x103:
            WRITE8(addr, atirage->dst_off_pitch, val);
            break;
        case 0x104:
        case 0x105:
        case 0x11c:
        case 0x11d:
            WRITE8(addr + 2, atirage->dst_y_x, val);
            break;
        case 0x108:
        case 0x109:
            WRITE8(addr, atirage->dst_y_x, val);
            break;
        case 0x10c: /* 0_43h DST_Y_X */
        case 0x10d:
        case 0x10e:
        case 0x10f:
        case 0x134: /* 0_4Dh DST_Y_X Rage alias */
        case 0x135:
        case 0x136:
        case 0x137:
            WRITE8(addr, atirage->dst_y_x, val);
            break;
        case 0x2e8:
        case 0x2e9:
        case 0x2ea:
        case 0x2eb:
            WRITE8(addr ^ 2, atirage->dst_y_x, val);
            break;
        case 0x110:
        case 0x111:
            WRITE8(addr + 2, atirage->dst_height_width, val);
            break;
        case 0x114:
        case 0x115:
        case 0x118:
        case 0x119:
        case 0x11a:
        case 0x11b:
        case 0x11e:
        case 0x11f:
            WRITE8(addr, atirage->dst_height_width, val);
            fallthrough;
        case 0x113:
            if (((addr & 0x3ff) == 0x11b || (addr & 0x3ff) == 0x11f || (addr & 0x3ff) == 0x113) && !(val & 0x80)) {
start_blit_op:
                atirage_start_fill(atirage);
                atirage_log("%i %i %i %i %i %08x\n", (atirage->dst_height_width & 0x7ff), (atirage->dst_height_width & 0x7ff0000),
                           ((atirage->dp_src & 7) != SRC_HOST), (((atirage->dp_src >> 8) & 7) != SRC_HOST),
                           (((atirage->dp_src >> 16) & 3) != MONO_SRC_HOST), atirage->dp_src);
                if ((atirage->dst_height_width & 0x7ff) && (atirage->dst_height_width & 0x7ff0000) && ((atirage->dp_src & 7) != SRC_HOST) && (((atirage->dp_src >> 8) & 7) != SRC_HOST) && (((atirage->dp_src >> 16) & 3) != MONO_SRC_HOST))
                    atirage_blit(0, -1, atirage);
            }
            break;

        case 0x2ec:
        case 0x2ed:
        case 0x2ee:
        case 0x2ef:
            WRITE8(addr ^ 2, atirage->dst_height_width, val);
            if ((addr & 0x3ff) == 0x2ef) {
                goto start_blit_op;
            }
            break;

        case 0x120: /* 0_48h DST_BRES_LNTH */
        case 0x121:
        case 0x122:
        case 0x123:
        case 0x144: /* 0_51h DST_BRES_LNTH Rage alias, also known as LEAD_BRES_LNTH */
        case 0x145:
        case 0x146:
        case 0x147:
            /* In GT, if bit 31 is clear and bit 15 is set, preserve TRAIL_X.
             * This behaviour MUST be tested on real hardware.
             * Todo: write-only bit behaviour
             */
            const uint32_t trail_x = atirage->dst_height_width & 0x1fff; 
            WRITE8(addr, atirage->dst_bres_lnth, val);
            if ((addr & 0x3ff) == 0x123 || (addr & 0x3ff) == 0x147) {
                switch (atirage->dst_bres_lnth & 0x80008000) {
                    case 0x0:         /* Bit 31 clear, bit 15 clear: initiate bresenham line draw operation */
                        atirage->dst_height_width = ((atirage->dst_bres_lnth & 0xffff) << 16) | ((atirage->dst_bres_lnth & 0x7fff0000) >> 16);
                        atirage_start_line(atirage);
                        if ((atirage->dst_bres_lnth & 0x7fff) && ((atirage->dp_src & 7) != SRC_HOST) && (((atirage->dp_src >> 8) & 7) != SRC_HOST) && (((atirage->dp_src >> 16) & 3) != MONO_SRC_HOST))
                            atirage_blit(0, -1, atirage);
                        break;
                    case 0x8000:      /* Bit 31 clear, bit 15 set: initiate trapezoid draw operation, preserve TRAIL_X */
                        atirage->dst_height_width = ((atirage->dst_bres_lnth & 0xffff) << 16) | ((atirage->dst_bres_lnth & 0x60000000) >> 16) | trail_x;
                        atirage->dst_bres_lnth = (atirage->dst_bres_lnth & ~0x1fff0000) | (trail_x << 16);
                        warning("Trapezoid operation not implemented yet, TRAIL_X not written");
                        atirage_start_trap(atirage);





                        break;
                    case 0x80000000:  /* Bit 31 set, bit 15 clear: no operation done, load TRAIL_X and DST_BRES_LNTH */
                        atirage->dst_height_width = ((atirage->dst_bres_lnth & 0xffff) << 16) | ((atirage->dst_bres_lnth & 0x7fff0000) >> 16);
                        break; 
                    case 0x80008000:  /* Bit 31 set, bit 15 set: initiate trapezoid draw operation, write TRAIL_X */ 
                        atirage->dst_height_width = ((atirage->dst_bres_lnth & 0xffff) << 16) | ((atirage->dst_bres_lnth & 0x7fff0000) >> 16);
                        warning("Trapezoid operation not implemented yet, TRAIL_X written");
                        atirage_start_trap(atirage);





                        break;
                }
            }
            break;
        case 0x124:
        case 0x125:
        case 0x126:
        case 0x127:
            WRITE8(addr, atirage->dst_bres_err, val);
            break;
        case 0x128:
        case 0x129:
        case 0x12a:
        case 0x12b:
            WRITE8(addr, atirage->dst_bres_inc, val);
            break;
        case 0x12c:
        case 0x12d:
        case 0x12e:
        case 0x12f:
            WRITE8(addr, atirage->dst_bres_dec, val);
            break;

        case 0x130:
        case 0x131:
        case 0x132:
        case 0x133:
            WRITE8(addr, atirage->dst_cntl, val);
            break;
        case 0x138: /* 0_4Eh TRAIL_BRES_ERR, Rage only*/
        case 0x139:
        case 0x13a:
        case 0x13b:
            WRITE8(addr, atirage->trail_bres_err, val);
            break;
        case 0x13c: /* 0_4Fh TRAIL_BRES_INC, Rage only*/
        case 0x13d:
        case 0x13e:
        case 0x13f:
            WRITE8(addr, atirage->trail_bres_inc, val);
            break;
        case 0x140: /* 0_50h TRAIL_BRES_DEC, Rage only*/
        case 0x141:
        case 0x142:
        case 0x143:
            WRITE8(addr, atirage->trail_bres_dec, val);
            break;
        case 0x180:
        case 0x181:
        case 0x182:
        case 0x183:
            WRITE8(addr, atirage->src_off_pitch, val);
            break;
        case 0x184:
        case 0x185:
            WRITE8(addr, atirage->src_y_x, val);
            break;
        case 0x188:
        case 0x189:
            WRITE8(addr + 2, atirage->src_y_x, val);
            break;
        case 0x18c:
        case 0x18d:
        case 0x18e:
        case 0x18f:
            WRITE8(addr, atirage->src_y_x, val);
            break;
        case 0x190:
        case 0x191:
            WRITE8(addr + 2, atirage->src_height1_width1, val);
            break;
        case 0x194:
        case 0x195:
            WRITE8(addr, atirage->src_height1_width1, val);
            break;
        case 0x198:
        case 0x199:
        case 0x19a:
        case 0x19b:
            WRITE8(addr, atirage->src_height1_width1, val);
            break;
        case 0x19c:
        case 0x19d:
            WRITE8(addr, atirage->src_y_x_start, val);
            break;
        case 0x1a0:
        case 0x1a1:
            WRITE8(addr + 2, atirage->src_y_x_start, val);
            break;
        case 0x1a4:
        case 0x1a5:
        case 0x1a6:
        case 0x1a7:
            WRITE8(addr, atirage->src_y_x_start, val);
            break;
        case 0x1a8:
        case 0x1a9:
            WRITE8(addr + 2, atirage->src_height2_width2, val);
            break;
        case 0x1ac:
        case 0x1ad:
            WRITE8(addr, atirage->src_height2_width2, val);
            break;
        case 0x1b0:
        case 0x1b1:
        case 0x1b2:
        case 0x1b3:
            WRITE8(addr, atirage->src_height2_width2, val);
            break;

        case 0x1b4:
        case 0x1b5:
        case 0x1b6:
        case 0x1b7:
            WRITE8(addr, atirage->src_cntl, val);
#ifdef DMA_BM
            if (atirage->src_cntl & (1 << 9))
                pclog("Bus master enabled\n");
            else
                pclog("Bus master disabled\n");
#endif
            break;

        case 0x200:
        case 0x201:
        case 0x202:
        case 0x203:
        case 0x204:
        case 0x205:
        case 0x206:
        case 0x207:
        case 0x208:
        case 0x209:
        case 0x20a:
        case 0x20b:
        case 0x20c:
        case 0x20d:
        case 0x20e:
        case 0x20f:
        case 0x210:
        case 0x211:
        case 0x212:
        case 0x213:
        case 0x214:
        case 0x215:
        case 0x216:
        case 0x217:
        case 0x218:
        case 0x219:
        case 0x21a:
        case 0x21b:
        case 0x21c:
        case 0x21d:
        case 0x21e:
        case 0x21f:
        case 0x220:
        case 0x221:
        case 0x222:
        case 0x223:
        case 0x224:
        case 0x225:
        case 0x226:
        case 0x227:
        case 0x228:
        case 0x229:
        case 0x22a:
        case 0x22b:
        case 0x22c:
        case 0x22d:
        case 0x22e:
        case 0x22f:
        case 0x230:
        case 0x231:
        case 0x232:
        case 0x233:
        case 0x234:
        case 0x235:
        case 0x236:
        case 0x237:
        case 0x238:
        case 0x239:
        case 0x23a:
        case 0x23b:
        case 0x23c:
        case 0x23d:
        case 0x23e:
        case 0x23f:
            atirage_blit(val, 8, atirage);
            break;

        case 0x240:
        case 0x241:
        case 0x242:
        case 0x243:
            WRITE8(addr, atirage->host_cntl, val);
            break;

        case 0x280:
        case 0x281:
        case 0x282:
        case 0x283:
            WRITE8(addr, atirage->pat_reg0, val);
            break;
        case 0x284:
        case 0x285:
        case 0x286:
        case 0x287:
            WRITE8(addr, atirage->pat_reg1, val);
            break;

        case 0x288:
        case 0x289:
        case 0x28a:
        case 0x28b:
            WRITE8(addr, atirage->pat_cntl, val);
            break;

        case 0x2a0:
        case 0x2a1:
        case 0x2a8:
        case 0x2a9:
            WRITE8(addr, atirage->sc_left_right, val);
            break;
        case 0x2a4:
        case 0x2a5:
            addr += 2;
            fallthrough;
        case 0x2aa:
        case 0x2ab:
            WRITE8(addr, atirage->sc_left_right, val);
            break;

        case 0x2ac:
        case 0x2ad:
        case 0x2b4:
        case 0x2b5:
            WRITE8(addr, atirage->sc_top_bottom, val);
            break;
        case 0x2b0:
        case 0x2b1:
            addr += 2;
            fallthrough;
        case 0x2b6:
        case 0x2b7:
            WRITE8(addr, atirage->sc_top_bottom, val);
            break;

        case 0x2c0:
        case 0x2c1:
        case 0x2c2:
        case 0x2c3:
            WRITE8(addr, atirage->dp_bkgd_clr, val);
            break;
        case 0x2c4:
        case 0x2c5:
        case 0x2c6:
        case 0x2c7:
            WRITE8(addr, atirage->dp_frgd_clr, val);
            break;
        case 0x2c8:
        case 0x2c9:
        case 0x2ca:
        case 0x2cb:
            WRITE8(addr, atirage->write_mask, val);
            break;
        case 0x2cc:
        case 0x2cd:
        case 0x2ce:
        case 0x2cf:
            WRITE8(addr, atirage->chain_mask, val);
            break;

        case 0x2d0:
        case 0x2d1:
        case 0x2d2:
        case 0x2d3:
            WRITE8(addr, atirage->dp_pix_width, val);
            break;
        case 0x2d4:
        case 0x2d5:
        case 0x2d6:
        case 0x2d7:
            WRITE8(addr, atirage->dp_mix, val);
            break;
        case 0x2d8:
        case 0x2d9:
        case 0x2da:
        case 0x2db:
            WRITE8(addr, atirage->dp_src, val);
            break;
        case 0x2fc:
        case 0x2fd:
        case 0x2fe:
        case 0x2ff:
            WRITE8(addr, atirage->dp_set_gui_engine, val);
            atirage_recalc_dp_set_engine(atirage);
            break;

        case 0x300:
        case 0x301:
        case 0x302:
        case 0x303:
            WRITE8(addr, atirage->clr_cmp_clr, val);
            break;
        case 0x304:
        case 0x305:
        case 0x306:
        case 0x307:
            WRITE8(addr, atirage->clr_cmp_mask, val);
            break;
        case 0x308:
        case 0x309:
        case 0x30a:
        case 0x30b:
            WRITE8(addr, atirage->clr_cmp_cntl, val);
            break;

        case 0x320:
        case 0x321:
        case 0x322:
        case 0x323:
            WRITE8(addr, atirage->context_mask, val);
            break;

        case 0x330:
        case 0x331:
            WRITE8(addr, atirage->dst_cntl, val);
            break;
        case 0x332:
            WRITE8(addr - 2, atirage->src_cntl, val);
            break;
        case 0x333:
            WRITE8(addr - 3, atirage->pat_cntl, val & 7);
            if (val & 0x10)
                atirage->host_cntl |= HOST_BYTE_ALIGN;
            else
                atirage->host_cntl &= ~HOST_BYTE_ALIGN;
            break;

        default:
            break;
    }
}
static void
atirage_accel_write_fifo_w(atirage_t *atirage, uint32_t addr, uint16_t val)
{
    switch (addr & 0x3fe) {
        case 0x200:
        case 0x202:
        case 0x204:
        case 0x206:
        case 0x208:
        case 0x20a:
        case 0x20c:
        case 0x20e:
        case 0x210:
        case 0x212:
        case 0x214:
        case 0x216:
        case 0x218:
        case 0x21a:
        case 0x21c:
        case 0x21e:
        case 0x220:
        case 0x222:
        case 0x224:
        case 0x226:
        case 0x228:
        case 0x22a:
        case 0x22c:
        case 0x22e:
        case 0x230:
        case 0x232:
        case 0x234:
        case 0x236:
        case 0x238:
        case 0x23a:
        case 0x23c:
        case 0x23e:
            atirage_blit(val, 16, atirage);
            break;

        case 0x2fc:
            atirage->dp_set_gui_engine |= (atirage->dp_set_gui_engine & 0xffff0000) | val;
            atirage_recalc_dp_set_engine(atirage);
            break;

        case 0x2fe:
            atirage->dp_set_gui_engine |= (atirage->dp_set_gui_engine & 0xffff) | (val << 16);
            atirage_recalc_dp_set_engine(atirage);
            break;

        case 0x32c:
            atirage->context_load_cntl = (atirage->context_load_cntl & 0xffff0000) | val;
            break;

        case 0x32e:
            atirage->context_load_cntl = (atirage->context_load_cntl & 0x0000ffff) | (val << 16);
            if (val & 0x30000)
                atirage_load_context(atirage);
            break;

        default:
            atirage_accel_write_fifo(atirage, addr, val);
            atirage_accel_write_fifo(atirage, addr + 1, val >> 8);
            break;
    }
}
static void
atirage_accel_write_fifo_l(atirage_t *atirage, uint32_t addr, uint32_t val)
{
    switch (addr & 0x3fc) {
        case 0x32c:
            atirage->context_load_cntl = val;
            if (val & 0x30000)
                atirage_load_context(atirage);
            break;

        case 0x200:
        case 0x204:
        case 0x208:
        case 0x20c:
        case 0x210:
        case 0x214:
        case 0x218:
        case 0x21c:
        case 0x220:
        case 0x224:
        case 0x228:
        case 0x22c:
        case 0x230:
        case 0x234:
        case 0x238:
        case 0x23c:
            if (atirage->accel.source_host || (atirage->dp_pix_width & DP_BYTE_PIX_ORDER))
                atirage_blit(val, 32, atirage);
            else
                atirage_blit(((val & 0xff000000) >> 24) | ((val & 0x00ff0000) >> 8) | ((val & 0x0000ff00) << 8) | ((val & 0x000000ff) << 24), 32, atirage);
            break;

        case 0x2fc:
            atirage->dp_set_gui_engine = val;
            atirage_recalc_dp_set_engine(atirage);
            break;

        default:
            atirage_accel_write_fifo_w(atirage, addr, val);
            atirage_accel_write_fifo_w(atirage, addr + 2, val >> 16);
            break;
    }
}

#ifdef DMA_BM
static void
run_dma(atirage_t *atirage)
{
    int words_transferred = 0;

    thread_wait_mutex(atirage->dma.lock);
    thread_release_mutex(atirage->dma.lock);

}
#endif

static void
fifo_thread(void *param)
{
    atirage_t *atirage = (atirage_t *) param;

    while (atirage->thread_run) {
        thread_set_event(atirage->fifo_not_full_event);
        thread_wait_event(atirage->wake_fifo_thread, -1);
        thread_reset_event(atirage->wake_fifo_thread);
        atirage->blitter_busy = 1;
        while (!FIFO_EMPTY) {
            uint64_t      start_time = plat_timer_read();
            uint64_t      end_time;
            fifo_entry_t *fifo = &atirage->fifo[atirage->fifo_read_idx & FIFO_MASK];
            uint32_t      val  = fifo->val;

            switch (fifo->addr_type & FIFO_TYPE) {
                case FIFO_WRITE_BYTE:
                    atirage_accel_write_fifo(atirage, fifo->addr_type & FIFO_ADDR, val);
                    break;
                case FIFO_WRITE_WORD:
                    atirage_accel_write_fifo_w(atirage, fifo->addr_type & FIFO_ADDR, val);
                    break;
                case FIFO_WRITE_DWORD:
                    atirage_accel_write_fifo_l(atirage, fifo->addr_type & FIFO_ADDR, val);
                    break;

                default:
                    break;
            }

            atirage->fifo_read_idx++;
            fifo->addr_type = FIFO_INVALID;

            if (FIFO_ENTRIES > 0xe000)
                thread_set_event(atirage->fifo_not_full_event);

            end_time = plat_timer_read();
            atirage->blitter_time += end_time - start_time;
        }
#ifdef DMA_BM
        run_dma(atirage);
#endif
        atirage->blitter_busy = 0;
    }
}

static void
atirage_queue(atirage_t *atirage, uint32_t addr, uint32_t val, uint32_t type)
{
    fifo_entry_t *fifo = &atirage->fifo[atirage->fifo_write_idx & FIFO_MASK];
    int limit = 0;

    switch (type) {
        case FIFO_WRITE_BYTE:
            switch (addr & 0x3ff) {
                case 0x11b:
                    limit = 1;
                    break;
                default:
                    break;
            }
            break;
        case FIFO_WRITE_WORD:
            switch (addr & 0x3fe) {
                case 0x11a:
                    limit = 1;
                    break;
                default:
                    break;
            }
            break;
        case FIFO_WRITE_DWORD:
            switch (addr & 0x3fc) {
                case 0x118:
                    limit = 1;
                    break;
                default:
                    break;
            }
            break;
        default:
            break;
    }

    if (limit) {
        if (FIFO_ENTRIES >= FIFO_DEPTH) {
            thread_reset_event(atirage->fifo_not_full_event);
            if (FIFO_ENTRIES >= FIFO_DEPTH)
                thread_wait_event(atirage->fifo_not_full_event, -1); /*Wait for room in ringbuffer*/
        }
    } else {
        if (FIFO_FULL) {
            thread_reset_event(atirage->fifo_not_full_event);
            if (FIFO_FULL)
                thread_wait_event(atirage->fifo_not_full_event, -1); /*Wait for room in ringbuffer*/
        }
    }

    fifo->val       = val;
    fifo->addr_type = (addr & FIFO_ADDR) | type;

    atirage->fifo_write_idx++;

    if (FIFO_ENTRIES > 0xe000)
        wake_fifo_thread(atirage);
    if (FIFO_ENTRIES > 0xe000 || FIFO_ENTRIES < 8)
        wake_fifo_thread(atirage);
}

void
atirage_start_fill(atirage_t *atirage)
{
    atirage->accel.dst_pix_width  = atirage->dp_pix_width & 7;
    atirage->accel.src_pix_width  = (atirage->dp_pix_width >> 8) & 7;
    atirage->accel.host_pix_width = (atirage->dp_pix_width >> 16) & 7;

    atirage->accel.dst_size  = atirage_width[atirage->accel.dst_pix_width];
    atirage->accel.src_size  = atirage_width[atirage->accel.src_pix_width];
    atirage->accel.host_size = atirage_width[atirage->accel.host_pix_width];

    atirage->accel.dst_x = 0;
    atirage->accel.dst_y = 0;

    atirage->accel.dst_x_start = (atirage->dst_y_x >> 16) & 0xfff;
    if ((atirage->dst_y_x >> 16) & 0x1000)
        atirage->accel.dst_x_start |= ~0xfff;
    atirage->accel.dst_y_start = atirage->dst_y_x & 0x3fff;
    if (atirage->dst_y_x & 0x4000)
        atirage->accel.dst_y_start |= ~0x3fff;

    atirage->accel.dst_width  = (atirage->dst_height_width >> 16) & 0x1fff;
    atirage->accel.dst_height = atirage->dst_height_width & 0x1fff;

    if ((((atirage->dp_src >> 16) & 7) == MONO_SRC_BLITSRC) &&
        ((atirage->src_cntl & (SRC_LINEAR_EN | SRC_BYTE_ALIGN)) == (SRC_LINEAR_EN | SRC_BYTE_ALIGN))) {
        if (atirage->accel.dst_width & 7)
            atirage->accel.dst_width = (atirage->accel.dst_width & ~7) + 8;
    }

    atirage->accel.x_count  = atirage->accel.dst_width;
    atirage->accel.xx_count = 0;

    atirage->accel.src_x = 0;
    atirage->accel.src_y = 0;

    atirage->accel.src_x_start = (atirage->src_y_x >> 16) & 0xfff;
    if ((atirage->src_y_x >> 16) & 0x1000)
        atirage->accel.src_x_start |= ~0xfff;
    atirage->accel.src_y_start = atirage->src_y_x & 0x3fff;
    if (atirage->src_y_x & 0x4000)
        atirage->accel.src_y_start |= ~0x3fff;

    if (atirage->src_cntl & SRC_LINEAR_EN)
        atirage->accel.src_x_count = 0x7ffffff; /*Essentially infinite*/
    else
        atirage->accel.src_x_count = (atirage->src_height1_width1 >> 16) & 0x7fff;
    if (!(atirage->src_cntl & SRC_PATT_EN))
        atirage->accel.src_y_count = 0x7ffffff; /*Essentially infinite*/
    else
        atirage->accel.src_y_count = atirage->src_height1_width1 & 0x1fff;

    atirage->accel.src_width1  = (atirage->src_height1_width1 >> 16) & 0x7fff;
    atirage->accel.src_height1 = atirage->src_height1_width1 & 0x1fff;
    atirage->accel.src_width2  = (atirage->src_height2_width2 >> 16) & 0x7fff;
    atirage->accel.src_height2 = atirage->src_height2_width2 & 0x1fff;

    atirage_log("src %i %i  %i %i  %08X %08X\n", atirage->accel.src_x_count,
               atirage->accel.src_y_count,
               atirage->accel.src_width1,
               atirage->accel.src_height1,
               atirage->src_height1_width1,
               atirage->src_height2_width2);

    atirage->accel.src_pitch  = (atirage->src_off_pitch >> 22) << 3;
    atirage->accel.src_offset = (atirage->src_off_pitch & 0xfffff) << 3;

    atirage->accel.dst_pitch  = (atirage->dst_off_pitch >> 22) << 3;
    atirage->accel.dst_offset = (atirage->dst_off_pitch & 0xfffff) << 3;

    atirage->accel.mix_fg = (atirage->dp_mix >> 16) & 0x1f;
    atirage->accel.mix_bg = atirage->dp_mix & 0x1f;

    atirage->accel.source_bg  = atirage->dp_src & 7;
    atirage->accel.source_fg  = (atirage->dp_src >> 8) & 7;
    atirage->accel.source_mix = (atirage->dp_src >> 16) & 7;

    if (atirage->accel.src_size == WIDTH_1BIT)
        atirage->accel.src_offset <<= 3;
    else
        atirage->accel.src_offset >>= atirage->accel.src_size;

    if (atirage->accel.dst_size == WIDTH_1BIT)
        atirage->accel.dst_offset <<= 3;
    else
        atirage->accel.dst_offset >>= atirage->accel.dst_size;

    atirage->accel.xinc = (atirage->dst_cntl & DST_X_DIR) ? 1 : -1;
    atirage->accel.yinc = (atirage->dst_cntl & DST_Y_DIR) ? 1 : -1;

    atirage->accel.source_host = ((atirage->dp_src & 7) == SRC_HOST) || (((atirage->dp_src >> 8) & 7) == SRC_HOST);

    if (atirage->pat_cntl & 1) {
        for (uint8_t y = 0; y < 8; y++) {
            for (uint8_t x = 0; x < 8; x++) {
                uint32_t temp                   = (y & 4) ? atirage->pat_reg1 : atirage->pat_reg0;
                atirage->accel.pattern[y][7 - x] = (temp >> (x + ((y & 3) << 3))) & 1;
            }
        }
    }

    if (atirage->pat_cntl & 2) {
        atirage->accel.pattern_clr4x2[0][0] = (atirage->pat_reg0 & 0xff);
        atirage->accel.pattern_clr4x2[0][1] = ((atirage->pat_reg0 >> 8) & 0xff);
        atirage->accel.pattern_clr4x2[0][2] = ((atirage->pat_reg0 >> 16) & 0xff);
        atirage->accel.pattern_clr4x2[0][3] = ((atirage->pat_reg0 >> 24) & 0xff);
        atirage->accel.pattern_clr4x2[1][0] = (atirage->pat_reg1 & 0xff);
        atirage->accel.pattern_clr4x2[1][1] = ((atirage->pat_reg1 >> 8) & 0xff);
        atirage->accel.pattern_clr4x2[1][2] = ((atirage->pat_reg1 >> 16) & 0xff);
        atirage->accel.pattern_clr4x2[1][3] = ((atirage->pat_reg1 >> 24) & 0xff);
    }

    if (atirage->pat_cntl & 4) {
        atirage->accel.pattern_clr8x1[0] = (atirage->pat_reg0 & 0xff);
        atirage->accel.pattern_clr8x1[1] = ((atirage->pat_reg0 >> 8) & 0xff);
        atirage->accel.pattern_clr8x1[2] = ((atirage->pat_reg0 >> 16) & 0xff);
        atirage->accel.pattern_clr8x1[3] = ((atirage->pat_reg0 >> 24) & 0xff);
        atirage->accel.pattern_clr8x1[4] = (atirage->pat_reg1 & 0xff);
        atirage->accel.pattern_clr8x1[5] = ((atirage->pat_reg1 >> 8) & 0xff);
        atirage->accel.pattern_clr8x1[6] = ((atirage->pat_reg1 >> 16) & 0xff);
        atirage->accel.pattern_clr8x1[7] = ((atirage->pat_reg1 >> 24) & 0xff);
    }

    if ((atirage->src_cntl & SRC_8x8x8_BRUSH) && !(atirage->src_cntl & SRC_8x8x8_BRUSH_LOADED))
    {
        for (int y = 0; y < 8; y++)
            for (int x = 0; x < 8; x++)
                atirage->accel.pattern_clr8x8[y][x] = atirage->svga.vram[(atirage->accel.src_offset & ~7) + (y * 8) + x];
    }

    atirage->accel.sc_left   = atirage->sc_left_right & 0x1fff;
    atirage->accel.sc_right  = (atirage->sc_left_right >> 16) & 0x1fff;
    atirage->accel.sc_top    = atirage->sc_top_bottom & 0x7fff;
    atirage->accel.sc_bottom = (atirage->sc_top_bottom >> 16) & 0x7fff;

    atirage->accel.dp_frgd_clr = atirage->dp_frgd_clr;
    atirage->accel.dp_bkgd_clr = atirage->dp_bkgd_clr;
    atirage->accel.write_mask  = atirage->write_mask;

    atirage->accel.clr_cmp_clr  = atirage->clr_cmp_clr & atirage->clr_cmp_mask;
    atirage->accel.clr_cmp_mask = atirage->clr_cmp_mask;
    atirage->accel.clr_cmp_fn   = atirage->clr_cmp_cntl & 7;
    atirage->accel.clr_cmp_src  = atirage->clr_cmp_cntl & (1 << 24);

    atirage->accel.poly_draw = 0;

    atirage->accel.busy = 1;

    atirage->accel.op = OP_RECT;
}

void
atirage_start_line(atirage_t *atirage)
{
    atirage->accel.dst_x = (atirage->dst_y_x >> 16) & 0xfff;
    if ((atirage->dst_y_x >> 16) & 0x1000)
        atirage->accel.dst_x |= ~0xfff;
    atirage->accel.dst_y = atirage->dst_y_x & 0x3fff;
    if (atirage->dst_y_x & 0x4000)
        atirage->accel.dst_y |= ~0x3fff;

    atirage->accel.src_x = (atirage->src_y_x >> 16) & 0xfff;
    if ((atirage->src_y_x >> 16) & 0x1000)
        atirage->accel.src_x |= ~0xfff;
    atirage->accel.src_y = atirage->src_y_x & 0x3fff;
    if (atirage->src_y_x & 0x4000)
        atirage->accel.src_y |= ~0x3fff;

    atirage->accel.src_pitch  = (atirage->src_off_pitch >> 22) << 3;
    atirage->accel.src_offset = (atirage->src_off_pitch & 0xfffff) << 3;

    atirage->accel.dst_pitch  = (atirage->dst_off_pitch >> 22) << 3;
    atirage->accel.dst_offset = (atirage->dst_off_pitch & 0xfffff) << 3;

    atirage->accel.mix_fg = (atirage->dp_mix >> 16) & 0x1f;
    atirage->accel.mix_bg = atirage->dp_mix & 0x1f;

    atirage->accel.source_bg  = atirage->dp_src & 7;
    atirage->accel.source_fg  = (atirage->dp_src >> 8) & 7;
    atirage->accel.source_mix = (atirage->dp_src >> 16) & 7;

    atirage->accel.dst_pix_width  = atirage->dp_pix_width & 7;
    atirage->accel.src_pix_width  = (atirage->dp_pix_width >> 8) & 7;
    atirage->accel.host_pix_width = (atirage->dp_pix_width >> 16) & 7;

    atirage->accel.dst_size  = atirage_width[atirage->accel.dst_pix_width];
    atirage->accel.src_size  = atirage_width[atirage->accel.src_pix_width];
    atirage->accel.host_size = atirage_width[atirage->accel.host_pix_width];

    if (atirage->accel.src_size == WIDTH_1BIT)
        atirage->accel.src_offset <<= 3;
    else
        atirage->accel.src_offset >>= atirage->accel.src_size;

    if (atirage->accel.dst_size == WIDTH_1BIT)
        atirage->accel.dst_offset <<= 3;
    else
        atirage->accel.dst_offset >>= atirage->accel.dst_size;

    atirage->accel.source_host = ((atirage->dp_src & 7) == SRC_HOST) || (((atirage->dp_src >> 8) & 7) == SRC_HOST);

    if (atirage->pat_cntl & 1) {
        for (uint8_t y = 0; y < 8; y++) {
            for (uint8_t x = 0; x < 8; x++) {
                uint32_t temp                   = (y & 4) ? atirage->pat_reg1 : atirage->pat_reg0;
                atirage->accel.pattern[y][7 - x] = (temp >> (x + ((y & 3) << 3))) & 1;
            }
        }
    }
    atirage->accel.sc_left   = atirage->sc_left_right & 0x1fff;
    atirage->accel.sc_right  = (atirage->sc_left_right >> 16) & 0x1fff;
    atirage->accel.sc_top    = atirage->sc_top_bottom & 0x7fff;
    atirage->accel.sc_bottom = (atirage->sc_top_bottom >> 16) & 0x7fff;

    atirage->accel.dp_frgd_clr = atirage->dp_frgd_clr;
    atirage->accel.dp_bkgd_clr = atirage->dp_bkgd_clr;
    atirage->accel.write_mask  = atirage->write_mask;

    atirage->accel.x_count = atirage->dst_bres_lnth & 0x7fff;
    atirage->accel.err     = (atirage->dst_bres_err & 0x3ffff) | ((atirage->dst_bres_err & 0x40000) ? 0xfffc0000 : 0);

    atirage->accel.clr_cmp_clr  = atirage->clr_cmp_clr & atirage->clr_cmp_mask;
    atirage->accel.clr_cmp_mask = atirage->clr_cmp_mask;
    atirage->accel.clr_cmp_fn   = atirage->clr_cmp_cntl & 7;
    atirage->accel.clr_cmp_src  = atirage->clr_cmp_cntl & (1 << 24);

    atirage->accel.xinc = (atirage->dst_cntl & DST_X_DIR) ? 1 : -1;
    atirage->accel.yinc = (atirage->dst_cntl & DST_Y_DIR) ? 1 : -1;

    atirage->accel.busy = 1;
    atirage_log("atirage_start_line\n");

    atirage->accel.op = OP_LINE;
}

/* This is where we draw a trapezoid for 3D Rage and later */
void
atirage_start_trap(atirage_t *atirage)
{
    warning("This is when I would draw a trapezoid... if I could!");
}

#define READ(addr, dat, width)                                                         \
    if (width == 0)                                                                    \
        dat = svga->vram[((addr)) & atirage->vram_mask];                                \
    else if (width == 1)                                                               \
        dat = *(uint16_t *) &svga->vram[((addr) << 1) & atirage->vram_mask];            \
    else if (width == 2)                                                               \
        dat = *(uint32_t *) &svga->vram[((addr) << 2) & atirage->vram_mask];            \
    else if (atirage->dp_pix_width & DP_BYTE_PIX_ORDER)                                 \
        dat = (svga->vram[((addr) >> 3) & atirage->vram_mask] >> ((addr) &7)) & 1;      \
    else                                                                               \
        dat = (svga->vram[((addr) >> 3) & atirage->vram_mask] >> (7 - ((addr) &7))) & 1;

/* Mix function 0x17 is reserved in 3D Rage. */
#define MIX                                                      \
    switch (mix ? atirage->accel.mix_fg : atirage->accel.mix_bg) { \
        case 0x0:                                                \
            dest_dat = ~dest_dat;                                \
            break;                                               \
        case 0x1:                                                \
            dest_dat = 0;                                        \
            break;                                               \
        case 0x2:                                                \
            dest_dat = 0xffffffff;                               \
            break;                                               \
        case 0x3:                                                \
            dest_dat = dest_dat;                                 \
            break;                                               \
        case 0x4:                                                \
            dest_dat = ~src_dat;                                 \
            break;                                               \
        case 0x5:                                                \
            dest_dat = src_dat ^ dest_dat;                       \
            break;                                               \
        case 0x6:                                                \
            dest_dat = ~(src_dat ^ dest_dat);                    \
            break;                                               \
        case 0x7:                                                \
            dest_dat = src_dat;                                  \
            break;                                               \
        case 0x8:                                                \
            dest_dat = ~(src_dat & dest_dat);                    \
            break;                                               \
        case 0x9:                                                \
            dest_dat = ~src_dat | dest_dat;                      \
            break;                                               \
        case 0xa:                                                \
            dest_dat = src_dat | ~dest_dat;                      \
            break;                                               \
        case 0xb:                                                \
            dest_dat = src_dat | dest_dat;                       \
            break;                                               \
        case 0xc:                                                \
            dest_dat = src_dat & dest_dat;                       \
            break;                                               \
        case 0xd:                                                \
            dest_dat = src_dat & ~dest_dat;                      \
            break;                                               \
        case 0xe:                                                \
            dest_dat = ~src_dat & dest_dat;                      \
            break;                                               \
        case 0xf:                                                \
            dest_dat = ~(src_dat | dest_dat);                    \
            break;                                               \
    }

#define WRITE(addr, width)                                                                                  \
    if (width == 0) {                                                                                       \
        svga->vram[(addr) &atirage->vram_mask]                = dest_dat;                                    \
        svga->changedvram[((addr) &atirage->vram_mask) >> 12] = svga->monitor->mon_changeframecount;         \
    } else if (width == 1) {                                                                                \
        *(uint16_t *) &svga->vram[((addr) << 1) & atirage->vram_mask] = dest_dat;                            \
        svga->changedvram[(((addr) << 1) & atirage->vram_mask) >> 12] = svga->monitor->mon_changeframecount; \
    } else if (width == 2) {                                                                                \
        *(uint32_t *) &svga->vram[((addr) << 2) & atirage->vram_mask] = dest_dat;                            \
        svga->changedvram[(((addr) << 2) & atirage->vram_mask) >> 12] = svga->monitor->mon_changeframecount; \
    } else {                                                                                                \
        if (dest_dat & 1) {                                                                                 \
            if (atirage->dp_pix_width & DP_BYTE_PIX_ORDER)                                                   \
                svga->vram[((addr) >> 3) & atirage->vram_mask] |= 1 << ((addr) &7);                          \
            else                                                                                            \
                svga->vram[((addr) >> 3) & atirage->vram_mask] |= 1 << (7 - ((addr) &7));                    \
        } else {                                                                                            \
            if (atirage->dp_pix_width & DP_BYTE_PIX_ORDER)                                                   \
                svga->vram[((addr) >> 3) & atirage->vram_mask] &= ~(1 << ((addr) &7));                       \
            else                                                                                            \
                svga->vram[((addr) >> 3) & atirage->vram_mask] &= ~(1 << (7 - ((addr) &7)));                 \
        }                                                                                                   \
        svga->changedvram[(((addr) >> 3) & atirage->vram_mask) >> 12] = svga->monitor->mon_changeframecount; \
    }

void
atirage_blit(uint32_t cpu_dat, int count, atirage_t *atirage)
{
    svga_t *svga    = &atirage->svga;
    int     cmp_clr = 0;
    int     mix = 0;

    if (!atirage->accel.busy) {
        atirage_log("atirage_blit : return as not busy\n");
        return;
    }

    switch (atirage->accel.op) {
        case OP_RECT:
            while (count) {
                uint8_t  write_mask = 0;
                uint32_t src_dat = 0;
                uint32_t dest_dat;
                uint32_t host_dat = 0;
                uint32_t old_dest_dat;
                int      dst_x;
                int      dst_y;
                int      src_x;
                int      src_y;

                dst_x = (atirage->accel.dst_x + atirage->accel.dst_x_start) & 0xfff;
                dst_y = (atirage->accel.dst_y + atirage->accel.dst_y_start) & 0x3fff;

                if (atirage->src_cntl & SRC_LINEAR_EN)
                    src_x = atirage->accel.src_x;
                else
                    src_x = (atirage->accel.src_x + atirage->accel.src_x_start) & 0xfff;

                src_y = (atirage->accel.src_y + atirage->accel.src_y_start) & 0x3fff;

                if (atirage->accel.source_host) {
                    host_dat = cpu_dat;
                    switch (atirage->accel.host_size) {
                        case 0:
                            cpu_dat >>= 8;
                            count -= 8;
                            break;
                        case 1:
                            cpu_dat >>= 16;
                            count -= 16;
                            break;
                        case 2:
                            count -= 32;
                            break;

                        default:
                            break;
                    }
                } else
                    count--;

                switch (atirage->accel.source_mix) {
                    case MONO_SRC_HOST:
                        if (atirage->dp_pix_width & DP_BYTE_PIX_ORDER) {
                            mix = cpu_dat & 1;
                            cpu_dat >>= 1;
                        } else {
                            mix = cpu_dat >> 0x1f;
                            cpu_dat <<= 1;
                        }
                        break;
                    case MONO_SRC_PAT:
                        if (atirage->dst_cntl & DST_24_ROT_EN) {
                            if (!atirage->accel.xx_count)
                                mix = atirage->accel.pattern[dst_y & 7][(dst_x / 3) & 7];
                        } else
                            mix = atirage->accel.pattern[dst_y & 7][dst_x & 7];
                        break;
                    case MONO_SRC_1:
                        mix = 1;
                        break;
                    case MONO_SRC_BLITSRC:
                        if (atirage->src_cntl & SRC_LINEAR_EN) {
                            READ(atirage->accel.src_offset + src_x, mix, WIDTH_1BIT);
                        } else {
                            READ(atirage->accel.src_offset + (src_y * atirage->accel.src_pitch) + src_x, mix, WIDTH_1BIT);
                        }
                        break;

                    default:
                        break;
                }

                if (dst_x >= atirage->accel.sc_left && dst_x <= atirage->accel.sc_right && dst_y >= atirage->accel.sc_top && dst_y <= atirage->accel.sc_bottom) {
                    switch (mix ? atirage->accel.source_fg : atirage->accel.source_bg) {
                        case SRC_HOST:
                            src_dat = host_dat;
                            break;
                        case SRC_BLITSRC:
                            if (atirage->accel.src_size == 0 && atirage->type == MACH64_GTB && (atirage->src_cntl & SRC_8x8x8_BRUSH))
                                src_dat = atirage->accel.pattern_clr8x8[dst_y & 7][dst_x & 7];
                            else
                                READ(atirage->accel.src_offset + (src_y * atirage->accel.src_pitch) + src_x, src_dat, atirage->accel.src_size);
                            break;
                        case SRC_FG:
                            if (atirage->dst_cntl & DST_24_ROT_EN) {
                                if (atirage->accel.xinc == -1) {
                                    if (atirage->accel.xx_count == 2)
                                        src_dat = atirage->accel.dp_frgd_clr & 0xff;
                                    else if (atirage->accel.xx_count == 1)
                                        src_dat = (atirage->accel.dp_frgd_clr >> 8) & 0xff;
                                    else
                                        src_dat = (atirage->accel.dp_frgd_clr >> 16) & 0xff;
                                } else {
                                    if (atirage->accel.xx_count == 2)
                                        src_dat = (atirage->accel.dp_frgd_clr >> 16) & 0xff;
                                    else if (atirage->accel.xx_count == 1)
                                        src_dat = (atirage->accel.dp_frgd_clr >> 8) & 0xff;
                                    else
                                        src_dat = atirage->accel.dp_frgd_clr & 0xff;
                                }
                            } else
                                src_dat = atirage->accel.dp_frgd_clr;
                            break;
                        case SRC_BG:
                            if (atirage->dst_cntl & DST_24_ROT_EN) {
                                if (atirage->accel.xinc == -1) {
                                    if (atirage->accel.xx_count == 2)
                                        src_dat = atirage->accel.dp_bkgd_clr & 0xff;
                                    else if (atirage->accel.xx_count == 1)
                                        src_dat = (atirage->accel.dp_bkgd_clr >> 8) & 0xff;
                                    else
                                        src_dat = (atirage->accel.dp_bkgd_clr >> 16) & 0xff;
                                } else {
                                    if (atirage->accel.xx_count == 2)
                                        src_dat = (atirage->accel.dp_bkgd_clr >> 16) & 0xff;
                                    else if (atirage->accel.xx_count == 1)
                                        src_dat = (atirage->accel.dp_bkgd_clr >> 8) & 0xff;
                                    else
                                        src_dat = atirage->accel.dp_bkgd_clr & 0xff;
                                }
                            } else
                                src_dat = atirage->accel.dp_bkgd_clr;
                            break;
                        case SRC_PAT:
                            if (atirage->pat_cntl & 2) {
                                src_dat = atirage->accel.pattern_clr4x2[dst_y & 1][dst_x & 3];
                                break;
                            } else if (atirage->pat_cntl & 4) {
                                src_dat = atirage->accel.pattern_clr8x1[dst_x & 7];
                                break;
                            }

                        default:
                            src_dat = 0;
                            break;
                    }

                    if (atirage->dst_cntl & DST_POLYGON_EN) {
                        int poly_src;
                        READ(atirage->accel.src_offset + (src_y * atirage->accel.src_pitch) + src_x, poly_src, atirage->accel.src_size);
                        if (poly_src)
                            atirage->accel.poly_draw = !atirage->accel.poly_draw;
                    }

                    if (!(atirage->dst_cntl & DST_POLYGON_EN) || atirage->accel.poly_draw) {
                        READ(atirage->accel.dst_offset + ((dst_y) *atirage->accel.dst_pitch) + (dst_x), dest_dat, atirage->accel.dst_size);

                        switch (atirage->accel.clr_cmp_fn) {
                            case 1: /*TRUE*/
                                cmp_clr = 1;
                                break;
                            case 4: /*DST_CLR != CLR_CMP_CLR*/
                                cmp_clr = (((atirage->accel.clr_cmp_src) ? src_dat : dest_dat) & atirage->accel.clr_cmp_mask) != atirage->accel.clr_cmp_clr;
                                break;
                            case 5: /*DST_CLR == CLR_CMP_CLR*/
                                cmp_clr = (((atirage->accel.clr_cmp_src) ? src_dat : dest_dat) & atirage->accel.clr_cmp_mask) == atirage->accel.clr_cmp_clr;
                                break;

                            default:
                                break;
                        }

                        if (!cmp_clr) {
                            old_dest_dat = dest_dat;
                            MIX
                            if (atirage->dst_cntl & DST_24_ROT_EN) {
                                if (atirage->accel.xinc == -1) {
                                    if (atirage->accel.xx_count == 2)
                                        write_mask = atirage->accel.write_mask & 0xff;
                                    else if (atirage->accel.xx_count == 1)
                                        write_mask = (atirage->accel.write_mask >> 8) & 0xff;
                                    else
                                        write_mask = (atirage->accel.write_mask >> 16) & 0xff;
                                } else {
                                    if (atirage->accel.xx_count == 2)
                                        write_mask = (atirage->accel.write_mask >> 16) & 0xff;
                                    else if (atirage->accel.xx_count == 1)
                                        write_mask = (atirage->accel.write_mask >> 8) & 0xff;
                                    else
                                        write_mask = atirage->accel.write_mask & 0xff;
                                }
                                dest_dat = (dest_dat & write_mask) | (old_dest_dat & ~write_mask);
                            } else
                                dest_dat = (dest_dat & atirage->accel.write_mask) | (old_dest_dat & ~atirage->accel.write_mask);
                        }

                        WRITE(atirage->accel.dst_offset + ((dst_y) * atirage->accel.dst_pitch) + (dst_x), atirage->accel.dst_size);
                    }
                }

                atirage->accel.src_x += atirage->accel.xinc;
                atirage->accel.dst_x += atirage->accel.xinc;
                if (!(atirage->src_cntl & SRC_LINEAR_EN)) {
                    atirage->accel.src_x_count--;
                    if (atirage->accel.src_x_count <= 0) {
                        atirage->accel.src_x = 0;
                        if ((atirage->src_cntl & (SRC_PATT_ROT_EN | SRC_PATT_EN)) == (SRC_PATT_ROT_EN | SRC_PATT_EN)) {
                            atirage->accel.src_x_start = (atirage->src_y_x_start >> 16) & 0xfff;
                            if ((atirage->src_y_x_start >> 16) & 0x1000)
                                atirage->accel.src_x_start |= ~0xfff;
                            atirage->accel.src_x_count = atirage->accel.src_width2;
                        } else
                            atirage->accel.src_x_count = atirage->accel.src_width1;
                    }
                }

                atirage->accel.x_count--;
                atirage->accel.xx_count = (atirage->accel.xx_count + 1) % 3;
                if (atirage->accel.x_count <= 0) {
                    atirage->accel.x_count  = atirage->accel.dst_width;
                    atirage->accel.xx_count = 0;
                    atirage->accel.dst_x    = 0;
                    atirage->accel.dst_y += atirage->accel.yinc;
                    atirage->accel.src_x_start = (atirage->src_y_x >> 16) & 0xfff;
                    atirage->accel.src_x_count = atirage->accel.src_width1;

                    if (!(atirage->src_cntl & SRC_LINEAR_EN)) {
                        atirage->accel.src_x = 0;
                        atirage->accel.src_y += atirage->accel.yinc;
                        atirage->accel.src_y_count--;
                        if (atirage->accel.src_y_count <= 0) {
                            atirage->accel.src_y = 0;
                            if ((atirage->src_cntl & (SRC_PATT_ROT_EN | SRC_PATT_EN)) == (SRC_PATT_ROT_EN | SRC_PATT_EN)) {
                                atirage->accel.src_y_start = atirage->src_y_x_start & 0x3fff;
                                if (atirage->src_y_x_start & 0x4000)
                                    atirage->accel.src_y_start |= ~0x3fff;
                                atirage->accel.src_y_count = atirage->accel.src_height2;
                            } else
                                atirage->accel.src_y_count = atirage->accel.src_height1;
                        }
                    }

                    atirage->accel.poly_draw = 0;
                    atirage->accel.dst_height--;
                    if (atirage->accel.dst_height <= 0) {
                        /*Blit finished*/
                        atirage_log("atirage blit finished\n");
                        atirage->accel.busy = 0;
                        if (atirage->dst_cntl & DST_X_TILE)
                            atirage->dst_y_x = (atirage->dst_y_x & 0xfff) | ((atirage->dst_y_x + (atirage->accel.dst_width << 16)) & 0xfff0000);
                        if (atirage->dst_cntl & DST_Y_TILE)
                            atirage->dst_y_x = (atirage->dst_y_x & 0xfff0000) | ((atirage->dst_y_x + (atirage->dst_height_width & 0x1fff)) & 0xfff);
                        return;
                    }
                    if (atirage->host_cntl & HOST_BYTE_ALIGN) {
                        if (atirage->accel.source_mix == MONO_SRC_HOST) {
                            if (atirage->dp_pix_width & DP_BYTE_PIX_ORDER)
                                cpu_dat >>= (count & 7);
                            else
                                cpu_dat <<= (count & 7);

                            count &= ~7;
                        }
                    }
                }
            }
            break;

        case OP_LINE:
            if (((atirage->crtc_gen_cntl >> 8) & 7) == BPP_24) {
                int x = 0;
                while (count) {
                    uint32_t src_dat = 0;
                    uint32_t dest_dat;
                    uint32_t host_dat = 0;
                    int      mix      = 0;
                    int      draw_pixel = !(atirage->dst_cntl & DST_POLYGON_EN);

                    if (atirage->dst_cntl & DST_POLYGON_EN) {
                        if (atirage->dst_cntl & DST_Y_MAJOR)
                            draw_pixel = 1;
                        else if (atirage->accel.err >= 0)
                            draw_pixel = 1;
                    }

                    if (atirage->accel.source_host) {
                        host_dat = cpu_dat;
                        switch (atirage->accel.host_size) {
                            case 0:
                                cpu_dat >>= 8;
                                count -= 8;
                                break;
                            case 1:
                                cpu_dat >>= 16;
                                count -= 16;
                                break;
                            case 2:
                                count -= 32;
                                break;

                            default:
                                break;
                        }
                    } else
                        count--;

                    switch (atirage->accel.source_mix) {
                        case MONO_SRC_HOST:
                            if (atirage->dp_pix_width & DP_BYTE_PIX_ORDER) {
                                mix = cpu_dat & 1;
                                cpu_dat >>= 1;
                            } else {
                                mix = cpu_dat >> 31;
                                cpu_dat <<= 1;
                            }
                            break;
                        case MONO_SRC_PAT:
                            mix = atirage->accel.pattern[atirage->accel.dst_y & 7][atirage->accel.dst_x & 7];
                            break;
                        case MONO_SRC_1:
                            mix = 1;
                            break;
                        case MONO_SRC_BLITSRC:
                            READ(atirage->accel.src_offset + (atirage->accel.src_y * atirage->accel.src_pitch) + atirage->accel.src_x, mix, WIDTH_1BIT);
                            break;

                        default:
                            break;
                    }

                    if ((atirage->accel.dst_x >= atirage->accel.sc_left) && (atirage->accel.dst_x <= atirage->accel.sc_right) && (atirage->accel.dst_y >= atirage->accel.sc_top) && (atirage->accel.dst_y <= atirage->accel.sc_bottom) && draw_pixel) {
                        switch (mix ? atirage->accel.source_fg : atirage->accel.source_bg) {
                            case SRC_HOST:
                                src_dat = host_dat;
                                break;
                            case SRC_BLITSRC:
                                if (atirage->accel.src_size == 0 && atirage->type == MACH64_GTB && (atirage->src_cntl & SRC_8x8x8_BRUSH))
                                    src_dat = atirage->accel.pattern_clr8x8[atirage->accel.dst_y & 7][atirage->accel.dst_x & 7];
                                else
                                    READ(atirage->accel.src_offset + (atirage->accel.src_y * atirage->accel.src_pitch) + atirage->accel.src_x, src_dat, atirage->accel.src_size);
                                break;
                            case SRC_FG:
                                src_dat = atirage->accel.dp_frgd_clr;
                                break;
                            case SRC_BG:
                                src_dat = atirage->accel.dp_bkgd_clr;
                                break;
                            case SRC_PAT:
                                if (atirage->pat_cntl & 2) {
                                    src_dat = atirage->accel.pattern_clr4x2[atirage->accel.dst_y & 1][atirage->accel.dst_x & 3];
                                    break;
                                } else if (atirage->pat_cntl & 4) {
                                    src_dat = atirage->accel.pattern_clr8x1[atirage->accel.dst_x & 7];
                                    break;
                                }
                            default:
                                src_dat = 0;
                                break;
                        }

                        READ(atirage->accel.dst_offset + (atirage->accel.dst_y * atirage->accel.dst_pitch) + atirage->accel.dst_x, dest_dat, atirage->accel.dst_size);

                        switch (atirage->accel.clr_cmp_fn) {
                            case 1: /*TRUE*/
                                cmp_clr = 1;
                                break;
                            case 4: /*DST_CLR != CLR_CMP_CLR*/
                                cmp_clr = (((atirage->accel.clr_cmp_src) ? src_dat : dest_dat) & atirage->accel.clr_cmp_mask) != atirage->accel.clr_cmp_clr;
                                break;
                            case 5: /*DST_CLR == CLR_CMP_CLR*/
                                cmp_clr = (((atirage->accel.clr_cmp_src) ? src_dat : dest_dat) & atirage->accel.clr_cmp_mask) == atirage->accel.clr_cmp_clr;
                                break;

                            default:
                                break;
                        }

                        if (!cmp_clr)
                            MIX

                        if (!(atirage->dst_cntl & DST_Y_MAJOR)) {
                            if (!x)
                                dest_dat &= ~1;
                        } else {
                            if (x == (atirage->accel.x_count - 1))
                                dest_dat &= ~1;
                        }

                        WRITE(atirage->accel.dst_offset + (atirage->accel.dst_y * atirage->accel.dst_pitch) + atirage->accel.dst_x, atirage->accel.dst_size);
                    }

                    x++;
                    if (x >= atirage->accel.x_count) {
                        atirage->accel.busy = 0;
                        atirage_log("atirage line24 finished\n");
                        return;
                    }

                    if (atirage->dst_cntl & DST_Y_MAJOR) {
                        atirage->accel.dst_y += atirage->accel.yinc;
                        atirage->accel.src_y += atirage->accel.yinc;
                        if (atirage->accel.err >= 0) {
                            atirage->accel.err += atirage->dst_bres_dec;
                            atirage->accel.dst_x += atirage->accel.xinc;
                            atirage->accel.src_x += atirage->accel.xinc;
                        } else {
                            atirage->accel.err += atirage->dst_bres_inc;
                        }
                    } else {
                        atirage->accel.dst_x += atirage->accel.xinc;
                        atirage->accel.src_x += atirage->accel.xinc;
                        if (atirage->accel.err >= 0) {
                            atirage->accel.err += atirage->dst_bres_dec;
                            atirage->accel.dst_y += atirage->accel.yinc;
                            atirage->accel.src_y += atirage->accel.yinc;
                        } else {
                            atirage->accel.err += atirage->dst_bres_inc;
                        }
                    }
                }
            } else {
                while (count) {
                    uint32_t src_dat = 0;
                    uint32_t dest_dat;
                    uint32_t host_dat   = 0;
                    int      mix        = 0;
                    int      draw_pixel = !(atirage->dst_cntl & DST_POLYGON_EN);

                    if (atirage->accel.source_host) {
                        host_dat = cpu_dat;
                        switch (atirage->accel.host_size) {
                            case 0:
                                cpu_dat >>= 8;
                                count -= 8;
                                break;
                            case 1:
                                cpu_dat >>= 16;
                                count -= 16;
                                break;
                            case 2:
                                count -= 32;
                                break;

                            default:
                                break;
                        }
                    } else
                        count--;

                    switch (atirage->accel.source_mix) {
                        case MONO_SRC_HOST:
                            mix = cpu_dat >> 31;
                            cpu_dat <<= 1;
                            break;
                        case MONO_SRC_PAT:
                            mix = atirage->accel.pattern[atirage->accel.dst_y & 7][atirage->accel.dst_x & 7];
                            break;
                        case MONO_SRC_1:
                        default:
                            mix = 1;
                            break;
                    }

                    if (atirage->dst_cntl & DST_POLYGON_EN) {
                        if (atirage->dst_cntl & DST_Y_MAJOR)
                            draw_pixel = 1;
                        else if (atirage->accel.err >= 0)
                            draw_pixel = 1;
                    }

                    if (atirage->accel.x_count == 1 && !(atirage->dst_cntl & DST_LAST_PEL))
                        draw_pixel = 0;

                    if (atirage->accel.dst_x >= atirage->accel.sc_left && atirage->accel.dst_x <= atirage->accel.sc_right && atirage->accel.dst_y >= atirage->accel.sc_top && atirage->accel.dst_y <= atirage->accel.sc_bottom && draw_pixel) {
                        switch (mix ? atirage->accel.source_fg : atirage->accel.source_bg) {
                            case SRC_HOST:
                                src_dat = host_dat;
                                break;
                            case SRC_BLITSRC:
                                READ(atirage->accel.src_offset + (atirage->accel.src_y * atirage->accel.src_pitch) + atirage->accel.src_x, src_dat, atirage->accel.src_size);
                                break;
                            case SRC_FG:
                                src_dat = atirage->accel.dp_frgd_clr;
                                break;
                            case SRC_BG:
                                src_dat = atirage->accel.dp_bkgd_clr;
                                break;
                            default:
                                src_dat = 0;
                                break;
                        }

                        READ(atirage->accel.dst_offset + (atirage->accel.dst_y * atirage->accel.dst_pitch) + atirage->accel.dst_x, dest_dat, atirage->accel.dst_size);

                        switch (atirage->accel.clr_cmp_fn) {
                            case 1: /*TRUE*/
                                cmp_clr = 1;
                                break;
                            case 4: /*DST_CLR != CLR_CMP_CLR*/
                                cmp_clr = (((atirage->accel.clr_cmp_src) ? src_dat : dest_dat) & atirage->accel.clr_cmp_mask) != atirage->accel.clr_cmp_clr;
                                break;
                            case 5: /*DST_CLR == CLR_CMP_CLR*/
                                cmp_clr = (((atirage->accel.clr_cmp_src) ? src_dat : dest_dat) & atirage->accel.clr_cmp_mask) == atirage->accel.clr_cmp_clr;
                                break;

                            default:
                                break;
                        }

                        if (!cmp_clr)
                            MIX

                        WRITE(atirage->accel.dst_offset + (atirage->accel.dst_y * atirage->accel.dst_pitch) + atirage->accel.dst_x, atirage->accel.dst_size);
                    }

                    atirage->accel.x_count--;
                    if (atirage->accel.x_count <= 0) {
                        /*Blit finished*/
                        atirage_log("atirage blit finished\n");
                        atirage->accel.busy = 0;
                        return;
                    }

                    if (atirage->dst_cntl & DST_Y_MAJOR) {
                        atirage->accel.dst_y += atirage->accel.yinc;
                        atirage->accel.src_y += atirage->accel.yinc;
                        if (atirage->accel.err >= 0) {
                            atirage->accel.err += atirage->dst_bres_dec;
                            atirage->accel.dst_x += atirage->accel.xinc;
                            atirage->accel.src_x += atirage->accel.xinc;
                        } else {
                            atirage->accel.err += atirage->dst_bres_inc;
                        }
                    } else {
                        atirage->accel.dst_x += atirage->accel.xinc;
                        atirage->accel.src_x += atirage->accel.xinc;
                        if (atirage->accel.err >= 0) {
                            atirage->accel.err += atirage->dst_bres_dec;
                            atirage->accel.dst_y += atirage->accel.yinc;
                            atirage->accel.src_y += atirage->accel.yinc;
                        } else {
                            atirage->accel.err += atirage->dst_bres_inc;
                        }
                    }
                }
            }
            break;

        default:
            break;
    }
}

void
atirage_load_context(atirage_t *atirage)
{
    svga_t  *svga = &atirage->svga;
    uint32_t addr;

    while (atirage->context_load_cntl & 0x30000) {
        addr                 = ((0x3fff - (atirage->context_load_cntl & 0x3fff)) * 256) & atirage->vram_mask;
        atirage->context_mask = *(uint32_t *) &svga->vram[addr];
        atirage_log("atirage_load_context %08X from %08X : mask %08X\n", atirage->context_load_cntl, addr, atirage->context_mask);

        if (atirage->context_mask & (1 << 2))
            atirage_accel_write_fifo_l(atirage, 0x100, *(uint32_t *) &svga->vram[addr + 0x08]);
        if (atirage->context_mask & (1 << 3))
            atirage_accel_write_fifo_l(atirage, 0x10c, *(uint32_t *) &svga->vram[addr + 0x0c]);
        if (atirage->context_mask & (1 << 4))
            atirage_accel_write_fifo_l(atirage, 0x118, *(uint32_t *) &svga->vram[addr + 0x10]);
        if (atirage->context_mask & (1 << 5))
            atirage_accel_write_fifo_l(atirage, 0x124, *(uint32_t *) &svga->vram[addr + 0x14]);
        if (atirage->context_mask & (1 << 6))
            atirage_accel_write_fifo_l(atirage, 0x128, *(uint32_t *) &svga->vram[addr + 0x18]);
        if (atirage->context_mask & (1 << 7))
            atirage_accel_write_fifo_l(atirage, 0x12c, *(uint32_t *) &svga->vram[addr + 0x1c]);
        if (atirage->context_mask & (1 << 8))
            atirage_accel_write_fifo_l(atirage, 0x180, *(uint32_t *) &svga->vram[addr + 0x20]);
        if (atirage->context_mask & (1 << 9))
            atirage_accel_write_fifo_l(atirage, 0x18c, *(uint32_t *) &svga->vram[addr + 0x24]);
        if (atirage->context_mask & (1 << 10))
            atirage_accel_write_fifo_l(atirage, 0x198, *(uint32_t *) &svga->vram[addr + 0x28]);
        if (atirage->context_mask & (1 << 11))
            atirage_accel_write_fifo_l(atirage, 0x1a4, *(uint32_t *) &svga->vram[addr + 0x2c]);
        if (atirage->context_mask & (1 << 12))
            atirage_accel_write_fifo_l(atirage, 0x1b0, *(uint32_t *) &svga->vram[addr + 0x30]);
        if (atirage->context_mask & (1 << 13))
            atirage_accel_write_fifo_l(atirage, 0x280, *(uint32_t *) &svga->vram[addr + 0x34]);
        if (atirage->context_mask & (1 << 14))
            atirage_accel_write_fifo_l(atirage, 0x284, *(uint32_t *) &svga->vram[addr + 0x38]);
        if (atirage->context_mask & (1 << 15))
            atirage_accel_write_fifo_l(atirage, 0x2a8, *(uint32_t *) &svga->vram[addr + 0x3c]);
        if (atirage->context_mask & (1 << 16))
            atirage_accel_write_fifo_l(atirage, 0x2b4, *(uint32_t *) &svga->vram[addr + 0x40]);
        if (atirage->context_mask & (1 << 17))
            atirage_accel_write_fifo_l(atirage, 0x2c0, *(uint32_t *) &svga->vram[addr + 0x44]);
        if (atirage->context_mask & (1 << 18))
            atirage_accel_write_fifo_l(atirage, 0x2c4, *(uint32_t *) &svga->vram[addr + 0x48]);
        if (atirage->context_mask & (1 << 19))
            atirage_accel_write_fifo_l(atirage, 0x2c8, *(uint32_t *) &svga->vram[addr + 0x4c]);
        if (atirage->context_mask & (1 << 20))
            atirage_accel_write_fifo_l(atirage, 0x2cc, *(uint32_t *) &svga->vram[addr + 0x50]);
        if (atirage->context_mask & (1 << 21))
            atirage_accel_write_fifo_l(atirage, 0x2d0, *(uint32_t *) &svga->vram[addr + 0x54]);
        if (atirage->context_mask & (1 << 22))
            atirage_accel_write_fifo_l(atirage, 0x2d4, *(uint32_t *) &svga->vram[addr + 0x58]);
        if (atirage->context_mask & (1 << 23))
            atirage_accel_write_fifo_l(atirage, 0x2d8, *(uint32_t *) &svga->vram[addr + 0x5c]);
        if (atirage->context_mask & (1 << 24))
            atirage_accel_write_fifo_l(atirage, 0x300, *(uint32_t *) &svga->vram[addr + 0x60]);
        if (atirage->context_mask & (1 << 25))
            atirage_accel_write_fifo_l(atirage, 0x304, *(uint32_t *) &svga->vram[addr + 0x64]);
        if (atirage->context_mask & (1 << 26))
            atirage_accel_write_fifo_l(atirage, 0x308, *(uint32_t *) &svga->vram[addr + 0x68]);
        if (atirage->context_mask & (1 << 27))
            atirage_accel_write_fifo_l(atirage, 0x330, *(uint32_t *) &svga->vram[addr + 0x6c]);

        atirage->context_load_cntl = *(uint32_t *) &svga->vram[addr + 0x70];
    }
}

#define PLL_REF_DIV   0x2
#define VCLK_POST_DIV 0x6
#define VCLK0_FB_DIV  0x7

static void
pll_write(atirage_t *atirage, uint32_t addr, uint8_t val)
{
    switch (addr & 3) {
        case 0: /*Clock sel*/
            break;
        case 1: /*Addr*/
            atirage->pll_addr = (val >> 2) & 0xf;
            break;
        case 2: /*Data*/
            atirage->pll_regs[atirage->pll_addr] = val;
            atirage_log("pll_write %02x,%02x\n", atirage->pll_addr, val);

            for (uint8_t c = 0; c < 4; c++) {
                double m = (double) atirage->pll_regs[PLL_REF_DIV];
                double n = (double) atirage->pll_regs[VCLK0_FB_DIV + c];
                double r = 14318184.0;
                double p = (double) (1 << ((atirage->pll_regs[VCLK_POST_DIV] >> (c * 2)) & 3));

                atirage_log("PLLfreq %i = %g  %g m=%02x n=%02x p=%02x\n", c, (2.0 * r * n) / (m * p), p, atirage->pll_regs[PLL_REF_DIV], atirage->pll_regs[VCLK0_FB_DIV + c], atirage->pll_regs[VCLK_POST_DIV]);
                atirage->pll_freq[c] = (2.0 * r * n) / (m * p);
                atirage_log(" %g\n", atirage->pll_freq[c]);
            }
            break;

        default:
            break;
    }
}

#define OVERLAY_EN (1 << 30)
static void
atirage_vblank_start(svga_t *svga)
{
    atirage_t *atirage          = (atirage_t *) svga->priv;
    int       overlay_cmp_mix = (atirage->overlay_key_cntl >> 8) & 0xf;

    atirage->crtc_int_cntl |= 4;
    atirage_update_irqs(atirage);

    svga->overlay.x = (atirage->overlay_y_x_start >> 16) & 0x7ff;
    svga->overlay.y = atirage->overlay_y_x_start & 0x7ff;

    svga->overlay.cur_xsize = ((atirage->overlay_y_x_end >> 16) & 0x7ff) - svga->overlay.x;
    svga->overlay.cur_ysize = (atirage->overlay_y_x_end & 0x7ff) - svga->overlay.y;

    if (atirage->type >= MACH64_GTB) {
        svga->overlay.addr  = atirage->scaler_buf_offset[0] & 0x3fffff;
        svga->overlay.pitch = atirage->scaler_buf_pitch & 0xfff;
    } else {
        svga->overlay.addr  = atirage->buf_offset[0] & 0x3ffff8;
        svga->overlay.pitch = atirage->buf_pitch[0] & 0xfff;
    }

    svga->overlay.ena = (atirage->overlay_scale_cntl & OVERLAY_EN) && (overlay_cmp_mix != 1);

    atirage->overlay_v_acc   = 0;
    atirage->scaler_update   = 1;
    atirage->overlay_uv_addr = svga->overlay.addr;
    atirage->overlay_cur_y   = 0;
    atirage->overlay_base    = svga->overlay.addr;
}

uint8_t
atirage_ext_readb(uint32_t addr, void *priv)
{
    atirage_t *atirage = (atirage_t *) priv;
    svga_t   *svga   = &atirage->svga;

    uint8_t ret = 0xff;
    if (!(addr & 0x400)) {
        atirage_log("natirage_ext_readb: addr=%04x\n", addr);
        switch (addr & 0x3ff) {
            case 0x00:
            case 0x01:
            case 0x02:
            case 0x03:
                READ8(addr, atirage->overlay_y_x_start);
                break;
            case 0x04:
            case 0x05:
            case 0x06:
            case 0x07:
                READ8(addr, atirage->overlay_y_x_end);
                break;
            case 0x08:
            case 0x09:
            case 0x0a:
            case 0x0b:
                READ8(addr, atirage->overlay_video_key_clr);
                break;
            case 0x0c:
            case 0x0d:
            case 0x0e:
            case 0x0f:
                READ8(addr, atirage->overlay_video_key_msk);
                break;
            case 0x10:
            case 0x11:
            case 0x12:
            case 0x13:
                READ8(addr, atirage->overlay_graphics_key_clr);
                break;
            case 0x14:
            case 0x15:
            case 0x16:
            case 0x17:
                READ8(addr, atirage->overlay_graphics_key_msk);
                break;
            case 0x18:
            case 0x19:
            case 0x1a:
            case 0x1b:
                READ8(addr, atirage->overlay_key_cntl);
                break;

            case 0x20:
            case 0x21:
            case 0x22:
            case 0x23:
                READ8(addr, atirage->overlay_scale_inc);
                break;
            case 0x24:
            case 0x25:
            case 0x26:
            case 0x27:
                READ8(addr, atirage->overlay_scale_cntl);
                break;
            case 0x28:
            case 0x29:
            case 0x2a:
            case 0x2b:
                READ8(addr, atirage->scaler_height_width);
                break;

            case 0x34:
            case 0x35:
            case 0x36:
            case 0x37:
                READ8(addr, atirage->scaler_buf_offset[0]);
                break;

            case 0x38:
            case 0x39:
            case 0x3a:
            case 0x3b:
                READ8(addr, atirage->scaler_buf_offset[1]);
                break;

            case 0x3c:
            case 0x3d:
            case 0x3e:
            case 0x3f:
                READ8(addr, atirage->scaler_buf_pitch);
                break;

            case 0x58:
            case 0x59:
            case 0x5a:
            case 0x5b:
                READ8(addr, atirage->overlay_exclusive_horz);
                break;

            case 0x5c:
            case 0x5d:
            case 0x5e:
            case 0x5f:
                READ8(addr, atirage->overlay_exclusive_vert);
                break;

            case 0x4a:
                ret = atirage->scaler_format;
                break;

            case 0x4b:
                ret = atirage->scaler_yuv_aper;
                break;

            default:
                ret = 0xff;
                break;
        }
    } else {
        switch (addr & 0x3ff) {
            case 0x00:
            case 0x01:
            case 0x02:
            case 0x03:
                READ8(addr, atirage->crtc_h_total_disp);
                break;
            case 0x04:
            case 0x05:
            case 0x06:
            case 0x07:
                READ8(addr, atirage->crtc_h_sync_strt_wid);
                break;
            case 0x08:
            case 0x09:
            case 0x0a:
            case 0x0b:
                READ8(addr, atirage->crtc_v_total_disp);
                break;
            case 0x0c:
            case 0x0d:
            case 0x0e:
            case 0x0f:
                READ8(addr, atirage->crtc_v_sync_strt_wid);
                break;

            case 0x12:
            case 0x13:
                READ8(addr - 2, atirage->svga.vc);
                break;

            case 0x14:
            case 0x15:
            case 0x16:
            case 0x17:
                READ8(addr, atirage->crtc_off_pitch);
                break;

            case 0x18:
                ret = atirage->crtc_int_cntl & ~1;
                if (atirage->svga.cgastat & 8)
                    ret |= 1;
                break;

            case 0x1c:
            case 0x1d:
            case 0x1e:
            case 0x1f:
                READ8(addr, atirage->crtc_gen_cntl);
                break;

            case 0x20:
            case 0x21:
            case 0x22:
            case 0x23:
                READ8(addr, atirage->dsp_config);
                break;

            case 0x24:
            case 0x25:
            case 0x26:
            case 0x27:
                READ8(addr, atirage->dsp_on_off);
                break;

            case 0x40:
            case 0x41:
            case 0x42:
            case 0x43:
                READ8(addr, atirage->ovr_clr);
                break;
            case 0x44:
            case 0x45:
            case 0x46:
            case 0x47:
                READ8(addr, atirage->ovr_wid_left_right);
                break;
            case 0x48:
            case 0x49:
            case 0x4a:
            case 0x4b:
                READ8(addr, atirage->ovr_wid_top_bottom);
                break;
            case 0x4c:
            case 0x4d:
            case 0x4e:
            case 0x4f:
                READ8(addr, atirage->vga_dsp_config);
                break;
            case 0x50:
            case 0x51:
            case 0x52:
            case 0x53:
                READ8(addr, atirage->vga_dsp_on_off);
                break;

            case 0x60:
            case 0x61:
            case 0x62:
            case 0x63:
                READ8(addr, atirage->cur_clr0);
                break;
            case 0x64:
            case 0x65:
            case 0x66:
            case 0x67:
                READ8(addr, atirage->cur_clr1);
                break;
            case 0x68:
            case 0x69:
            case 0x6a:
            case 0x6b:
                READ8(addr, atirage->cur_offset);
                break;
            case 0x6c:
            case 0x6d:
            case 0x6e:
            case 0x6f:
                READ8(addr, atirage->cur_horz_vert_posn);
                break;
            case 0x70:
            case 0x71:
            case 0x72:
            case 0x73:
                READ8(addr, atirage->cur_horz_vert_off);
                break;

            case 0x79:
                ret = 0x30;
                if (atirage->type == MACH64_GTB)
                {
                    ret = (((i2c_gpio_get_scl(atirage->i2c_tv) << 3)) & (~(atirage->gp_io >> 24) & 0xFF)) | ((atirage->gp_io >> 8) & (atirage->gp_io >> 24) & 0xFF);
                    ret &= ~((1 << 4) | (1 << 5));
                    ret |= (i2c_gpio_get_scl(atirage->i2c) << 5) | (i2c_gpio_get_sda(atirage->i2c) << 4);
                    break;
                }
                break;
            case 0x78:
                if (atirage->type == MACH64_GTB)
                {
                    ret = ((i2c_gpio_get_sda(atirage->i2c_tv) << 4) & (~(atirage->gp_io >> 16) & 0xFF)) | ((atirage->gp_io & 0xFF) & ((atirage->gp_io >> 16) & 0xFF));
                    break;
                }
            case 0x7A:
            case 0x7B:
                if (atirage->type == MACH64_GTB)
                {
                    READ8(addr, atirage->gp_io);
                }
//                pclog("GPIO READ 0x%X, 0x00\n", addr & 0x3ff);

                break;
            case 0x80:
            case 0x81:
            case 0x82:
            case 0x83:
                READ8(addr, atirage->scratch_reg0);
                break;
            case 0x84:
            case 0x85:
            case 0x86:
            case 0x87:
                warning("Rage scratch reg 1 address 0x%04x read 0x%04x", addr, atirage->scratch_reg1);
                READ8(addr, atirage->scratch_reg1);
                break;

            case 0x90:
            case 0x91:
            case 0x92:
            case 0x93:
                READ8(addr, atirage->clock_cntl);
                break;

            case 0xb0:
            case 0xb1:
            case 0xb2:
            case 0xb3:
                READ8(addr, atirage->mem_cntl);
                break;

            case 0xc0:
            case 0xc1:
            case 0xc2:
            case 0xc3:
                switch (addr & 3) {
                    case 0:
                        ret = svga_in(0x3c8, svga);
                        break;
                    case 1:
                        ret = svga_in(0x3c9, svga);
                        break;
                    case 2:
                        ret = svga_in(0x3c6, svga);
                        break;
                    case 3:
                        ret = svga_in(0x3c7, svga);
                        break;
                }
                break;
            case 0xc4:
            case 0xc5:
            case 0xc6:
                READ8(addr, atirage->dac_cntl);
                break;

            case 0xc7:
                READ8(addr, atirage->dac_cntl);
                if (atirage->type == MACH64_GT) {
                    ret &= 0xf9;
                    if (i2c_gpio_get_scl(atirage->i2c))
                        ret |= 0x04;
                    if (i2c_gpio_get_sda(atirage->i2c))
                        ret |= 0x02;
                }
                break;

            case 0xd0:
            case 0xd1:
            case 0xd2:
            case 0xd3:
                READ8(addr, atirage->gen_test_cntl);
                break;

            case 0xdc:
            case 0xdd:
            case 0xde:
            case 0xdf:
                atirage->config_cntl = (atirage->config_cntl & ~0x3fc0) | ((atirage->linear_base >> 24) << 6);
                READ8(addr, atirage->config_cntl);
                break;
            case 0xe0:
            case 0xe1:
            case 0xe2:
            case 0xe3:
                READ8(addr, atirage->config_chip_id);
                break;
            case 0xe4:
            case 0xe5:
            case 0xe6:
            case 0xe7:
                READ8(addr, atirage->config_stat0);
                break;

            case 0x100:
            case 0x101:
            case 0x102:
            case 0x103:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->dst_off_pitch);
                break;
            case 0x104:
            case 0x105:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->dst_y_x);
                break;
            case 0x108:
            case 0x109:
            case 0x11c:
            case 0x11d:
                atirage_wait_fifo_idle(atirage);
                READ8(addr + 2, atirage->dst_y_x);
                break;
            case 0x10c: /* 0_43h DST_Y_X */
            case 0x10d:
            case 0x10e:
            case 0x10f:
            case 0x134: /* 0_4Dh DST_Y_X Rage alias */
            case 0x135:
            case 0x136:
            case 0x137:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->dst_y_x);
                break;
            case 0x2e8:
            case 0x2e9:
            case 0x2ea:
            case 0x2eb:
                atirage_wait_fifo_idle(atirage);
                READ8(addr ^ 2, atirage->dst_y_x);
                break;
            case 0x2ec:
            case 0x2ed:
            case 0x2ee:
            case 0x2ef:
                atirage_wait_fifo_idle(atirage);
                READ8(addr ^ 2, atirage->dst_height_width);
                break;

            case 0x110:
            case 0x111:
                addr += 2;
                fallthrough;
            case 0x114:
            case 0x115:
            case 0x118:
            case 0x119:
            case 0x11a:
            case 0x11b:
            case 0x11e:
            case 0x11f:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->dst_height_width);
                break;

            case 0x120: /* 0_48h DST_BRES_LNTH */
            case 0x121:
            case 0x122:
            case 0x123:
            case 0x144: /* 0_51h DST_BRES_LNTH Rage alias, also known as LEAD_BRES_LNTH */
            case 0x145:
            case 0x146:
            case 0x147:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->dst_bres_lnth);
                break;
            case 0x124:
            case 0x125:
            case 0x126:
            case 0x127:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->dst_bres_err);
                break;
            case 0x128:
            case 0x129:
            case 0x12a:
            case 0x12b:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->dst_bres_inc);
                break;
            case 0x12c:
            case 0x12d:
            case 0x12e:
            case 0x12f:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->dst_bres_dec);
                break;

            case 0x130:
            case 0x131:
            case 0x132:
            case 0x133:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->dst_cntl);
                break;

            case 0x138: /* 0_4Eh TRAIL_BRES_ERR, Rage only*/
            case 0x139:
            case 0x13a:
            case 0x13b:
                READ8(addr, atirage->trail_bres_err);
                break;
            case 0x13c: /* 0_4Fh TRAIL_BRES_INC, Rage only*/
            case 0x13d:
            case 0x13e:
            case 0x13f:
                READ8(addr, atirage->trail_bres_inc);
                break;
            case 0x140: /* 0_50h TRAIL_BRES_DEC, Rage only*/
            case 0x141:
            case 0x142:
            case 0x143:
                READ8(addr, atirage->trail_bres_dec);
                break;

            case 0x180:
            case 0x181:
            case 0x182:
            case 0x183:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->src_off_pitch);
                break;
            case 0x184:
            case 0x185:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->src_y_x);
                break;
            case 0x188:
            case 0x189:
                atirage_wait_fifo_idle(atirage);
                READ8(addr + 2, atirage->src_y_x);
                break;
            case 0x18c:
            case 0x18d:
            case 0x18e:
            case 0x18f:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->src_y_x);
                break;
            case 0x190:
            case 0x191:
                atirage_wait_fifo_idle(atirage);
                READ8(addr + 2, atirage->src_height1_width1);
                break;
            case 0x194:
            case 0x195:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->src_height1_width1);
                break;
            case 0x198:
            case 0x199:
            case 0x19a:
            case 0x19b:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->src_height1_width1);
                break;
            case 0x19c:
            case 0x19d:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->src_y_x_start);
                break;
            case 0x1a0:
            case 0x1a1:
                atirage_wait_fifo_idle(atirage);
                READ8(addr + 2, atirage->src_y_x_start);
                break;
            case 0x1a4:
            case 0x1a5:
            case 0x1a6:
            case 0x1a7:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->src_y_x_start);
                break;
            case 0x1a8:
            case 0x1a9:
                atirage_wait_fifo_idle(atirage);
                READ8(addr + 2, atirage->src_height2_width2);
                break;
            case 0x1ac:
            case 0x1ad:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->src_height2_width2);
                break;
            case 0x1b0:
            case 0x1b1:
            case 0x1b2:
            case 0x1b3:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->src_height2_width2);
                break;

            case 0x1b4:
            case 0x1b5:
            case 0x1b6:
            case 0x1b7:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->src_cntl);
                break;

            case 0x240:
            case 0x241:
            case 0x242:
            case 0x243:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->host_cntl);
                break;

            case 0x280:
            case 0x281:
            case 0x282:
            case 0x283:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->pat_reg0);
                break;
            case 0x284:
            case 0x285:
            case 0x286:
            case 0x287:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->pat_reg1);
                break;

            case 0x288:
            case 0x289:
            case 0x28a:
            case 0x28b:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->pat_cntl);
                break;

            case 0x2a0:
            case 0x2a1:
            case 0x2a8:
            case 0x2a9:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->sc_left_right);
                break;
            case 0x2a4:
            case 0x2a5:
                addr += 2;
                fallthrough;
            case 0x2aa:
            case 0x2ab:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->sc_left_right);
                break;

            case 0x2ac:
            case 0x2ad:
            case 0x2b4:
            case 0x2b5:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->sc_top_bottom);
                break;
            case 0x2b0:
            case 0x2b1:
                addr += 2;
                fallthrough;
            case 0x2b6:
            case 0x2b7:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->sc_top_bottom);
                break;

            case 0x2c0:
            case 0x2c1:
            case 0x2c2:
            case 0x2c3:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->dp_bkgd_clr);
                break;
            case 0x2c4:
            case 0x2c5:
            case 0x2c6:
            case 0x2c7:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->dp_frgd_clr);
                break;

            case 0x2c8:
            case 0x2c9:
            case 0x2ca:
            case 0x2cb:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->write_mask);
                break;

            case 0x2cc:
            case 0x2cd:
            case 0x2ce:
            case 0x2cf:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->chain_mask);
                break;

            case 0x2d0:
            case 0x2d1:
            case 0x2d2:
            case 0x2d3:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->dp_pix_width);
                break;
            case 0x2d4:
            case 0x2d5:
            case 0x2d6:
            case 0x2d7:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->dp_mix);
                break;
            case 0x2d8:
            case 0x2d9:
            case 0x2da:
            case 0x2db:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->dp_src);
                break;

            case 0x300:
            case 0x301:
            case 0x302:
            case 0x303:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->clr_cmp_clr);
                break;
            case 0x304:
            case 0x305:
            case 0x306:
            case 0x307:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->clr_cmp_mask);
                break;
            case 0x308:
            case 0x309:
            case 0x30a:
            case 0x30b:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->clr_cmp_cntl);
                break;

            case 0x310:
            case 0x311:
                if (!atirage->blitter_busy)
                    wake_fifo_thread(atirage);

                ret = 0;
                if (FIFO_FULL)
                    ret = 0xff;
                break;

            case 0x320:
            case 0x321:
            case 0x322:
            case 0x323:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->context_mask);
                break;

            case 0x330:
            case 0x331:
                atirage_wait_fifo_idle(atirage);
                READ8(addr, atirage->dst_cntl);
                break;
            case 0x332:
                atirage_wait_fifo_idle(atirage);
                READ8(addr - 2, atirage->src_cntl);
                break;
            case 0x333:
                atirage_wait_fifo_idle(atirage);
                READ8(addr - 3, atirage->pat_cntl);
                break;

            case 0x338:
                if (!atirage->blitter_busy)
                    wake_fifo_thread(atirage);

                ret = FIFO_EMPTY ? 0 : 1;
                break;

            case 0x33a:
                ret = FIFO_EMPTY ? 32 : 31;
                break;

            default:
                ret = 0;
                break;
        }
    }
    if ((addr & 0x3fc) != 0x018)
        atirage_log("atirage_ext_readb : addr %08X ret %02X\n", addr, ret);
    return ret;
}
uint16_t
atirage_ext_readw(uint32_t addr, void *priv)
{
    const atirage_t *atirage = (atirage_t *) priv;
    uint16_t  ret;

    if (!(addr & 0x400)) {
        atirage_log("atirage_ext_readw: addr=%04x\n", addr);
        ret = atirage_ext_readb(addr, priv);
        ret |= atirage_ext_readb(addr + 1, priv) << 8;
    } else
        switch (addr & 0x3ff) {
            case 0xb4:
            case 0xb6:
                ret = (atirage->bank_w[(addr & 2) >> 1] >> 15);
                break;
            case 0xb8:
            case 0xba:
                ret = (atirage->bank_r[(addr & 2) >> 1] >> 15);
                break;

            default:
                ret = atirage_ext_readb(addr, priv);
                ret |= atirage_ext_readb(addr + 1, priv) << 8;
                break;
        }
    if ((addr & 0x3fc) != 0x018)
        atirage_log("atirage_ext_readw : addr %08X ret %04X\n", addr, ret);
    return ret;
}
uint32_t
atirage_ext_readl(uint32_t addr, void *priv)
{
    const atirage_t *atirage = (atirage_t *) priv;
    uint32_t        ret;

    if (!(addr & 0x400)) {
        atirage_log("atirage_ext_readl: addr=%04x\n", addr);
        ret = atirage_ext_readw(addr, priv);
        ret |= atirage_ext_readw(addr + 2, priv) << 16;
    } else
        switch (addr & 0x3ff) {
            case 0x18:
                ret = atirage->crtc_int_cntl & ~1;
                if (atirage->svga.cgastat & 8)
                    ret |= 1;
                break;

            case 0xb4:
                ret = (atirage->bank_w[0] >> 15) | ((atirage->bank_w[1] >> 15) << 16);
                break;
            case 0xb8:
                ret = (atirage->bank_r[0] >> 15) | ((atirage->bank_r[1] >> 15) << 16);
                break;

            default:
                ret = atirage_ext_readw(addr, priv);
                ret |= atirage_ext_readw(addr + 2, priv) << 16;
                break;
        }
    if ((addr & 0x3fc) != 0x018)
        atirage_log("atirage_ext_readl : addr %08X ret %08X\n", addr, ret);
    return ret;
}

void
atirage_ext_writeb(uint32_t addr, uint8_t val, void *priv)
{
    atirage_t *atirage = (atirage_t *) priv;
    svga_t   *svga   = &atirage->svga;

    atirage_log("atirage_ext_writeb : addr %08X val %02X\n", addr, val);

    if (!(addr & 0x400)) {
        switch (addr & 0x3ff) {
            case 0x00:
            case 0x01:
            case 0x02:
            case 0x03:
                WRITE8(addr, atirage->overlay_y_x_start, val);
                break;
            case 0x04:
            case 0x05:
            case 0x06:
            case 0x07:
                WRITE8(addr, atirage->overlay_y_x_end, val);
                break;
            case 0x08:
            case 0x09:
            case 0x0a:
            case 0x0b:
                WRITE8(addr, atirage->overlay_video_key_clr, val);
                break;
            case 0x0c:
            case 0x0d:
            case 0x0e:
            case 0x0f:
                WRITE8(addr, atirage->overlay_video_key_msk, val);
                break;
            case 0x10:
            case 0x11:
            case 0x12:
            case 0x13:
                WRITE8(addr, atirage->overlay_graphics_key_clr, val);
                break;
            case 0x14:
            case 0x15:
            case 0x16:
            case 0x17:
                WRITE8(addr, atirage->overlay_graphics_key_msk, val);
                break;
            case 0x18:
            case 0x19:
            case 0x1a:
            case 0x1b:
                WRITE8(addr, atirage->overlay_key_cntl, val);
                break;

            case 0x20:
            case 0x21:
            case 0x22:
            case 0x23:
                WRITE8(addr, atirage->overlay_scale_inc, val);
                break;
            case 0x24:
            case 0x25:
            case 0x26:
            case 0x27:
                WRITE8(addr, atirage->overlay_scale_cntl, val);
                break;
            case 0x28:
            case 0x29:
            case 0x2a:
            case 0x2b:
                WRITE8(addr, atirage->scaler_height_width, val);
                break;

            case 0x34:
            case 0x35:
            case 0x36:
            case 0x37:
                WRITE8(addr, atirage->scaler_buf_offset[0], val);
                break;

            case 0x38:
            case 0x39:
            case 0x3a:
            case 0x3b:
                WRITE8(addr, atirage->scaler_buf_offset[1], val);
                break;

            case 0x3c:
            case 0x3d:
            case 0x3e:
            case 0x3f:
                WRITE8(addr, atirage->scaler_buf_pitch, val);
                break;

            case 0x4a:
                atirage->scaler_format = val & 0xf;
                break;

            case 0x4b:
                atirage->scaler_yuv_aper = val;
                break;

            case 0x58:
            case 0x59:
            case 0x5a:
            case 0x5b:
                WRITE8(addr, atirage->overlay_exclusive_horz, val);
                break;

            case 0x5c:
            case 0x5d:
            case 0x5e:
            case 0x5f:
                WRITE8(addr, atirage->overlay_exclusive_vert, val);
                break;

            case 0x80:
            case 0x81:
            case 0x82:
            case 0x83:
                WRITE8(addr, atirage->buf_offset[0], val);
                break;

            case 0x8c:
            case 0x8d:
            case 0x8e:
            case 0x8f:
                WRITE8(addr, atirage->buf_pitch[0], val);
                break;

            case 0x98:
            case 0x99:
            case 0x9a:
            case 0x9b:
                WRITE8(addr, atirage->buf_offset[1], val);
                break;

            case 0xa4:
            case 0xa5:
            case 0xa6:
            case 0xa7:
                WRITE8(addr, atirage->buf_pitch[1], val);
                break;

            default:
                break;
        }

        atirage_log("atirage_ext_writeb: addr=%04x val=%02x\n", addr, val);
    } else if (addr & 0x300) {
        atirage_queue(atirage, addr & 0x3ff, val, FIFO_WRITE_BYTE);
    } else {
        atirage_log("atirage_ext_writeb: addr=%04x val=%02x\n", addr & 0x3ff, val);
        switch (addr & 0x3ff) {
            case 0x00:
            case 0x01:
            case 0x02:
            case 0x03:
                WRITE8(addr, atirage->crtc_h_total_disp, val);
                svga_recalctimings(&atirage->svga);
                svga->fullchange = svga->monitor->mon_changeframecount;
                break;
            case 0x04:
            case 0x05:
            case 0x06:
            case 0x07:
                WRITE8(addr, atirage->crtc_h_sync_strt_wid, val);
                svga_recalctimings(&atirage->svga);
                svga->fullchange = svga->monitor->mon_changeframecount;
                break;
            case 0x08:
            case 0x09:
            case 0x0a:
            case 0x0b:
                WRITE8(addr, atirage->crtc_v_total_disp, val);
                svga_recalctimings(&atirage->svga);
                svga->fullchange = svga->monitor->mon_changeframecount;
                break;
            case 0x0c:
            case 0x0d:
            case 0x0e:
            case 0x0f:
                WRITE8(addr, atirage->crtc_v_sync_strt_wid, val);
                svga_recalctimings(&atirage->svga);
                svga->fullchange = svga->monitor->mon_changeframecount;
                break;

            case 0x14:
            case 0x15:
            case 0x16:
            case 0x17:
                WRITE8(addr, atirage->crtc_off_pitch, val);
                svga_recalctimings(&atirage->svga);
                svga->fullchange = svga->monitor->mon_changeframecount;
                break;

            case 0x18:
                atirage->crtc_int_cntl = (atirage->crtc_int_cntl & 0x75) | (val & ~0x75);
                if (val & 4)
                    atirage->crtc_int_cntl &= ~4;
                atirage_update_irqs(atirage);
                break;

            case 0x1c:
            case 0x1d:
            case 0x1e:
            case 0x1f:
                WRITE8(addr, atirage->crtc_gen_cntl, val);
                if (((atirage->crtc_gen_cntl >> 24) & 3) == 3)
                    svga->fb_only = 1;
                else
                    svga->fb_only = 0;
                svga->dpms = !!(atirage->crtc_gen_cntl & 0x0c);
                svga_recalctimings(&atirage->svga);
                svga->fullchange = svga->monitor->mon_changeframecount;
                break;

            case 0x20:
            case 0x21:
            case 0x22:
            case 0x23:
                WRITE8(addr, atirage->dsp_config, val);
                break;

            case 0x24:
            case 0x25:
            case 0x26:
            case 0x27:
                WRITE8(addr, atirage->dsp_on_off, val);
                break;

            case 0x4c:
            case 0x4d:
            case 0x4e:
            case 0x4f:
                WRITE8(addr, atirage->vga_dsp_config, val);
                break;

            case 0x50:
            case 0x51:
            case 0x52:
            case 0x53:
                WRITE8(addr, atirage->vga_dsp_on_off, val);
                break;

            case 0x40:
            case 0x41:
            case 0x42:
            case 0x43:
                WRITE8(addr, atirage->ovr_clr, val);
                break;
            case 0x44:
            case 0x45:
            case 0x46:
            case 0x47:
                WRITE8(addr, atirage->ovr_wid_left_right, val);
                break;
            case 0x48:
            case 0x49:
            case 0x4a:
            case 0x4b:
                WRITE8(addr, atirage->ovr_wid_top_bottom, val);
                break;

            case 0x60:
            case 0x61:
            case 0x62:
            case 0x63:
                WRITE8(addr, atirage->cur_clr0, val);
                break;
            case 0x64:
            case 0x65:
            case 0x66:
            case 0x67:
                WRITE8(addr, atirage->cur_clr1, val);
                break;
            case 0x68:
            case 0x69:
            case 0x6a:
            case 0x6b:
                WRITE8(addr, atirage->cur_offset, val);
                svga->hwcursor.addr = (atirage->cur_offset & 0xfffff) << 3;
                break;
            case 0x6c:
            case 0x6d:
            case 0x6e:
            case 0x6f:
                WRITE8(addr, atirage->cur_horz_vert_posn, val);
                svga->hwcursor.x = atirage->cur_horz_vert_posn & 0x7ff;
                svga->hwcursor.y = (atirage->cur_horz_vert_posn >> 16) & 0x7ff;
                break;
            case 0x70:
            case 0x71:
            case 0x72:
            case 0x73:
                WRITE8(addr, atirage->cur_horz_vert_off, val);
                svga->hwcursor.xoff = atirage->cur_horz_vert_off & 0x3f;
                svga->hwcursor.yoff = (atirage->cur_horz_vert_off >> 16) & 0x3f;
                break;

            case 0x78:
            case 0x79:
            case 0x7A:
            case 0x7B:
                if (atirage->type == MACH64_GTB) {
                    WRITE8(addr, atirage->gp_io, val);
                    {
                        i2c_gpio_set(atirage->i2c_tv, !!(atirage->gp_io & (1 << 11)) || !(atirage->gp_io & (1 << (11 + 16))), !!(atirage->gp_io & (1 << 4)) || !(atirage->gp_io & (1 << (4 + 16))));
                        i2c_gpio_set(atirage->i2c, !!(atirage->gp_io & (1 << 13)) || !(atirage->gp_io & (1 << (13 + 16))), !!(atirage->gp_io & (1 << 12)) || !(atirage->gp_io & (1 << (12 + 16))));
                    }
                }
                break;

            case 0x80:
            case 0x81:
            case 0x82:
            case 0x83:
                WRITE8(addr, atirage->scratch_reg0, val);
                break;
            case 0x84:
            case 0x85:
            case 0x86:
            case 0x87:
                warning("Rage scratch reg 1 write address 0x%04x before 0x%04x after 0x%04x", addr, atirage->scratch_reg1, val);
                WRITE8(addr, atirage->scratch_reg1, val);
                break;

            case 0x90:
            case 0x91:
            case 0x92:
            case 0x93:
                WRITE8(addr, atirage->clock_cntl, val);
                pll_write(atirage, addr, val);
                ics2595_setclock(svga->clock_gen, atirage->pll_freq[atirage->clock_cntl & 3]);
                svga_recalctimings(&atirage->svga);
                break;

            case 0xb0:
            case 0xb1:
            case 0xb2:
            case 0xb3:
                WRITE8(addr, atirage->mem_cntl, val);
                break;

            case 0xb4:
                atirage->bank_w[0] = val * 32768;
                atirage_log("atirage : write bank A0000-A7FFF set to %08X\n", atirage->bank_w[0]);
                break;
            case 0xb5:
            case 0xb6:
                atirage->bank_w[1] = val * 32768;
                atirage_log("atirage : write bank A8000-AFFFF set to %08X\n", atirage->bank_w[1]);
                break;
            case 0xb8:
                atirage->bank_r[0] = val * 32768;
                atirage_log("atirage :  read bank A0000-A7FFF set to %08X\n", atirage->bank_r[0]);
                break;
            case 0xb9:
            case 0xba:
                atirage->bank_r[1] = val * 32768;
                atirage_log("atirage :  read bank A8000-AFFFF set to %08X\n", atirage->bank_r[1]);
                break;

            case 0xc0:
            case 0xc1:
            case 0xc2:
            case 0xc3:
                switch (addr & 3) {
                    case 0:
                        svga_out(0x3c8, val, svga);
                        break;
                    case 1:
                        svga_out(0x3c9, val, svga);
                        break;
                    case 2:
                        svga_out(0x3c6, val, svga);
                        break;
                    case 3:
                        svga_out(0x3c7, val, svga);
                        break;
                }
                break;
            case 0xc4:
            case 0xc5:
            case 0xc6:
            case 0xc7:
                WRITE8(addr, atirage->dac_cntl, val);
                atirage_log("Ext RAMDAC TYPE write=%x, bit set=%03x.\n", addr & 0x3ff, atirage->dac_cntl & 0x100);
                if ((addr & 3) >= 1) {
                    svga_set_ramdac_type(svga, !!(atirage->dac_cntl & 0x100));
                }
                if (atirage->type == MACH64_GT)
                    i2c_gpio_set(atirage->i2c, !(atirage->dac_cntl & 0x20000000) || (atirage->dac_cntl & 0x04000000), !(atirage->dac_cntl & 0x10000000) || (atirage->dac_cntl & 0x02000000));
                break;

            case 0xd0:
            case 0xd1:
            case 0xd2:
            case 0xd3:
                WRITE8(addr, atirage->gen_test_cntl, val);
                ati_eeprom_write(&atirage->eeprom, atirage->gen_test_cntl & 0x10, atirage->gen_test_cntl & 2, atirage->gen_test_cntl & 1);
                atirage->gen_test_cntl  = (atirage->gen_test_cntl & ~8) | (ati_eeprom_read(&atirage->eeprom) ? 8 : 0);
                svga->hwcursor.ena = !!(atirage->gen_test_cntl & 0x80);
                break;

            case 0xdc:
            case 0xdd:
            case 0xde:
            case 0xdf:
                WRITE8(addr, atirage->config_cntl, val);
                atirage_updatemapping(atirage);
                break;

            case 0xe4:
            case 0xe5:
            case 0xe6:
            case 0xe7:
                WRITE8(addr, atirage->config_stat0, val);
                break;

            default:
                break;
        }
    }
}

void
atirage_ext_writew(uint32_t addr, uint16_t val, void *priv)
{
    atirage_t *atirage = (atirage_t *) priv;
    atirage_log("atirage_ext_writew : addr %08X val %04X\n", addr, val);
    if (!(addr & 0x400)) {
        atirage_log("atirage_ext_writew: addr=%04x val=%04x\n", addr, val);

        atirage_ext_writeb(addr, val, priv);
        atirage_ext_writeb(addr + 1, val >> 8, priv);
    } else if (addr & 0x300) {
        atirage_queue(atirage, addr & 0x3fe, val, FIFO_WRITE_WORD);
    } else {
        atirage_ext_writeb(addr, val, priv);
        atirage_ext_writeb(addr + 1, val >> 8, priv);
    }
}
void
atirage_ext_writel(uint32_t addr, uint32_t val, void *priv)
{
    atirage_t *atirage = (atirage_t *) priv;
    if ((addr & 0x3c0) != 0x200)
        atirage_log("atirage_ext_writel : addr %08X val %08X\n", addr, val);
    if (!(addr & 0x400)) {
        atirage_log("atirage_ext_writel: addr=%04x val=%08x\n", addr, val);

        atirage_ext_writew(addr, val, priv);
        atirage_ext_writew(addr + 2, val >> 16, priv);
    } else if (addr & 0x300) {
        atirage_queue(atirage, addr & 0x3fc, val, FIFO_WRITE_DWORD);
    } else {
        atirage_ext_writew(addr, val, priv);
        atirage_ext_writew(addr + 2, val >> 16, priv);
    }
}

uint8_t
atirage_ext_inb(uint16_t port, void *priv)
{
    atirage_t *atirage = (atirage_t *) priv;
    svga_t   *svga   = &atirage->svga;
    uint8_t   ret    = 0xff;

    switch (port) {
        case 0x02ec:
        case 0x02ed:
        case 0x02ee:
        case 0x02ef:
        case 0x7eec:
        case 0x7eed:
        case 0x7eee:
        case 0x7eef:
            ret = atirage_ext_readb(0x400 | 0x00 | (port & 3), priv);
            break;
        case 0x06ec:
        case 0x06ed:
        case 0x06ee:
        case 0x06ef:
            ret = atirage_ext_readb(0x400 | 0x04 | (port & 3), priv);
            break;
        case 0x0aec:
        case 0x0aed:
        case 0x0aee:
        case 0x0aef:
            ret = atirage_ext_readb(0x400 | 0x08 | (port & 3), priv);
            break;
        case 0x0eec:
        case 0x0eed:
        case 0x0eee:
        case 0x0eef:
            ret = atirage_ext_readb(0x400 | 0x0c | (port & 3), priv);
            break;

        case 0x12ec:
        case 0x12ed:
        case 0x12ee:
        case 0x12ef:
            ret = atirage_ext_readb(0x400 | 0x10 | (port & 3), priv);
            break;

        case 0x16ec:
        case 0x16ed:
        case 0x16ee:
        case 0x16ef:
            ret = atirage_ext_readb(0x400 | 0x14 | (port & 3), priv);
            break;

        case 0x1aec:
            ret = atirage_ext_readb(0x400 | 0x18, priv);
            break;

        case 0x1eec:
        case 0x1eed:
        case 0x1eee:
        case 0x1eef:
            ret = atirage_ext_readb(0x400 | 0x1c | (port & 3), priv);
            break;

        case 0x22ec:
        case 0x22ed:
        case 0x22ee:
        case 0x22ef:
            ret = atirage_ext_readb(0x400 | 0x40 | (port & 3), priv);
            break;
        case 0x26ec:
        case 0x26ed:
        case 0x26ee:
        case 0x26ef:
            ret = atirage_ext_readb(0x400 | 0x44 | (port & 3), priv);
            break;
        case 0x2aec:
        case 0x2aed:
        case 0x2aee:
        case 0x2aef:
            ret = atirage_ext_readb(0x400 | 0x48 | (port & 3), priv);
            break;
        case 0x2eec:
        case 0x2eed:
        case 0x2eee:
        case 0x2eef:
            ret = atirage_ext_readb(0x400 | 0x60 | (port & 3), priv);
            break;

        case 0x32ec:
        case 0x32ed:
        case 0x32ee:
        case 0x32ef:
            ret = atirage_ext_readb(0x400 | 0x64 | (port & 3), priv);
            break;
        case 0x36ec:
        case 0x36ed:
        case 0x36ee:
        case 0x36ef:
            ret = atirage_ext_readb(0x400 | 0x68 | (port & 3), priv);
            break;
        case 0x3aec:
        case 0x3aed:
        case 0x3aee:
        case 0x3aef:
            ret = atirage_ext_readb(0x400 | 0x6c | (port & 3), priv);
            break;
        case 0x3eec:
        case 0x3eed:
        case 0x3eee:
        case 0x3eef:
            ret = atirage_ext_readb(0x400 | 0x70 | (port & 3), priv);
            break;

        case 0x42ec:
        case 0x42ed:
        case 0x42ee:
        case 0x42ef:
            ret = atirage_ext_readb(0x400 | 0x80 | (port & 3), priv);
            break;
        case 0x46ec:
        case 0x46ed:
        case 0x46ee:
        case 0x46ef:
            warning("Rage ext read in port 0x%04x", port);
            ret = atirage_ext_readb(0x400 | 0x84 | (port & 3), priv);
            break;
        case 0x4aec:
        case 0x4aed:
        case 0x4aee:
        case 0x4aef:
            ret = atirage_ext_readb(0x400 | 0x90 | (port & 3), priv);
            break;

        case 0x52ec:
        case 0x52ed:
        case 0x52ee:
        case 0x52ef:
            ret = atirage_ext_readb(0x400 | 0xb0 | (port & 3), priv);
            break;

        case 0x56ec:
            ret = atirage_ext_readb(0x400 | 0xb4, priv);
            break;
        case 0x56ed:
        case 0x56ee:
            ret = atirage_ext_readb(0x400 | 0xb5, priv);
            break;
        case 0x5aec:
            ret = atirage_ext_readb(0x400 | 0xb8, priv);
            break;
        case 0x5aed:
        case 0x5aee:
            ret = atirage_ext_readb(0x400 | 0xb9, priv);
            break;

        case 0x5eec:
        case 0x5eed:
        case 0x5eee:
        case 0x5eef:
            switch (port & 3) {
                case 0:
                    ret = svga_in(0x3c8, svga);
                    break;
                case 1:
                    ret = svga_in(0x3c9, svga);
                    break;
                case 2:
                    ret = svga_in(0x3c6, svga);
                    break;
                case 3:
                    ret = svga_in(0x3c7, svga);
                    break;
            }
            break;

        case 0x62ec:
        case 0x62ed:
        case 0x62ee:
        case 0x62ef:
            ret = atirage_ext_readb(0x400 | 0xc4 | (port & 3), priv);
            break;

        case 0x66ec:
        case 0x66ed:
        case 0x66ee:
        case 0x66ef:
            ret = atirage_ext_readb(0x400 | 0xd0 | (port & 3), priv);
            break;

        case 0x6aec:
        case 0x6aed:
        case 0x6aee:
        case 0x6aef:
            atirage->config_cntl = (atirage->config_cntl & ~0x3fc0) | ((atirage->linear_base >> 24) << 6);
            READ8(port, atirage->config_cntl);
            break;

        case 0x6eec:
        case 0x6eed:
        case 0x6eee:
        case 0x6eef:
            ret = atirage_ext_readb(0x400 | 0xe0 | (port & 3), priv);
            break;

        case 0x72ec:
        case 0x72ed:
        case 0x72ee:
        case 0x72ef:
            ret = atirage_ext_readb(0x400 | 0xe4 | (port & 3), priv);
            break;

        default:
            ret = 0;
            break;
    }
    atirage_log("atirage_ext_inb : port %04X ret %02X\n", port, ret);
    return ret;
}
uint16_t
atirage_ext_inw(uint16_t port, void *priv)
{
    uint16_t ret;

    ret = atirage_ext_inb(port, priv);
    ret |= (atirage_ext_inb(port + 1, priv) << 8);

    atirage_log("atirage_ext_inw : port %04X ret %04X\n", port, ret);
    return ret;
}
uint32_t
atirage_ext_inl(uint16_t port, void *priv)
{
    uint32_t ret;

    switch (port) {
        case 0x56ec:
            ret = atirage_ext_readl(0x400 | 0xb4, priv);
            break;
        case 0x5aec:
            ret = atirage_ext_readl(0x400 | 0xb8, priv);
            break;

        default:
            ret = atirage_ext_inw(port, priv);
            ret |= (atirage_ext_inw(port + 2, priv) << 16);
            break;
    }
    atirage_log("atirage_ext_inl : port %04X ret %08X\n", port, ret);
    return ret;
}

void
atirage_ext_outb(uint16_t port, uint8_t val, void *priv)
{
    atirage_t *atirage = (atirage_t *) priv;
    svga_t *svga = &atirage->svga;

    atirage_log("atirage_ext_outb : port %04X val %02X\n", port, val);
    switch (port) {
        case 0x02ec:
        case 0x02ed:
        case 0x02ee:
        case 0x02ef:
        case 0x7eec:
        case 0x7eed:
        case 0x7eee:
        case 0x7eef:
            atirage_ext_writeb(0x400 | 0x00 | (port & 3), val, priv);
            break;
        case 0x06ec:
        case 0x06ed:
        case 0x06ee:
        case 0x06ef:
            atirage_ext_writeb(0x400 | 0x04 | (port & 3), val, priv);
            break;
        case 0x0aec:
        case 0x0aed:
        case 0x0aee:
        case 0x0aef:
            atirage_ext_writeb(0x400 | 0x08 | (port & 3), val, priv);
            break;
        case 0x0eec:
        case 0x0eed:
        case 0x0eee:
        case 0x0eef:
            atirage_ext_writeb(0x400 | 0x0c | (port & 3), val, priv);
            break;

        case 0x16ec:
        case 0x16ed:
        case 0x16ee:
        case 0x16ef:
            atirage_ext_writeb(0x400 | 0x14 | (port & 3), val, priv);
            break;

        case 0x1aec:
            atirage_ext_writeb(0x400 | 0x18, val, priv);
            break;

        case 0x1eec:
        case 0x1eed:
        case 0x1eee:
        case 0x1eef:
            atirage_ext_writeb(0x400 | 0x1c | (port & 3), val, priv);
            break;

        case 0x22ec:
        case 0x22ed:
        case 0x22ee:
        case 0x22ef:
            atirage_ext_writeb(0x400 | 0x40 | (port & 3), val, priv);
            break;
        case 0x26ec:
        case 0x26ed:
        case 0x26ee:
        case 0x26ef:
            atirage_ext_writeb(0x400 | 0x44 | (port & 3), val, priv);
            break;
        case 0x2aec:
        case 0x2aed:
        case 0x2aee:
        case 0x2aef:
            atirage_ext_writeb(0x400 | 0x48 | (port & 3), val, priv);
            break;
        case 0x2eec:
        case 0x2eed:
        case 0x2eee:
        case 0x2eef:
            atirage_ext_writeb(0x400 | 0x60 | (port & 3), val, priv);
            break;

        case 0x32ec:
        case 0x32ed:
        case 0x32ee:
        case 0x32ef:
            atirage_ext_writeb(0x400 | 0x64 | (port & 3), val, priv);
            break;
        case 0x36ec:
        case 0x36ed:
        case 0x36ee:
        case 0x36ef:
            atirage_ext_writeb(0x400 | 0x68 | (port & 3), val, priv);
            break;
        case 0x3aec:
        case 0x3aed:
        case 0x3aee:
        case 0x3aef:
            atirage_ext_writeb(0x400 | 0x6c | (port & 3), val, priv);
            break;
        case 0x3eec:
        case 0x3eed:
        case 0x3eee:
        case 0x3eef:
            atirage_ext_writeb(0x400 | 0x70 | (port & 3), val, priv);
            break;

        case 0x42ec:
        case 0x42ed:
        case 0x42ee:
        case 0x42ef:
            atirage_ext_writeb(0x400 | 0x80 | (port & 3), val, priv);
            break;
        case 0x46ec:
        case 0x46ed:
        case 0x46ee:
        case 0x46ef:
            warning("Rage ext write in port 0x%04x value 0x%04x", port, val);
            atirage_ext_writeb(0x400 | 0x84 | (port & 3), val, priv);
            break;
        case 0x4aec:
        case 0x4aed:
        case 0x4aee:
        case 0x4aef:
            atirage_ext_writeb(0x400 | 0x90 | (port & 3), val, priv);
            break;

        case 0x52ec:
        case 0x52ed:
        case 0x52ee:
        case 0x52ef:
            atirage_ext_writeb(0x400 | 0xb0 | (port & 3), val, priv);
            break;

        case 0x56ec:
            atirage_ext_writeb(0x400 | 0xb4, val, priv);
            break;
        case 0x56ed:
        case 0x56ee:
            atirage_ext_writeb(0x400 | 0xb5, val, priv);
            break;
        case 0x5aec:
            atirage_ext_writeb(0x400 | 0xb8, val, priv);
            break;
        case 0x5aed:
        case 0x5aee:
            atirage_ext_writeb(0x400 | 0xb9, val, priv);
            break;

        case 0x5eec:
        case 0x5eed:
        case 0x5eee:
        case 0x5eef:
            switch (port & 3) {
                case 0:
                    svga_out(0x3c8, val, svga);
                    break;
                case 1:
                    svga_out(0x3c9, val, svga);
                    break;
                case 2:
                    svga_out(0x3c6, val, svga);
                    break;
                case 3:
                    svga_out(0x3c7, val, svga);
                    break;
            }
            break;

        case 0x62ec:
        case 0x62ed:
        case 0x62ee:
        case 0x62ef:
            atirage_ext_writeb(0x400 | 0xc4 | (port & 3), val, priv);
            break;

        case 0x66ec:
        case 0x66ed:
        case 0x66ee:
        case 0x66ef:
            atirage_ext_writeb(0x400 | 0xd0 | (port & 3), val, priv);
            break;

        case 0x6aec:
        case 0x6aed:
        case 0x6aee:
        case 0x6aef:
            WRITE8(port, atirage->config_cntl, val);
            atirage_updatemapping(atirage);
            break;

        default:
            break;
    }
}
void
atirage_ext_outw(uint16_t port, uint16_t val, void *priv)
{
    atirage_log("atirage_ext_outw : port %04X val %04X\n", port, val);
    atirage_ext_outb(port, val, priv);
    atirage_ext_outb(port + 1, val >> 8, priv);
}
void
atirage_ext_outl(uint16_t port, uint32_t val, void *priv)
{
    atirage_log("atirage_ext_outl : port %04X val %08X\n", port, val);
    atirage_ext_outw(port, val, priv);
    atirage_ext_outw(port + 2, val >> 16, priv);
}

static uint8_t
atirage_block_inb(uint16_t port, void *priv)
{
    atirage_t *atirage = (atirage_t *) priv;
    uint8_t   ret;

    ret = atirage_ext_readb(0x400 | (port & 0x3ff), atirage);
    atirage_log("atirage_block_inb : port %04X ret %02X\n", port, ret);
    return ret;
}
static uint16_t
atirage_block_inw(uint16_t port, void *priv)
{
    atirage_t *atirage = (atirage_t *) priv;
    uint16_t  ret;

    ret = atirage_ext_readw(0x400 | (port & 0x3ff), atirage);
    atirage_log("atirage_block_inw : port %04X ret %04X\n", port, ret);
    return ret;
}
static uint32_t
atirage_block_inl(uint16_t port, void *priv)
{
    atirage_t *atirage = (atirage_t *) priv;
    uint32_t  ret;

    ret = atirage_ext_readl(0x400 | (port & 0x3ff), atirage);
    atirage_log("atirage_block_inl : port %04X ret %08X\n", port, ret);
    return ret;
}

static void
atirage_block_outb(uint16_t port, uint8_t val, void *priv)
{
    atirage_t *atirage = (atirage_t *) priv;

    atirage_log("atirage_block_outb : port %04X val %02X\n ", port, val);
    atirage_ext_writeb(0x400 | (port & 0x3ff), val, atirage);
}
static void
atirage_block_outw(uint16_t port, uint16_t val, void *priv)
{
    atirage_t *atirage = (atirage_t *) priv;

    atirage_log("atirage_block_outw : port %04X val %04X\n ", port, val);
    atirage_ext_writew(0x400 | (port & 0x3ff), val, atirage);
}
static void
atirage_block_outl(uint16_t port, uint32_t val, void *priv)
{
    atirage_t *atirage = (atirage_t *) priv;

    atirage_log("atirage_block_outl : port %04X val %08X\n ", port, val);
    atirage_ext_writel(0x400 | (port & 0x3ff), val, atirage);
}

void
atirage_write(uint32_t addr, uint8_t val, void *priv)
{
    atirage_t *atirage = (atirage_t *) priv;
    svga_t   *svga   = &atirage->svga;
    addr             = (addr & 0x7fff) + atirage->bank_w[(addr >> 15) & 1];
    svga_write_linear(addr, val, svga);
}
void
atirage_writew(uint32_t addr, uint16_t val, void *priv)
{
    atirage_t *atirage = (atirage_t *) priv;
    svga_t   *svga   = &atirage->svga;
    addr             = (addr & 0x7fff) + atirage->bank_w[(addr >> 15) & 1];
    svga_writew_linear(addr, val, svga);
}
void
atirage_writel(uint32_t addr, uint32_t val, void *priv)
{
    atirage_t *atirage = (atirage_t *) priv;
    svga_t   *svga   = &atirage->svga;
    addr             = (addr & 0x7fff) + atirage->bank_w[(addr >> 15) & 1];
    svga_writel_linear(addr, val, svga);
}

uint8_t
atirage_read(uint32_t addr, void *priv)
{
    atirage_t *atirage = (atirage_t *) priv;
    svga_t   *svga   = &atirage->svga;
    uint8_t   ret;
    addr = (addr & 0x7fff) + atirage->bank_r[(addr >> 15) & 1];
    ret  = svga_read_linear(addr, svga);
    return ret;
}
uint16_t
atirage_readw(uint32_t addr, void *priv)
{
    atirage_t *atirage = (atirage_t *) priv;
    svga_t   *svga   = &atirage->svga;
    uint16_t  ret;
    addr = (addr & 0x7fff) + atirage->bank_r[(addr >> 15) & 1];
    ret  = svga_readw_linear(addr, svga);
    return ret;
}
uint32_t
atirage_readl(uint32_t addr, void *priv)
{
    atirage_t *atirage = (atirage_t *) priv;
    svga_t   *svga   = &atirage->svga;
    uint32_t  ret;
    addr = (addr & 0x7fff) + atirage->bank_r[(addr >> 15) & 1];
    ret  = svga_readl_linear(addr, svga);
    return ret;
}

uint32_t
atirage_conv_16to32(svga_t* svga, uint16_t color, uint8_t bpp)
{
    uint32_t ret = 0x00000000;

    if (svga->lut_map) {
        if (bpp == 15) {
            uint8_t b = getcolr(svga->pallook[(color & 0x1f) << 3]);
            uint8_t g = getcolg(svga->pallook[(color & 0x3e0) >> 2]);
            uint8_t r = getcolb(svga->pallook[(color & 0x7c00) >> 7]);
            ret = (video_15to32[color] & 0xFF000000) | makecol(r, g, b);
        } else {
            uint8_t b = getcolr(svga->pallook[(color & 0x1f) << 3]);
            uint8_t g = getcolg(svga->pallook[(color & 0x7e0) >> 3]);
            uint8_t r = getcolb(svga->pallook[(color & 0xf800) >> 8]);
            ret = (video_16to32[color] & 0xFF000000) | makecol(r, g, b);
        }
    } else
        ret = (bpp == 15) ? video_15to32[color] : video_16to32[color];

    return ret;
}

void
atirage_int_hwcursor_draw(svga_t *svga, int displine)
{
    const atirage_t          *atirage = (atirage_t *) svga->priv;
    int                      comb;
    int                      offset;
    int                      x_pos;
    int                      y_pos;
    int                      shift = 0;
    uint16_t                 dat;
    uint32_t                 col0 = makecol32((atirage->cur_clr0 >> 24) & 0xff, (atirage->cur_clr0 >> 16) & 0xff, (atirage->cur_clr0 >> 8) & 0xff);
    uint32_t                 col1 = makecol32((atirage->cur_clr1 >> 24) & 0xff, (atirage->cur_clr1 >> 16) & 0xff, (atirage->cur_clr1 >> 8) & 0xff);
    uint32_t                *p;

    offset = svga->hwcursor_latch.x - svga->hwcursor_latch.xoff;
    if (svga->packed_4bpp)
        shift = 1;

    for (int x = 0; x < svga->hwcursor_latch.cur_xsize; x += (8 >> shift)) {
        if (shift) {
            dat = svga->vram[(svga->hwcursor_latch.addr) & svga->vram_mask] & 0x0f;
            dat |= (svga->vram[(svga->hwcursor_latch.addr + 1) & svga->vram_mask] << 4);
            dat |= (svga->vram[(svga->hwcursor_latch.addr + 2) & svga->vram_mask] << 8);
            dat |= (svga->vram[(svga->hwcursor_latch.addr + 3) & svga->vram_mask] << 12);
        } else {
            dat = svga->vram[svga->hwcursor_latch.addr & svga->vram_mask];
            dat |= (svga->vram[(svga->hwcursor_latch.addr + 1) & svga->vram_mask] << 8);
        }
        for (int xx = 0; xx < (8 >> shift); xx++) {
            comb = (dat >> (xx << 1)) & 0x03;

            y_pos = displine;
            x_pos = offset + svga->x_add;
            p     = buffer32->line[y_pos];

            if (offset >= svga->hwcursor_latch.x) {
                switch (comb) {
                    case 0:
                        p[x_pos] = col0;
                        break;
                    case 1:
                        p[x_pos] = col1;
                        break;
                    case 3:
                        p[x_pos] ^= 0xffffff;
                        break;

                    default:
                        break;
                }
            }
            offset++;
        }
        svga->hwcursor_latch.addr += 2;
    }
}

#define CLAMP(x)                      \
    do {                              \
        if ((x) & ~0xff)              \
            x = ((x) < 0) ? 0 : 0xff; \
    } while (0)

#define DECODE_ARGB1555()                                            \
    do {                                                             \
        for (x = 0; x < atirage->svga.overlay_latch.cur_xsize; x++) { \
            uint16_t dat = ((uint16_t *) src)[x];                    \
                                                                     \
            int b = dat & 0x1f;                                      \
            int g = (dat >> 5) & 0x1f;                               \
            int r = (dat >> 10) & 0x1f;                              \
                                                                     \
            b = (b << 3) | (b >> 2);                                 \
            g = (g << 3) | (g >> 2);                                 \
            r = (r << 3) | (r >> 2);                                 \
                                                                     \
            atirage->overlay_dat[x] = (r << 16) | (g << 8) | b;       \
        }                                                            \
    } while (0)

#define DECODE_RGB565()                                              \
    do {                                                             \
        for (x = 0; x < atirage->svga.overlay_latch.cur_xsize; x++) { \
            uint16_t dat = ((uint16_t *) src)[x];                    \
                                                                     \
            int b = dat & 0x1f;                                      \
            int g = (dat >> 5) & 0x3f;                               \
            int r = (dat >> 11) & 0x1f;                              \
                                                                     \
            b = (b << 3) | (b >> 2);                                 \
            g = (g << 2) | (g >> 4);                                 \
            r = (r << 3) | (r >> 2);                                 \
                                                                     \
            atirage->overlay_dat[x] = (r << 16) | (g << 8) | b;       \
        }                                                            \
    } while (0)

#define DECODE_ARGB8888()                                            \
    do {                                                             \
        for (x = 0; x < atirage->svga.overlay_latch.cur_xsize; x++) { \
            int b = src[0];                                          \
            int g = src[1];                                          \
            int r = src[2];                                          \
            src += 4;                                                \
                                                                     \
            atirage->overlay_dat[x] = (r << 16) | (g << 8) | b;       \
        }                                                            \
    } while (0)

#define DECODE_VYUY422()                                                 \
    do {                                                                 \
        for (x = 0; x < src_w; x += 1) {                                 \
            uint8_t y1, y2;                                              \
            int8_t  u, v;                                                \
            int     dR, dG, dB;                                          \
            int     r, g, b;                                             \
                                                                         \
            y1 = src[0];                                                 \
            u  = src[1] - 0x80;                                          \
            y2 = src[2];                                                 \
            v  = src[3] - 0x80;                                          \
            src += 4;                                                    \
                                                                         \
            dR = (359 * v) >> 8;                                         \
            dG = (88 * u + 183 * v) >> 8;                                \
            dB = (453 * u) >> 8;                                         \
                                                                         \
            r = y1 + dR;                                                 \
            CLAMP(r);                                                    \
            g = y1 - dG;                                                 \
            CLAMP(g);                                                    \
            b = y1 + dB;                                                 \
            CLAMP(b);                                                    \
            atirage->overlay_dat[x * 2] = (r << 16) | (g << 8) | b;       \
                                                                         \
            r = y2 + dR;                                                 \
            CLAMP(r);                                                    \
            g = y2 - dG;                                                 \
            CLAMP(g);                                                    \
            b = y2 + dB;                                                 \
            CLAMP(b);                                                    \
            atirage->overlay_dat[(x * 2) + 1] = (r << 16) | (g << 8) | b; \
        }                                                                \
    } while (0)

#define DECODE_YVYU422()                                                 \
    do {                                                                 \
        for (x = 0; x < src_w; x += 1) {                                 \
            uint8_t y1, y2;                                              \
            int8_t  u, v;                                                \
            int     dR, dG, dB;                                          \
            int     r, g, b;                                             \
                                                                         \
            u  = src[0] - 0x80;                                          \
            y1 = src[1];                                                 \
            v  = src[2] - 0x80;                                          \
            y2 = src[3];                                                 \
            src += 4;                                                    \
                                                                         \
            dR = (359 * v) >> 8;                                         \
            dG = (88 * u + 183 * v) >> 8;                                \
            dB = (453 * u) >> 8;                                         \
                                                                         \
            r = y1 + dR;                                                 \
            CLAMP(r);                                                    \
            g = y1 - dG;                                                 \
            CLAMP(g);                                                    \
            b = y1 + dB;                                                 \
            CLAMP(b);                                                    \
            atirage->overlay_dat[x * 2] = (r << 16) | (g << 8) | b;       \
                                                                         \
            r = y2 + dR;                                                 \
            CLAMP(r);                                                    \
            g = y2 - dG;                                                 \
            CLAMP(g);                                                    \
            b = y2 + dB;                                                 \
            CLAMP(b);                                                    \
            atirage->overlay_dat[(x * 2) + 1] = (r << 16) | (g << 8) | b; \
        }                                                                \
    } while (0)

#define DECODE_YUV12_PACKED()                                            \
    do {                                                                 \
        for (x = 0; x < src_w; x += 1) {                                 \
            uint8_t y1, y2;                                              \
            int8_t  u, v;                                                \
            int     dR, dG, dB;                                          \
            int     r, g, b;                                             \
                                                                         \
            u  = uvsrc[3] - 0x80;                                        \
            y1 = src[0];                                                 \
            v  = uvsrc[2] - 0x80;                                        \
            y2 = src[1];                                                 \
            src += 4;                                                    \
            uvsrc += 4;                                                  \
                                                                         \
            dR = (359 * v) >> 8;                                         \
            dG = (88 * u + 183 * v) >> 8;                                \
            dB = (453 * u) >> 8;                                         \
                                                                         \
            r = y1 + dR;                                                 \
            CLAMP(r);                                                    \
            g = y1 - dG;                                                 \
            CLAMP(g);                                                    \
            b = y1 + dB;                                                 \
            CLAMP(b);                                                    \
            atirage->overlay_dat[x * 2] = (r << 16) | (g << 8) | b;       \
                                                                         \
            r = y2 + dR;                                                 \
            CLAMP(r);                                                    \
            g = y2 - dG;                                                 \
            CLAMP(g);                                                    \
            b = y2 + dB;                                                 \
            CLAMP(b);                                                    \
            atirage->overlay_dat[(x * 2) + 1] = (r << 16) | (g << 8) | b; \
        }                                                                \
    } while (0)

void
atirage_overlay_draw(svga_t *svga, int displine)
{
    atirage_t *atirage = (atirage_t *) svga->priv;
    int       x;
    int       h_acc = 0;
    int       h_max = (atirage->scaler_height_width >> 16) & 0x3ff;
    int       src_w = h_max;
    int       h_inc = atirage->overlay_scale_inc >> 16;
    int       v_max = atirage->scaler_height_width & 0x3ff;
    int       v_inc = atirage->overlay_scale_inc & 0xffff;
    uint32_t *p;
    uint8_t  *src   = &svga->vram[svga->overlay.addr];
    uint8_t  *uvsrc = src;
    int       old_y = atirage->overlay_v_acc;
    int       y_diff;
    int       video_key_fn    = atirage->overlay_key_cntl & 5;
    int       graphics_key_fn = (atirage->overlay_key_cntl >> 4) & 5;
    int       overlay_cmp_mix = (atirage->overlay_key_cntl >> 8) & 0xf;
    int       gfx_src         = 0;
    int       desktop_x = atirage->svga.overlay_latch.x;
    int       desktop_y = displine - svga->y_add;

    p = &buffer32->line[displine][svga->x_add + atirage->svga.overlay_latch.x];

    if (atirage->overlay_cur_y >= 2) {
        /* Avoid corrupt UV data on YUV12 packed modes */
        uvsrc = &svga->vram[atirage->overlay_base + svga->overlay.pitch * 2 * (!(atirage->overlay_cur_y & 1) ? (atirage->overlay_cur_y + 1) : atirage->overlay_cur_y)];
    }

    if (atirage->scaler_update) {
        switch (atirage->scaler_format) {
            case 0x3:
                DECODE_ARGB1555();
                break;
            case 0x4:
                DECODE_RGB565();
                break;
            case 0x6:
                DECODE_ARGB8888();
                break;
            case 0xa:
                DECODE_YUV12_PACKED();
                break;
            case 0xb:
                DECODE_VYUY422();
                break;
            case 0xc:
                DECODE_YVYU422();
                break;

            default:
                pclog("Unknown Mach64 scaler format %x\n", atirage->scaler_format);
                /*Fill buffer with something recognisably wrong*/
                for (x = 0; x < atirage->svga.overlay_latch.cur_xsize; x++)
                    atirage->overlay_dat[x] = 0xff00ff;
                break;
        }
    }

    if (overlay_cmp_mix == 2) {
        for (x = 0; x < atirage->svga.overlay_latch.cur_xsize; x++) {
            int h = h_acc >> 12;

            p[x] = atirage->overlay_dat[h];

            h_acc += h_inc;
            if (h_acc > (h_max << 12))
                h_acc = (h_max << 12);
        }
    } else {
        for (x = 0; x < atirage->svga.overlay_latch.cur_xsize; x++) {
            int h         = h_acc >> 12;
            int gr_cmp    = 0;
            int vid_cmp   = 0;
            int use_video = 0;

            switch (video_key_fn) {
                case 0:
                    vid_cmp = 0;
                    break;
                case 1:
                    vid_cmp = 1;
                    break;
                case 4:
                    vid_cmp = ((atirage->overlay_dat[h] ^ atirage->overlay_video_key_clr) & atirage->overlay_video_key_msk);
                    break;
                case 5:
                    vid_cmp = !((atirage->overlay_dat[h] ^ atirage->overlay_video_key_clr) & atirage->overlay_video_key_msk);
                    break;

                default:
                    break;
            }
            switch (svga->bpp) {
                case 8:
                    gfx_src = svga->vram[desktop_y * (svga->rowoffset * 8) + (desktop_x + x) * 1 + svga->memaddr_latch * 4];
                    break;
                case 15:
                case 16:
                    gfx_src = *(uint16_t*)&svga->vram[desktop_y * (svga->rowoffset * 8) + (desktop_x + x) * 2 + svga->memaddr_latch * 4];
                    break;
                case 24:
                    gfx_src = svga->vram[desktop_y * (svga->rowoffset * 8) + (desktop_x + x) * 3 + svga->memaddr_latch * 4]
                            | (svga->vram[desktop_y * (svga->rowoffset * 8) + (desktop_x + x) * 3 + 1 + svga->memaddr_latch * 4] << 8)
                            | (svga->vram[desktop_y * (svga->rowoffset * 8) + (desktop_x + x) * 3 + 2 + svga->memaddr_latch * 4] << 16);
                    break;
                case 32:
                    gfx_src = *(uint32_t*)&svga->vram[desktop_y * (svga->rowoffset * 8) + (desktop_x + x) * 4 + svga->memaddr_latch * 4];
                    break;
            }
            switch (graphics_key_fn) {
                case 0:
                    gr_cmp = 0;
                    break;
                case 1:
                    gr_cmp = 1;
                    break;
                case 4:
                    gr_cmp = ((gfx_src ^ atirage->overlay_graphics_key_clr) & atirage->overlay_graphics_key_msk & 0xffffff);
                    break;
                case 5:
                    gr_cmp = !((gfx_src ^ atirage->overlay_graphics_key_clr) & atirage->overlay_graphics_key_msk & 0xffffff);
                    break;

                default:
                    break;
            }
            vid_cmp = vid_cmp ?-1 : 0;
            gr_cmp  = gr_cmp ? -1 : 0;

            switch (overlay_cmp_mix) {
                case 0x0:
                    use_video = gr_cmp;
                    break;
                case 0x1:
                    use_video = 0;
                    break;
                case 0x2:
                    use_video = ~0;
                    break;
                case 0x3:
                    use_video = ~gr_cmp;
                    break;
                case 0x4:
                    use_video = ~vid_cmp;
                    break;
                case 0x5:
                    use_video = gr_cmp ^ vid_cmp;
                    break;
                case 0x6:
                    use_video = ~gr_cmp ^ vid_cmp;
                    break;
                case 0x7:
                    use_video = vid_cmp;
                    break;
                case 0x8:
                    use_video = ~gr_cmp | ~vid_cmp;
                    break;
                case 0x9:
                    use_video = gr_cmp | ~vid_cmp;
                    break;
                case 0xa:
                    use_video = ~gr_cmp | vid_cmp;
                    break;
                case 0xb:
                    use_video = gr_cmp | vid_cmp;
                    break;
                case 0xc:
                    use_video = gr_cmp & vid_cmp;
                    break;
                case 0xd:
                    use_video = ~gr_cmp & vid_cmp;
                    break;
                case 0xe:
                    use_video = gr_cmp & ~vid_cmp;
                    break;
                case 0xf:
                    use_video = ~gr_cmp & ~vid_cmp;
                    break;

                default:
                    break;
            }

            if (use_video)
                p[x] = atirage->overlay_dat[h];

            h_acc += h_inc;
            if (h_acc > (h_max << 12))
                h_acc = (h_max << 12);
        }
    }

    atirage->overlay_v_acc += v_inc;
    if (atirage->overlay_v_acc > (v_max << 12))
        atirage->overlay_v_acc = v_max << 12;

    y_diff = (atirage->overlay_v_acc >> 12) - (old_y >> 12);

    if (atirage->scaler_format == 6)
        svga->overlay.addr += svga->overlay.pitch * 4 * y_diff;
    else
        svga->overlay.addr += svga->overlay.pitch * 2 * y_diff;

    atirage->scaler_update = y_diff;
    atirage->overlay_cur_y += y_diff;
}

static void
atirage_io_remove(atirage_t *atirage)
{
    uint16_t io_base = 0x02ec;

    switch (atirage->io_base) {
        default:
        case 0:
            io_base = 0x02ec;
            break;
        case 1:
            io_base = 0x01cc;
            break;
        case 2:
            io_base = 0x01c8;
            break;
        case 3:
            fatal("Attempting to use the reserved value for I/O Base\n");
            return;
    }

    io_removehandler(0x03c0, 0x0020, atirage_in, NULL, NULL, atirage_out, NULL, NULL, atirage);

    for (uint8_t c = 0; c < 8; c++) {
        io_removehandler((c * 0x1000) + 0x0000 + io_base, 0x0004, atirage_ext_inb, atirage_ext_inw, atirage_ext_inl, atirage_ext_outb, atirage_ext_outw, atirage_ext_outl, atirage);
        io_removehandler((c * 0x1000) + 0x0400 + io_base, 0x0004, atirage_ext_inb, atirage_ext_inw, atirage_ext_inl, atirage_ext_outb, atirage_ext_outw, atirage_ext_outl, atirage);
        io_removehandler((c * 0x1000) + 0x0800 + io_base, 0x0004, atirage_ext_inb, atirage_ext_inw, atirage_ext_inl, atirage_ext_outb, atirage_ext_outw, atirage_ext_outl, atirage);
        io_removehandler((c * 0x1000) + 0x0c00 + io_base, 0x0004, atirage_ext_inb, atirage_ext_inw, atirage_ext_inl, atirage_ext_outb, atirage_ext_outw, atirage_ext_outl, atirage);
    }

    io_removehandler(0x01ce, 0x0002, atirage_in, NULL, NULL, atirage_out, NULL, NULL, atirage);

    if (atirage->block_decoded_io && atirage->block_decoded_io < 0x10000)
        io_removehandler(atirage->block_decoded_io, 0x0100, atirage_block_inb, atirage_block_inw, atirage_block_inl, atirage_block_outb, atirage_block_outw, atirage_block_outl, atirage);
}

static void
atirage_io_set(atirage_t *atirage)
{
    uint16_t io_base = 0x02ec;

    atirage_io_remove(atirage);

    switch (atirage->io_base) {
        default:
        case 0:
            io_base = 0x02ec;
            break;
        case 1:
            io_base = 0x01cc;
            break;
        case 2:
            io_base = 0x01c8;
            break;
        case 3:
            fatal("Attempting to use the reserved value for I/O Base\n");
            return;
    }

    io_sethandler(0x03c0, 0x0020, atirage_in, NULL, NULL, atirage_out, NULL, NULL, atirage);

    if (!atirage->use_block_decoded_io) {
        for (uint8_t c = 0; c < 8; c++) {
            io_sethandler((c * 0x1000) + 0x0000 + io_base, 0x0004, atirage_ext_inb, atirage_ext_inw, atirage_ext_inl, atirage_ext_outb, atirage_ext_outw, atirage_ext_outl, atirage);
            io_sethandler((c * 0x1000) + 0x0400 + io_base, 0x0004, atirage_ext_inb, atirage_ext_inw, atirage_ext_inl, atirage_ext_outb, atirage_ext_outw, atirage_ext_outl, atirage);
            io_sethandler((c * 0x1000) + 0x0800 + io_base, 0x0004, atirage_ext_inb, atirage_ext_inw, atirage_ext_inl, atirage_ext_outb, atirage_ext_outw, atirage_ext_outl, atirage);
            io_sethandler((c * 0x1000) + 0x0c00 + io_base, 0x0004, atirage_ext_inb, atirage_ext_inw, atirage_ext_inl, atirage_ext_outb, atirage_ext_outw, atirage_ext_outl, atirage);
        }
    }

    io_sethandler(0x01ce, 0x0002, atirage_in, NULL, NULL, atirage_out, NULL, NULL, atirage);

    if (atirage->use_block_decoded_io && atirage->block_decoded_io && atirage->block_decoded_io < 0x10000)
        io_sethandler(atirage->block_decoded_io, 0x0100, atirage_block_inb, atirage_block_inw, atirage_block_inl, atirage_block_outb, atirage_block_outw, atirage_block_outl, atirage);
}

static uint8_t
atirage_read_linear(uint32_t addr, void *priv)
{
    const svga_t *svga = (svga_t *) priv;

    cycles -= svga->monitor->mon_video_timing_read_b;

    addr &= svga->decode_mask;
    if (addr >= svga->vram_max)
        return 0xff;

    return svga->vram[addr & svga->vram_mask];
}

static uint16_t
atirage_readw_linear(uint32_t addr, void *priv)
{
    svga_t *svga = (svga_t *) priv;

    cycles -= svga->monitor->mon_video_timing_read_w;

    addr &= svga->decode_mask;
    if (addr >= svga->vram_max)
        return 0xffff;

    return *(uint16_t *) &svga->vram[addr & svga->vram_mask];
}

static uint32_t
atirage_readl_linear(uint32_t addr, void *priv)
{
    svga_t *svga = (svga_t *) priv;

    cycles -= svga->monitor->mon_video_timing_read_l;

    addr &= svga->decode_mask;
    if (addr >= svga->vram_max)
        return 0xffffffff;

    return *(uint32_t *) &svga->vram[addr & svga->vram_mask];
}

static void
atirage_write_linear(uint32_t addr, uint8_t val, void *priv)
{
    svga_t *svga = (svga_t *) priv;
    cycles -= svga->monitor->mon_video_timing_write_b;

    addr &= svga->decode_mask;
    if (addr >= svga->vram_max)
        return;
    addr &= svga->vram_mask;
    svga->changedvram[addr >> 12] = svga->monitor->mon_changeframecount;
    svga->vram[addr]              = val;
}

static void
atirage_writew_linear(uint32_t addr, uint16_t val, void *priv)
{
    svga_t *svga = (svga_t *) priv;

    cycles -= svga->monitor->mon_video_timing_write_w;

    addr &= svga->decode_mask;
    if (addr >= svga->vram_max)
        return;
    addr &= svga->vram_mask;
    svga->changedvram[addr >> 12]   = svga->monitor->mon_changeframecount;
    *(uint16_t *) &svga->vram[addr] = val;
}

static void
atirage_writel_linear(uint32_t addr, uint32_t val, void *priv)
{
    svga_t   *svga   = (svga_t *) priv;
    atirage_t *atirage = (atirage_t *) svga->priv;

    cycles -= svga->monitor->mon_video_timing_write_l;

    if (((atirage->scaler_yuv_aper >> 4) & 0xc) && !!(addr & 0x800000) == !(atirage->scaler_yuv_aper & 0x20)) {
        uint32_t offset_from_base = addr & 0x7FFFFF;
        if (addr & 0x800000) bswap32s(&val);
        if (((atirage->scaler_yuv_aper >> 4) & 0xc) == 0x4) { // Y plane
            offset_from_base <<= 1;
            svga->vram[offset_from_base & svga->vram_mask] = (val & 0xFF);
            svga->vram[(offset_from_base + 1) & svga->vram_mask] = ((val >> 8) & 0xFF);
            svga->vram[(offset_from_base + 4) & svga->vram_mask] = ((val >> 16) & 0xFF);
            svga->vram[(offset_from_base + 5) & svga->vram_mask] = ((val >> 24) & 0xFF);
        }
        else if (((atirage->scaler_yuv_aper >> 4) & 0xc) == 0x8 || ((atirage->scaler_yuv_aper >> 4) & 0xc) == 0xc) {
            offset_from_base <<= 2;
            if (((atirage->scaler_yuv_aper >> 4) & 0xc) == 0x8) { // U plane
                svga->vram[(offset_from_base + 3) & svga->vram_mask] = (val & 0xFF);
                svga->vram[(offset_from_base + 7) & svga->vram_mask] = ((val >> 8) & 0xFF);
                svga->vram[(offset_from_base + 11) & svga->vram_mask] = ((val >> 16) & 0xFF);
                svga->vram[(offset_from_base + 15) & svga->vram_mask] = ((val >> 24) & 0xFF);
            } else { // V plane
                svga->vram[(offset_from_base + 2) & svga->vram_mask] = (val & 0xFF);
                svga->vram[(offset_from_base + 6) & svga->vram_mask] = ((val >> 8) & 0xFF);
                svga->vram[(offset_from_base + 10) & svga->vram_mask] = ((val >> 16) & 0xFF);
                svga->vram[(offset_from_base + 14) & svga->vram_mask] = ((val >> 24) & 0xFF);
            }
        }
        return;
    }

    addr &= svga->decode_mask;
    if (addr >= svga->vram_max)
        return;
    addr &= svga->vram_mask;
    svga->changedvram[addr >> 12]   = svga->monitor->mon_changeframecount;
    *(uint32_t *) &svga->vram[addr] = val;
}

uint8_t
atirage_readb_be(uint32_t addr, void *priv)
{
    return atirage_read_linear(addr, priv);
}

uint16_t
atirage_readw_be(uint32_t addr, void *priv)
{
    return bswap16(atirage_readw_linear(addr, priv));
}

uint32_t
atirage_readl_be(uint32_t addr, void *priv)
{
    return bswap32(atirage_readl_linear(addr, priv));
}

void
atirage_writeb_be(uint32_t addr, uint8_t val, void *priv)
{
    return atirage_write_linear(addr, val, priv);
}

void
atirage_writew_be(uint32_t addr, uint16_t val, void *priv)
{
    return atirage_writew_linear(addr, bswap16(val), priv);
}

void
atirage_writel_be(uint32_t addr, uint32_t val, void *priv)
{
    return atirage_writel_linear(addr, bswap32(val), priv);
}

uint8_t
atirage_pci_read(UNUSED(int func), int addr, UNUSED(int len), void *priv)
{
    const atirage_t *atirage = (atirage_t *) priv;

    switch (addr) {
        case 0x00:
            return 0x02; /*ATi*/
        case 0x01:
            return 0x10;

        case 0x02:
            return atirage->pci_id & 0xff;
        case 0x03:
            return atirage->pci_id >> 8;

        case PCI_REG_COMMAND:
            return atirage->pci_regs[PCI_REG_COMMAND]; /*Respond to IO and memory accesses*/

        case 0x07:
            return 1 << 1; /*Medium DEVSEL timing*/

        case 0x08: /*Revision ID*/
            return 0x40;

        case 0x09:
            return 0; /*Programming interface*/

        case 0x0a:
            return 0x01; /*Supports VGA interface, XGA compatible*/
        case 0x0b:
            return 0x03;

        case 0x10:
            return 0x00; /*Linear frame buffer address*/
        case 0x11:
            return 0x00;
        case 0x12:
            return atirage->linear_base >> 16;
        case 0x13:
            return atirage->linear_base >> 24;

        case 0x14:
            return 0x01; /*Block decoded IO address*/
        case 0x15:
            return atirage->block_decoded_io >> 8;
        case 0x16:
            return atirage->block_decoded_io >> 16;
        case 0x17:
            return atirage->block_decoded_io >> 24;


        case 0x30:
            return (atirage->on_board) ? 0 : (atirage->pci_regs[0x30] & 0x01); /*BIOS ROM address*/
        case 0x31:
            return 0x00;
        case 0x32:
            return (atirage->on_board) ? 0 : atirage->pci_regs[0x32];
        case 0x33:
            return (atirage->on_board) ? 0 : atirage->pci_regs[0x33];

        case 0x3c:
            return atirage->int_line;
        case 0x3d:
            return PCI_INTA;

        case 0x40:
            return atirage->use_block_decoded_io | atirage->io_base;

        default:
            break;
    }
    return 0;
}

void
atirage_pci_write(UNUSED(int func), int addr, UNUSED(int len), uint8_t val, void *priv)
{
    atirage_t *atirage = (atirage_t *) priv;

    switch (addr) {
        case PCI_REG_COMMAND:
            atirage->pci_regs[PCI_REG_COMMAND] = val & 0x27;
            if (val & PCI_COMMAND_IO)
                atirage_io_set(atirage);
            else
                atirage_io_remove(atirage);
            atirage_updatemapping(atirage);
            break;

        case 0x12:
            val = 0;
            atirage->linear_base = (atirage->linear_base & 0xff000000) | ((val & 0x80) << 16);
            atirage_updatemapping(atirage);
            break;
        case 0x13:
            atirage->linear_base = (atirage->linear_base & 0x800000) | (val << 24);
            atirage_updatemapping(atirage);
            break;

        case 0x15:
            if (atirage->pci_regs[PCI_REG_COMMAND] & PCI_COMMAND_IO)
                atirage_io_remove(atirage);
            atirage->block_decoded_io = (atirage->block_decoded_io & 0xffff0000) | ((val & 0xff) << 8);
            if (atirage->pci_regs[PCI_REG_COMMAND] & PCI_COMMAND_IO)
                atirage_io_set(atirage);
            break;
        case 0x16:
            if (atirage->pci_regs[PCI_REG_COMMAND] & PCI_COMMAND_IO)
                atirage_io_remove(atirage);
            atirage->block_decoded_io = (atirage->block_decoded_io & 0xff00fc00) | (val << 16);
            if (atirage->pci_regs[PCI_REG_COMMAND] & PCI_COMMAND_IO)
                atirage_io_set(atirage);
            break;
        case 0x17:
            if (atirage->pci_regs[PCI_REG_COMMAND] & PCI_COMMAND_IO)
                atirage_io_remove(atirage);
            atirage->block_decoded_io = (atirage->block_decoded_io & 0x00fffc00) | (val << 24);
            if (atirage->pci_regs[PCI_REG_COMMAND] & PCI_COMMAND_IO)
                atirage_io_set(atirage);
            break;

        case 0x30:
        case 0x32:
        case 0x33:
            if (atirage->on_board) return;
            atirage->pci_regs[addr] = val;
            if (atirage->pci_regs[0x30] & 0x01) {
                uint32_t biosaddr = (atirage->pci_regs[0x32] << 16) | (atirage->pci_regs[0x33] << 24);
                atirage_log("Mach64 bios_rom enabled at %08x\n", biosaddr);
                mem_mapping_set_addr(&atirage->bios_rom.mapping, biosaddr, 0x8000);
            } else {
                atirage_log("Mach64 bios_rom disabled\n");
                mem_mapping_disable(&atirage->bios_rom.mapping);
            }
            return;

        case 0x3c:
            atirage->int_line = val;
            break;

        case 0x40:
            if (atirage->pci_regs[PCI_REG_COMMAND] & PCI_COMMAND_IO)
                atirage_io_remove(atirage);
            atirage->io_base = val & 0x03;
            atirage->use_block_decoded_io = val & 0x04;
            if (atirage->pci_regs[PCI_REG_COMMAND] & PCI_COMMAND_IO)
                atirage_io_set(atirage);
            break;

        default:
            break;
    }
}

static void
atirage_disable_handlers(atirage_t *dev)
{
    atirage_io_remove(dev);

    mem_mapping_disable(&dev->linear_mapping);
    mem_mapping_disable(&dev->linear_mapping_big_endian);
    mem_mapping_disable(&dev->mmio_mapping);
    mem_mapping_disable(&dev->mmio_linear_mapping);
    mem_mapping_disable(&dev->mmio_linear_mapping_2);
    mem_mapping_disable(&dev->svga.mapping);
    if (dev->pci && !dev->on_board)
        mem_mapping_disable(&dev->bios_rom.mapping);

    /* Save all the mappings and the timers because they are part of linked lists. */
    reset_state[dev->svga.monitor_index]->linear_mapping            = dev->linear_mapping;
    reset_state[dev->svga.monitor_index]->linear_mapping_big_endian = dev->linear_mapping_big_endian;
    reset_state[dev->svga.monitor_index]->mmio_mapping              = dev->mmio_mapping;
    reset_state[dev->svga.monitor_index]->mmio_linear_mapping       = dev->mmio_linear_mapping;
    reset_state[dev->svga.monitor_index]->mmio_linear_mapping_2     = dev->mmio_linear_mapping_2;
    reset_state[dev->svga.monitor_index]->svga.mapping              = dev->svga.mapping;
    reset_state[dev->svga.monitor_index]->bios_rom.mapping          = dev->bios_rom.mapping;

    reset_state[dev->svga.monitor_index]->svga.timer      = dev->svga.timer;
    reset_state[dev->svga.monitor_index]->svga.timer_8514 = dev->svga.timer_8514;
    reset_state[dev->svga.monitor_index]->svga.timer_xga  = dev->svga.timer_xga;
}

static void
atirage_reset(void *priv)
{
    atirage_t *dev = (atirage_t *) priv;

    if (reset_state[dev->svga.monitor_index] != NULL) {
        atirage_disable_handlers(dev);
        dev->blitter_busy                              = 0;
        dev->fifo_write_idx                            = 0;
        dev->fifo_read_idx                             = 0;
        reset_state[dev->svga.monitor_index]->eeprom   = dev->eeprom;
        reset_state[dev->svga.monitor_index]->pci_slot = dev->pci_slot;

        *dev = *reset_state[dev->svga.monitor_index];
        atirage_io_set(dev);
        memset(dev->svga.vram, 0, dev->svga.vram_max);
        memset(dev->svga.changedvram, 0, (dev->svga.vram_max >> 12) + 1);
        dev->svga.dpms = 1;
        svga_recalctimings(&dev->svga);
        dev->svga.dpms = 0;
    }
}

static void *
atirage_common_init(const device_t *info)
{
    svga_t   *svga;
    atirage_t *atirage = calloc(1, sizeof(atirage_t));
    reset_state[monitor_index_global] = calloc(1, sizeof(atirage_t));

    svga = &atirage->svga;

    atirage->bank_w[0] = 0x0000;
    atirage->bank_w[1] = 0x8000;
    atirage->bank_r[0] = 0x0000;
    atirage->bank_r[1] = 0x8000;

    atirage->type = info->local & 0xff;
    atirage->vram_size = (atirage->type == MACH64_GT) ? 2 : ((info->local & (1 << 20)) ? 4 : device_get_config_int("memory"));
    atirage->vram_mask = (atirage->vram_size << 20) - 1;

    svga_init(info, svga, atirage, atirage->vram_size << 20,
                atirage_recalctimings,
                atirage_in, atirage_out,
                atirage_int_hwcursor_draw,
                atirage_overlay_draw);
    mem_mapping_add(&atirage->linear_mapping, 0, 0, atirage_read_linear, atirage_readw_linear, atirage_readl_linear, atirage_write_linear, atirage_writew_linear, atirage_writel_linear, NULL, MEM_MAPPING_EXTERNAL, svga);
    mem_mapping_add(&atirage->linear_mapping_big_endian, 0, 0, atirage_readb_be, atirage_readw_be, atirage_readl_be, atirage_writeb_be, atirage_writew_be, atirage_writel_be, NULL, MEM_MAPPING_EXTERNAL, svga);
    mem_mapping_add(&atirage->mmio_linear_mapping, 0, 0, atirage_ext_readb, atirage_ext_readw, atirage_ext_readl, atirage_ext_writeb, atirage_ext_writew, atirage_ext_writel, NULL, MEM_MAPPING_EXTERNAL, atirage);
    mem_mapping_add(&atirage->mmio_linear_mapping_2, 0, 0, atirage_ext_readb, atirage_ext_readw, atirage_ext_readl, atirage_ext_writeb, atirage_ext_writew, atirage_ext_writel, NULL, MEM_MAPPING_EXTERNAL, atirage);
    mem_mapping_add(&atirage->mmio_mapping, 0xbf000, 0x1000, atirage_ext_readb, atirage_ext_readw, atirage_ext_readl, atirage_ext_writeb, atirage_ext_writew, atirage_ext_writel, NULL, MEM_MAPPING_EXTERNAL, atirage);
    mem_mapping_disable(&atirage->mmio_mapping);

    atirage_io_set(atirage);

    if (info->flags & DEVICE_PCI)
        pci_add_card((info->local & (1 << 19)) ? PCI_ADD_VIDEO : PCI_ADD_NORMAL, atirage_pci_read, atirage_pci_write, atirage, &atirage->pci_slot);

    atirage->pci_regs[PCI_REG_COMMAND] = 3;
    atirage->pci_regs[0x30]            = 0x00;
    atirage->pci_regs[0x32]            = 0x0c;
    atirage->pci_regs[0x33]            = 0x00;

    svga->clock_gen = device_add(&ics2595_device);

    svga->conv_16to32 = atirage_conv_16to32;

    atirage->dst_cntl = 3;

    atirage->thread_run = 1;
    atirage->wake_fifo_thread = thread_create_event();
    atirage->fifo_not_full_event = thread_create_event();
    atirage->fifo_thread = thread_create(fifo_thread, atirage);
    atirage->on_board = !!(info->local & (1 << 19));

    atirage->i2c = i2c_gpio_init("ddc_ati_atirage");
    atirage->i2c_tv = i2c_gpio_init("tv_ati_atirage");
    atirage->ddc = ddc_init(i2c_gpio_get_bus(atirage->i2c));

#ifdef DMA_BM
    atirage->dma.lock = thread_create_mutex();
#endif

    return atirage;
}

static void *
mach64gt_init(const device_t *info)
{
    atirage_t *atirage = atirage_common_init(info);
    svga_t   *svga   = &atirage->svga;

    svga->dac_hwcursor_draw = NULL;

    svga->hwcursor.cur_ysize = 64;
    svga->hwcursor.cur_xsize = 64;

    video_inform(VIDEO_FLAG_TYPE_SPECIAL, &timing_atirage);

    atirage->pci                  = 1;
    atirage->agp                  = 0;
    atirage->pci_id               = 0x4754;
    atirage->config_chip_id       = 0x40004754;
    atirage->dac_cntl             = 1 << 16; /*Internal 24-bit DAC*/
    atirage->config_stat0         = 2; /* 3D Rage cards only used EDO memory */
    atirage->use_block_decoded_io = 4;

    ati_eeprom_load(&atirage->eeprom, "mach64gt.nvr", 1);

    rom_init(&atirage->bios_rom, BIOS_ROMGT_PATH, 0xc0000, 0x8000, 0x7fff, 0, MEM_MAPPING_EXTERNAL);

    mem_mapping_disable(&atirage->bios_rom.mapping);

    svga->vblank_start = atirage_vblank_start;
    svga->adv_flags   |= FLAG_PANNING_ATI;

    *reset_state[monitor_index_global] = *atirage;
    warning("Loading Rage card!");
    return atirage;
}

int
mach64gt_available(void)
{
    return rom_present(BIOS_ROMGT_PATH);
}

void
atirage_close(void *priv)
{
    atirage_t *atirage = (atirage_t *) priv;

#ifdef DMA_BM
    atirage->dma.state = 0;
#endif
    atirage->thread_run = 0;
    thread_set_event(atirage->wake_fifo_thread);
    thread_wait(atirage->fifo_thread);
    thread_destroy_event(atirage->fifo_not_full_event);
    thread_destroy_event(atirage->wake_fifo_thread);
#ifdef DMA_BM
    thread_close_mutex(atirage->dma.lock);
#endif

    svga_close(&atirage->svga);

    ddc_close(atirage->ddc);
    i2c_gpio_close(atirage->i2c);
    i2c_gpio_close(atirage->i2c_tv);

    free(reset_state[atirage->svga.monitor_index]);
    free(atirage);
}

void
atirage_speed_changed(void *priv)
{
    atirage_t *atirage = (atirage_t *) priv;

    svga_recalctimings(&atirage->svga);
}

void
atirage_force_redraw(void *priv)
{
    atirage_t *atirage = (atirage_t *) priv;

    atirage->svga.fullchange = atirage->svga.monitor->mon_changeframecount;
}

// clang-format off
// clang-format on
const device_t mach64gt_device = {
    .name          = "ATI Mach64GT",
    .internal_name = "mach64gt",
    .flags         = DEVICE_PCI,
    .local         = MACH64_GT,
    .init          = mach64gt_init,
    .close         = atirage_close,
    .reset         = NULL,
    .available     = mach64gt_available,
    .speed_changed = atirage_speed_changed,
    .force_redraw  = atirage_force_redraw,
    .config        = NULL
};

