$date
	Sun Nov  4 10:26:28 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module syndcount_tb $end
$var wire 8 ! count_out [7:0] $end
$var reg 1 " clock $end
$var reg 1 # enable $end
$var reg 1 $ reset $end
$scope module d_tb $end
$var wire 1 % clock $end
$var wire 1 & enable $end
$var wire 1 ' reset $end
$var reg 8 ( count_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
0'
0&
1%
0$
0#
1"
bx !
$end
#5
0"
0%
1$
1'
#10
1"
1%
#15
0"
0%
0$
0'
#20
1"
1%
#25
0"
0%
1#
1&
#30
1"
1%
#35
0"
0%
#40
1"
1%
#45
0"
0%
#50
1"
1%
#55
0"
0%
#60
1"
1%
#65
0"
0%
#70
1"
1%
#75
0"
0%
#80
1"
1%
#85
0"
0%
#90
1"
1%
#95
0"
0%
#100
1"
1%
#105
0"
0%
#110
1"
1%
#115
0"
0%
#120
1"
1%
#125
0"
0%
#130
1"
1%
#135
0"
0%
#137
b11111111 (
b11111111 !
#140
1"
1%
#141
b11111110 (
b11111110 !
#145
0"
0%
#150
1"
1%
#151
b11111101 (
b11111101 !
#155
0"
0%
#160
1"
1%
#161
b11111100 (
b11111100 !
#165
0"
0%
#170
1"
1%
#171
b11111011 (
b11111011 !
#175
0"
0%
#180
1"
1%
#181
b11111010 (
b11111010 !
#185
0"
0%
#190
1"
1%
#191
b11111001 (
b11111001 !
#195
0"
0%
#200
1"
1%
#201
b11111000 (
b11111000 !
#205
0"
0%
#210
1"
1%
#211
b11110111 (
b11110111 !
#215
0"
0%
#220
1"
1%
#221
b11110110 (
b11110110 !
#225
0"
0%
0#
0&
#230
1"
1%
