read -sv run_verilog_mid/adder_32b_9_72_30b62b25ef4f61b8889e2727f47981e8.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_72_30b62b25ef4f61b8889e2727f47981e8_yosys.v
