
---------- Begin Simulation Statistics ----------
final_tick                               13752358551324                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 152581                       # Simulator instruction rate (inst/s)
host_mem_usage                               17501472                       # Number of bytes of host memory used
host_op_rate                                   246836                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2378.30                       # Real time elapsed on the host
host_tick_rate                               14004087                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   362882944                       # Number of instructions simulated
sim_ops                                     587049991                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033306                       # Number of seconds simulated
sim_ticks                                 33305956038                       # Number of ticks simulated
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.committedInsts                         11                       # Number of instructions committed
system.cpu0.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests         2926                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops           31                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1007716                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops        13257                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      1991338                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops        13288                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  21                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 10                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   27                       # Number of integer alu accesses
system.cpu0.num_int_insts                          27                       # number of integer instructions
system.cpu0.num_int_register_reads                 49                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                23                       # number of times the integer registers were written
system.cpu0.num_load_insts                          5                       # Number of load instructions
system.cpu0.num_mem_refs                            5                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       22     81.48%     81.48% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::MemRead                       5     18.52%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        27                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    2                       # Number of system calls
system.cpu1.committedInsts                         15                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      2529394                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          215                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      5059494                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          215                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    15                       # Number of float alu accesses
system.cpu1.num_fp_insts                           15                       # number of float instructions
system.cpu1.num_fp_register_reads                  33                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 15                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu1.num_int_insts                          12                       # number of integer instructions
system.cpu1.num_int_register_reads                 21                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu1.num_load_insts                          3                       # Number of load instructions
system.cpu1.num_mem_refs                            3                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        5     21.74%     21.74% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      4     17.39%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  3     13.04%     52.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     52.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     52.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  4     17.39%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 4     17.39%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::MemRead                       3     13.04%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        23                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         19                       # Number of instructions committed
system.cpu2.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2009844                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          181                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      4020252                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          181                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu2.num_fp_insts                           20                       # number of float instructions
system.cpu2.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu2.num_int_insts                           8                       # number of integer instructions
system.cpu2.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          7                       # Number of load instructions
system.cpu2.num_mem_refs                            8                       # number of memory refs
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        1      5.00%      5.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  5     25.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 6     30.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  7     35.00%     95.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 1      5.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        20                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         11                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       414155                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          565                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests       828981                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          565                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu3.num_fp_insts                           12                       # number of float instructions
system.cpu3.num_fp_register_reads                   6                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   16                       # Number of integer alu accesses
system.cpu3.num_int_insts                          16                       # number of integer instructions
system.cpu3.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu3.num_load_insts                          4                       # Number of load instructions
system.cpu3.num_mem_refs                            4                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       12     50.00%     50.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      6     25.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  2      8.33%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  4     16.67%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1836866                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops           13                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        3706509                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops               13                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1543444                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3169206                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         33047313                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        18577588                       # number of cc regfile writes
system.switch_cpus0.committedInsts           30437797                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             55893603                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      3.285975                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                3.285975                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads           535917                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes          259399                       # number of floating regfile writes
system.switch_cpus0.idleCycles                5818829                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       177534                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches         7194434                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.609033                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            14618167                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores           4924847                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       26542560                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     10047185                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1313                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        16631                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts      5165084                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts     63240385                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts      9693320                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       290339                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts     60914186                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        117385                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents      4592023                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        161261                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles      4785157                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         4190                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       135865                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect        41669                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers         73865768                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count             60695679                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.587995                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers         43432683                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.606848                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent              60857938                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads        91642804                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       48658216                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.304324                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.304324                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass       250657      0.41%      0.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     45898523     74.99%     75.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        45607      0.07%     75.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv       182252      0.30%     75.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd         5560      0.01%     75.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     75.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt           17      0.00%     75.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            4      0.00%     75.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     75.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     75.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     75.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     75.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     75.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     75.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        34090      0.06%     75.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     75.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt         8616      0.01%     75.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc        47791      0.08%     75.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     75.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     75.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     75.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     75.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     75.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     75.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     75.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     75.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     75.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      9594982     15.68%     91.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4610099      7.53%     99.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead       171005      0.28%     99.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite       355322      0.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      61204525                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses         714329                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads      1345343                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses       615550                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes      1001658                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            1596318                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.026082                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1169741     73.28%     73.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu          2845      0.18%     73.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt            13      0.00%     73.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc          140      0.01%     73.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        189804     11.89%     85.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       150304      9.42%     94.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead        48080      3.01%     97.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        35391      2.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      61835857                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    216922642                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     60080129                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     69589427                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded          63234776                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued         61204525                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded         5609                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined      7346664                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        63591                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4172                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined      8656295                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     94199026                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.649736                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.742828                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79105162     83.98%     83.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2649380      2.81%     86.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      2202213      2.34%     89.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1976067      2.10%     91.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      1842465      1.96%     93.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      1698853      1.80%     94.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1957840      2.08%     97.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1525015      1.62%     98.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      1242031      1.32%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     94199026                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.611936                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads       628865                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       473966                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     10047185                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5165084                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       29732008                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               100017855                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                  24951                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        165500746                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       117704713                       # number of cc regfile writes
system.switch_cpus1.committedInsts          250000003                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            423135512                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.400071                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.400071                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        362172469                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       162813645                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 108295                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       118013                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        29338788                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            4.298346                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            52560418                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           2292021                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles        5207012                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     50437348                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          594                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      2305489                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    431520384                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     50268397                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       128784                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    429911311                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         24625                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       178633                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        174356                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       204434                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       114812                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect         3201                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        644023188                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            429031933                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.589642                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        379742939                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              4.289553                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             429795465                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       379262981                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      225144764                       # number of integer regfile writes
system.switch_cpus1.ipc                      2.499554                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.499554                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass       684644      0.16%      0.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    215305047     50.07%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        35846      0.01%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv           21      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        28733      0.01%     50.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc     37956176      8.83%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     37952029      8.83%     67.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt     47520712     11.05%     78.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     37950628      8.82%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     39331506      9.15%     96.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       924593      0.22%     97.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     10980950      2.55%     99.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      1369216      0.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     430040102                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      174419248                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    348201084                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    173715486                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    178380692                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            1451267                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003375                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         387031     26.67%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu          3358      0.23%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            2      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt          682      0.05%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         91870      6.33%     33.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       334337     23.04%     56.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead       439090     30.26%     86.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       194897     13.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     256387477                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    613242243                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    255316447                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    261524523                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         431519830                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        430040102                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded          554                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined      8384755                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         2303                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          471                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined      4868947                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     99909560                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     4.304294                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.883901                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     20332439     20.35%     20.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      3084612      3.09%     23.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      6414766      6.42%     29.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7204161      7.21%     37.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     10484204     10.49%     47.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     12398258     12.41%     59.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     10696354     10.71%     70.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      9950883      9.96%     80.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     19343883     19.36%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     99909560                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  4.299633                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads        14645                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        47871                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     50437348                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      2305489                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      111303439                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               100017855                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    135                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads          2043772                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes          967217                       # number of cc regfile writes
system.switch_cpus2.committedInsts           56887609                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             62539132                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.758166                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.758166                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        104499671                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes        47146721                       # number of floating regfile writes
system.switch_cpus2.idleCycles                   8969                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts         1236                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches          360767                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.758882                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            37898754                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           6997525                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       19016226                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     17580183                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts           90                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      7008305                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts     62596812                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     30901229                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts          616                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts     75901761                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        199136                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents     16360747                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles          1476                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles     16587775                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents          491                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         1224                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect           12                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers         86158330                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count             62567635                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.534412                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers         46044081                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.625565                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent              62568033                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads        83786396                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        8063114                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.568775                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.568775                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      9091862     11.98%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu           14      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     17792177     23.44%     35.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     35.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     35.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     35.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv       351126      0.46%     35.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     35.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     10767859     14.19%     50.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     50.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     50.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     50.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     10595265     13.96%     64.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite           10      0.00%     64.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     20306534     26.75%     90.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      6997530      9.22%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      75902377                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses       68491881                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    130091656                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     54144040                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes     54205629                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            8963843                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.118097                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         113874      1.27%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd      1360139     15.17%     16.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     16.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     16.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     16.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     16.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     16.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult      1128719     12.59%     29.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     29.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     29.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     29.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     29.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     29.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     29.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     29.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     29.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     29.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     29.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     29.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     29.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     29.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2071531     23.11%     52.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite            0      0.00%     52.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      3705531     41.34%     93.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       584049      6.52%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      16374339                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    130686344                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      8423595                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes      8449354                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded          62596812                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued         75902377                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined        57680                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued          517                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined        97801                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    100008886                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.758956                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.869310                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     82732456     82.73%     82.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1853262      1.85%     84.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1871520      1.87%     86.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      1521235      1.52%     87.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      4380352      4.38%     92.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2511634      2.51%     94.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1986413      1.99%     96.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1471798      1.47%     98.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      1680216      1.68%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    100008886                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.758888                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads       598182                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       167600                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     17580183                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7008305                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads       39790951                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               100017855                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads          6906163                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes         7066101                       # number of cc regfile writes
system.switch_cpus3.committedInsts           25557479                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             45481650                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      3.913448                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                3.913448                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads         46474907                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        35451155                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 258795                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts        17871                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches         1224066                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            0.482164                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            13379782                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores           2303425                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       10483784                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     11030854                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        15588                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts      2518898                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts     48609914                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     11076357                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        60296                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts     48224989                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         20210                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      7220011                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles         43221                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      7250780                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents          418                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect          406                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect        17465                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers         46676419                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count             47853415                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.665716                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers         31073235                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              0.478449                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent              48072021                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads        36146321                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        8855607                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.255529                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.255529                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass       229912      0.48%      0.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     13282524     27.51%     27.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          769      0.00%     27.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     27.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd      9524951     19.73%     47.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     47.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     47.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     47.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     47.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     47.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     47.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     47.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     47.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     47.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        13766      0.03%     47.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     47.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     47.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc          406      0.00%     47.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     47.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     47.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     47.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     47.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     47.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     47.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd      5686942     11.78%     59.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv       705181      1.46%     60.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult      5440310     11.27%     72.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     72.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     72.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     72.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1274350      2.64%     74.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       254841      0.53%     75.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead      9821819     20.34%     95.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      2049514      4.24%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      48285285                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       37998549                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads     75706561                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     37479585                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     39699317                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt             396663                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008215                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          11253      2.84%      2.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      2.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      2.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd         2761      0.70%      3.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      3.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      3.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      3.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      3.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      3.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      3.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      3.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      3.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      3.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu          1130      0.28%      3.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd        39315      9.91%     13.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     13.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     13.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     13.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv          240      0.06%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult        79855     20.13%     33.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     33.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     33.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     33.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     33.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     33.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     33.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     33.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     33.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     33.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     33.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     33.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     33.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     33.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         42418     10.69%     44.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        42487     10.71%     55.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       154900     39.05%     94.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite        22304      5.62%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses      10453487                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    121032508                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     10373830                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes     12039075                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded          48591119                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued         48285285                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded        18795                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined      3128077                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued        12776                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        17229                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined      1690054                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     99759060                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.484019                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.634108                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     89494845     89.71%     89.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1496045      1.50%     91.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1166487      1.17%     92.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       978021      0.98%     93.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      1087376      1.09%     94.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      1233264      1.24%     95.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1219092      1.22%     96.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       979613      0.98%     97.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      2104317      2.11%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     99759060                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  0.482767                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads       955604                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1112046                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     11030854                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      2518898                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads       15819485                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               100017855                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    434                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     11182238                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        11182239                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     11226907                       # number of overall hits
system.cpu0.dcache.overall_hits::total       11226908                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      1043790                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1043794                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            4                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      1049594                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1049598                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  63331819118                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  63331819118                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  63331819118                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  63331819118                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     12226028                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12226033                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     12276501                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12276506                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.800000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.085374                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.085375                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.800000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.085496                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.085496                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 60674.866705                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 60674.634188                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 60339.349423                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 60339.119471                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1554                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             26                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    59.769231                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       615825                       # number of writebacks
system.cpu0.dcache.writebacks::total           615825                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       405507                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       405507                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       405507                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       405507                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       638283                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       638283                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       641679                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       641679                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  37357756181                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  37357756181                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  38117726117                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  38117726117                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.052207                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.052207                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.052269                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.052269                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 58528.515065                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 58528.515065                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 59403.106720                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 59403.106720                       # average overall mshr miss latency
system.cpu0.dcache.replacements                615825                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data      6861384                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6861385                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            4                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data       959994                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       959998                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  55096118064                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  55096118064                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data      7821378                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      7821383                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.800000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.122740                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.122740                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 57392.148351                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 57391.909216                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       391299                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       391299                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       568695                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       568695                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  30170956176                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  30170956176                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.072710                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.072710                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 53052.965431                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 53052.965431                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data      4320854                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4320854                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        83796                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        83796                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   8235701054                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   8235701054                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data      4404650                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4404650                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.019024                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.019024                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 98282.746838                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 98282.746838                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data        14208                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        14208                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        69588                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        69588                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   7186800005                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   7186800005                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.015799                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.015799                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 103276.427042                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 103276.427042                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data        44669                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        44669                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data         5804                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         5804                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        50473                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        50473                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.114992                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.114992                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         3396                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3396                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data    759969936                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    759969936                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.067283                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.067283                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 223783.844523                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 223783.844523                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.529992                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           11870006                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           616337                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            19.258954                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.014288                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.515703                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000028                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999054                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999082                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          428                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         98828385                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        98828385                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           14                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      5181631                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         5181645                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           14                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      5181631                       # number of overall hits
system.cpu0.icache.overall_hits::total        5181645                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       384432                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        384433                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       384432                       # number of overall misses
system.cpu0.icache.overall_misses::total       384433                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst   6048387225                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6048387225                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst   6048387225                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6048387225                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           15                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      5566063                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5566078                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           15                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      5566063                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5566078                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.066667                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.069067                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.069067                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.066667                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.069067                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.069067                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 15733.308426                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15733.267500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 15733.308426                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15733.267500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       366276                       # number of writebacks
system.cpu0.icache.writebacks::total           366276                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst        17415                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        17415                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst        17415                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        17415                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       367017                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       367017                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       367017                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       367017                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst   4988370969                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4988370969                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst   4988370969                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4988370969                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.065938                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.065938                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.065938                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.065938                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 13591.661882                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13591.661882                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 13591.661882                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13591.661882                       # average overall mshr miss latency
system.cpu0.icache.replacements                366276                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           14                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      5181631                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        5181645                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            1                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       384432                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       384433                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst   6048387225                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6048387225                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      5566063                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5566078                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.066667                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.069067                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.069067                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 15733.308426                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15733.267500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst        17415                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        17415                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       367017                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       367017                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst   4988370969                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4988370969                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.065938                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.065938                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 13591.661882                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13591.661882                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          499.800748                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            5548663                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           367018                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            15.118231                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.077280                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   499.723468                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000151                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.976022                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.976173                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          496                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         44895642                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        44895642                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         15                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         939030                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       469565                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       855962                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq        25864                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp        25864                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         44325                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        44325                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       939031                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      1100106                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      1900216                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            3000322                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port     46917632                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     78857920                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           125775552                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       343644                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               21992896                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1352647                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.012016                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.109169                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1336424     98.80%     98.80% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               16192      1.20%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                  31      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1352647                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1317196973                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           4.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy      366737299                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          1.1                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      624363243                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          1.9                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst       352169                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       295744                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         647913                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst       352169                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       295744                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        647913                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst        14642                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       320583                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       335230                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            4                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst        14642                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       320583                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       335230                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst   3382137144                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  36373223703                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  39755360847                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst   3382137144                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  36373223703                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  39755360847                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst       366811                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       616327                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       983143                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst       366811                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       616327                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       983143                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.039917                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.520151                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.340978                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.039917                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.520151                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.340978                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 230988.740882                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 113459.614836                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 118591.298055                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 230988.740882                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 113459.614836                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 118591.298055                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       343413                       # number of writebacks
system.cpu0.l2cache.writebacks::total          343413                       # number of writebacks
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.data            2                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.data            2                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst        14631                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       320581                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       335212                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst        14631                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       320581                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       335212                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst   3375953334                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  36266452914                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  39642406248                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst   3375953334                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  36266452914                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  39642406248                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.039887                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.520148                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.340960                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.039887                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.520148                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.340960                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 230739.753537                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 113127.268659                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 118260.701431                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 230739.753537                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 113127.268659                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 118260.701431                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               343413                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       304217                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       304217                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       304217                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       304217                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       676490                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       676490                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       676490                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       676490                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data        25841                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total        25841                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data           18                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total           18                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data       388944                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total       388944                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data        25859                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total        25859                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.000696                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.000696                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data        21608                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total        21608                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data           18                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total           18                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data       441891                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total       441891                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.000696                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.000696                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 24549.500000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 24549.500000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        13545                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        13545                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        30778                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        30778                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   6985305702                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   6985305702                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        44323                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        44323                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.694402                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.694402                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 226957.752356                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 226957.752356                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        30778                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        30778                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   6975056628                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   6975056628                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.694402                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.694402                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 226624.752356                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 226624.752356                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst       352169                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       282199                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       634368                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            1                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst        14642                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       289805                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       304452                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst   3382137144                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  29387918001                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  32770055145                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst       366811                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       572004                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       938820                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.039917                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.506649                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.324292                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 230988.740882                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 101405.834961                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 107636.196001                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.inst           11                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.data            2                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total           13                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst        14631                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       289803                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       304434                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst   3375953334                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  29291396286                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  32667349620                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.039887                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.506645                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.324273                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 230739.753537                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 101073.475036                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 107305.194623                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4069.374150                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           1989693                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          347509                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            5.725587                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   154.137275                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.012822                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.092403                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   401.866753                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3513.264897                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.037631                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000003                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000023                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.098112                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.857731                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.993500                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          589                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         3037                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          393                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        32182885                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       32182885                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13719052605609                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  33305945715                       # Cumulative time (in ticks) in various power states
system.cpu0.thread32756.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread32756.numOps                      0                       # Number of Ops committed
system.cpu0.thread32756.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            2                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     42679455                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        42679457                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            2                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     42962753                       # number of overall hits
system.cpu1.dcache.overall_hits::total       42962755                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      7505444                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7505445                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      7563584                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7563585                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  47186352670                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  47186352670                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  47186352670                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  47186352670                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     50184899                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     50184902                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     50526337                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     50526340                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.333333                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.149556                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.149556                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.333333                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.149696                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.149696                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  6286.950202                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  6286.949364                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  6238.623471                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  6238.622647                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       119763                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            245                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   488.828571                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2529394                       # number of writebacks
system.cpu1.dcache.writebacks::total          2529394                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      4989730                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4989730                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      4989730                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4989730                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      2515714                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2515714                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2529907                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2529907                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  21106183612                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  21106183612                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  25556248759                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  25556248759                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.050129                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050129                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.050071                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050071                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data  8389.738902                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  8389.738902                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 10101.655420                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10101.655420                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2529394                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            2                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     42279702                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       42279704                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      7488708                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      7488709                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  42330196764                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  42330196764                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     49768410                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     49768413                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.333333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.150471                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.150471                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  5652.536694                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  5652.535940                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      4989726                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4989726                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      2498982                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2498982                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  16255646748                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  16255646748                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  6504.907498                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  6504.907498                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       399753                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        399753                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        16736                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        16736                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   4856155906                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4856155906                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       416489                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       416489                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.040184                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.040184                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 290162.279278                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 290162.279278                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data            4                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        16732                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        16732                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   4850536864                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4850536864                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.040174                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.040174                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 289895.820225                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 289895.820225                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       283298                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       283298                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        58140                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        58140                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data       341438                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       341438                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.170280                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.170280                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data        14193                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        14193                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data   4450065147                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   4450065147                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.041568                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.041568                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 313539.431198                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 313539.431198                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.611117                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           45492662                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2529906                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.981957                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13719052597617                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.001743                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.609374                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000003                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999237                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999240                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        406740626                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       406740626                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           21                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     20356551                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20356572                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           21                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     20356551                       # number of overall hits
system.cpu1.icache.overall_hits::total       20356572                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          215                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           217                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          215                       # number of overall misses
system.cpu1.icache.overall_misses::total          217                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     67897035                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     67897035                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     67897035                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     67897035                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           23                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     20356766                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20356789                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           23                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     20356766                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20356789                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.086957                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.086957                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 315800.162791                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 312889.562212                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 315800.162791                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 312889.562212                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           25                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           25                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          190                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          190                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          190                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     62458146                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     62458146                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     62458146                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     62458146                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 328727.084211                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 328727.084211                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 328727.084211                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 328727.084211                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           21                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     20356551                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20356572                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          215                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          217                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     67897035                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     67897035                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     20356766                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20356789                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.086957                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 315800.162791                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 312889.562212                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           25                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          190                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     62458146                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     62458146                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 328727.084211                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 328727.084211                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          130.582151                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20356764                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              192                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         106024.812500                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   128.582151                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.251137                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.255043                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          191                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          191                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.373047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        162854504                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       162854504                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        2513367                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty        69368                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      2503625                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq            1                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp            1                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         16731                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        16731                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      2513368                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          383                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      7589209                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            7589592                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        12224                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    323795200                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           323807424                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                        43600                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                2790400                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2573699                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000085                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.009203                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2573481     99.99%     99.99% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 218      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2573699                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      3369386907                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization          10.1                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         190142                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     2527375428                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          7.6                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      2482423                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        2482423                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      2482423                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       2482423                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          189                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data        47483                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        47675                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          189                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data        47483                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        47675                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     62327277                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  14698107180                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  14760434457                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     62327277                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  14698107180                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  14760434457                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          189                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      2529906                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2530098                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          189                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      2529906                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2530098                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.018769                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.018843                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.018769                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.018843                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 329773.952381                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 309544.619759                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 309605.337326                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 329773.952381                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 309544.619759                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 309605.337326                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks        43599                       # number of writebacks
system.cpu1.l2cache.writebacks::total           43599                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          189                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data        47483                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        47672                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          189                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data        47483                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        47672                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     62264340                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  14682295674                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  14744560014                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     62264340                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  14682295674                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  14744560014                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.018769                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.018842                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.018769                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.018842                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 329440.952381                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 309211.626772                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 309291.827782                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 329440.952381                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 309211.626772                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 309291.827782                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                43599                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks        53733                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total        53733                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks        53733                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total        53733                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      2475660                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      2475660                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      2475660                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      2475660                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        28971                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        28971                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        28971                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        28971                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data         1515                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total         1515                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data        15216                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        15216                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   4833193635                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   4833193635                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        16731                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        16731                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.909450                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.909450                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 317638.908715                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 317638.908715                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data        15216                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        15216                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   4828126707                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   4828126707                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.909450                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.909450                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 317305.908715                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 317305.908715                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      2480908                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      2480908                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          189                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        32267                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        32459                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     62327277                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   9864913545                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   9927240822                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      2513175                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      2513367                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.012839                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.012915                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 329773.952381                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 305727.633341                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 305839.391910                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          189                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        32267                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        32456                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     62264340                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   9854168967                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   9916433307                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.012839                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.012913                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 329440.952381                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 305394.643661                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 305534.671771                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        3931.430116                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           5059490                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           47695                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs          106.080092                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     2.502383                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.260477                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.191215                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    10.217910                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  3918.258131                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000611                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000064                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000047                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.002495                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.956606                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.959822                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          487                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         2675                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          871                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        80999567                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       80999567                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13719052605609                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  33305945715                       # Cumulative time (in ticks) in various power states
system.cpu1.thread31088.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread31088.numOps                      0                       # Number of Ops committed
system.cpu1.thread31088.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     16011840                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16011841                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     16642122                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16642123                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            7                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      1742059                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1742066                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            7                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      5706578                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5706585                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 121322153821                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 121322153821                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 121322153821                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 121322153821                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            8                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     17753899                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17753907                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            8                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     22348700                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22348708                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.875000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.098123                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.098123                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.875000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.255343                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.255343                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 69642.964917                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 69642.685077                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 21260.053542                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 21260.027463                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     40189763                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          1041167                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    38.600688                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2009844                       # number of writebacks
system.cpu2.dcache.writebacks::total          2009844                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1670079                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1670079                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1670079                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1670079                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data        71980                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        71980                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2010350                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2010350                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   6876091026                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6876091026                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 405772486335                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 405772486335                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.004054                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004054                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.089954                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.089954                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 95527.799750                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 95527.799750                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 201841.712306                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 201841.712306                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2009844                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data      9251345                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9251346                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            6                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      1506125                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1506131                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 110452060710                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 110452060710                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     10757470                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10757477                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.857143                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.140007                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.140008                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 73335.254849                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 73334.962702                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1500077                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1500077                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data         6048                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         6048                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data   1173819339                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1173819339                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.000562                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000562                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 194083.885417                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 194083.885417                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      6760495                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6760495                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       235934                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       235935                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  10870093111                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10870093111                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      6996429                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6996430                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data            1                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.033722                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.033722                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 46072.601283                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 46072.406006                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data       170002                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       170002                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        65932                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        65932                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   5702271687                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   5702271687                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.009424                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.009424                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 86487.163851                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 86487.163851                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       630282                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       630282                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data      3964519                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total      3964519                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data      4594801                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total      4594801                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.862827                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.862827                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data      1938370                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total      1938370                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data 398896395309                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total 398896395309                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.421862                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.421862                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 205789.604311                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 205789.604311                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.890013                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           18652479                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2010356                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.278197                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.072846                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.817167                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000142                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999643                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999785                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          502                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        180800020                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       180800020                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           27                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst      4961723                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         4961750                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           27                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst      4961723                       # number of overall hits
system.cpu2.icache.overall_hits::total        4961750                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst           49                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst           49                       # number of overall misses
system.cpu2.icache.overall_misses::total           51                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      5032296                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5032296                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      5032296                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5032296                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           29                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst      4961772                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4961801                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           29                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst      4961772                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4961801                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.068966                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.068966                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 102699.918367                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 98672.470588                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 102699.918367                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 98672.470588                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           49                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           49                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      5015979                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5015979                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      5015979                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5015979                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 102366.918367                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 102366.918367                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 102366.918367                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 102366.918367                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           27                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst      4961723                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        4961750                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst           49                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      5032296                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5032296                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst      4961772                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4961801                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 102699.918367                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 98672.470588                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           49                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      5015979                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5015979                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 102366.918367                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 102366.918367                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           50.994795                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            4961801                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         97290.215686                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    48.994795                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.095693                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.099599                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         39694459                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        39694459                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1944475                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      2616527                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       608471                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         65933                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        65932                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1944475                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          102                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      6030557                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            6030659                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         3264                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    257292800                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           257296064                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1215154                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               77769856                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       3225562                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000056                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.007491                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             3225381     99.99%     99.99% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 181      0.01%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         3225562                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      2677297023                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           8.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy          48951                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2008338651                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          6.0                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       791277                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         791277                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       791277                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        791277                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            7                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst           49                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1219073                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1219131                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            7                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst           49                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1219073                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1219131                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst      4983345                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 400508758998                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 400513742343                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst      4983345                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 400508758998                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 400513742343                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            7                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst           49                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2010350                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2010408                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            7                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst           49                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2010350                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2010408                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.606398                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.606410                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.606398                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.606410                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 101700.918367                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 328535.501154                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 328523.958740                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 101700.918367                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 328535.501154                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 328523.958740                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1215154                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1215154                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst           49                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1219073                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1219122                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst           49                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1219073                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1219122                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst      4967028                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 400102808022                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 400107775050                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst      4967028                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 400102808022                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 400107775050                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.606398                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.606405                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.606398                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.606405                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 101367.918367                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 328202.501427                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 328193.384296                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 101367.918367                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 328202.501427                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 328193.384296                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1215154                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      1705275                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      1705275                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      1705275                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      1705275                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       304569                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       304569                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       304569                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       304569                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        29977                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        29977                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        35955                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        35956                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   5506508979                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   5506508979                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        65932                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        65933                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.545335                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.545341                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 153150.020275                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 153145.760902                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        35955                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        35955                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   5494536297                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   5494536297                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.545335                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.545326                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 152817.029537                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 152817.029537                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       761300                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       761300                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            6                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst           49                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      1183118                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      1183175                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      4983345                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 395002250019                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 395007233364                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1944418                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1944475                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.608469                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.608480                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 101700.918367                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 333865.472437                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 333853.600156                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           49                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      1183118                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      1183167                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      4967028                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 394608271725                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 394613238753                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.608469                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.608476                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 101367.918367                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 333532.472437                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 333522.857511                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4091.873619                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           4020251                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1219250                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            3.297315                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     0.908842                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.004006                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.014143                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     0.095043                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4090.851586                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000222                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000001                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000003                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000023                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.998743                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.998993                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          417                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         2938                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          741                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        65543282                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       65543282                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13719052605609                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  33305945715                       # Cumulative time (in ticks) in various power states
system.cpu2.thread32756.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread32756.numOps                      0                       # Number of Ops committed
system.cpu2.thread32756.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.switch_cpus3.data     11553458                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        11553458                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     11664391                       # number of overall hits
system.cpu3.dcache.overall_hits::total       11664391                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      1278857                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1278861                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      1326120                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1326124                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 235963027352                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 235963027352                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 235963027352                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 235963027352                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     12832315                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     12832319                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     12990511                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     12990515                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.099659                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.099659                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.102084                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.102084                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 184510.877566                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 184510.300456                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 177934.898314                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 177934.361607                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1009319                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       302850                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            12023                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            413                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    83.949014                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   733.292978                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       413822                       # number of writebacks
system.cpu3.dcache.writebacks::total           413822                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       897213                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       897213                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       897213                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       897213                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       381644                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       381644                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       414645                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       414645                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  62660716472                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  62660716472                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  72639337196                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  72639337196                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.029741                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.029741                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.031919                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.031919                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 164186.300510                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 164186.300510                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 175184.403999                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 175184.403999                       # average overall mshr miss latency
system.cpu3.dcache.replacements                413822                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data      9857076                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9857076                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            4                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      1227522                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1227526                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 230707329399                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 230707329399                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     11084598                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     11084602                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.110741                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.110742                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 187945.576046                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 187944.963609                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       897210                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       897210                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       330312                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       330312                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  57422341845                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  57422341845                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.029799                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.029799                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 173842.736095                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 173842.736095                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data      1696382                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1696382                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        51335                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        51335                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   5255697953                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   5255697953                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data      1747717                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1747717                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.029373                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.029373                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 102380.402318                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 102380.402318                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            3                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        51332                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        51332                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   5238374627                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   5238374627                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.029371                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.029371                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 102048.909589                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 102048.909589                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       110933                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       110933                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        47263                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        47263                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       158196                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       158196                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.298762                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.298762                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        33001                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        33001                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   9978620724                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   9978620724                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.208608                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.208608                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 302373.283355                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 302373.283355                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.643742                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           12079039                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           414334                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            29.152903                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.006142                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.637600                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000012                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999292                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999304                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          381                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        104338454                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       104338454                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           15                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst      3229062                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3229077                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           15                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst      3229062                       # number of overall hits
system.cpu3.icache.overall_hits::total        3229077                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          643                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           645                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          643                       # number of overall misses
system.cpu3.icache.overall_misses::total          645                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    170684145                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    170684145                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    170684145                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    170684145                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           17                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst      3229705                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3229722                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           17                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst      3229705                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3229722                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.117647                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000199                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000200                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.117647                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000199                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000200                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 265449.681182                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 264626.581395                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 265449.681182                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 264626.581395                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks           19                       # number of writebacks
system.cpu3.icache.writebacks::total               19                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst          154                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          154                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst          154                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          154                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          489                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          489                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          489                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          489                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    133901631                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    133901631                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    133901631                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    133901631                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000151                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000151                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000151                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000151                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 273827.466258                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 273827.466258                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 273827.466258                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 273827.466258                       # average overall mshr miss latency
system.cpu3.icache.replacements                    19                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           15                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst      3229062                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3229077                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          643                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          645                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    170684145                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    170684145                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           17                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst      3229705                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3229722                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.117647                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000199                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000200                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 265449.681182                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 264626.581395                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst          154                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          154                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          489                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          489                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    133901631                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    133901631                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000151                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000151                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 273827.466258                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 273827.466258                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          253.649493                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3229568                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              491                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          6577.531568                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   251.649493                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.491503                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.495409                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          472                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           60                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         25838267                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        25838267                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         17                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         363807                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       175076                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       472378                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq          314                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp          314                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         51018                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        51018                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       363808                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         1001                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      1243119                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            1244120                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        32640                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     53001984                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            53034624                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       233613                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               14951232                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        648753                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000872                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.029524                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              648187     99.91%     99.91% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 566      0.09%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          648753                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       551666781                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           1.7                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         488843                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      414020232                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          1.2                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       177204                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         177204                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       177204                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        177204                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          489                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       237127                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       237622                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          489                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       237127                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       237622                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    133567632                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  71610159159                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  71743726791                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    133567632                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  71610159159                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  71743726791                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          489                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       414331                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       414826                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          489                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       414331                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       414826                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.572313                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.572823                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.572313                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.572823                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 273144.441718                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 301990.744027                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 301923.756180                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 273144.441718                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 301990.744027                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 301923.756180                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       233613                       # number of writebacks
system.cpu3.l2cache.writebacks::total          233613                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          489                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       237127                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       237616                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          489                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       237127                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       237616                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    133404795                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  71531196201                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  71664600996                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    133404795                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  71531196201                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  71664600996                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.572313                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.572809                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.572313                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.572809                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 272811.441718                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 301657.745432                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 301598.381405                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 272811.441718                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 301657.745432                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 301598.381405                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               233613                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       125252                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       125252                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       125252                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       125252                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       288588                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       288588                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       288588                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       288588                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data          314                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          314                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data          314                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          314                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        33624                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        33624                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data        17394                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        17394                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data   5077235349                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total   5077235349                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        51018                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        51018                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.340938                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.340938                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 291895.788720                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 291895.788720                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data        17394                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        17394                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   5071443147                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total   5071443147                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.340938                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.340938                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 291562.788720                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 291562.788720                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       143580                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       143580                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          489                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       219733                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       220228                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    133567632                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  66532923810                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  66666491442                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          489                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       363313                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       363808                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.604804                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.605341                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 273144.441718                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 302789.857736                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 302715.782925                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          489                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       219733                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       220222                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    133404795                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  66459753054                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  66593157849                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.604804                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.605325                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 272811.441718                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 302456.859252                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 302391.032000                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4074.395862                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            828979                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          237709                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            3.487369                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     2.505964                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.018919                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     1.106422                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst     5.109714                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4065.654844                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.000612                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000005                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000270                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.001247                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.992592                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.994726                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          492                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         3413                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          151                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        13501389                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       13501389                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13719052605609                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  33305945715                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1740298                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       2129405                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        680144                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            555461                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                26                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp               21                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              99342                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             99341                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1740301                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      1001258                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       138736                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      3653234                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       708291                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 5501519                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     42623872                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      5827776                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    155782592                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     30122816                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                234357056                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           1542825                       # Total snoops (count)
system.l3bus.snoopTraffic                    63190976                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            3412592                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.000004                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.001952                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  3412579    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                       13      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total              3412592                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1853646558                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                5.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           223258842                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.7                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            31804663                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           812978726                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               2.4                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           158470378                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.5                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst         3317                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data       207621                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data         1170                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data         1701                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              213809                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst         3317                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data       207621                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data         1170                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data         1701                       # number of overall hits
system.l3cache.overall_hits::total             213809                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            7                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst        11314                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       112958                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          189                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        46313                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst           49                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      1219073                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          489                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       235426                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           1625834                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            7                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst        11314                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       112958                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          189                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        46313                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst           49                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      1219073                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          489                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       235426                       # number of overall misses
system.l3cache.overall_misses::total          1625834                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst   3268803208                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  32029588864                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     61501770                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  14472788301                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst      4770891                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 395128781969                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    131408784                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  70529584897                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 515627228684                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst   3268803208                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  32029588864                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     61501770                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  14472788301                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst      4770891                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 395128781969                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    131408784                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  70529584897                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 515627228684                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            7                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst        14631                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       320579                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          189                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data        47483                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst           49                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1219073                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          489                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       237127                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1839643                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            7                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst        14631                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       320579                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          189                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data        47483                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst           49                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1219073                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          489                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       237127                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1839643                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.773290                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.352356                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.975360                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.992827                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.883777                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.773290                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.352356                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.975360                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.992827                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.883777                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 288916.670320                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 283553.080472                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 325406.190476                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 312499.477490                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 97365.122449                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 324122.330631                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 268729.619632                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 299582.819642                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 317146.294569                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 288916.670320                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 283553.080472                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 325406.190476                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 312499.477490                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 97365.122449                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 324122.330631                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 268729.619632                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 299582.819642                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 317146.294569                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         987359                       # number of writebacks
system.l3cache.writebacks::total               987359                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst        11314                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       112958                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          189                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        46313                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst           49                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      1219073                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          489                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       235426                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      1625811                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst        11314                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       112958                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          189                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        46313                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst           49                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      1219073                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          489                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       235426                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      1625811                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst   3193451968                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  31277295244                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     60243030                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  14164350381                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      4444551                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 387009762449                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    128152044                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  68961654397                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 504799354064                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst   3193451968                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  31277295244                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     60243030                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  14164350381                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      4444551                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 387009762449                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    128152044                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  68961654397                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 504799354064                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.773290                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.352356                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.975360                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.992827                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.883764                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.773290                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.352356                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.975360                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.992827                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.883764                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 282256.670320                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 276893.139432                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 318746.190476                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 305839.621294                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 90705.122449                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 317462.336094                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 262069.619632                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 292922.847931                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 310490.797555                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 282256.670320                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 276893.139432                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 318746.190476                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 305839.621294                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 90705.122449                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 317462.336094                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 262069.619632                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 292922.847931                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 310490.797555                       # average overall mshr miss latency
system.l3cache.replacements                   1542820                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      1142046                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      1142046                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      1142046                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      1142046                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       680144                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       680144                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       680144                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       680144                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data            7                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               7                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_misses::.switch_cpus0.data           13                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total            14                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total           21                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.650000                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total     0.666667                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus0.data           13                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total           14                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data       218780                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        17649                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total       236429                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.650000                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 16829.230769                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        17649                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total 16887.785714                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus0.data         7527                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data          876                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data          152                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total             8555                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        23249                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        14340                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        35955                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        17242                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          90787                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   6743928335                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   4754147014                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   5350207347                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   4998538265                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  21846820961                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        30776                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data        15216                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        35955                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data        17394                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        99342                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.755426                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.942429                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.991261                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.913883                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 290073.910061                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 331530.475174                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 148802.874343                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 289904.782798                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 240638.207684                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        23249                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        14340                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        35955                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        17242                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        90786                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   6589089995                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   4658642614                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   5110753707                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   4883706545                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  21242192861                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.755426                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.942429                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.991261                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.913873                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 283413.910061                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 324870.475174                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 142143.059574                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 283244.782798                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 233980.931652                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst         3317                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       200094                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data          294                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data         1549                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       205254                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst        11314                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        89709                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          189                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        31973                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst           49                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data      1183118                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          489                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       218184                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      1535047                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst   3268803208                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  25285660529                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     61501770                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   9718641287                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      4770891                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 389778574622                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    131408784                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  65531046632                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 493780407723                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst        14631                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       289803                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        32267                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      1183118                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          489                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       219733                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1740301                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.773290                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.309552                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.990889                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.992951                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.882058                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 288916.670320                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 281863.141145                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 325406.190476                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 303964.009852                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 97365.122449                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 329450.295424                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 268729.619632                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 300347.626920                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 321671.198161                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst        11314                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        89709                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          189                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        31973                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           49                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      1183118                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          489                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       218184                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      1535025                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst   3193451968                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  24688205249                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     60243030                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   9505707767                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      4444551                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 381899008742                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    128152044                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  64077947852                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 483557161203                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.773290                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.309552                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.990889                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.992951                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.882046                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 282256.670320                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 275203.215385                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 318746.190476                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 297304.218153                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 90705.122449                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 322790.295424                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 262069.619632                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 293687.657445                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 315015.821373                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64054.035479                       # Cycle average of tags in use
system.l3cache.tags.total_refs                2036006                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1822145                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.117368                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13719106520307                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64054.035479                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.977387                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.977387                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65536                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          530                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         4205                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        44481                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        16320                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             60411809                       # Number of tag accesses
system.l3cache.tags.data_accesses            60411809                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    987359.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples     11314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    112909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     46310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples        49.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   1219073.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       489.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    235419.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000249928310                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        61699                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        61700                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1891609                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             949510                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1625811                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     987359                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1625811                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   987359                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     59                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      14.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      85.23                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       533                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1625811                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               987359                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   41145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   51382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   52312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   53816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   60731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   67911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   76034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   86125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  100357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  114098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 122920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 123476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 119080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 109766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  99176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  88488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  75631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  61064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  42890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  28920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                  18247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                  10118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                   5828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                   3310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                   2444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                   1985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                   1731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                   1633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                   1429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                   1236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                    931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                    671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                    516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                    267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                     75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  13518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  16580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  20154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  24273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  28462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  32395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  33745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  20126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  18585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  17072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  15771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  14541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  13530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  12665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  11900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  11130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  10625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  10077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                   9686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                   9478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                   9242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                   9169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                   9159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                   9003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                   9098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                   9078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                   9030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                   9271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                   9528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                   9925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                  10138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                  10303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                  10730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                  11247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                  11793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  12592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  13818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  15259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  16793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  18678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  20678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  22777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                 24989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                 26713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 28106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 29119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 29851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 29961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 30063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 30297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 29897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                 22642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                 15142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                 10489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  7385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                  5097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                  3433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                  2158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                  1508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                  1020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                   517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                   393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                   304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                   261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                   219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                   201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                   163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                   162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                   698                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        61700                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.349238                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.866532                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    275.656370                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        61699    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::67584-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         61700                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        61699                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001457                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.059422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            61645     99.91%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               25      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               21      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         61699                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               104051904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             63190976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3124.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1897.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   33305358636                       # Total gap between requests
system.mem_ctrls.avgGap                      12745.19                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst       724096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      7226112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        12096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      2963776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         3136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     78020608                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        31296                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data     15066752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     63186752                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 21740736.076569970697                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 216961554.616701632738                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 363178.285175156838                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 88986366.180827185512                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 94157.333193559185                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 2342542214.100787162781                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 939651.753707151860                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 452374103.382884025574                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1897160733.891196489334                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst        11314                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       112958                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          189                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        46313                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst           49                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      1219073                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          489                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       235426                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       987359                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst   2767602966                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  27033933982                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     53144999                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  12425041040                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      2608535                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 341167668712                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst    109774052                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data  60110968671                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2804789303208                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst    244617.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    239327.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst    281190.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    268284.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     53235.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    279858.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst    224486.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    255328.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2840698.57                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses          1334400                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               8451                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                    28264                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  83211                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           12                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            6                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            5                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            4                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            2                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            2                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst       724096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      7229248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        12096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      2963968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         3136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     78020608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        31296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data     15067200                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     104053120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst       724096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        12096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        31296                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       771072                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     63190976                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     63190976                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst        11314                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       112957                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          189                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        46312                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      1219072                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          489                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       235425                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1625830                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       987359                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        987359                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         1922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         7686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         3843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         1922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         3843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data        13451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         3843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         7686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst     21740736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    217055712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       363178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     88992131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst        94157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data   2342542214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       939652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    452387554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3124159531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         1922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         3843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         3843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         3843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst     21740736                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       363178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst        94157                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       939652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     23151174                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1897287558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1897287558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1897287558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         1922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         7686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         3843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         1922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         3843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data        13451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         3843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         7686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst     21740736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    217055712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       363178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     88992131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst        94157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data   2342542214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       939652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    452387554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      5021447089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1625748                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              987293                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        48404                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        50381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        52186                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        51303                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        48030                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        49340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        50521                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        50187                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        51439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        47958                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        49615                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        53952                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        51968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        51030                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        48597                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        52265                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        51087                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        54333                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        50030                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        50855                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        52264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        49844                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        52041                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        49800                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        51021                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        53476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        51672                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        49795                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        50900                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        50748                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        49356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        51350                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        30259                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        31763                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        31775                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        31058                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        29298                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        31009                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        31033                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        29994                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        31050                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        28638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        30940                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        31818                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        30985                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        30445                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        29516                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        31270                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        29786                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        32641                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        29487                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        31842                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        31484                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        29498                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        31226                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        30615                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        32118                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        31848                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        31762                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        29907                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        32003                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        31535                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        29361                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        31329                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            415233158941                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            5416992336                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       443670742957                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               255410.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          272902.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1037375                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             241255                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            63.81                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           24.44                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1334411                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   125.324674                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    92.349899                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   156.105502                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       911476     68.31%     68.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       293747     22.01%     90.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        56293      4.22%     94.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        21933      1.64%     96.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        12764      0.96%     97.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         8622      0.65%     97.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         6429      0.48%     98.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         5081      0.38%     98.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        18066      1.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1334411                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             104047872                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           63186752                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3124.001962                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1897.160734                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   26.14                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               16.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               9.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               48.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    4161696975.072008                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    5532922773.268781                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   6838411124.966409                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  3710736791.327986                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11874071642.729748                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 28086068880.878536                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 161821485.504000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  60365729673.748718                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1812.460498                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        67932                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2999835572                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  30306042211                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1535044                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       987359                       # Transaction distribution
system.membus.trans_dist::CleanEvict           555461                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               19                       # Transaction distribution
system.membus.trans_dist::ReadExReq             90787                       # Transaction distribution
system.membus.trans_dist::ReadExResp            90786                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1535047                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      4794503                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      4794503                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                4794503                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    167244096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    167244096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               167244096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                5                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1625853                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1625853    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1625853                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          2370598187                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               7.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2975178086                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        8160207                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      6019981                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       203575                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      3588386                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        3367616                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    93.847652                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         710022                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect         1401                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       187464                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       150307                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        37157                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted         7855                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts      7164815                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1437                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       150640                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     93181679                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.599835                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.900045                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     81791558     87.78%     87.78% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      2138458      2.29%     90.07% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      1172346      1.26%     91.33% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      1679096      1.80%     93.13% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4       621336      0.67%     93.80% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5       428492      0.46%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6       388448      0.42%     94.67% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       280887      0.30%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8      4681058      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     93181679                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted     30437797                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted      55893603                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           13225724                       # Number of memory references committed
system.switch_cpus0.commit.loads              8821384                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                880                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           6810227                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating            308654                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer           55638292                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       606596                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       144586      0.26%      0.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     42205593     75.51%     75.77% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        43772      0.08%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv       179396      0.32%     76.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd         5374      0.01%     76.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        33676      0.06%     76.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     76.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt         8612      0.02%     76.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc        46870      0.08%     76.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     76.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     76.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     76.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     76.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     76.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     76.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead      8794646     15.73%     92.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      4222330      7.55%     99.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead        26738      0.05%     99.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       182010      0.33%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total     55893603                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples      4681058                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5781215                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     78859550                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles          7693370                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      1703611                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        161261                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      3291419                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred        58766                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts      64969200                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       292508                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses            9694652                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses            4925197                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               153599                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                17856                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      5225225                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts              36707142                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches            8160207                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      4227945                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             88699575                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles         438350                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.tlbCycles               446                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.miscStallCycles         4985                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles        49620                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines          5566063                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        66660                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     94199026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.719206                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.108555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        82714529     87.81%     87.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1          775078      0.82%     88.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2          783995      0.83%     89.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3          983644      1.04%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4          926641      0.98%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5          972471      1.03%     92.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6          868843      0.92%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7          718048      0.76%     94.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8         5455777      5.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     94199026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081588                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.367006                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses            5571418                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                61148                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            1810864                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        1225786                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         1660                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         4190                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores        760744                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads          159                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache            25                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  33305956038                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        161261                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         6513842                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       49377506                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles          318                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles          8564184                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     29581896                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts      64275894                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      1148944                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       4030271                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       8520314                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      18394392                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands     71651654                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          166077931                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups        97998227                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups           577788                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps     62588587                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps         9062923                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              2                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            2                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          8587016                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               151466635                       # The number of ROB reads
system.switch_cpus0.rob.writes              127139275                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts         30437797                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps           55893603                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       29876573                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     29683541                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       117267                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     10251593                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       10251393                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.998049                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed          14381                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups         7786                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits         7582                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          204                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           18                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts      7123674                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       117202                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     98912035                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     4.277897                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.513348                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     21593667     21.83%     21.83% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     19350709     19.56%     41.39% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2       104029      0.11%     41.50% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      9703089      9.81%     51.31% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4       154674      0.16%     51.47% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       341041      0.34%     51.81% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6        21826      0.02%     51.83% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      9131379      9.23%     61.06% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     38511621     38.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     98912035                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    250000003                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     423135512                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           48821151                       # Number of memory references committed
system.switch_cpus1.commit.loads             48404662                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          29133346                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         171081285                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          299737087                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass         1379      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    212942019     50.32%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        35834      0.01%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        22032      0.01%     50.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc     37956145      8.97%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     37952007      8.97%     68.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     47454304     11.21%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     37950626      8.97%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     38795582      9.17%     97.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite       297301      0.07%     97.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead      9609080      2.27%     99.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       119188      0.03%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    423135512                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     38511621                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         6893494                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     38304109                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         40803669                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     13733931                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        174356                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     10144564                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           68                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     434231343                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          327                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           50264281                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            2292021                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               157476                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 1618                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       157682                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             258431227                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           29876573                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10273356                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             99577457                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles         348842                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         20356766                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          101                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     99909560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     4.405500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.638633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        29586376     29.61%     29.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         9187100      9.20%     38.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2          790826      0.79%     39.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         7985383      7.99%     47.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         1709920      1.71%     49.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5          996491      1.00%     50.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6          945642      0.95%     51.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         1731907      1.73%     52.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        46975915     47.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     99909560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.298712                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.583851                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           20356766                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads             153975                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads        2032674                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation           76                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       1889000                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache           245                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  33305956038                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        174356                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        13369926                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles        5691007                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles         1066                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         48019666                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     32653538                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     432900122                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        13593                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      12310051                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         80449                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      14935074                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    508897879                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1025813684                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       381687387                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        365806320                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    500241906                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps         8655817                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         69012169                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               489917248                       # The number of ROB reads
system.switch_cpus1.rob.writes              861516026                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        250000003                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          423135512                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups         361851                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted       361837                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect         1237                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups       126549                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits         126547                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.998420                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed              7                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts        58115                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts         1236                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    100000682                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.625387                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.941281                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     86252637     86.25%     86.25% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1      3930116      3.93%     90.18% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      1680486      1.68%     91.86% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      1088536      1.09%     92.95% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       665116      0.67%     93.62% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       324969      0.32%     93.94% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       296591      0.30%     94.24% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       180267      0.18%     94.42% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8      5581964      5.58%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    100000682                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted     56887609                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted      62539132                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           24541031                       # Number of memory references committed
system.switch_cpus2.commit.loads             17544570                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            360706                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating          54138171                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer           28245961                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls            0                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu      9088841     14.53%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     17790329     28.45%     42.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       351126      0.56%     43.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     10767805     17.22%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead      4696031      7.51%     68.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite            0      0.00%     68.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     12848539     20.54%     88.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      6996461     11.19%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total     62539132                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples      5581964                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         1073081                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     91003414                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles          5602049                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      2328830                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles          1476                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved       125477                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts      62605381                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts            5                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           17579085                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            6997525                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                18663                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                  403                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles         6605                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts              57009937                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches             361851                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       126554                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            100000804                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles           2954                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines          4961772                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes            5                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    100008886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.626658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     1.970339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        89517085     89.51%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1          607134      0.61%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          425820      0.43%     90.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3          640536      0.64%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         1148261      1.15%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         1412852      1.41%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          830136      0.83%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7          763589      0.76%     95.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8         4663473      4.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    100008886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.003618                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.569998                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses            4961772                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            2226804                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads          35613                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation          491                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores         11844                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache       1039466                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  33305956038                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles          1476                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         2079975                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       35984105                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles          6880075                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     55063219                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts      62599716                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       5057355                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      44734845                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       8405387                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands     56197823                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          190224733                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups        57170038                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        104528769                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps     56147037                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps           50786                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         12354441                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               157015965                       # The number of ROB reads
system.switch_cpus2.rob.writes              125202699                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts         56887609                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps           62539132                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups        1288148                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      1257624                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect        17927                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      1180284                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        1179259                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.913156                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed          26028                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups         2072                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits         1729                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          343                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           33                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts      2597785                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1566                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        17808                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     99413347                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     0.457500                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     1.760535                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     91549049     92.09%     92.09% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      1328851      1.34%     93.43% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2       527878      0.53%     93.96% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3       508756      0.51%     94.47% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4       304214      0.31%     94.77% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5       195803      0.20%     94.97% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6       232547      0.23%     95.21% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       150370      0.15%     95.36% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8      4615879      4.64%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     99413347                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted     25557479                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted      45481650                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           12006126                       # Number of memory references committed
system.switch_cpus3.commit.loads             10260033                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1147772                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          36272249                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer           20047824                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls         1671                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass        20928      0.05%      0.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu     12491250     27.46%     27.51% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult          768      0.00%     27.51% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     27.51% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd      9257814     20.36%     47.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     47.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     47.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     47.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     47.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     47.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     47.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     47.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu        13706      0.03%     47.90% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     47.90% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     47.90% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc          406      0.00%     47.90% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     47.90% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     47.90% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     47.90% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     47.90% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     47.90% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     47.90% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd      5659800     12.44%     60.34% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       704020      1.55%     61.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult      5326832     11.71%     73.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     73.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     73.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead      1072285      2.36%     75.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite        65982      0.15%     76.10% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead      9187748     20.20%     96.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      1680111      3.69%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total     45481650                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples      4615879                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles          584143                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     92195515                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles          5840105                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      1096067                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles         43221                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      1165305                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          120                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts      49200347                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          627                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           11259612                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses            2305052                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                16499                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                  343                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles        65792                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts              28207986                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches            1288148                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1207016                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             99649928                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles          86680                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines          3229705                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          301                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     99759060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     0.508566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     1.840280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        91596329     91.82%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1          453755      0.45%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2          545151      0.55%     92.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3          741211      0.74%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4          610746      0.61%     94.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5          226971      0.23%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6          411911      0.41%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7          466838      0.47%     95.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8         4706148      4.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     99759060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.012879                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.282030                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses            3229705                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   26                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13752358551324                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads              16780                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads         770788                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation          418                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores        772794                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache         12464                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  33305956038                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles         43221                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         1033878                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       26300413                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles          6439385                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     65942154                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts      48810163                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      1897736                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       7696622                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      52799678                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      12259025                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands     51913808                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          107005530                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups        36682440                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups         47286120                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps     49104637                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps         2808962                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          6051293                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               142551175                       # The number of ROB reads
system.switch_cpus3.rob.writes               96504778                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts         25557479                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps           45481650                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
