Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 16 10:35:02 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal          2           
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-18  Warning           Missing input or output delay                       36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (55)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (55)
--------------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.275        0.000                      0                 1019        0.102        0.000                      0                 1019        3.000        0.000                       0                   419  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_0                     {0.000 5.000}        10.000          100.000         
slowclk_gen/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_10         {0.000 50.000}       100.000         10.000          
  clkfbout_clk_10         {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0                           5.294        0.000                      0                  108        0.260        0.000                      0                  108        4.500        0.000                       0                    55  
slowclk_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_10               4.275        0.000                      0                  911        0.102        0.000                      0                  911       49.500        0.000                       0                   360  
  clkfbout_clk_10                                                                                                                                                          17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           clk_out1_clk_10  clk_0            


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)                                             
(none)           clk_0                             
(none)           clk_out1_clk_10                   
(none)           clkfbout_clk_10                   
(none)                            clk_out1_clk_10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.294ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.704ns (16.693%)  route 3.513ns (83.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.221    timerseg_driver/ctr/clk
    SLICE_X58Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          2.044     7.721    timerseg_driver/ctr/S[1]
    SLICE_X59Y1          LUT6 (Prop_lut6_I0_O)        0.124     7.845 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__2/O
                         net (fo=1, routed)           0.807     8.652    timerseg_driver/ctr/D_ctr_q[0]_i_6__2_n_0
    SLICE_X59Y1          LUT5 (Prop_lut5_I4_O)        0.124     8.776 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.662     9.439    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X58Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519    14.924    timerseg_driver/ctr/clk
    SLICE_X58Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X58Y2          FDRE (Setup_fdre_C_R)       -0.429    14.733    timerseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                  5.294    

Slack (MET) :             5.294ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.704ns (16.693%)  route 3.513ns (83.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.221    timerseg_driver/ctr/clk
    SLICE_X58Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          2.044     7.721    timerseg_driver/ctr/S[1]
    SLICE_X59Y1          LUT6 (Prop_lut6_I0_O)        0.124     7.845 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__2/O
                         net (fo=1, routed)           0.807     8.652    timerseg_driver/ctr/D_ctr_q[0]_i_6__2_n_0
    SLICE_X59Y1          LUT5 (Prop_lut5_I4_O)        0.124     8.776 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.662     9.439    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X58Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519    14.924    timerseg_driver/ctr/clk
    SLICE_X58Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X58Y2          FDRE (Setup_fdre_C_R)       -0.429    14.733    timerseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                  5.294    

Slack (MET) :             5.294ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.704ns (16.693%)  route 3.513ns (83.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.221    timerseg_driver/ctr/clk
    SLICE_X58Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          2.044     7.721    timerseg_driver/ctr/S[1]
    SLICE_X59Y1          LUT6 (Prop_lut6_I0_O)        0.124     7.845 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__2/O
                         net (fo=1, routed)           0.807     8.652    timerseg_driver/ctr/D_ctr_q[0]_i_6__2_n_0
    SLICE_X59Y1          LUT5 (Prop_lut5_I4_O)        0.124     8.776 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.662     9.439    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X58Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519    14.924    timerseg_driver/ctr/clk
    SLICE_X58Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[8]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X58Y2          FDRE (Setup_fdre_C_R)       -0.429    14.733    timerseg_driver/ctr/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                  5.294    

Slack (MET) :             5.294ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.704ns (16.693%)  route 3.513ns (83.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.221    timerseg_driver/ctr/clk
    SLICE_X58Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          2.044     7.721    timerseg_driver/ctr/S[1]
    SLICE_X59Y1          LUT6 (Prop_lut6_I0_O)        0.124     7.845 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__2/O
                         net (fo=1, routed)           0.807     8.652    timerseg_driver/ctr/D_ctr_q[0]_i_6__2_n_0
    SLICE_X59Y1          LUT5 (Prop_lut5_I4_O)        0.124     8.776 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.662     9.439    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X58Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519    14.924    timerseg_driver/ctr/clk
    SLICE_X58Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X58Y2          FDRE (Setup_fdre_C_R)       -0.429    14.733    timerseg_driver/ctr/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                  5.294    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.704ns (16.978%)  route 3.442ns (83.022%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.221    timerseg_driver/ctr/clk
    SLICE_X58Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          2.044     7.721    timerseg_driver/ctr/S[1]
    SLICE_X59Y1          LUT6 (Prop_lut6_I0_O)        0.124     7.845 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__2/O
                         net (fo=1, routed)           0.807     8.652    timerseg_driver/ctr/D_ctr_q[0]_i_6__2_n_0
    SLICE_X59Y1          LUT5 (Prop_lut5_I4_O)        0.124     8.776 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.591     9.368    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X58Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.518    14.923    timerseg_driver/ctr/clk
    SLICE_X58Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[12]/C
                         clock pessimism              0.273    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X58Y3          FDRE (Setup_fdre_C_R)       -0.429    14.732    timerseg_driver/ctr/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.704ns (16.978%)  route 3.442ns (83.022%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.221    timerseg_driver/ctr/clk
    SLICE_X58Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          2.044     7.721    timerseg_driver/ctr/S[1]
    SLICE_X59Y1          LUT6 (Prop_lut6_I0_O)        0.124     7.845 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__2/O
                         net (fo=1, routed)           0.807     8.652    timerseg_driver/ctr/D_ctr_q[0]_i_6__2_n_0
    SLICE_X59Y1          LUT5 (Prop_lut5_I4_O)        0.124     8.776 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.591     9.368    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X58Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.518    14.923    timerseg_driver/ctr/clk
    SLICE_X58Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[13]/C
                         clock pessimism              0.273    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X58Y3          FDRE (Setup_fdre_C_R)       -0.429    14.732    timerseg_driver/ctr/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.704ns (16.978%)  route 3.442ns (83.022%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.221    timerseg_driver/ctr/clk
    SLICE_X58Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          2.044     7.721    timerseg_driver/ctr/S[1]
    SLICE_X59Y1          LUT6 (Prop_lut6_I0_O)        0.124     7.845 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__2/O
                         net (fo=1, routed)           0.807     8.652    timerseg_driver/ctr/D_ctr_q[0]_i_6__2_n_0
    SLICE_X59Y1          LUT5 (Prop_lut5_I4_O)        0.124     8.776 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.591     9.368    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X58Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.518    14.923    timerseg_driver/ctr/clk
    SLICE_X58Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[14]/C
                         clock pessimism              0.273    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X58Y3          FDRE (Setup_fdre_C_R)       -0.429    14.732    timerseg_driver/ctr/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.704ns (16.978%)  route 3.442ns (83.022%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.221    timerseg_driver/ctr/clk
    SLICE_X58Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          2.044     7.721    timerseg_driver/ctr/S[1]
    SLICE_X59Y1          LUT6 (Prop_lut6_I0_O)        0.124     7.845 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__2/O
                         net (fo=1, routed)           0.807     8.652    timerseg_driver/ctr/D_ctr_q[0]_i_6__2_n_0
    SLICE_X59Y1          LUT5 (Prop_lut5_I4_O)        0.124     8.776 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.591     9.368    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X58Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.518    14.923    timerseg_driver/ctr/clk
    SLICE_X58Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism              0.273    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X58Y3          FDRE (Setup_fdre_C_R)       -0.429    14.732    timerseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.704ns (17.260%)  route 3.375ns (82.740%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.221    timerseg_driver/ctr/clk
    SLICE_X58Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          2.044     7.721    timerseg_driver/ctr/S[1]
    SLICE_X59Y1          LUT6 (Prop_lut6_I0_O)        0.124     7.845 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__2/O
                         net (fo=1, routed)           0.807     8.652    timerseg_driver/ctr/D_ctr_q[0]_i_6__2_n_0
    SLICE_X59Y1          LUT5 (Prop_lut5_I4_O)        0.124     8.776 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.524     9.300    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X58Y1          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519    14.924    timerseg_driver/ctr/clk
    SLICE_X58Y1          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X58Y1          FDRE (Setup_fdre_C_R)       -0.429    14.733    timerseg_driver/ctr/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.704ns (17.260%)  route 3.375ns (82.740%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.221    timerseg_driver/ctr/clk
    SLICE_X58Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          2.044     7.721    timerseg_driver/ctr/S[1]
    SLICE_X59Y1          LUT6 (Prop_lut6_I0_O)        0.124     7.845 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__2/O
                         net (fo=1, routed)           0.807     8.652    timerseg_driver/ctr/D_ctr_q[0]_i_6__2_n_0
    SLICE_X59Y1          LUT5 (Prop_lut5_I4_O)        0.124     8.776 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.524     9.300    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X58Y1          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519    14.924    timerseg_driver/ctr/clk
    SLICE_X58Y1          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[5]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X58Y1          FDRE (Setup_fdre_C_R)       -0.429    14.733    timerseg_driver/ctr/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  5.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.275ns (69.748%)  route 0.119ns (30.252%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.567     1.511    bseg_driver/ctr/clk
    SLICE_X52Y0          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  bseg_driver/ctr/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.119     1.794    bseg_driver/ctr/D_ctr_q_reg[1]
    SLICE_X52Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.905 r  bseg_driver/ctr/D_ctr_q_reg[0]_i_2__1/O[1]
                         net (fo=1, routed)           0.000     1.905    bseg_driver/ctr/D_ctr_q_reg[0]_i_2__1_n_6
    SLICE_X52Y0          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.838     2.028    bseg_driver/ctr/clk
    SLICE_X52Y0          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[1]/C
                         clock pessimism             -0.517     1.511    
    SLICE_X52Y0          FDRE (Hold_fdre_C_D)         0.134     1.645    bseg_driver/ctr/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.274ns (69.478%)  route 0.120ns (30.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.567     1.511    bseg_driver/ctr/clk
    SLICE_X52Y0          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  bseg_driver/ctr/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.120     1.795    bseg_driver/ctr/D_ctr_q_reg[2]
    SLICE_X52Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.905 r  bseg_driver/ctr/D_ctr_q_reg[0]_i_2__1/O[2]
                         net (fo=1, routed)           0.000     1.905    bseg_driver/ctr/D_ctr_q_reg[0]_i_2__1_n_5
    SLICE_X52Y0          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.838     2.028    bseg_driver/ctr/clk
    SLICE_X52Y0          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[2]/C
                         clock pessimism             -0.517     1.511    
    SLICE_X52Y0          FDRE (Hold_fdre_C_D)         0.134     1.645    bseg_driver/ctr/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.538    aseg_driver/ctr/clk
    SLICE_X64Y7          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.164     1.702 r  aseg_driver/ctr/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.125     1.827    aseg_driver/ctr/D_ctr_q_reg[14]
    SLICE_X64Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.937 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7/O[2]
                         net (fo=1, routed)           0.000     1.937    aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7_n_5
    SLICE_X64Y7          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    aseg_driver/ctr/clk
    SLICE_X64Y7          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X64Y7          FDRE (Hold_fdre_C_D)         0.134     1.672    aseg_driver/ctr/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    aseg_driver/ctr/clk
    SLICE_X64Y5          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDRE (Prop_fdre_C_Q)         0.164     1.703 r  aseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.828    aseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X64Y5          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.938 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1__7/O[2]
                         net (fo=1, routed)           0.000     1.938    aseg_driver/ctr/D_ctr_q_reg[4]_i_1__7_n_5
    SLICE_X64Y5          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.866     2.056    aseg_driver/ctr/clk
    SLICE_X64Y5          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X64Y5          FDRE (Hold_fdre_C_D)         0.134     1.673    aseg_driver/ctr/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    aseg_driver/ctr/clk
    SLICE_X64Y6          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.164     1.703 r  aseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.829    aseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X64Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.939 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7/O[2]
                         net (fo=1, routed)           0.000     1.939    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7_n_5
    SLICE_X64Y6          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.866     2.056    aseg_driver/ctr/clk
    SLICE_X64Y6          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X64Y6          FDRE (Hold_fdre_C_D)         0.134     1.673    aseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.567     1.511    bseg_driver/ctr/clk
    SLICE_X52Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y2          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  bseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.127     1.801    bseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X52Y2          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.911 r  bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8/O[2]
                         net (fo=1, routed)           0.000     1.911    bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8_n_5
    SLICE_X52Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.838     2.028    bseg_driver/ctr/clk
    SLICE_X52Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism             -0.517     1.511    
    SLICE_X52Y2          FDRE (Hold_fdre_C_D)         0.134     1.645    bseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    aseg_driver/ctr/clk
    SLICE_X64Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.164     1.703 r  aseg_driver/ctr/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     1.829    aseg_driver/ctr/D_ctr_q_reg[2]
    SLICE_X64Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.939 r  aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.939    aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0_n_5
    SLICE_X64Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.866     2.056    aseg_driver/ctr/clk
    SLICE_X64Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[2]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X64Y4          FDRE (Hold_fdre_C_D)         0.134     1.673    aseg_driver/ctr/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.251ns (66.664%)  route 0.126ns (33.336%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    timerseg_driver/ctr/clk
    SLICE_X58Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y0          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  timerseg_driver/ctr/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.126     1.805    timerseg_driver/ctr/D_ctr_q_reg[1]
    SLICE_X58Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.915 r  timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__2/O[1]
                         net (fo=1, routed)           0.000     1.915    timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__2_n_6
    SLICE_X58Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    timerseg_driver/ctr/clk
    SLICE_X58Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/C
                         clock pessimism             -0.516     1.539    
    SLICE_X58Y0          FDRE (Hold_fdre_C_D)         0.105     1.644    timerseg_driver/ctr/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.252ns (66.423%)  route 0.127ns (33.577%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    timerseg_driver/ctr/clk
    SLICE_X58Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y0          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  timerseg_driver/ctr/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     1.807    timerseg_driver/ctr/D_ctr_q_reg[2]
    SLICE_X58Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.918 r  timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__2/O[2]
                         net (fo=1, routed)           0.000     1.918    timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__2_n_5
    SLICE_X58Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    timerseg_driver/ctr/clk
    SLICE_X58Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[2]/C
                         clock pessimism             -0.516     1.539    
    SLICE_X58Y0          FDRE (Hold_fdre_C_D)         0.105     1.644    timerseg_driver/ctr/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    timerseg_driver/ctr/clk
    SLICE_X58Y1          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  timerseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.134     1.813    timerseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X58Y1          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.924 r  timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__9/O[2]
                         net (fo=1, routed)           0.000     1.924    timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__9_n_5
    SLICE_X58Y1          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    timerseg_driver/ctr/clk
    SLICE_X58Y1          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[6]/C
                         clock pessimism             -0.516     1.539    
    SLICE_X58Y1          FDRE (Hold_fdre_C_D)         0.105     1.644    timerseg_driver/ctr/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y4    aseg_driver/ctr/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y6    aseg_driver/ctr/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y6    aseg_driver/ctr/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y7    aseg_driver/ctr/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y7    aseg_driver/ctr/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y7    aseg_driver/ctr/D_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y7    aseg_driver/ctr/D_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y8    aseg_driver/ctr/D_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y8    aseg_driver/ctr/D_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y4    aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y4    aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y6    aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y6    aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y6    aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y6    aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y7    aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y7    aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y7    aseg_driver/ctr/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y7    aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y4    aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y4    aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y6    aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y6    aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y6    aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y6    aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y7    aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y7    aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y7    aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y7    aseg_driver/ctr/D_ctr_q_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  slowclk_gen/inst/clk_in1
  To Clock:  slowclk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slowclk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { slowclk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_10
  To Clock:  clk_out1_clk_10

Setup :            0  Failing Endpoints,  Worst Slack        4.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.512ns  (logic 54.326ns (56.879%)  route 41.186ns (43.121%))
  Logic Levels:           274  (CARRY4=236 LUT2=18 LUT3=10 LUT4=2 LUT6=8)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 101.441 - 100.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.554     1.554    sm/clk_out1
    SLICE_X50Y22         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDSE (Prop_fdse_C_Q)         0.518     2.072 r  sm/D_states_q_reg[1]/Q
                         net (fo=192, routed)         3.114     5.186    sm/D_states_q[1]
    SLICE_X60Y19         LUT4 (Prop_lut4_I2_O)        0.124     5.310 r  sm/D_registers_d_reg[7]_i_71/O
                         net (fo=1, routed)           0.286     5.596    sm/D_registers_d_reg[7]_i_71_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I2_O)        0.124     5.720 r  sm/D_registers_d_reg[7]_i_54/O
                         net (fo=2, routed)           0.955     6.676    sm/D_registers_d_reg[7]_i_54_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.800 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=3, routed)           0.803     7.603    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.727 r  sm/D_registers_q[7][12]_i_26/O
                         net (fo=13, routed)          1.363     9.090    sm/M_sm_bsel[0]
    SLICE_X55Y8          LUT4 (Prop_lut4_I2_O)        0.149     9.239 r  sm/ram_reg_i_322/O
                         net (fo=43, routed)          0.648     9.887    alum/divider/D_registers_q[7][12]_i_673_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882    10.769 r  alum/divider/D_registers_q_reg[7][12]_i_651/CO[3]
                         net (fo=1, routed)           0.000    10.769    alum/divider/D_registers_q_reg[7][12]_i_651_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.926 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[1]
                         net (fo=17, routed)          0.701    11.626    alum/divider/D_registers_q_reg[7][12]_i_650_n_2
    SLICE_X56Y11         LUT2 (Prop_lut2_I1_O)        0.329    11.955 r  alum/divider/D_registers_q[7][12]_i_668/O
                         net (fo=1, routed)           0.000    11.955    alum/divider/D_registers_q[7][12]_i_668_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.488 r  alum/divider/D_registers_q_reg[7][12]_i_641/CO[3]
                         net (fo=1, routed)           0.000    12.488    alum/divider/D_registers_q_reg[7][12]_i_641_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.605 r  alum/divider/D_registers_q_reg[7][12]_i_636/CO[3]
                         net (fo=1, routed)           0.000    12.605    alum/divider/D_registers_q_reg[7][12]_i_636_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.722 r  alum/divider/D_registers_q_reg[7][12]_i_631/CO[3]
                         net (fo=1, routed)           0.000    12.722    alum/divider/D_registers_q_reg[7][12]_i_631_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.839 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=19, routed)          1.016    13.855    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.124    13.979 r  alum/divider/D_registers_q[7][12]_i_649/O
                         net (fo=1, routed)           0.000    13.979    alum/divider/D_registers_q[7][12]_i_649_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.529 r  alum/divider/D_registers_q_reg[7][12]_i_621/CO[3]
                         net (fo=1, routed)           0.000    14.529    alum/divider/D_registers_q_reg[7][12]_i_621_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.643 r  alum/divider/D_registers_q_reg[7][12]_i_616/CO[3]
                         net (fo=1, routed)           0.000    14.643    alum/divider/D_registers_q_reg[7][12]_i_616_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.757 r  alum/divider/D_registers_q_reg[7][12]_i_611/CO[3]
                         net (fo=1, routed)           0.000    14.757    alum/divider/D_registers_q_reg[7][12]_i_611_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.871 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    14.871    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.142 r  alum/divider/D_registers_q_reg[7][12]_i_608/CO[0]
                         net (fo=21, routed)          0.895    16.037    alum/divider/D_registers_q_reg[7][12]_i_608_n_3
    SLICE_X55Y12         LUT2 (Prop_lut2_I1_O)        0.373    16.410 r  alum/divider/D_registers_q[7][12]_i_629/O
                         net (fo=1, routed)           0.000    16.410    alum/divider/D_registers_q[7][12]_i_629_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.960 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    16.960    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.074 r  alum/divider/D_registers_q_reg[7][12]_i_594/CO[3]
                         net (fo=1, routed)           0.000    17.074    alum/divider/D_registers_q_reg[7][12]_i_594_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.188 r  alum/divider/D_registers_q_reg[7][12]_i_589/CO[3]
                         net (fo=1, routed)           0.000    17.188    alum/divider/D_registers_q_reg[7][12]_i_589_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.302 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    17.302    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.459 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[1]
                         net (fo=23, routed)          0.969    18.428    alum/divider/D_registers_q_reg[7][12]_i_585_n_2
    SLICE_X54Y11         LUT2 (Prop_lut2_I1_O)        0.329    18.757 r  alum/divider/D_registers_q[7][12]_i_607/O
                         net (fo=1, routed)           0.000    18.757    alum/divider/D_registers_q[7][12]_i_607_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.290 r  alum/divider/D_registers_q_reg[7][12]_i_576/CO[3]
                         net (fo=1, routed)           0.000    19.290    alum/divider/D_registers_q_reg[7][12]_i_576_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.407 r  alum/divider/D_registers_q_reg[7][12]_i_571/CO[3]
                         net (fo=1, routed)           0.000    19.407    alum/divider/D_registers_q_reg[7][12]_i_571_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.524 r  alum/divider/D_registers_q_reg[7][12]_i_566/CO[3]
                         net (fo=1, routed)           0.000    19.524    alum/divider/D_registers_q_reg[7][12]_i_566_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.641 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.641    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.870 r  alum/divider/D_registers_q_reg[7][12]_i_561/CO[2]
                         net (fo=25, routed)          0.744    20.614    alum/divider/D_registers_q_reg[7][12]_i_561_n_1
    SLICE_X52Y10         LUT2 (Prop_lut2_I1_O)        0.310    20.924 r  alum/divider/D_registers_q[7][12]_i_584/O
                         net (fo=1, routed)           0.000    20.924    alum/divider/D_registers_q[7][12]_i_584_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.457 r  alum/divider/D_registers_q_reg[7][12]_i_552/CO[3]
                         net (fo=1, routed)           0.000    21.457    alum/divider/D_registers_q_reg[7][12]_i_552_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.574 r  alum/divider/D_registers_q_reg[7][12]_i_547/CO[3]
                         net (fo=1, routed)           0.000    21.574    alum/divider/D_registers_q_reg[7][12]_i_547_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.691 r  alum/divider/D_registers_q_reg[7][12]_i_542/CO[3]
                         net (fo=1, routed)           0.000    21.691    alum/divider/D_registers_q_reg[7][12]_i_542_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.808 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.808    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.925 r  alum/divider/D_registers_q_reg[7][12]_i_536/CO[3]
                         net (fo=27, routed)          1.159    23.083    alum/divider/D_registers_q_reg[7][12]_i_536_n_0
    SLICE_X53Y11         LUT2 (Prop_lut2_I1_O)        0.124    23.207 r  alum/divider/D_registers_q[7][12]_i_560/O
                         net (fo=1, routed)           0.000    23.207    alum/divider/D_registers_q[7][12]_i_560_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.757 r  alum/divider/D_registers_q_reg[7][12]_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.757    alum/divider/D_registers_q_reg[7][12]_i_527_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.871 r  alum/divider/D_registers_q_reg[7][12]_i_522/CO[3]
                         net (fo=1, routed)           0.000    23.871    alum/divider/D_registers_q_reg[7][12]_i_522_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.985 r  alum/divider/D_registers_q_reg[7][12]_i_517/CO[3]
                         net (fo=1, routed)           0.000    23.985    alum/divider/D_registers_q_reg[7][12]_i_517_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.099 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    24.099    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.213 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    24.213    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.484 r  alum/divider/D_registers_q_reg[7][12]_i_489/CO[0]
                         net (fo=29, routed)          0.878    25.363    alum/divider/D_registers_q_reg[7][12]_i_489_n_3
    SLICE_X51Y11         LUT2 (Prop_lut2_I1_O)        0.373    25.736 r  alum/divider/D_registers_q[7][12]_i_535/O
                         net (fo=1, routed)           0.000    25.736    alum/divider/D_registers_q[7][12]_i_535_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.286 r  alum/divider/D_registers_q_reg[7][12]_i_502/CO[3]
                         net (fo=1, routed)           0.000    26.286    alum/divider/D_registers_q_reg[7][12]_i_502_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.400 r  alum/divider/D_registers_q_reg[7][12]_i_497/CO[3]
                         net (fo=1, routed)           0.000    26.400    alum/divider/D_registers_q_reg[7][12]_i_497_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.514 r  alum/divider/D_registers_q_reg[7][12]_i_492/CO[3]
                         net (fo=1, routed)           0.000    26.514    alum/divider/D_registers_q_reg[7][12]_i_492_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.628 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.628    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.742 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[3]
                         net (fo=1, routed)           0.000    26.742    alum/divider/D_registers_q_reg[7][12]_i_488_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.899 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[1]
                         net (fo=31, routed)          0.914    27.813    alum/divider/D_registers_q_reg[7][12]_i_461_n_2
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.329    28.142 r  alum/divider/D_registers_q[7][12]_i_510/O
                         net (fo=1, routed)           0.000    28.142    alum/divider/D_registers_q[7][12]_i_510_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.692 r  alum/divider/D_registers_q_reg[7][12]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.692    alum/divider/D_registers_q_reg[7][12]_i_475_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.806 r  alum/divider/D_registers_q_reg[7][12]_i_470/CO[3]
                         net (fo=1, routed)           0.000    28.806    alum/divider/D_registers_q_reg[7][12]_i_470_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.920 r  alum/divider/D_registers_q_reg[7][12]_i_465/CO[3]
                         net (fo=1, routed)           0.000    28.920    alum/divider/D_registers_q_reg[7][12]_i_465_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.034 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    29.034    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.148 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    29.148    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.376 r  alum/divider/D_registers_q_reg[7][12]_i_432/CO[2]
                         net (fo=33, routed)          0.733    30.109    alum/divider/D_registers_q_reg[7][12]_i_432_n_1
    SLICE_X50Y12         LUT2 (Prop_lut2_I1_O)        0.313    30.422 r  alum/divider/D_registers_q[7][12]_i_483/O
                         net (fo=1, routed)           0.000    30.422    alum/divider/D_registers_q[7][12]_i_483_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.955 r  alum/divider/D_registers_q_reg[7][12]_i_447/CO[3]
                         net (fo=1, routed)           0.000    30.955    alum/divider/D_registers_q_reg[7][12]_i_447_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.072 r  alum/divider/D_registers_q_reg[7][12]_i_442/CO[3]
                         net (fo=1, routed)           0.000    31.072    alum/divider/D_registers_q_reg[7][12]_i_442_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.189 r  alum/divider/D_registers_q_reg[7][12]_i_437/CO[3]
                         net (fo=1, routed)           0.000    31.189    alum/divider/D_registers_q_reg[7][12]_i_437_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.306 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.306    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.423 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    31.423    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.540 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=35, routed)          1.199    32.739    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X49Y13         LUT2 (Prop_lut2_I1_O)        0.124    32.863 r  alum/divider/D_registers_q[7][12]_i_455/O
                         net (fo=1, routed)           0.000    32.863    alum/divider/D_registers_q[7][12]_i_455_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.413 r  alum/divider/D_registers_q_reg[7][12]_i_418/CO[3]
                         net (fo=1, routed)           0.000    33.413    alum/divider/D_registers_q_reg[7][12]_i_418_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.527 r  alum/divider/D_registers_q_reg[7][12]_i_413/CO[3]
                         net (fo=1, routed)           0.000    33.527    alum/divider/D_registers_q_reg[7][12]_i_413_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.641 r  alum/divider/D_registers_q_reg[7][12]_i_408/CO[3]
                         net (fo=1, routed)           0.000    33.641    alum/divider/D_registers_q_reg[7][12]_i_408_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.755 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.755    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.869 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.000    33.869    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.983 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.983    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.254 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[0]
                         net (fo=37, routed)          0.937    35.191    alum/divider/D_registers_q_reg[7][12]_i_345_n_3
    SLICE_X44Y14         LUT2 (Prop_lut2_I1_O)        0.373    35.564 r  alum/divider/D_registers_q[7][12]_i_426/O
                         net (fo=1, routed)           0.000    35.564    alum/divider/D_registers_q[7][12]_i_426_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.114 r  alum/divider/D_registers_q_reg[7][12]_i_388/CO[3]
                         net (fo=1, routed)           0.000    36.114    alum/divider/D_registers_q_reg[7][12]_i_388_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.228 r  alum/divider/D_registers_q_reg[7][12]_i_383/CO[3]
                         net (fo=1, routed)           0.000    36.228    alum/divider/D_registers_q_reg[7][12]_i_383_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.342 r  alum/divider/D_registers_q_reg[7][12]_i_378/CO[3]
                         net (fo=1, routed)           0.000    36.342    alum/divider/D_registers_q_reg[7][12]_i_378_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.456 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.456    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.570 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.000    36.570    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.684 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[3]
                         net (fo=1, routed)           0.000    36.684    alum/divider/D_registers_q_reg[7][12]_i_344_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.841 r  alum/divider/D_registers_q_reg[7][12]_i_312/CO[1]
                         net (fo=39, routed)          0.765    37.606    alum/divider/D_registers_q_reg[7][12]_i_312_n_2
    SLICE_X45Y14         LUT2 (Prop_lut2_I1_O)        0.329    37.935 r  alum/divider/D_registers_q[7][12]_i_396/O
                         net (fo=1, routed)           0.000    37.935    alum/divider/D_registers_q[7][12]_i_396_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.485 r  alum/divider/D_registers_q_reg[7][12]_i_358/CO[3]
                         net (fo=1, routed)           0.000    38.485    alum/divider/D_registers_q_reg[7][12]_i_358_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.599 r  alum/divider/D_registers_q_reg[7][12]_i_353/CO[3]
                         net (fo=1, routed)           0.000    38.599    alum/divider/D_registers_q_reg[7][12]_i_353_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.713 r  alum/divider/D_registers_q_reg[7][12]_i_348/CO[3]
                         net (fo=1, routed)           0.000    38.713    alum/divider/D_registers_q_reg[7][12]_i_348_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.827 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.827    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.941 r  alum/divider/D_registers_q_reg[7][12]_i_339/CO[3]
                         net (fo=1, routed)           0.000    38.941    alum/divider/D_registers_q_reg[7][12]_i_339_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.055 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[3]
                         net (fo=1, routed)           0.000    39.055    alum/divider/D_registers_q_reg[7][12]_i_311_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.283 r  alum/divider/D_registers_q_reg[7][12]_i_278/CO[2]
                         net (fo=41, routed)          0.876    40.160    alum/divider/D_registers_q_reg[7][12]_i_278_n_1
    SLICE_X46Y11         LUT2 (Prop_lut2_I1_O)        0.313    40.473 r  alum/divider/D_registers_q[7][12]_i_366/O
                         net (fo=1, routed)           0.000    40.473    alum/divider/D_registers_q[7][12]_i_366_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.006 r  alum/divider/D_registers_q_reg[7][12]_i_326/CO[3]
                         net (fo=1, routed)           0.000    41.006    alum/divider/D_registers_q_reg[7][12]_i_326_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.123 r  alum/divider/D_registers_q_reg[7][12]_i_321/CO[3]
                         net (fo=1, routed)           0.000    41.123    alum/divider/D_registers_q_reg[7][12]_i_321_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.240 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    41.240    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.357 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.357    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.474 r  alum/divider/D_registers_q_reg[7][12]_i_306/CO[3]
                         net (fo=1, routed)           0.000    41.474    alum/divider/D_registers_q_reg[7][12]_i_306_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.591 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.591    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.708 r  alum/divider/D_registers_q_reg[7][12]_i_239/CO[3]
                         net (fo=43, routed)          1.235    42.943    alum/divider/D_registers_q_reg[7][12]_i_239_n_0
    SLICE_X43Y11         LUT2 (Prop_lut2_I1_O)        0.124    43.067 r  alum/divider/D_registers_q[7][12]_i_334/O
                         net (fo=1, routed)           0.000    43.067    alum/divider/D_registers_q[7][12]_i_334_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.617 r  alum/divider/D_registers_q_reg[7][12]_i_293/CO[3]
                         net (fo=1, routed)           0.000    43.617    alum/divider/D_registers_q_reg[7][12]_i_293_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.731 r  alum/divider/D_registers_q_reg[7][12]_i_288/CO[3]
                         net (fo=1, routed)           0.000    43.731    alum/divider/D_registers_q_reg[7][12]_i_288_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.845 r  alum/divider/D_registers_q_reg[7][12]_i_283/CO[3]
                         net (fo=1, routed)           0.000    43.845    alum/divider/D_registers_q_reg[7][12]_i_283_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.959 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    43.959    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.073 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.073    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.187 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    44.187    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.301 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    44.301    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.572 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[0]
                         net (fo=45, routed)          1.108    45.680    alum/divider/D_registers_q_reg[7][12]_i_175_n_3
    SLICE_X41Y9          LUT2 (Prop_lut2_I1_O)        0.373    46.053 r  alum/divider/D_registers_q[7][12]_i_301/O
                         net (fo=1, routed)           0.000    46.053    alum/divider/D_registers_q[7][12]_i_301_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.603 r  alum/divider/D_registers_q_reg[7][12]_i_259/CO[3]
                         net (fo=1, routed)           0.000    46.603    alum/divider/D_registers_q_reg[7][12]_i_259_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.717 r  alum/divider/D_registers_q_reg[7][12]_i_254/CO[3]
                         net (fo=1, routed)           0.000    46.717    alum/divider/D_registers_q_reg[7][12]_i_254_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.831 r  alum/divider/D_registers_q_reg[7][12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    46.831    alum/divider/D_registers_q_reg[7][12]_i_249_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.945 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    46.945    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.059 r  alum/divider/D_registers_q_reg[7][12]_i_233/CO[3]
                         net (fo=1, routed)           0.000    47.059    alum/divider/D_registers_q_reg[7][12]_i_233_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.173 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    47.173    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.287 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[3]
                         net (fo=1, routed)           0.000    47.287    alum/divider/D_registers_q_reg[7][12]_i_174_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.444 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[1]
                         net (fo=47, routed)          0.902    48.346    alum/divider/D_registers_q_reg[7][12]_i_144_n_2
    SLICE_X40Y9          LUT2 (Prop_lut2_I1_O)        0.329    48.675 r  alum/divider/D_registers_q[7][12]_i_267/O
                         net (fo=1, routed)           0.000    48.675    alum/divider/D_registers_q[7][12]_i_267_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.225 r  alum/divider/D_registers_q_reg[7][12]_i_224/CO[3]
                         net (fo=1, routed)           0.000    49.225    alum/divider/D_registers_q_reg[7][12]_i_224_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.339 r  alum/divider/D_registers_q_reg[7][12]_i_219/CO[3]
                         net (fo=1, routed)           0.000    49.339    alum/divider/D_registers_q_reg[7][12]_i_219_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.453 r  alum/divider/D_registers_q_reg[7][12]_i_214/CO[3]
                         net (fo=1, routed)           0.000    49.453    alum/divider/D_registers_q_reg[7][12]_i_214_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.567 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    49.567    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.681 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    49.681    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.795 r  alum/divider/D_registers_q_reg[7][12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    49.795    alum/divider/D_registers_q_reg[7][12]_i_169_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.909 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    49.909    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.137 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[2]
                         net (fo=49, routed)          0.940    51.077    alum/divider/D_registers_q_reg[7][12]_i_112_n_1
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.313    51.390 r  alum/divider/D_registers_q[7][12]_i_247/O
                         net (fo=1, routed)           0.000    51.390    alum/divider/D_registers_q[7][12]_i_247_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.923 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    51.923    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.040 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    52.040    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.157 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    52.157    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.274 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    52.274    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.391 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[3]
                         net (fo=1, routed)           0.000    52.391    alum/divider/D_registers_q_reg[7][12]_i_164_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.508 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    52.508    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.625 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[3]
                         net (fo=1, routed)           0.000    52.625    alum/divider/D_registers_q_reg[7][12]_i_111_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.742 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=51, routed)          1.600    54.342    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X38Y1          LUT2 (Prop_lut2_I1_O)        0.124    54.466 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    54.466    alum/divider/ram_reg_i_954_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.999 r  alum/divider/ram_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    54.999    alum/divider/ram_reg_i_883_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.116 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    55.116    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.233 r  alum/divider/D_registers_q_reg[7][12]_i_155/CO[3]
                         net (fo=1, routed)           0.000    55.233    alum/divider/D_registers_q_reg[7][12]_i_155_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.350 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    55.350    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.467 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.467    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.584 r  alum/divider/D_registers_q_reg[7][12]_i_106/CO[3]
                         net (fo=1, routed)           0.000    55.584    alum/divider/D_registers_q_reg[7][12]_i_106_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.701 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=1, routed)           0.000    55.701    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.818 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    55.818    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.072 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[0]
                         net (fo=52, routed)          0.927    56.999    alum/divider/D_registers_q_reg[7][12]_i_47_n_3
    SLICE_X36Y0          LUT3 (Prop_lut3_I0_O)        0.367    57.366 r  alum/divider/ram_reg_i_950/O
                         net (fo=1, routed)           0.000    57.366    alum/divider/ram_reg_i_950_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.916 r  alum/divider/ram_reg_i_878/CO[3]
                         net (fo=1, routed)           0.000    57.916    alum/divider/ram_reg_i_878_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.030 r  alum/divider/ram_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    58.030    alum/divider/ram_reg_i_808_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.144 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    58.144    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.258 r  alum/divider/D_registers_q_reg[7][12]_i_128/CO[3]
                         net (fo=1, routed)           0.000    58.258    alum/divider/D_registers_q_reg[7][12]_i_128_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.372 r  alum/divider/D_registers_q_reg[7][12]_i_101/CO[3]
                         net (fo=1, routed)           0.000    58.372    alum/divider/D_registers_q_reg[7][12]_i_101_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.486 r  alum/divider/D_registers_q_reg[7][12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    58.486    alum/divider/D_registers_q_reg[7][12]_i_79_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.600 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.600    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.714 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.714    alum/divider/D_registers_q_reg[7][12]_i_46_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.871 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          0.680    59.551    alum/divider/d0[12]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    59.880 r  alum/divider/ram_reg_i_947/O
                         net (fo=1, routed)           0.000    59.880    alum/divider/ram_reg_i_947_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.430 r  alum/divider/ram_reg_i_873/CO[3]
                         net (fo=1, routed)           0.000    60.430    alum/divider/ram_reg_i_873_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.544 r  alum/divider/ram_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    60.544    alum/divider/ram_reg_i_803_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.658 r  alum/divider/ram_reg_i_741/CO[3]
                         net (fo=1, routed)           0.000    60.658    alum/divider/ram_reg_i_741_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.772 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    60.772    alum/divider/ram_reg_i_735_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.886 r  alum/divider/ram_reg_i_667/CO[3]
                         net (fo=1, routed)           0.000    60.886    alum/divider/ram_reg_i_667_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.000 r  alum/divider/ram_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    61.000    alum/divider/ram_reg_i_589_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.114 r  alum/divider/ram_reg_i_501/CO[3]
                         net (fo=1, routed)           0.000    61.114    alum/divider/ram_reg_i_501_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.228 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.228    alum/divider/ram_reg_i_404_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.385 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          0.977    62.361    alum/divider/d0[11]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    63.146 r  alum/divider/ram_reg_i_872/CO[3]
                         net (fo=1, routed)           0.000    63.146    alum/divider/ram_reg_i_872_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.260 r  alum/divider/ram_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    63.260    alum/divider/ram_reg_i_802_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.374 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    63.374    alum/divider/ram_reg_i_740_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.488 r  alum/divider/ram_reg_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.488    alum/divider/ram_reg_i_677_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.602 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    63.602    alum/divider/ram_reg_i_601_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.716 r  alum/divider/ram_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    63.716    alum/divider/ram_reg_i_514_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.830 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    63.830    alum/divider/ram_reg_i_419_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.944 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    63.944    alum/divider/ram_reg_i_314_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.101 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          1.087    65.188    alum/divider/d0[10]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.973 r  alum/divider/ram_reg_i_888/CO[3]
                         net (fo=1, routed)           0.000    65.973    alum/divider/ram_reg_i_888_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.087 r  alum/divider/ram_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    66.087    alum/divider/ram_reg_i_813_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.201 r  alum/divider/ram_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    66.201    alum/divider/ram_reg_i_746_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.315 r  alum/divider/ram_reg_i_682/CO[3]
                         net (fo=1, routed)           0.000    66.315    alum/divider/ram_reg_i_682_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.429 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    66.429    alum/divider/ram_reg_i_606_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.543 r  alum/divider/ram_reg_i_519/CO[3]
                         net (fo=1, routed)           0.000    66.543    alum/divider/ram_reg_i_519_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.657 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    66.657    alum/divider/ram_reg_i_426_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.771 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    66.771    alum/divider/ram_reg_i_324_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.928 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          0.901    67.829    alum/divider/d0[9]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    68.158 r  alum/divider/ram_reg_i_963/O
                         net (fo=1, routed)           0.000    68.158    alum/divider/ram_reg_i_963_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.708 r  alum/divider/ram_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    68.708    alum/divider/ram_reg_i_894_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.822 r  alum/divider/ram_reg_i_823/CO[3]
                         net (fo=1, routed)           0.000    68.822    alum/divider/ram_reg_i_823_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.936 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    68.936    alum/divider/ram_reg_i_757_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.050 r  alum/divider/ram_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    69.050    alum/divider/ram_reg_i_751_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.164 r  alum/divider/ram_reg_i_687/CO[3]
                         net (fo=1, routed)           0.000    69.164    alum/divider/ram_reg_i_687_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.278 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    69.278    alum/divider/ram_reg_i_611_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.392 r  alum/divider/ram_reg_i_524/CO[3]
                         net (fo=1, routed)           0.000    69.392    alum/divider/ram_reg_i_524_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.506 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    69.506    alum/divider/ram_reg_i_431_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.663 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.024    70.688    alum/divider/d0[8]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    71.017 r  alum/divider/ram_reg_i_960/O
                         net (fo=1, routed)           0.000    71.017    alum/divider/ram_reg_i_960_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.550 r  alum/divider/ram_reg_i_893/CO[3]
                         net (fo=1, routed)           0.000    71.550    alum/divider/ram_reg_i_893_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.667 r  alum/divider/ram_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    71.667    alum/divider/ram_reg_i_822_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.784 r  alum/divider/ram_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    71.784    alum/divider/ram_reg_i_756_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.901 r  alum/divider/ram_reg_i_693/CO[3]
                         net (fo=1, routed)           0.000    71.901    alum/divider/ram_reg_i_693_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.018 r  alum/divider/ram_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    72.018    alum/divider/ram_reg_i_619_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.135 r  alum/divider/ram_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    72.135    alum/divider/ram_reg_i_531_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.252 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    72.252    alum/divider/ram_reg_i_439_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.369 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    72.369    alum/divider/ram_reg_i_337_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.526 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          1.172    73.698    alum/divider/d0[7]
    SLICE_X43Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    74.486 r  alum/divider/ram_reg_i_913/CO[3]
                         net (fo=1, routed)           0.000    74.486    alum/divider/ram_reg_i_913_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.600 r  alum/divider/ram_reg_i_847/CO[3]
                         net (fo=1, routed)           0.000    74.600    alum/divider/ram_reg_i_847_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.714 r  alum/divider/ram_reg_i_832/CO[3]
                         net (fo=1, routed)           0.000    74.714    alum/divider/ram_reg_i_832_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.828 r  alum/divider/ram_reg_i_762/CO[3]
                         net (fo=1, routed)           0.000    74.828    alum/divider/ram_reg_i_762_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.942 r  alum/divider/ram_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    74.942    alum/divider/ram_reg_i_698_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.056 r  alum/divider/ram_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    75.056    alum/divider/ram_reg_i_626_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.170 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    75.170    alum/divider/ram_reg_i_540_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.284 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    75.284    alum/divider/ram_reg_i_446_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.441 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.102    76.543    alum/divider/d0[6]
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.329    76.872 r  alum/divider/ram_reg_i_969/O
                         net (fo=1, routed)           0.000    76.872    alum/divider/ram_reg_i_969_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.422 r  alum/divider/ram_reg_i_908/CO[3]
                         net (fo=1, routed)           0.000    77.422    alum/divider/ram_reg_i_908_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.536 r  alum/divider/ram_reg_i_842/CO[3]
                         net (fo=1, routed)           0.000    77.536    alum/divider/ram_reg_i_842_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.650 r  alum/divider/ram_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    77.650    alum/divider/ram_reg_i_773_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.764 r  alum/divider/ram_reg_i_767/CO[3]
                         net (fo=1, routed)           0.000    77.764    alum/divider/ram_reg_i_767_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.878 r  alum/divider/ram_reg_i_703/CO[3]
                         net (fo=1, routed)           0.000    77.878    alum/divider/ram_reg_i_703_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.992 r  alum/divider/ram_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    77.992    alum/divider/ram_reg_i_631_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.106 r  alum/divider/ram_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    78.106    alum/divider/ram_reg_i_546_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.220 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    78.220    alum/divider/ram_reg_i_457_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.377 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          0.911    79.288    alum/divider/d0[5]
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.329    79.617 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    79.617    alum/divider/ram_reg_i_966_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.167 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    80.167    alum/divider/ram_reg_i_907_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.281 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    80.281    alum/divider/ram_reg_i_841_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.395 r  alum/divider/ram_reg_i_772/CO[3]
                         net (fo=1, routed)           0.000    80.395    alum/divider/ram_reg_i_772_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.509 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    80.509    alum/divider/ram_reg_i_708_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.623 r  alum/divider/ram_reg_i_636/CO[3]
                         net (fo=1, routed)           0.000    80.623    alum/divider/ram_reg_i_636_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.737 r  alum/divider/ram_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    80.737    alum/divider/ram_reg_i_551_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.851 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    80.851    alum/divider/ram_reg_i_460_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.965 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    80.965    alum/divider/ram_reg_i_356_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.122 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          1.055    82.177    alum/divider/d0[4]
    SLICE_X48Y0          LUT3 (Prop_lut3_I0_O)        0.329    82.506 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    82.506    alum/divider/ram_reg_i_975_n_0
    SLICE_X48Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.056 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    83.056    alum/divider/ram_reg_i_922_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.170 r  alum/divider/ram_reg_i_852/CO[3]
                         net (fo=1, routed)           0.000    83.170    alum/divider/ram_reg_i_852_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.284 r  alum/divider/ram_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    83.284    alum/divider/ram_reg_i_778_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.398 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    83.398    alum/divider/ram_reg_i_713_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.512 r  alum/divider/ram_reg_i_641/CO[3]
                         net (fo=1, routed)           0.000    83.512    alum/divider/ram_reg_i_641_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.626 r  alum/divider/ram_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    83.626    alum/divider/ram_reg_i_556_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.740 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    83.740    alum/divider/ram_reg_i_465_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.854 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    83.854    alum/divider/ram_reg_i_362_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.011 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          1.015    85.027    alum/divider/d0[3]
    SLICE_X47Y0          LUT3 (Prop_lut3_I0_O)        0.329    85.356 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    85.356    alum/divider/ram_reg_i_978_n_0
    SLICE_X47Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.906 r  alum/divider/ram_reg_i_927/CO[3]
                         net (fo=1, routed)           0.000    85.906    alum/divider/ram_reg_i_927_n_0
    SLICE_X47Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.020 r  alum/divider/ram_reg_i_857/CO[3]
                         net (fo=1, routed)           0.000    86.020    alum/divider/ram_reg_i_857_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.134 r  alum/divider/ram_reg_i_783/CO[3]
                         net (fo=1, routed)           0.000    86.134    alum/divider/ram_reg_i_783_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.248 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    86.248    alum/divider/ram_reg_i_718_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.362 r  alum/divider/ram_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000    86.362    alum/divider/ram_reg_i_646_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.476 r  alum/divider/ram_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    86.476    alum/divider/ram_reg_i_561_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.590 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    86.590    alum/divider/ram_reg_i_473_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.704 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    86.704    alum/divider/ram_reg_i_375_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.861 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.984    87.844    alum/divider/d0[2]
    SLICE_X49Y2          LUT3 (Prop_lut3_I0_O)        0.329    88.173 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    88.173    alum/divider/ram_reg_i_981_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.723 r  alum/divider/ram_reg_i_932/CO[3]
                         net (fo=1, routed)           0.000    88.723    alum/divider/ram_reg_i_932_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.837 r  alum/divider/ram_reg_i_862/CO[3]
                         net (fo=1, routed)           0.000    88.837    alum/divider/ram_reg_i_862_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.951 r  alum/divider/ram_reg_i_788/CO[3]
                         net (fo=1, routed)           0.000    88.951    alum/divider/ram_reg_i_788_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.065 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    89.065    alum/divider/ram_reg_i_723_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.179 r  alum/divider/ram_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000    89.179    alum/divider/ram_reg_i_651_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.293 r  alum/divider/ram_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    89.293    alum/divider/ram_reg_i_566_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.407 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    89.407    alum/divider/ram_reg_i_478_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.521 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    89.521    alum/divider/ram_reg_i_380_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.678 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          1.169    90.848    alum/divider/d0[1]
    SLICE_X46Y2          LUT3 (Prop_lut3_I0_O)        0.329    91.177 r  alum/divider/ram_reg_i_990/O
                         net (fo=1, routed)           0.000    91.177    alum/divider/ram_reg_i_990_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    91.690 r  alum/divider/ram_reg_i_982/CO[3]
                         net (fo=1, routed)           0.000    91.690    alum/divider/ram_reg_i_982_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.807 r  alum/divider/ram_reg_i_937/CO[3]
                         net (fo=1, routed)           0.000    91.807    alum/divider/ram_reg_i_937_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.924 r  alum/divider/ram_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    91.924    alum/divider/ram_reg_i_867_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.041 r  alum/divider/ram_reg_i_793/CO[3]
                         net (fo=1, routed)           0.000    92.041    alum/divider/ram_reg_i_793_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.158 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    92.158    alum/divider/ram_reg_i_728_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.275 r  alum/divider/ram_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    92.275    alum/divider/ram_reg_i_656_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.392 r  alum/divider/ram_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    92.392    alum/divider/ram_reg_i_571_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.509 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.509    alum/divider/ram_reg_i_483_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    92.763 f  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.613    93.376    sm/d0[0]
    SLICE_X41Y7          LUT6 (Prop_lut6_I4_O)        0.367    93.743 f  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.151    93.894    sm/ram_reg_i_254_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I1_O)        0.124    94.018 f  sm/ram_reg_i_136/O
                         net (fo=4, routed)           1.007    95.025    sm/ram_reg_i_136_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I2_O)        0.124    95.149 r  sm/D_states_q[2]_i_19/O
                         net (fo=1, routed)           0.552    95.702    sm/D_states_q[2]_i_19_n_0
    SLICE_X53Y21         LUT6 (Prop_lut6_I2_O)        0.124    95.826 r  sm/D_states_q[2]_i_4/O
                         net (fo=1, routed)           0.737    96.563    sm/D_states_q[2]_i_4_n_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124    96.687 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.379    97.066    sm/D_states_d__0[2]
    SLICE_X54Y20         FDSE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.441   101.441    sm/clk_out1
    SLICE_X54Y20         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.080   101.521    
                         clock uncertainty           -0.149   101.372    
    SLICE_X54Y20         FDSE (Setup_fdse_C_D)       -0.031   101.341    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        101.341    
                         arrival time                         -97.066    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.630ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        94.466ns  (logic 54.458ns (57.648%)  route 40.008ns (42.352%))
  Logic Levels:           273  (CARRY4=236 LUT2=18 LUT3=10 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 101.494 - 100.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.554     1.554    sm/clk_out1
    SLICE_X50Y22         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDSE (Prop_fdse_C_Q)         0.518     2.072 r  sm/D_states_q_reg[1]/Q
                         net (fo=192, routed)         3.114     5.186    sm/D_states_q[1]
    SLICE_X60Y19         LUT4 (Prop_lut4_I2_O)        0.124     5.310 r  sm/D_registers_d_reg[7]_i_71/O
                         net (fo=1, routed)           0.286     5.596    sm/D_registers_d_reg[7]_i_71_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I2_O)        0.124     5.720 r  sm/D_registers_d_reg[7]_i_54/O
                         net (fo=2, routed)           0.955     6.676    sm/D_registers_d_reg[7]_i_54_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.800 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=3, routed)           0.803     7.603    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.727 r  sm/D_registers_q[7][12]_i_26/O
                         net (fo=13, routed)          1.363     9.090    sm/M_sm_bsel[0]
    SLICE_X55Y8          LUT4 (Prop_lut4_I2_O)        0.149     9.239 r  sm/ram_reg_i_322/O
                         net (fo=43, routed)          0.648     9.887    alum/divider/D_registers_q[7][12]_i_673_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882    10.769 r  alum/divider/D_registers_q_reg[7][12]_i_651/CO[3]
                         net (fo=1, routed)           0.000    10.769    alum/divider/D_registers_q_reg[7][12]_i_651_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.926 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[1]
                         net (fo=17, routed)          0.701    11.626    alum/divider/D_registers_q_reg[7][12]_i_650_n_2
    SLICE_X56Y11         LUT2 (Prop_lut2_I1_O)        0.329    11.955 r  alum/divider/D_registers_q[7][12]_i_668/O
                         net (fo=1, routed)           0.000    11.955    alum/divider/D_registers_q[7][12]_i_668_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.488 r  alum/divider/D_registers_q_reg[7][12]_i_641/CO[3]
                         net (fo=1, routed)           0.000    12.488    alum/divider/D_registers_q_reg[7][12]_i_641_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.605 r  alum/divider/D_registers_q_reg[7][12]_i_636/CO[3]
                         net (fo=1, routed)           0.000    12.605    alum/divider/D_registers_q_reg[7][12]_i_636_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.722 r  alum/divider/D_registers_q_reg[7][12]_i_631/CO[3]
                         net (fo=1, routed)           0.000    12.722    alum/divider/D_registers_q_reg[7][12]_i_631_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.839 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=19, routed)          1.016    13.855    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.124    13.979 r  alum/divider/D_registers_q[7][12]_i_649/O
                         net (fo=1, routed)           0.000    13.979    alum/divider/D_registers_q[7][12]_i_649_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.529 r  alum/divider/D_registers_q_reg[7][12]_i_621/CO[3]
                         net (fo=1, routed)           0.000    14.529    alum/divider/D_registers_q_reg[7][12]_i_621_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.643 r  alum/divider/D_registers_q_reg[7][12]_i_616/CO[3]
                         net (fo=1, routed)           0.000    14.643    alum/divider/D_registers_q_reg[7][12]_i_616_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.757 r  alum/divider/D_registers_q_reg[7][12]_i_611/CO[3]
                         net (fo=1, routed)           0.000    14.757    alum/divider/D_registers_q_reg[7][12]_i_611_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.871 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    14.871    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.142 r  alum/divider/D_registers_q_reg[7][12]_i_608/CO[0]
                         net (fo=21, routed)          0.895    16.037    alum/divider/D_registers_q_reg[7][12]_i_608_n_3
    SLICE_X55Y12         LUT2 (Prop_lut2_I1_O)        0.373    16.410 r  alum/divider/D_registers_q[7][12]_i_629/O
                         net (fo=1, routed)           0.000    16.410    alum/divider/D_registers_q[7][12]_i_629_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.960 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    16.960    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.074 r  alum/divider/D_registers_q_reg[7][12]_i_594/CO[3]
                         net (fo=1, routed)           0.000    17.074    alum/divider/D_registers_q_reg[7][12]_i_594_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.188 r  alum/divider/D_registers_q_reg[7][12]_i_589/CO[3]
                         net (fo=1, routed)           0.000    17.188    alum/divider/D_registers_q_reg[7][12]_i_589_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.302 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    17.302    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.459 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[1]
                         net (fo=23, routed)          0.969    18.428    alum/divider/D_registers_q_reg[7][12]_i_585_n_2
    SLICE_X54Y11         LUT2 (Prop_lut2_I1_O)        0.329    18.757 r  alum/divider/D_registers_q[7][12]_i_607/O
                         net (fo=1, routed)           0.000    18.757    alum/divider/D_registers_q[7][12]_i_607_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.290 r  alum/divider/D_registers_q_reg[7][12]_i_576/CO[3]
                         net (fo=1, routed)           0.000    19.290    alum/divider/D_registers_q_reg[7][12]_i_576_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.407 r  alum/divider/D_registers_q_reg[7][12]_i_571/CO[3]
                         net (fo=1, routed)           0.000    19.407    alum/divider/D_registers_q_reg[7][12]_i_571_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.524 r  alum/divider/D_registers_q_reg[7][12]_i_566/CO[3]
                         net (fo=1, routed)           0.000    19.524    alum/divider/D_registers_q_reg[7][12]_i_566_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.641 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.641    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.870 r  alum/divider/D_registers_q_reg[7][12]_i_561/CO[2]
                         net (fo=25, routed)          0.744    20.614    alum/divider/D_registers_q_reg[7][12]_i_561_n_1
    SLICE_X52Y10         LUT2 (Prop_lut2_I1_O)        0.310    20.924 r  alum/divider/D_registers_q[7][12]_i_584/O
                         net (fo=1, routed)           0.000    20.924    alum/divider/D_registers_q[7][12]_i_584_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.457 r  alum/divider/D_registers_q_reg[7][12]_i_552/CO[3]
                         net (fo=1, routed)           0.000    21.457    alum/divider/D_registers_q_reg[7][12]_i_552_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.574 r  alum/divider/D_registers_q_reg[7][12]_i_547/CO[3]
                         net (fo=1, routed)           0.000    21.574    alum/divider/D_registers_q_reg[7][12]_i_547_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.691 r  alum/divider/D_registers_q_reg[7][12]_i_542/CO[3]
                         net (fo=1, routed)           0.000    21.691    alum/divider/D_registers_q_reg[7][12]_i_542_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.808 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.808    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.925 r  alum/divider/D_registers_q_reg[7][12]_i_536/CO[3]
                         net (fo=27, routed)          1.159    23.083    alum/divider/D_registers_q_reg[7][12]_i_536_n_0
    SLICE_X53Y11         LUT2 (Prop_lut2_I1_O)        0.124    23.207 r  alum/divider/D_registers_q[7][12]_i_560/O
                         net (fo=1, routed)           0.000    23.207    alum/divider/D_registers_q[7][12]_i_560_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.757 r  alum/divider/D_registers_q_reg[7][12]_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.757    alum/divider/D_registers_q_reg[7][12]_i_527_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.871 r  alum/divider/D_registers_q_reg[7][12]_i_522/CO[3]
                         net (fo=1, routed)           0.000    23.871    alum/divider/D_registers_q_reg[7][12]_i_522_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.985 r  alum/divider/D_registers_q_reg[7][12]_i_517/CO[3]
                         net (fo=1, routed)           0.000    23.985    alum/divider/D_registers_q_reg[7][12]_i_517_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.099 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    24.099    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.213 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    24.213    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.484 r  alum/divider/D_registers_q_reg[7][12]_i_489/CO[0]
                         net (fo=29, routed)          0.878    25.363    alum/divider/D_registers_q_reg[7][12]_i_489_n_3
    SLICE_X51Y11         LUT2 (Prop_lut2_I1_O)        0.373    25.736 r  alum/divider/D_registers_q[7][12]_i_535/O
                         net (fo=1, routed)           0.000    25.736    alum/divider/D_registers_q[7][12]_i_535_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.286 r  alum/divider/D_registers_q_reg[7][12]_i_502/CO[3]
                         net (fo=1, routed)           0.000    26.286    alum/divider/D_registers_q_reg[7][12]_i_502_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.400 r  alum/divider/D_registers_q_reg[7][12]_i_497/CO[3]
                         net (fo=1, routed)           0.000    26.400    alum/divider/D_registers_q_reg[7][12]_i_497_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.514 r  alum/divider/D_registers_q_reg[7][12]_i_492/CO[3]
                         net (fo=1, routed)           0.000    26.514    alum/divider/D_registers_q_reg[7][12]_i_492_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.628 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.628    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.742 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[3]
                         net (fo=1, routed)           0.000    26.742    alum/divider/D_registers_q_reg[7][12]_i_488_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.899 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[1]
                         net (fo=31, routed)          0.914    27.813    alum/divider/D_registers_q_reg[7][12]_i_461_n_2
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.329    28.142 r  alum/divider/D_registers_q[7][12]_i_510/O
                         net (fo=1, routed)           0.000    28.142    alum/divider/D_registers_q[7][12]_i_510_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.692 r  alum/divider/D_registers_q_reg[7][12]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.692    alum/divider/D_registers_q_reg[7][12]_i_475_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.806 r  alum/divider/D_registers_q_reg[7][12]_i_470/CO[3]
                         net (fo=1, routed)           0.000    28.806    alum/divider/D_registers_q_reg[7][12]_i_470_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.920 r  alum/divider/D_registers_q_reg[7][12]_i_465/CO[3]
                         net (fo=1, routed)           0.000    28.920    alum/divider/D_registers_q_reg[7][12]_i_465_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.034 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    29.034    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.148 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    29.148    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.376 r  alum/divider/D_registers_q_reg[7][12]_i_432/CO[2]
                         net (fo=33, routed)          0.733    30.109    alum/divider/D_registers_q_reg[7][12]_i_432_n_1
    SLICE_X50Y12         LUT2 (Prop_lut2_I1_O)        0.313    30.422 r  alum/divider/D_registers_q[7][12]_i_483/O
                         net (fo=1, routed)           0.000    30.422    alum/divider/D_registers_q[7][12]_i_483_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.955 r  alum/divider/D_registers_q_reg[7][12]_i_447/CO[3]
                         net (fo=1, routed)           0.000    30.955    alum/divider/D_registers_q_reg[7][12]_i_447_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.072 r  alum/divider/D_registers_q_reg[7][12]_i_442/CO[3]
                         net (fo=1, routed)           0.000    31.072    alum/divider/D_registers_q_reg[7][12]_i_442_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.189 r  alum/divider/D_registers_q_reg[7][12]_i_437/CO[3]
                         net (fo=1, routed)           0.000    31.189    alum/divider/D_registers_q_reg[7][12]_i_437_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.306 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.306    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.423 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    31.423    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.540 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=35, routed)          1.199    32.739    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X49Y13         LUT2 (Prop_lut2_I1_O)        0.124    32.863 r  alum/divider/D_registers_q[7][12]_i_455/O
                         net (fo=1, routed)           0.000    32.863    alum/divider/D_registers_q[7][12]_i_455_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.413 r  alum/divider/D_registers_q_reg[7][12]_i_418/CO[3]
                         net (fo=1, routed)           0.000    33.413    alum/divider/D_registers_q_reg[7][12]_i_418_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.527 r  alum/divider/D_registers_q_reg[7][12]_i_413/CO[3]
                         net (fo=1, routed)           0.000    33.527    alum/divider/D_registers_q_reg[7][12]_i_413_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.641 r  alum/divider/D_registers_q_reg[7][12]_i_408/CO[3]
                         net (fo=1, routed)           0.000    33.641    alum/divider/D_registers_q_reg[7][12]_i_408_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.755 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.755    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.869 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.000    33.869    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.983 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.983    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.254 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[0]
                         net (fo=37, routed)          0.937    35.191    alum/divider/D_registers_q_reg[7][12]_i_345_n_3
    SLICE_X44Y14         LUT2 (Prop_lut2_I1_O)        0.373    35.564 r  alum/divider/D_registers_q[7][12]_i_426/O
                         net (fo=1, routed)           0.000    35.564    alum/divider/D_registers_q[7][12]_i_426_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.114 r  alum/divider/D_registers_q_reg[7][12]_i_388/CO[3]
                         net (fo=1, routed)           0.000    36.114    alum/divider/D_registers_q_reg[7][12]_i_388_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.228 r  alum/divider/D_registers_q_reg[7][12]_i_383/CO[3]
                         net (fo=1, routed)           0.000    36.228    alum/divider/D_registers_q_reg[7][12]_i_383_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.342 r  alum/divider/D_registers_q_reg[7][12]_i_378/CO[3]
                         net (fo=1, routed)           0.000    36.342    alum/divider/D_registers_q_reg[7][12]_i_378_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.456 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.456    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.570 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.000    36.570    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.684 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[3]
                         net (fo=1, routed)           0.000    36.684    alum/divider/D_registers_q_reg[7][12]_i_344_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.841 r  alum/divider/D_registers_q_reg[7][12]_i_312/CO[1]
                         net (fo=39, routed)          0.765    37.606    alum/divider/D_registers_q_reg[7][12]_i_312_n_2
    SLICE_X45Y14         LUT2 (Prop_lut2_I1_O)        0.329    37.935 r  alum/divider/D_registers_q[7][12]_i_396/O
                         net (fo=1, routed)           0.000    37.935    alum/divider/D_registers_q[7][12]_i_396_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.485 r  alum/divider/D_registers_q_reg[7][12]_i_358/CO[3]
                         net (fo=1, routed)           0.000    38.485    alum/divider/D_registers_q_reg[7][12]_i_358_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.599 r  alum/divider/D_registers_q_reg[7][12]_i_353/CO[3]
                         net (fo=1, routed)           0.000    38.599    alum/divider/D_registers_q_reg[7][12]_i_353_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.713 r  alum/divider/D_registers_q_reg[7][12]_i_348/CO[3]
                         net (fo=1, routed)           0.000    38.713    alum/divider/D_registers_q_reg[7][12]_i_348_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.827 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.827    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.941 r  alum/divider/D_registers_q_reg[7][12]_i_339/CO[3]
                         net (fo=1, routed)           0.000    38.941    alum/divider/D_registers_q_reg[7][12]_i_339_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.055 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[3]
                         net (fo=1, routed)           0.000    39.055    alum/divider/D_registers_q_reg[7][12]_i_311_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.283 r  alum/divider/D_registers_q_reg[7][12]_i_278/CO[2]
                         net (fo=41, routed)          0.876    40.160    alum/divider/D_registers_q_reg[7][12]_i_278_n_1
    SLICE_X46Y11         LUT2 (Prop_lut2_I1_O)        0.313    40.473 r  alum/divider/D_registers_q[7][12]_i_366/O
                         net (fo=1, routed)           0.000    40.473    alum/divider/D_registers_q[7][12]_i_366_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.006 r  alum/divider/D_registers_q_reg[7][12]_i_326/CO[3]
                         net (fo=1, routed)           0.000    41.006    alum/divider/D_registers_q_reg[7][12]_i_326_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.123 r  alum/divider/D_registers_q_reg[7][12]_i_321/CO[3]
                         net (fo=1, routed)           0.000    41.123    alum/divider/D_registers_q_reg[7][12]_i_321_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.240 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    41.240    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.357 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.357    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.474 r  alum/divider/D_registers_q_reg[7][12]_i_306/CO[3]
                         net (fo=1, routed)           0.000    41.474    alum/divider/D_registers_q_reg[7][12]_i_306_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.591 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.591    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.708 r  alum/divider/D_registers_q_reg[7][12]_i_239/CO[3]
                         net (fo=43, routed)          1.235    42.943    alum/divider/D_registers_q_reg[7][12]_i_239_n_0
    SLICE_X43Y11         LUT2 (Prop_lut2_I1_O)        0.124    43.067 r  alum/divider/D_registers_q[7][12]_i_334/O
                         net (fo=1, routed)           0.000    43.067    alum/divider/D_registers_q[7][12]_i_334_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.617 r  alum/divider/D_registers_q_reg[7][12]_i_293/CO[3]
                         net (fo=1, routed)           0.000    43.617    alum/divider/D_registers_q_reg[7][12]_i_293_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.731 r  alum/divider/D_registers_q_reg[7][12]_i_288/CO[3]
                         net (fo=1, routed)           0.000    43.731    alum/divider/D_registers_q_reg[7][12]_i_288_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.845 r  alum/divider/D_registers_q_reg[7][12]_i_283/CO[3]
                         net (fo=1, routed)           0.000    43.845    alum/divider/D_registers_q_reg[7][12]_i_283_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.959 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    43.959    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.073 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.073    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.187 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    44.187    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.301 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    44.301    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.572 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[0]
                         net (fo=45, routed)          1.108    45.680    alum/divider/D_registers_q_reg[7][12]_i_175_n_3
    SLICE_X41Y9          LUT2 (Prop_lut2_I1_O)        0.373    46.053 r  alum/divider/D_registers_q[7][12]_i_301/O
                         net (fo=1, routed)           0.000    46.053    alum/divider/D_registers_q[7][12]_i_301_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.603 r  alum/divider/D_registers_q_reg[7][12]_i_259/CO[3]
                         net (fo=1, routed)           0.000    46.603    alum/divider/D_registers_q_reg[7][12]_i_259_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.717 r  alum/divider/D_registers_q_reg[7][12]_i_254/CO[3]
                         net (fo=1, routed)           0.000    46.717    alum/divider/D_registers_q_reg[7][12]_i_254_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.831 r  alum/divider/D_registers_q_reg[7][12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    46.831    alum/divider/D_registers_q_reg[7][12]_i_249_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.945 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    46.945    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.059 r  alum/divider/D_registers_q_reg[7][12]_i_233/CO[3]
                         net (fo=1, routed)           0.000    47.059    alum/divider/D_registers_q_reg[7][12]_i_233_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.173 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    47.173    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.287 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[3]
                         net (fo=1, routed)           0.000    47.287    alum/divider/D_registers_q_reg[7][12]_i_174_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.444 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[1]
                         net (fo=47, routed)          0.902    48.346    alum/divider/D_registers_q_reg[7][12]_i_144_n_2
    SLICE_X40Y9          LUT2 (Prop_lut2_I1_O)        0.329    48.675 r  alum/divider/D_registers_q[7][12]_i_267/O
                         net (fo=1, routed)           0.000    48.675    alum/divider/D_registers_q[7][12]_i_267_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.225 r  alum/divider/D_registers_q_reg[7][12]_i_224/CO[3]
                         net (fo=1, routed)           0.000    49.225    alum/divider/D_registers_q_reg[7][12]_i_224_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.339 r  alum/divider/D_registers_q_reg[7][12]_i_219/CO[3]
                         net (fo=1, routed)           0.000    49.339    alum/divider/D_registers_q_reg[7][12]_i_219_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.453 r  alum/divider/D_registers_q_reg[7][12]_i_214/CO[3]
                         net (fo=1, routed)           0.000    49.453    alum/divider/D_registers_q_reg[7][12]_i_214_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.567 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    49.567    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.681 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    49.681    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.795 r  alum/divider/D_registers_q_reg[7][12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    49.795    alum/divider/D_registers_q_reg[7][12]_i_169_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.909 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    49.909    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.137 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[2]
                         net (fo=49, routed)          0.940    51.077    alum/divider/D_registers_q_reg[7][12]_i_112_n_1
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.313    51.390 r  alum/divider/D_registers_q[7][12]_i_247/O
                         net (fo=1, routed)           0.000    51.390    alum/divider/D_registers_q[7][12]_i_247_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.923 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    51.923    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.040 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    52.040    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.157 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    52.157    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.274 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    52.274    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.391 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[3]
                         net (fo=1, routed)           0.000    52.391    alum/divider/D_registers_q_reg[7][12]_i_164_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.508 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    52.508    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.625 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[3]
                         net (fo=1, routed)           0.000    52.625    alum/divider/D_registers_q_reg[7][12]_i_111_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.742 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=51, routed)          1.600    54.342    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X38Y1          LUT2 (Prop_lut2_I1_O)        0.124    54.466 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    54.466    alum/divider/ram_reg_i_954_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.999 r  alum/divider/ram_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    54.999    alum/divider/ram_reg_i_883_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.116 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    55.116    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.233 r  alum/divider/D_registers_q_reg[7][12]_i_155/CO[3]
                         net (fo=1, routed)           0.000    55.233    alum/divider/D_registers_q_reg[7][12]_i_155_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.350 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    55.350    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.467 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.467    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.584 r  alum/divider/D_registers_q_reg[7][12]_i_106/CO[3]
                         net (fo=1, routed)           0.000    55.584    alum/divider/D_registers_q_reg[7][12]_i_106_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.701 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=1, routed)           0.000    55.701    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.818 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    55.818    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.072 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[0]
                         net (fo=52, routed)          0.927    56.999    alum/divider/D_registers_q_reg[7][12]_i_47_n_3
    SLICE_X36Y0          LUT3 (Prop_lut3_I0_O)        0.367    57.366 r  alum/divider/ram_reg_i_950/O
                         net (fo=1, routed)           0.000    57.366    alum/divider/ram_reg_i_950_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.916 r  alum/divider/ram_reg_i_878/CO[3]
                         net (fo=1, routed)           0.000    57.916    alum/divider/ram_reg_i_878_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.030 r  alum/divider/ram_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    58.030    alum/divider/ram_reg_i_808_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.144 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    58.144    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.258 r  alum/divider/D_registers_q_reg[7][12]_i_128/CO[3]
                         net (fo=1, routed)           0.000    58.258    alum/divider/D_registers_q_reg[7][12]_i_128_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.372 r  alum/divider/D_registers_q_reg[7][12]_i_101/CO[3]
                         net (fo=1, routed)           0.000    58.372    alum/divider/D_registers_q_reg[7][12]_i_101_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.486 r  alum/divider/D_registers_q_reg[7][12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    58.486    alum/divider/D_registers_q_reg[7][12]_i_79_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.600 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.600    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.714 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.714    alum/divider/D_registers_q_reg[7][12]_i_46_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.871 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          0.680    59.551    alum/divider/d0[12]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    59.880 r  alum/divider/ram_reg_i_947/O
                         net (fo=1, routed)           0.000    59.880    alum/divider/ram_reg_i_947_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.430 r  alum/divider/ram_reg_i_873/CO[3]
                         net (fo=1, routed)           0.000    60.430    alum/divider/ram_reg_i_873_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.544 r  alum/divider/ram_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    60.544    alum/divider/ram_reg_i_803_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.658 r  alum/divider/ram_reg_i_741/CO[3]
                         net (fo=1, routed)           0.000    60.658    alum/divider/ram_reg_i_741_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.772 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    60.772    alum/divider/ram_reg_i_735_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.886 r  alum/divider/ram_reg_i_667/CO[3]
                         net (fo=1, routed)           0.000    60.886    alum/divider/ram_reg_i_667_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.000 r  alum/divider/ram_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    61.000    alum/divider/ram_reg_i_589_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.114 r  alum/divider/ram_reg_i_501/CO[3]
                         net (fo=1, routed)           0.000    61.114    alum/divider/ram_reg_i_501_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.228 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.228    alum/divider/ram_reg_i_404_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.385 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          0.977    62.361    alum/divider/d0[11]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    63.146 r  alum/divider/ram_reg_i_872/CO[3]
                         net (fo=1, routed)           0.000    63.146    alum/divider/ram_reg_i_872_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.260 r  alum/divider/ram_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    63.260    alum/divider/ram_reg_i_802_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.374 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    63.374    alum/divider/ram_reg_i_740_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.488 r  alum/divider/ram_reg_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.488    alum/divider/ram_reg_i_677_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.602 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    63.602    alum/divider/ram_reg_i_601_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.716 r  alum/divider/ram_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    63.716    alum/divider/ram_reg_i_514_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.830 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    63.830    alum/divider/ram_reg_i_419_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.944 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    63.944    alum/divider/ram_reg_i_314_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.101 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          1.087    65.188    alum/divider/d0[10]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.973 r  alum/divider/ram_reg_i_888/CO[3]
                         net (fo=1, routed)           0.000    65.973    alum/divider/ram_reg_i_888_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.087 r  alum/divider/ram_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    66.087    alum/divider/ram_reg_i_813_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.201 r  alum/divider/ram_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    66.201    alum/divider/ram_reg_i_746_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.315 r  alum/divider/ram_reg_i_682/CO[3]
                         net (fo=1, routed)           0.000    66.315    alum/divider/ram_reg_i_682_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.429 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    66.429    alum/divider/ram_reg_i_606_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.543 r  alum/divider/ram_reg_i_519/CO[3]
                         net (fo=1, routed)           0.000    66.543    alum/divider/ram_reg_i_519_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.657 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    66.657    alum/divider/ram_reg_i_426_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.771 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    66.771    alum/divider/ram_reg_i_324_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.928 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          0.901    67.829    alum/divider/d0[9]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    68.158 r  alum/divider/ram_reg_i_963/O
                         net (fo=1, routed)           0.000    68.158    alum/divider/ram_reg_i_963_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.708 r  alum/divider/ram_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    68.708    alum/divider/ram_reg_i_894_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.822 r  alum/divider/ram_reg_i_823/CO[3]
                         net (fo=1, routed)           0.000    68.822    alum/divider/ram_reg_i_823_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.936 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    68.936    alum/divider/ram_reg_i_757_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.050 r  alum/divider/ram_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    69.050    alum/divider/ram_reg_i_751_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.164 r  alum/divider/ram_reg_i_687/CO[3]
                         net (fo=1, routed)           0.000    69.164    alum/divider/ram_reg_i_687_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.278 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    69.278    alum/divider/ram_reg_i_611_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.392 r  alum/divider/ram_reg_i_524/CO[3]
                         net (fo=1, routed)           0.000    69.392    alum/divider/ram_reg_i_524_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.506 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    69.506    alum/divider/ram_reg_i_431_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.663 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.024    70.688    alum/divider/d0[8]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    71.017 r  alum/divider/ram_reg_i_960/O
                         net (fo=1, routed)           0.000    71.017    alum/divider/ram_reg_i_960_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.550 r  alum/divider/ram_reg_i_893/CO[3]
                         net (fo=1, routed)           0.000    71.550    alum/divider/ram_reg_i_893_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.667 r  alum/divider/ram_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    71.667    alum/divider/ram_reg_i_822_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.784 r  alum/divider/ram_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    71.784    alum/divider/ram_reg_i_756_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.901 r  alum/divider/ram_reg_i_693/CO[3]
                         net (fo=1, routed)           0.000    71.901    alum/divider/ram_reg_i_693_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.018 r  alum/divider/ram_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    72.018    alum/divider/ram_reg_i_619_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.135 r  alum/divider/ram_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    72.135    alum/divider/ram_reg_i_531_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.252 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    72.252    alum/divider/ram_reg_i_439_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.369 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    72.369    alum/divider/ram_reg_i_337_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.526 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          1.172    73.698    alum/divider/d0[7]
    SLICE_X43Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    74.486 r  alum/divider/ram_reg_i_913/CO[3]
                         net (fo=1, routed)           0.000    74.486    alum/divider/ram_reg_i_913_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.600 r  alum/divider/ram_reg_i_847/CO[3]
                         net (fo=1, routed)           0.000    74.600    alum/divider/ram_reg_i_847_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.714 r  alum/divider/ram_reg_i_832/CO[3]
                         net (fo=1, routed)           0.000    74.714    alum/divider/ram_reg_i_832_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.828 r  alum/divider/ram_reg_i_762/CO[3]
                         net (fo=1, routed)           0.000    74.828    alum/divider/ram_reg_i_762_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.942 r  alum/divider/ram_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    74.942    alum/divider/ram_reg_i_698_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.056 r  alum/divider/ram_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    75.056    alum/divider/ram_reg_i_626_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.170 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    75.170    alum/divider/ram_reg_i_540_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.284 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    75.284    alum/divider/ram_reg_i_446_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.441 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.102    76.543    alum/divider/d0[6]
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.329    76.872 r  alum/divider/ram_reg_i_969/O
                         net (fo=1, routed)           0.000    76.872    alum/divider/ram_reg_i_969_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.422 r  alum/divider/ram_reg_i_908/CO[3]
                         net (fo=1, routed)           0.000    77.422    alum/divider/ram_reg_i_908_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.536 r  alum/divider/ram_reg_i_842/CO[3]
                         net (fo=1, routed)           0.000    77.536    alum/divider/ram_reg_i_842_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.650 r  alum/divider/ram_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    77.650    alum/divider/ram_reg_i_773_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.764 r  alum/divider/ram_reg_i_767/CO[3]
                         net (fo=1, routed)           0.000    77.764    alum/divider/ram_reg_i_767_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.878 r  alum/divider/ram_reg_i_703/CO[3]
                         net (fo=1, routed)           0.000    77.878    alum/divider/ram_reg_i_703_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.992 r  alum/divider/ram_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    77.992    alum/divider/ram_reg_i_631_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.106 r  alum/divider/ram_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    78.106    alum/divider/ram_reg_i_546_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.220 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    78.220    alum/divider/ram_reg_i_457_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.377 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          0.911    79.288    alum/divider/d0[5]
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.329    79.617 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    79.617    alum/divider/ram_reg_i_966_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.167 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    80.167    alum/divider/ram_reg_i_907_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.281 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    80.281    alum/divider/ram_reg_i_841_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.395 r  alum/divider/ram_reg_i_772/CO[3]
                         net (fo=1, routed)           0.000    80.395    alum/divider/ram_reg_i_772_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.509 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    80.509    alum/divider/ram_reg_i_708_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.623 r  alum/divider/ram_reg_i_636/CO[3]
                         net (fo=1, routed)           0.000    80.623    alum/divider/ram_reg_i_636_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.737 r  alum/divider/ram_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    80.737    alum/divider/ram_reg_i_551_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.851 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    80.851    alum/divider/ram_reg_i_460_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.965 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    80.965    alum/divider/ram_reg_i_356_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.122 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          1.055    82.177    alum/divider/d0[4]
    SLICE_X48Y0          LUT3 (Prop_lut3_I0_O)        0.329    82.506 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    82.506    alum/divider/ram_reg_i_975_n_0
    SLICE_X48Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.056 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    83.056    alum/divider/ram_reg_i_922_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.170 r  alum/divider/ram_reg_i_852/CO[3]
                         net (fo=1, routed)           0.000    83.170    alum/divider/ram_reg_i_852_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.284 r  alum/divider/ram_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    83.284    alum/divider/ram_reg_i_778_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.398 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    83.398    alum/divider/ram_reg_i_713_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.512 r  alum/divider/ram_reg_i_641/CO[3]
                         net (fo=1, routed)           0.000    83.512    alum/divider/ram_reg_i_641_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.626 r  alum/divider/ram_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    83.626    alum/divider/ram_reg_i_556_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.740 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    83.740    alum/divider/ram_reg_i_465_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.854 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    83.854    alum/divider/ram_reg_i_362_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.011 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          1.015    85.027    alum/divider/d0[3]
    SLICE_X47Y0          LUT3 (Prop_lut3_I0_O)        0.329    85.356 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    85.356    alum/divider/ram_reg_i_978_n_0
    SLICE_X47Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.906 r  alum/divider/ram_reg_i_927/CO[3]
                         net (fo=1, routed)           0.000    85.906    alum/divider/ram_reg_i_927_n_0
    SLICE_X47Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.020 r  alum/divider/ram_reg_i_857/CO[3]
                         net (fo=1, routed)           0.000    86.020    alum/divider/ram_reg_i_857_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.134 r  alum/divider/ram_reg_i_783/CO[3]
                         net (fo=1, routed)           0.000    86.134    alum/divider/ram_reg_i_783_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.248 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    86.248    alum/divider/ram_reg_i_718_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.362 r  alum/divider/ram_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000    86.362    alum/divider/ram_reg_i_646_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.476 r  alum/divider/ram_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    86.476    alum/divider/ram_reg_i_561_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.590 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    86.590    alum/divider/ram_reg_i_473_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.704 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    86.704    alum/divider/ram_reg_i_375_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.861 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.984    87.844    alum/divider/d0[2]
    SLICE_X49Y2          LUT3 (Prop_lut3_I0_O)        0.329    88.173 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    88.173    alum/divider/ram_reg_i_981_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.723 r  alum/divider/ram_reg_i_932/CO[3]
                         net (fo=1, routed)           0.000    88.723    alum/divider/ram_reg_i_932_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.837 r  alum/divider/ram_reg_i_862/CO[3]
                         net (fo=1, routed)           0.000    88.837    alum/divider/ram_reg_i_862_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.951 r  alum/divider/ram_reg_i_788/CO[3]
                         net (fo=1, routed)           0.000    88.951    alum/divider/ram_reg_i_788_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.065 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    89.065    alum/divider/ram_reg_i_723_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.179 r  alum/divider/ram_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000    89.179    alum/divider/ram_reg_i_651_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.293 r  alum/divider/ram_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    89.293    alum/divider/ram_reg_i_566_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.407 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    89.407    alum/divider/ram_reg_i_478_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.521 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    89.521    alum/divider/ram_reg_i_380_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.678 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          1.169    90.848    alum/divider/d0[1]
    SLICE_X46Y2          LUT3 (Prop_lut3_I0_O)        0.329    91.177 r  alum/divider/ram_reg_i_990/O
                         net (fo=1, routed)           0.000    91.177    alum/divider/ram_reg_i_990_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    91.690 r  alum/divider/ram_reg_i_982/CO[3]
                         net (fo=1, routed)           0.000    91.690    alum/divider/ram_reg_i_982_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.807 r  alum/divider/ram_reg_i_937/CO[3]
                         net (fo=1, routed)           0.000    91.807    alum/divider/ram_reg_i_937_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.924 r  alum/divider/ram_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    91.924    alum/divider/ram_reg_i_867_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.041 r  alum/divider/ram_reg_i_793/CO[3]
                         net (fo=1, routed)           0.000    92.041    alum/divider/ram_reg_i_793_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.158 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    92.158    alum/divider/ram_reg_i_728_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.275 r  alum/divider/ram_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    92.275    alum/divider/ram_reg_i_656_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.392 r  alum/divider/ram_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    92.392    alum/divider/ram_reg_i_571_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.509 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.509    alum/divider/ram_reg_i_483_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    92.763 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.613    93.376    sm/d0[0]
    SLICE_X41Y7          LUT6 (Prop_lut6_I4_O)        0.367    93.743 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.151    93.894    sm/ram_reg_i_254_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I1_O)        0.124    94.018 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    94.018    sm/ram_reg_i_136_n_0
    SLICE_X41Y7          MUXF7 (Prop_muxf7_I0_O)      0.212    94.230 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.904    95.134    sm/M_alum_out[0]
    SLICE_X49Y1          LUT5 (Prop_lut5_I2_O)        0.292    95.426 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.594    96.020    brams/bram2/ram_reg_0[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.494   101.494    brams/bram2/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.080   101.574    
                         clock uncertainty           -0.149   101.424    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   100.650    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.650    
                         arrival time                         -96.020    
  -------------------------------------------------------------------
                         slack                                  4.630    

Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        94.517ns  (logic 54.465ns (57.625%)  route 40.052ns (42.375%))
  Logic Levels:           273  (CARRY4=236 LUT2=18 LUT3=10 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 101.494 - 100.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.554     1.554    sm/clk_out1
    SLICE_X50Y22         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDSE (Prop_fdse_C_Q)         0.518     2.072 r  sm/D_states_q_reg[1]/Q
                         net (fo=192, routed)         3.114     5.186    sm/D_states_q[1]
    SLICE_X60Y19         LUT4 (Prop_lut4_I2_O)        0.124     5.310 r  sm/D_registers_d_reg[7]_i_71/O
                         net (fo=1, routed)           0.286     5.596    sm/D_registers_d_reg[7]_i_71_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I2_O)        0.124     5.720 r  sm/D_registers_d_reg[7]_i_54/O
                         net (fo=2, routed)           0.955     6.676    sm/D_registers_d_reg[7]_i_54_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.800 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=3, routed)           0.803     7.603    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.727 r  sm/D_registers_q[7][12]_i_26/O
                         net (fo=13, routed)          1.363     9.090    sm/M_sm_bsel[0]
    SLICE_X55Y8          LUT4 (Prop_lut4_I2_O)        0.149     9.239 r  sm/ram_reg_i_322/O
                         net (fo=43, routed)          0.648     9.887    alum/divider/D_registers_q[7][12]_i_673_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882    10.769 r  alum/divider/D_registers_q_reg[7][12]_i_651/CO[3]
                         net (fo=1, routed)           0.000    10.769    alum/divider/D_registers_q_reg[7][12]_i_651_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.926 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[1]
                         net (fo=17, routed)          0.701    11.626    alum/divider/D_registers_q_reg[7][12]_i_650_n_2
    SLICE_X56Y11         LUT2 (Prop_lut2_I1_O)        0.329    11.955 r  alum/divider/D_registers_q[7][12]_i_668/O
                         net (fo=1, routed)           0.000    11.955    alum/divider/D_registers_q[7][12]_i_668_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.488 r  alum/divider/D_registers_q_reg[7][12]_i_641/CO[3]
                         net (fo=1, routed)           0.000    12.488    alum/divider/D_registers_q_reg[7][12]_i_641_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.605 r  alum/divider/D_registers_q_reg[7][12]_i_636/CO[3]
                         net (fo=1, routed)           0.000    12.605    alum/divider/D_registers_q_reg[7][12]_i_636_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.722 r  alum/divider/D_registers_q_reg[7][12]_i_631/CO[3]
                         net (fo=1, routed)           0.000    12.722    alum/divider/D_registers_q_reg[7][12]_i_631_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.839 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=19, routed)          1.016    13.855    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.124    13.979 r  alum/divider/D_registers_q[7][12]_i_649/O
                         net (fo=1, routed)           0.000    13.979    alum/divider/D_registers_q[7][12]_i_649_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.529 r  alum/divider/D_registers_q_reg[7][12]_i_621/CO[3]
                         net (fo=1, routed)           0.000    14.529    alum/divider/D_registers_q_reg[7][12]_i_621_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.643 r  alum/divider/D_registers_q_reg[7][12]_i_616/CO[3]
                         net (fo=1, routed)           0.000    14.643    alum/divider/D_registers_q_reg[7][12]_i_616_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.757 r  alum/divider/D_registers_q_reg[7][12]_i_611/CO[3]
                         net (fo=1, routed)           0.000    14.757    alum/divider/D_registers_q_reg[7][12]_i_611_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.871 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    14.871    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.142 r  alum/divider/D_registers_q_reg[7][12]_i_608/CO[0]
                         net (fo=21, routed)          0.895    16.037    alum/divider/D_registers_q_reg[7][12]_i_608_n_3
    SLICE_X55Y12         LUT2 (Prop_lut2_I1_O)        0.373    16.410 r  alum/divider/D_registers_q[7][12]_i_629/O
                         net (fo=1, routed)           0.000    16.410    alum/divider/D_registers_q[7][12]_i_629_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.960 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    16.960    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.074 r  alum/divider/D_registers_q_reg[7][12]_i_594/CO[3]
                         net (fo=1, routed)           0.000    17.074    alum/divider/D_registers_q_reg[7][12]_i_594_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.188 r  alum/divider/D_registers_q_reg[7][12]_i_589/CO[3]
                         net (fo=1, routed)           0.000    17.188    alum/divider/D_registers_q_reg[7][12]_i_589_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.302 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    17.302    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.459 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[1]
                         net (fo=23, routed)          0.969    18.428    alum/divider/D_registers_q_reg[7][12]_i_585_n_2
    SLICE_X54Y11         LUT2 (Prop_lut2_I1_O)        0.329    18.757 r  alum/divider/D_registers_q[7][12]_i_607/O
                         net (fo=1, routed)           0.000    18.757    alum/divider/D_registers_q[7][12]_i_607_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.290 r  alum/divider/D_registers_q_reg[7][12]_i_576/CO[3]
                         net (fo=1, routed)           0.000    19.290    alum/divider/D_registers_q_reg[7][12]_i_576_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.407 r  alum/divider/D_registers_q_reg[7][12]_i_571/CO[3]
                         net (fo=1, routed)           0.000    19.407    alum/divider/D_registers_q_reg[7][12]_i_571_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.524 r  alum/divider/D_registers_q_reg[7][12]_i_566/CO[3]
                         net (fo=1, routed)           0.000    19.524    alum/divider/D_registers_q_reg[7][12]_i_566_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.641 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.641    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.870 r  alum/divider/D_registers_q_reg[7][12]_i_561/CO[2]
                         net (fo=25, routed)          0.744    20.614    alum/divider/D_registers_q_reg[7][12]_i_561_n_1
    SLICE_X52Y10         LUT2 (Prop_lut2_I1_O)        0.310    20.924 r  alum/divider/D_registers_q[7][12]_i_584/O
                         net (fo=1, routed)           0.000    20.924    alum/divider/D_registers_q[7][12]_i_584_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.457 r  alum/divider/D_registers_q_reg[7][12]_i_552/CO[3]
                         net (fo=1, routed)           0.000    21.457    alum/divider/D_registers_q_reg[7][12]_i_552_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.574 r  alum/divider/D_registers_q_reg[7][12]_i_547/CO[3]
                         net (fo=1, routed)           0.000    21.574    alum/divider/D_registers_q_reg[7][12]_i_547_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.691 r  alum/divider/D_registers_q_reg[7][12]_i_542/CO[3]
                         net (fo=1, routed)           0.000    21.691    alum/divider/D_registers_q_reg[7][12]_i_542_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.808 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.808    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.925 r  alum/divider/D_registers_q_reg[7][12]_i_536/CO[3]
                         net (fo=27, routed)          1.159    23.083    alum/divider/D_registers_q_reg[7][12]_i_536_n_0
    SLICE_X53Y11         LUT2 (Prop_lut2_I1_O)        0.124    23.207 r  alum/divider/D_registers_q[7][12]_i_560/O
                         net (fo=1, routed)           0.000    23.207    alum/divider/D_registers_q[7][12]_i_560_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.757 r  alum/divider/D_registers_q_reg[7][12]_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.757    alum/divider/D_registers_q_reg[7][12]_i_527_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.871 r  alum/divider/D_registers_q_reg[7][12]_i_522/CO[3]
                         net (fo=1, routed)           0.000    23.871    alum/divider/D_registers_q_reg[7][12]_i_522_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.985 r  alum/divider/D_registers_q_reg[7][12]_i_517/CO[3]
                         net (fo=1, routed)           0.000    23.985    alum/divider/D_registers_q_reg[7][12]_i_517_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.099 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    24.099    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.213 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    24.213    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.484 r  alum/divider/D_registers_q_reg[7][12]_i_489/CO[0]
                         net (fo=29, routed)          0.878    25.363    alum/divider/D_registers_q_reg[7][12]_i_489_n_3
    SLICE_X51Y11         LUT2 (Prop_lut2_I1_O)        0.373    25.736 r  alum/divider/D_registers_q[7][12]_i_535/O
                         net (fo=1, routed)           0.000    25.736    alum/divider/D_registers_q[7][12]_i_535_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.286 r  alum/divider/D_registers_q_reg[7][12]_i_502/CO[3]
                         net (fo=1, routed)           0.000    26.286    alum/divider/D_registers_q_reg[7][12]_i_502_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.400 r  alum/divider/D_registers_q_reg[7][12]_i_497/CO[3]
                         net (fo=1, routed)           0.000    26.400    alum/divider/D_registers_q_reg[7][12]_i_497_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.514 r  alum/divider/D_registers_q_reg[7][12]_i_492/CO[3]
                         net (fo=1, routed)           0.000    26.514    alum/divider/D_registers_q_reg[7][12]_i_492_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.628 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.628    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.742 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[3]
                         net (fo=1, routed)           0.000    26.742    alum/divider/D_registers_q_reg[7][12]_i_488_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.899 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[1]
                         net (fo=31, routed)          0.914    27.813    alum/divider/D_registers_q_reg[7][12]_i_461_n_2
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.329    28.142 r  alum/divider/D_registers_q[7][12]_i_510/O
                         net (fo=1, routed)           0.000    28.142    alum/divider/D_registers_q[7][12]_i_510_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.692 r  alum/divider/D_registers_q_reg[7][12]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.692    alum/divider/D_registers_q_reg[7][12]_i_475_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.806 r  alum/divider/D_registers_q_reg[7][12]_i_470/CO[3]
                         net (fo=1, routed)           0.000    28.806    alum/divider/D_registers_q_reg[7][12]_i_470_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.920 r  alum/divider/D_registers_q_reg[7][12]_i_465/CO[3]
                         net (fo=1, routed)           0.000    28.920    alum/divider/D_registers_q_reg[7][12]_i_465_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.034 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    29.034    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.148 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    29.148    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.376 r  alum/divider/D_registers_q_reg[7][12]_i_432/CO[2]
                         net (fo=33, routed)          0.733    30.109    alum/divider/D_registers_q_reg[7][12]_i_432_n_1
    SLICE_X50Y12         LUT2 (Prop_lut2_I1_O)        0.313    30.422 r  alum/divider/D_registers_q[7][12]_i_483/O
                         net (fo=1, routed)           0.000    30.422    alum/divider/D_registers_q[7][12]_i_483_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.955 r  alum/divider/D_registers_q_reg[7][12]_i_447/CO[3]
                         net (fo=1, routed)           0.000    30.955    alum/divider/D_registers_q_reg[7][12]_i_447_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.072 r  alum/divider/D_registers_q_reg[7][12]_i_442/CO[3]
                         net (fo=1, routed)           0.000    31.072    alum/divider/D_registers_q_reg[7][12]_i_442_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.189 r  alum/divider/D_registers_q_reg[7][12]_i_437/CO[3]
                         net (fo=1, routed)           0.000    31.189    alum/divider/D_registers_q_reg[7][12]_i_437_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.306 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.306    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.423 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    31.423    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.540 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=35, routed)          1.199    32.739    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X49Y13         LUT2 (Prop_lut2_I1_O)        0.124    32.863 r  alum/divider/D_registers_q[7][12]_i_455/O
                         net (fo=1, routed)           0.000    32.863    alum/divider/D_registers_q[7][12]_i_455_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.413 r  alum/divider/D_registers_q_reg[7][12]_i_418/CO[3]
                         net (fo=1, routed)           0.000    33.413    alum/divider/D_registers_q_reg[7][12]_i_418_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.527 r  alum/divider/D_registers_q_reg[7][12]_i_413/CO[3]
                         net (fo=1, routed)           0.000    33.527    alum/divider/D_registers_q_reg[7][12]_i_413_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.641 r  alum/divider/D_registers_q_reg[7][12]_i_408/CO[3]
                         net (fo=1, routed)           0.000    33.641    alum/divider/D_registers_q_reg[7][12]_i_408_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.755 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.755    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.869 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.000    33.869    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.983 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.983    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.254 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[0]
                         net (fo=37, routed)          0.937    35.191    alum/divider/D_registers_q_reg[7][12]_i_345_n_3
    SLICE_X44Y14         LUT2 (Prop_lut2_I1_O)        0.373    35.564 r  alum/divider/D_registers_q[7][12]_i_426/O
                         net (fo=1, routed)           0.000    35.564    alum/divider/D_registers_q[7][12]_i_426_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.114 r  alum/divider/D_registers_q_reg[7][12]_i_388/CO[3]
                         net (fo=1, routed)           0.000    36.114    alum/divider/D_registers_q_reg[7][12]_i_388_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.228 r  alum/divider/D_registers_q_reg[7][12]_i_383/CO[3]
                         net (fo=1, routed)           0.000    36.228    alum/divider/D_registers_q_reg[7][12]_i_383_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.342 r  alum/divider/D_registers_q_reg[7][12]_i_378/CO[3]
                         net (fo=1, routed)           0.000    36.342    alum/divider/D_registers_q_reg[7][12]_i_378_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.456 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.456    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.570 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.000    36.570    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.684 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[3]
                         net (fo=1, routed)           0.000    36.684    alum/divider/D_registers_q_reg[7][12]_i_344_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.841 r  alum/divider/D_registers_q_reg[7][12]_i_312/CO[1]
                         net (fo=39, routed)          0.765    37.606    alum/divider/D_registers_q_reg[7][12]_i_312_n_2
    SLICE_X45Y14         LUT2 (Prop_lut2_I1_O)        0.329    37.935 r  alum/divider/D_registers_q[7][12]_i_396/O
                         net (fo=1, routed)           0.000    37.935    alum/divider/D_registers_q[7][12]_i_396_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.485 r  alum/divider/D_registers_q_reg[7][12]_i_358/CO[3]
                         net (fo=1, routed)           0.000    38.485    alum/divider/D_registers_q_reg[7][12]_i_358_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.599 r  alum/divider/D_registers_q_reg[7][12]_i_353/CO[3]
                         net (fo=1, routed)           0.000    38.599    alum/divider/D_registers_q_reg[7][12]_i_353_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.713 r  alum/divider/D_registers_q_reg[7][12]_i_348/CO[3]
                         net (fo=1, routed)           0.000    38.713    alum/divider/D_registers_q_reg[7][12]_i_348_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.827 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.827    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.941 r  alum/divider/D_registers_q_reg[7][12]_i_339/CO[3]
                         net (fo=1, routed)           0.000    38.941    alum/divider/D_registers_q_reg[7][12]_i_339_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.055 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[3]
                         net (fo=1, routed)           0.000    39.055    alum/divider/D_registers_q_reg[7][12]_i_311_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.283 r  alum/divider/D_registers_q_reg[7][12]_i_278/CO[2]
                         net (fo=41, routed)          0.876    40.160    alum/divider/D_registers_q_reg[7][12]_i_278_n_1
    SLICE_X46Y11         LUT2 (Prop_lut2_I1_O)        0.313    40.473 r  alum/divider/D_registers_q[7][12]_i_366/O
                         net (fo=1, routed)           0.000    40.473    alum/divider/D_registers_q[7][12]_i_366_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.006 r  alum/divider/D_registers_q_reg[7][12]_i_326/CO[3]
                         net (fo=1, routed)           0.000    41.006    alum/divider/D_registers_q_reg[7][12]_i_326_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.123 r  alum/divider/D_registers_q_reg[7][12]_i_321/CO[3]
                         net (fo=1, routed)           0.000    41.123    alum/divider/D_registers_q_reg[7][12]_i_321_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.240 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    41.240    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.357 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.357    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.474 r  alum/divider/D_registers_q_reg[7][12]_i_306/CO[3]
                         net (fo=1, routed)           0.000    41.474    alum/divider/D_registers_q_reg[7][12]_i_306_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.591 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.591    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.708 r  alum/divider/D_registers_q_reg[7][12]_i_239/CO[3]
                         net (fo=43, routed)          1.235    42.943    alum/divider/D_registers_q_reg[7][12]_i_239_n_0
    SLICE_X43Y11         LUT2 (Prop_lut2_I1_O)        0.124    43.067 r  alum/divider/D_registers_q[7][12]_i_334/O
                         net (fo=1, routed)           0.000    43.067    alum/divider/D_registers_q[7][12]_i_334_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.617 r  alum/divider/D_registers_q_reg[7][12]_i_293/CO[3]
                         net (fo=1, routed)           0.000    43.617    alum/divider/D_registers_q_reg[7][12]_i_293_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.731 r  alum/divider/D_registers_q_reg[7][12]_i_288/CO[3]
                         net (fo=1, routed)           0.000    43.731    alum/divider/D_registers_q_reg[7][12]_i_288_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.845 r  alum/divider/D_registers_q_reg[7][12]_i_283/CO[3]
                         net (fo=1, routed)           0.000    43.845    alum/divider/D_registers_q_reg[7][12]_i_283_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.959 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    43.959    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.073 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.073    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.187 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    44.187    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.301 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    44.301    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.572 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[0]
                         net (fo=45, routed)          1.108    45.680    alum/divider/D_registers_q_reg[7][12]_i_175_n_3
    SLICE_X41Y9          LUT2 (Prop_lut2_I1_O)        0.373    46.053 r  alum/divider/D_registers_q[7][12]_i_301/O
                         net (fo=1, routed)           0.000    46.053    alum/divider/D_registers_q[7][12]_i_301_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.603 r  alum/divider/D_registers_q_reg[7][12]_i_259/CO[3]
                         net (fo=1, routed)           0.000    46.603    alum/divider/D_registers_q_reg[7][12]_i_259_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.717 r  alum/divider/D_registers_q_reg[7][12]_i_254/CO[3]
                         net (fo=1, routed)           0.000    46.717    alum/divider/D_registers_q_reg[7][12]_i_254_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.831 r  alum/divider/D_registers_q_reg[7][12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    46.831    alum/divider/D_registers_q_reg[7][12]_i_249_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.945 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    46.945    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.059 r  alum/divider/D_registers_q_reg[7][12]_i_233/CO[3]
                         net (fo=1, routed)           0.000    47.059    alum/divider/D_registers_q_reg[7][12]_i_233_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.173 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    47.173    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.287 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[3]
                         net (fo=1, routed)           0.000    47.287    alum/divider/D_registers_q_reg[7][12]_i_174_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.444 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[1]
                         net (fo=47, routed)          0.902    48.346    alum/divider/D_registers_q_reg[7][12]_i_144_n_2
    SLICE_X40Y9          LUT2 (Prop_lut2_I1_O)        0.329    48.675 r  alum/divider/D_registers_q[7][12]_i_267/O
                         net (fo=1, routed)           0.000    48.675    alum/divider/D_registers_q[7][12]_i_267_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.225 r  alum/divider/D_registers_q_reg[7][12]_i_224/CO[3]
                         net (fo=1, routed)           0.000    49.225    alum/divider/D_registers_q_reg[7][12]_i_224_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.339 r  alum/divider/D_registers_q_reg[7][12]_i_219/CO[3]
                         net (fo=1, routed)           0.000    49.339    alum/divider/D_registers_q_reg[7][12]_i_219_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.453 r  alum/divider/D_registers_q_reg[7][12]_i_214/CO[3]
                         net (fo=1, routed)           0.000    49.453    alum/divider/D_registers_q_reg[7][12]_i_214_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.567 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    49.567    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.681 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    49.681    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.795 r  alum/divider/D_registers_q_reg[7][12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    49.795    alum/divider/D_registers_q_reg[7][12]_i_169_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.909 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    49.909    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.137 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[2]
                         net (fo=49, routed)          0.940    51.077    alum/divider/D_registers_q_reg[7][12]_i_112_n_1
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.313    51.390 r  alum/divider/D_registers_q[7][12]_i_247/O
                         net (fo=1, routed)           0.000    51.390    alum/divider/D_registers_q[7][12]_i_247_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.923 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    51.923    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.040 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    52.040    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.157 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    52.157    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.274 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    52.274    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.391 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[3]
                         net (fo=1, routed)           0.000    52.391    alum/divider/D_registers_q_reg[7][12]_i_164_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.508 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    52.508    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.625 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[3]
                         net (fo=1, routed)           0.000    52.625    alum/divider/D_registers_q_reg[7][12]_i_111_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.742 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=51, routed)          1.600    54.342    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X38Y1          LUT2 (Prop_lut2_I1_O)        0.124    54.466 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    54.466    alum/divider/ram_reg_i_954_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.999 r  alum/divider/ram_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    54.999    alum/divider/ram_reg_i_883_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.116 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    55.116    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.233 r  alum/divider/D_registers_q_reg[7][12]_i_155/CO[3]
                         net (fo=1, routed)           0.000    55.233    alum/divider/D_registers_q_reg[7][12]_i_155_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.350 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    55.350    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.467 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.467    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.584 r  alum/divider/D_registers_q_reg[7][12]_i_106/CO[3]
                         net (fo=1, routed)           0.000    55.584    alum/divider/D_registers_q_reg[7][12]_i_106_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.701 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=1, routed)           0.000    55.701    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.818 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    55.818    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.072 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[0]
                         net (fo=52, routed)          0.927    56.999    alum/divider/D_registers_q_reg[7][12]_i_47_n_3
    SLICE_X36Y0          LUT3 (Prop_lut3_I0_O)        0.367    57.366 r  alum/divider/ram_reg_i_950/O
                         net (fo=1, routed)           0.000    57.366    alum/divider/ram_reg_i_950_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.916 r  alum/divider/ram_reg_i_878/CO[3]
                         net (fo=1, routed)           0.000    57.916    alum/divider/ram_reg_i_878_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.030 r  alum/divider/ram_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    58.030    alum/divider/ram_reg_i_808_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.144 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    58.144    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.258 r  alum/divider/D_registers_q_reg[7][12]_i_128/CO[3]
                         net (fo=1, routed)           0.000    58.258    alum/divider/D_registers_q_reg[7][12]_i_128_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.372 r  alum/divider/D_registers_q_reg[7][12]_i_101/CO[3]
                         net (fo=1, routed)           0.000    58.372    alum/divider/D_registers_q_reg[7][12]_i_101_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.486 r  alum/divider/D_registers_q_reg[7][12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    58.486    alum/divider/D_registers_q_reg[7][12]_i_79_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.600 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.600    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.714 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.714    alum/divider/D_registers_q_reg[7][12]_i_46_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.871 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          0.680    59.551    alum/divider/d0[12]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    59.880 r  alum/divider/ram_reg_i_947/O
                         net (fo=1, routed)           0.000    59.880    alum/divider/ram_reg_i_947_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.430 r  alum/divider/ram_reg_i_873/CO[3]
                         net (fo=1, routed)           0.000    60.430    alum/divider/ram_reg_i_873_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.544 r  alum/divider/ram_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    60.544    alum/divider/ram_reg_i_803_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.658 r  alum/divider/ram_reg_i_741/CO[3]
                         net (fo=1, routed)           0.000    60.658    alum/divider/ram_reg_i_741_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.772 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    60.772    alum/divider/ram_reg_i_735_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.886 r  alum/divider/ram_reg_i_667/CO[3]
                         net (fo=1, routed)           0.000    60.886    alum/divider/ram_reg_i_667_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.000 r  alum/divider/ram_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    61.000    alum/divider/ram_reg_i_589_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.114 r  alum/divider/ram_reg_i_501/CO[3]
                         net (fo=1, routed)           0.000    61.114    alum/divider/ram_reg_i_501_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.228 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.228    alum/divider/ram_reg_i_404_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.385 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          0.977    62.361    alum/divider/d0[11]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    63.146 r  alum/divider/ram_reg_i_872/CO[3]
                         net (fo=1, routed)           0.000    63.146    alum/divider/ram_reg_i_872_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.260 r  alum/divider/ram_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    63.260    alum/divider/ram_reg_i_802_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.374 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    63.374    alum/divider/ram_reg_i_740_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.488 r  alum/divider/ram_reg_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.488    alum/divider/ram_reg_i_677_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.602 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    63.602    alum/divider/ram_reg_i_601_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.716 r  alum/divider/ram_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    63.716    alum/divider/ram_reg_i_514_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.830 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    63.830    alum/divider/ram_reg_i_419_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.944 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    63.944    alum/divider/ram_reg_i_314_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.101 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          1.087    65.188    alum/divider/d0[10]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.973 r  alum/divider/ram_reg_i_888/CO[3]
                         net (fo=1, routed)           0.000    65.973    alum/divider/ram_reg_i_888_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.087 r  alum/divider/ram_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    66.087    alum/divider/ram_reg_i_813_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.201 r  alum/divider/ram_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    66.201    alum/divider/ram_reg_i_746_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.315 r  alum/divider/ram_reg_i_682/CO[3]
                         net (fo=1, routed)           0.000    66.315    alum/divider/ram_reg_i_682_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.429 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    66.429    alum/divider/ram_reg_i_606_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.543 r  alum/divider/ram_reg_i_519/CO[3]
                         net (fo=1, routed)           0.000    66.543    alum/divider/ram_reg_i_519_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.657 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    66.657    alum/divider/ram_reg_i_426_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.771 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    66.771    alum/divider/ram_reg_i_324_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.928 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          0.901    67.829    alum/divider/d0[9]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    68.158 r  alum/divider/ram_reg_i_963/O
                         net (fo=1, routed)           0.000    68.158    alum/divider/ram_reg_i_963_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.708 r  alum/divider/ram_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    68.708    alum/divider/ram_reg_i_894_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.822 r  alum/divider/ram_reg_i_823/CO[3]
                         net (fo=1, routed)           0.000    68.822    alum/divider/ram_reg_i_823_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.936 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    68.936    alum/divider/ram_reg_i_757_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.050 r  alum/divider/ram_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    69.050    alum/divider/ram_reg_i_751_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.164 r  alum/divider/ram_reg_i_687/CO[3]
                         net (fo=1, routed)           0.000    69.164    alum/divider/ram_reg_i_687_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.278 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    69.278    alum/divider/ram_reg_i_611_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.392 r  alum/divider/ram_reg_i_524/CO[3]
                         net (fo=1, routed)           0.000    69.392    alum/divider/ram_reg_i_524_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.506 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    69.506    alum/divider/ram_reg_i_431_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.663 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.024    70.688    alum/divider/d0[8]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    71.017 r  alum/divider/ram_reg_i_960/O
                         net (fo=1, routed)           0.000    71.017    alum/divider/ram_reg_i_960_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.550 r  alum/divider/ram_reg_i_893/CO[3]
                         net (fo=1, routed)           0.000    71.550    alum/divider/ram_reg_i_893_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.667 r  alum/divider/ram_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    71.667    alum/divider/ram_reg_i_822_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.784 r  alum/divider/ram_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    71.784    alum/divider/ram_reg_i_756_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.901 r  alum/divider/ram_reg_i_693/CO[3]
                         net (fo=1, routed)           0.000    71.901    alum/divider/ram_reg_i_693_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.018 r  alum/divider/ram_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    72.018    alum/divider/ram_reg_i_619_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.135 r  alum/divider/ram_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    72.135    alum/divider/ram_reg_i_531_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.252 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    72.252    alum/divider/ram_reg_i_439_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.369 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    72.369    alum/divider/ram_reg_i_337_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.526 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          1.172    73.698    alum/divider/d0[7]
    SLICE_X43Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    74.486 r  alum/divider/ram_reg_i_913/CO[3]
                         net (fo=1, routed)           0.000    74.486    alum/divider/ram_reg_i_913_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.600 r  alum/divider/ram_reg_i_847/CO[3]
                         net (fo=1, routed)           0.000    74.600    alum/divider/ram_reg_i_847_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.714 r  alum/divider/ram_reg_i_832/CO[3]
                         net (fo=1, routed)           0.000    74.714    alum/divider/ram_reg_i_832_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.828 r  alum/divider/ram_reg_i_762/CO[3]
                         net (fo=1, routed)           0.000    74.828    alum/divider/ram_reg_i_762_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.942 r  alum/divider/ram_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    74.942    alum/divider/ram_reg_i_698_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.056 r  alum/divider/ram_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    75.056    alum/divider/ram_reg_i_626_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.170 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    75.170    alum/divider/ram_reg_i_540_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.284 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    75.284    alum/divider/ram_reg_i_446_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.441 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.102    76.543    alum/divider/d0[6]
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.329    76.872 r  alum/divider/ram_reg_i_969/O
                         net (fo=1, routed)           0.000    76.872    alum/divider/ram_reg_i_969_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.422 r  alum/divider/ram_reg_i_908/CO[3]
                         net (fo=1, routed)           0.000    77.422    alum/divider/ram_reg_i_908_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.536 r  alum/divider/ram_reg_i_842/CO[3]
                         net (fo=1, routed)           0.000    77.536    alum/divider/ram_reg_i_842_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.650 r  alum/divider/ram_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    77.650    alum/divider/ram_reg_i_773_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.764 r  alum/divider/ram_reg_i_767/CO[3]
                         net (fo=1, routed)           0.000    77.764    alum/divider/ram_reg_i_767_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.878 r  alum/divider/ram_reg_i_703/CO[3]
                         net (fo=1, routed)           0.000    77.878    alum/divider/ram_reg_i_703_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.992 r  alum/divider/ram_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    77.992    alum/divider/ram_reg_i_631_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.106 r  alum/divider/ram_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    78.106    alum/divider/ram_reg_i_546_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.220 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    78.220    alum/divider/ram_reg_i_457_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.377 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          0.911    79.288    alum/divider/d0[5]
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.329    79.617 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    79.617    alum/divider/ram_reg_i_966_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.167 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    80.167    alum/divider/ram_reg_i_907_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.281 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    80.281    alum/divider/ram_reg_i_841_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.395 r  alum/divider/ram_reg_i_772/CO[3]
                         net (fo=1, routed)           0.000    80.395    alum/divider/ram_reg_i_772_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.509 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    80.509    alum/divider/ram_reg_i_708_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.623 r  alum/divider/ram_reg_i_636/CO[3]
                         net (fo=1, routed)           0.000    80.623    alum/divider/ram_reg_i_636_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.737 r  alum/divider/ram_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    80.737    alum/divider/ram_reg_i_551_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.851 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    80.851    alum/divider/ram_reg_i_460_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.965 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    80.965    alum/divider/ram_reg_i_356_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.122 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          1.055    82.177    alum/divider/d0[4]
    SLICE_X48Y0          LUT3 (Prop_lut3_I0_O)        0.329    82.506 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    82.506    alum/divider/ram_reg_i_975_n_0
    SLICE_X48Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.056 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    83.056    alum/divider/ram_reg_i_922_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.170 r  alum/divider/ram_reg_i_852/CO[3]
                         net (fo=1, routed)           0.000    83.170    alum/divider/ram_reg_i_852_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.284 r  alum/divider/ram_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    83.284    alum/divider/ram_reg_i_778_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.398 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    83.398    alum/divider/ram_reg_i_713_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.512 r  alum/divider/ram_reg_i_641/CO[3]
                         net (fo=1, routed)           0.000    83.512    alum/divider/ram_reg_i_641_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.626 r  alum/divider/ram_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    83.626    alum/divider/ram_reg_i_556_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.740 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    83.740    alum/divider/ram_reg_i_465_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.854 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    83.854    alum/divider/ram_reg_i_362_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.011 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          1.015    85.027    alum/divider/d0[3]
    SLICE_X47Y0          LUT3 (Prop_lut3_I0_O)        0.329    85.356 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    85.356    alum/divider/ram_reg_i_978_n_0
    SLICE_X47Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.906 r  alum/divider/ram_reg_i_927/CO[3]
                         net (fo=1, routed)           0.000    85.906    alum/divider/ram_reg_i_927_n_0
    SLICE_X47Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.020 r  alum/divider/ram_reg_i_857/CO[3]
                         net (fo=1, routed)           0.000    86.020    alum/divider/ram_reg_i_857_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.134 r  alum/divider/ram_reg_i_783/CO[3]
                         net (fo=1, routed)           0.000    86.134    alum/divider/ram_reg_i_783_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.248 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    86.248    alum/divider/ram_reg_i_718_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.362 r  alum/divider/ram_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000    86.362    alum/divider/ram_reg_i_646_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.476 r  alum/divider/ram_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    86.476    alum/divider/ram_reg_i_561_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.590 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    86.590    alum/divider/ram_reg_i_473_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.704 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    86.704    alum/divider/ram_reg_i_375_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.861 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.984    87.844    alum/divider/d0[2]
    SLICE_X49Y2          LUT3 (Prop_lut3_I0_O)        0.329    88.173 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    88.173    alum/divider/ram_reg_i_981_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.723 r  alum/divider/ram_reg_i_932/CO[3]
                         net (fo=1, routed)           0.000    88.723    alum/divider/ram_reg_i_932_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.837 r  alum/divider/ram_reg_i_862/CO[3]
                         net (fo=1, routed)           0.000    88.837    alum/divider/ram_reg_i_862_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.951 r  alum/divider/ram_reg_i_788/CO[3]
                         net (fo=1, routed)           0.000    88.951    alum/divider/ram_reg_i_788_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.065 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    89.065    alum/divider/ram_reg_i_723_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.179 r  alum/divider/ram_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000    89.179    alum/divider/ram_reg_i_651_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.293 r  alum/divider/ram_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    89.293    alum/divider/ram_reg_i_566_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.407 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    89.407    alum/divider/ram_reg_i_478_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.521 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    89.521    alum/divider/ram_reg_i_380_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.678 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          1.169    90.848    alum/divider/d0[1]
    SLICE_X46Y2          LUT3 (Prop_lut3_I0_O)        0.329    91.177 r  alum/divider/ram_reg_i_990/O
                         net (fo=1, routed)           0.000    91.177    alum/divider/ram_reg_i_990_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    91.690 r  alum/divider/ram_reg_i_982/CO[3]
                         net (fo=1, routed)           0.000    91.690    alum/divider/ram_reg_i_982_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.807 r  alum/divider/ram_reg_i_937/CO[3]
                         net (fo=1, routed)           0.000    91.807    alum/divider/ram_reg_i_937_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.924 r  alum/divider/ram_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    91.924    alum/divider/ram_reg_i_867_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.041 r  alum/divider/ram_reg_i_793/CO[3]
                         net (fo=1, routed)           0.000    92.041    alum/divider/ram_reg_i_793_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.158 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    92.158    alum/divider/ram_reg_i_728_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.275 r  alum/divider/ram_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    92.275    alum/divider/ram_reg_i_656_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.392 r  alum/divider/ram_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    92.392    alum/divider/ram_reg_i_571_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.509 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.509    alum/divider/ram_reg_i_483_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    92.763 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.613    93.376    sm/d0[0]
    SLICE_X41Y7          LUT6 (Prop_lut6_I4_O)        0.367    93.743 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.151    93.894    sm/ram_reg_i_254_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I1_O)        0.124    94.018 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    94.018    sm/ram_reg_i_136_n_0
    SLICE_X41Y7          MUXF7 (Prop_muxf7_I0_O)      0.212    94.230 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.904    95.134    sm/M_alum_out[0]
    SLICE_X49Y1          LUT5 (Prop_lut5_I2_O)        0.299    95.433 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.638    96.071    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.494   101.494    brams/bram1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.080   101.574    
                         clock uncertainty           -0.149   101.424    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   100.858    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        100.858    
                         arrival time                         -96.071    
  -------------------------------------------------------------------
                         slack                                  4.787    

Slack (MET) :             4.969ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        94.831ns  (logic 54.589ns (57.564%)  route 40.242ns (42.436%))
  Logic Levels:           274  (CARRY4=236 LUT2=18 LUT3=10 LUT4=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 101.441 - 100.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.554     1.554    sm/clk_out1
    SLICE_X50Y22         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDSE (Prop_fdse_C_Q)         0.518     2.072 r  sm/D_states_q_reg[1]/Q
                         net (fo=192, routed)         3.114     5.186    sm/D_states_q[1]
    SLICE_X60Y19         LUT4 (Prop_lut4_I2_O)        0.124     5.310 r  sm/D_registers_d_reg[7]_i_71/O
                         net (fo=1, routed)           0.286     5.596    sm/D_registers_d_reg[7]_i_71_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I2_O)        0.124     5.720 r  sm/D_registers_d_reg[7]_i_54/O
                         net (fo=2, routed)           0.955     6.676    sm/D_registers_d_reg[7]_i_54_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.800 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=3, routed)           0.803     7.603    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.727 r  sm/D_registers_q[7][12]_i_26/O
                         net (fo=13, routed)          1.363     9.090    sm/M_sm_bsel[0]
    SLICE_X55Y8          LUT4 (Prop_lut4_I2_O)        0.149     9.239 r  sm/ram_reg_i_322/O
                         net (fo=43, routed)          0.648     9.887    alum/divider/D_registers_q[7][12]_i_673_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882    10.769 r  alum/divider/D_registers_q_reg[7][12]_i_651/CO[3]
                         net (fo=1, routed)           0.000    10.769    alum/divider/D_registers_q_reg[7][12]_i_651_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.926 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[1]
                         net (fo=17, routed)          0.701    11.626    alum/divider/D_registers_q_reg[7][12]_i_650_n_2
    SLICE_X56Y11         LUT2 (Prop_lut2_I1_O)        0.329    11.955 r  alum/divider/D_registers_q[7][12]_i_668/O
                         net (fo=1, routed)           0.000    11.955    alum/divider/D_registers_q[7][12]_i_668_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.488 r  alum/divider/D_registers_q_reg[7][12]_i_641/CO[3]
                         net (fo=1, routed)           0.000    12.488    alum/divider/D_registers_q_reg[7][12]_i_641_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.605 r  alum/divider/D_registers_q_reg[7][12]_i_636/CO[3]
                         net (fo=1, routed)           0.000    12.605    alum/divider/D_registers_q_reg[7][12]_i_636_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.722 r  alum/divider/D_registers_q_reg[7][12]_i_631/CO[3]
                         net (fo=1, routed)           0.000    12.722    alum/divider/D_registers_q_reg[7][12]_i_631_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.839 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=19, routed)          1.016    13.855    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.124    13.979 r  alum/divider/D_registers_q[7][12]_i_649/O
                         net (fo=1, routed)           0.000    13.979    alum/divider/D_registers_q[7][12]_i_649_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.529 r  alum/divider/D_registers_q_reg[7][12]_i_621/CO[3]
                         net (fo=1, routed)           0.000    14.529    alum/divider/D_registers_q_reg[7][12]_i_621_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.643 r  alum/divider/D_registers_q_reg[7][12]_i_616/CO[3]
                         net (fo=1, routed)           0.000    14.643    alum/divider/D_registers_q_reg[7][12]_i_616_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.757 r  alum/divider/D_registers_q_reg[7][12]_i_611/CO[3]
                         net (fo=1, routed)           0.000    14.757    alum/divider/D_registers_q_reg[7][12]_i_611_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.871 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    14.871    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.142 r  alum/divider/D_registers_q_reg[7][12]_i_608/CO[0]
                         net (fo=21, routed)          0.895    16.037    alum/divider/D_registers_q_reg[7][12]_i_608_n_3
    SLICE_X55Y12         LUT2 (Prop_lut2_I1_O)        0.373    16.410 r  alum/divider/D_registers_q[7][12]_i_629/O
                         net (fo=1, routed)           0.000    16.410    alum/divider/D_registers_q[7][12]_i_629_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.960 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    16.960    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.074 r  alum/divider/D_registers_q_reg[7][12]_i_594/CO[3]
                         net (fo=1, routed)           0.000    17.074    alum/divider/D_registers_q_reg[7][12]_i_594_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.188 r  alum/divider/D_registers_q_reg[7][12]_i_589/CO[3]
                         net (fo=1, routed)           0.000    17.188    alum/divider/D_registers_q_reg[7][12]_i_589_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.302 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    17.302    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.459 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[1]
                         net (fo=23, routed)          0.969    18.428    alum/divider/D_registers_q_reg[7][12]_i_585_n_2
    SLICE_X54Y11         LUT2 (Prop_lut2_I1_O)        0.329    18.757 r  alum/divider/D_registers_q[7][12]_i_607/O
                         net (fo=1, routed)           0.000    18.757    alum/divider/D_registers_q[7][12]_i_607_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.290 r  alum/divider/D_registers_q_reg[7][12]_i_576/CO[3]
                         net (fo=1, routed)           0.000    19.290    alum/divider/D_registers_q_reg[7][12]_i_576_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.407 r  alum/divider/D_registers_q_reg[7][12]_i_571/CO[3]
                         net (fo=1, routed)           0.000    19.407    alum/divider/D_registers_q_reg[7][12]_i_571_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.524 r  alum/divider/D_registers_q_reg[7][12]_i_566/CO[3]
                         net (fo=1, routed)           0.000    19.524    alum/divider/D_registers_q_reg[7][12]_i_566_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.641 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.641    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.870 r  alum/divider/D_registers_q_reg[7][12]_i_561/CO[2]
                         net (fo=25, routed)          0.744    20.614    alum/divider/D_registers_q_reg[7][12]_i_561_n_1
    SLICE_X52Y10         LUT2 (Prop_lut2_I1_O)        0.310    20.924 r  alum/divider/D_registers_q[7][12]_i_584/O
                         net (fo=1, routed)           0.000    20.924    alum/divider/D_registers_q[7][12]_i_584_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.457 r  alum/divider/D_registers_q_reg[7][12]_i_552/CO[3]
                         net (fo=1, routed)           0.000    21.457    alum/divider/D_registers_q_reg[7][12]_i_552_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.574 r  alum/divider/D_registers_q_reg[7][12]_i_547/CO[3]
                         net (fo=1, routed)           0.000    21.574    alum/divider/D_registers_q_reg[7][12]_i_547_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.691 r  alum/divider/D_registers_q_reg[7][12]_i_542/CO[3]
                         net (fo=1, routed)           0.000    21.691    alum/divider/D_registers_q_reg[7][12]_i_542_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.808 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.808    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.925 r  alum/divider/D_registers_q_reg[7][12]_i_536/CO[3]
                         net (fo=27, routed)          1.159    23.083    alum/divider/D_registers_q_reg[7][12]_i_536_n_0
    SLICE_X53Y11         LUT2 (Prop_lut2_I1_O)        0.124    23.207 r  alum/divider/D_registers_q[7][12]_i_560/O
                         net (fo=1, routed)           0.000    23.207    alum/divider/D_registers_q[7][12]_i_560_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.757 r  alum/divider/D_registers_q_reg[7][12]_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.757    alum/divider/D_registers_q_reg[7][12]_i_527_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.871 r  alum/divider/D_registers_q_reg[7][12]_i_522/CO[3]
                         net (fo=1, routed)           0.000    23.871    alum/divider/D_registers_q_reg[7][12]_i_522_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.985 r  alum/divider/D_registers_q_reg[7][12]_i_517/CO[3]
                         net (fo=1, routed)           0.000    23.985    alum/divider/D_registers_q_reg[7][12]_i_517_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.099 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    24.099    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.213 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    24.213    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.484 r  alum/divider/D_registers_q_reg[7][12]_i_489/CO[0]
                         net (fo=29, routed)          0.878    25.363    alum/divider/D_registers_q_reg[7][12]_i_489_n_3
    SLICE_X51Y11         LUT2 (Prop_lut2_I1_O)        0.373    25.736 r  alum/divider/D_registers_q[7][12]_i_535/O
                         net (fo=1, routed)           0.000    25.736    alum/divider/D_registers_q[7][12]_i_535_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.286 r  alum/divider/D_registers_q_reg[7][12]_i_502/CO[3]
                         net (fo=1, routed)           0.000    26.286    alum/divider/D_registers_q_reg[7][12]_i_502_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.400 r  alum/divider/D_registers_q_reg[7][12]_i_497/CO[3]
                         net (fo=1, routed)           0.000    26.400    alum/divider/D_registers_q_reg[7][12]_i_497_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.514 r  alum/divider/D_registers_q_reg[7][12]_i_492/CO[3]
                         net (fo=1, routed)           0.000    26.514    alum/divider/D_registers_q_reg[7][12]_i_492_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.628 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.628    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.742 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[3]
                         net (fo=1, routed)           0.000    26.742    alum/divider/D_registers_q_reg[7][12]_i_488_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.899 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[1]
                         net (fo=31, routed)          0.914    27.813    alum/divider/D_registers_q_reg[7][12]_i_461_n_2
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.329    28.142 r  alum/divider/D_registers_q[7][12]_i_510/O
                         net (fo=1, routed)           0.000    28.142    alum/divider/D_registers_q[7][12]_i_510_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.692 r  alum/divider/D_registers_q_reg[7][12]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.692    alum/divider/D_registers_q_reg[7][12]_i_475_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.806 r  alum/divider/D_registers_q_reg[7][12]_i_470/CO[3]
                         net (fo=1, routed)           0.000    28.806    alum/divider/D_registers_q_reg[7][12]_i_470_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.920 r  alum/divider/D_registers_q_reg[7][12]_i_465/CO[3]
                         net (fo=1, routed)           0.000    28.920    alum/divider/D_registers_q_reg[7][12]_i_465_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.034 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    29.034    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.148 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    29.148    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.376 r  alum/divider/D_registers_q_reg[7][12]_i_432/CO[2]
                         net (fo=33, routed)          0.733    30.109    alum/divider/D_registers_q_reg[7][12]_i_432_n_1
    SLICE_X50Y12         LUT2 (Prop_lut2_I1_O)        0.313    30.422 r  alum/divider/D_registers_q[7][12]_i_483/O
                         net (fo=1, routed)           0.000    30.422    alum/divider/D_registers_q[7][12]_i_483_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.955 r  alum/divider/D_registers_q_reg[7][12]_i_447/CO[3]
                         net (fo=1, routed)           0.000    30.955    alum/divider/D_registers_q_reg[7][12]_i_447_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.072 r  alum/divider/D_registers_q_reg[7][12]_i_442/CO[3]
                         net (fo=1, routed)           0.000    31.072    alum/divider/D_registers_q_reg[7][12]_i_442_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.189 r  alum/divider/D_registers_q_reg[7][12]_i_437/CO[3]
                         net (fo=1, routed)           0.000    31.189    alum/divider/D_registers_q_reg[7][12]_i_437_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.306 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.306    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.423 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    31.423    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.540 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=35, routed)          1.199    32.739    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X49Y13         LUT2 (Prop_lut2_I1_O)        0.124    32.863 r  alum/divider/D_registers_q[7][12]_i_455/O
                         net (fo=1, routed)           0.000    32.863    alum/divider/D_registers_q[7][12]_i_455_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.413 r  alum/divider/D_registers_q_reg[7][12]_i_418/CO[3]
                         net (fo=1, routed)           0.000    33.413    alum/divider/D_registers_q_reg[7][12]_i_418_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.527 r  alum/divider/D_registers_q_reg[7][12]_i_413/CO[3]
                         net (fo=1, routed)           0.000    33.527    alum/divider/D_registers_q_reg[7][12]_i_413_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.641 r  alum/divider/D_registers_q_reg[7][12]_i_408/CO[3]
                         net (fo=1, routed)           0.000    33.641    alum/divider/D_registers_q_reg[7][12]_i_408_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.755 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.755    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.869 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.000    33.869    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.983 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.983    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.254 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[0]
                         net (fo=37, routed)          0.937    35.191    alum/divider/D_registers_q_reg[7][12]_i_345_n_3
    SLICE_X44Y14         LUT2 (Prop_lut2_I1_O)        0.373    35.564 r  alum/divider/D_registers_q[7][12]_i_426/O
                         net (fo=1, routed)           0.000    35.564    alum/divider/D_registers_q[7][12]_i_426_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.114 r  alum/divider/D_registers_q_reg[7][12]_i_388/CO[3]
                         net (fo=1, routed)           0.000    36.114    alum/divider/D_registers_q_reg[7][12]_i_388_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.228 r  alum/divider/D_registers_q_reg[7][12]_i_383/CO[3]
                         net (fo=1, routed)           0.000    36.228    alum/divider/D_registers_q_reg[7][12]_i_383_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.342 r  alum/divider/D_registers_q_reg[7][12]_i_378/CO[3]
                         net (fo=1, routed)           0.000    36.342    alum/divider/D_registers_q_reg[7][12]_i_378_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.456 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.456    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.570 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.000    36.570    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.684 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[3]
                         net (fo=1, routed)           0.000    36.684    alum/divider/D_registers_q_reg[7][12]_i_344_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.841 r  alum/divider/D_registers_q_reg[7][12]_i_312/CO[1]
                         net (fo=39, routed)          0.765    37.606    alum/divider/D_registers_q_reg[7][12]_i_312_n_2
    SLICE_X45Y14         LUT2 (Prop_lut2_I1_O)        0.329    37.935 r  alum/divider/D_registers_q[7][12]_i_396/O
                         net (fo=1, routed)           0.000    37.935    alum/divider/D_registers_q[7][12]_i_396_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.485 r  alum/divider/D_registers_q_reg[7][12]_i_358/CO[3]
                         net (fo=1, routed)           0.000    38.485    alum/divider/D_registers_q_reg[7][12]_i_358_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.599 r  alum/divider/D_registers_q_reg[7][12]_i_353/CO[3]
                         net (fo=1, routed)           0.000    38.599    alum/divider/D_registers_q_reg[7][12]_i_353_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.713 r  alum/divider/D_registers_q_reg[7][12]_i_348/CO[3]
                         net (fo=1, routed)           0.000    38.713    alum/divider/D_registers_q_reg[7][12]_i_348_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.827 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.827    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.941 r  alum/divider/D_registers_q_reg[7][12]_i_339/CO[3]
                         net (fo=1, routed)           0.000    38.941    alum/divider/D_registers_q_reg[7][12]_i_339_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.055 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[3]
                         net (fo=1, routed)           0.000    39.055    alum/divider/D_registers_q_reg[7][12]_i_311_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.283 r  alum/divider/D_registers_q_reg[7][12]_i_278/CO[2]
                         net (fo=41, routed)          0.876    40.160    alum/divider/D_registers_q_reg[7][12]_i_278_n_1
    SLICE_X46Y11         LUT2 (Prop_lut2_I1_O)        0.313    40.473 r  alum/divider/D_registers_q[7][12]_i_366/O
                         net (fo=1, routed)           0.000    40.473    alum/divider/D_registers_q[7][12]_i_366_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.006 r  alum/divider/D_registers_q_reg[7][12]_i_326/CO[3]
                         net (fo=1, routed)           0.000    41.006    alum/divider/D_registers_q_reg[7][12]_i_326_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.123 r  alum/divider/D_registers_q_reg[7][12]_i_321/CO[3]
                         net (fo=1, routed)           0.000    41.123    alum/divider/D_registers_q_reg[7][12]_i_321_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.240 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    41.240    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.357 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.357    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.474 r  alum/divider/D_registers_q_reg[7][12]_i_306/CO[3]
                         net (fo=1, routed)           0.000    41.474    alum/divider/D_registers_q_reg[7][12]_i_306_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.591 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.591    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.708 r  alum/divider/D_registers_q_reg[7][12]_i_239/CO[3]
                         net (fo=43, routed)          1.235    42.943    alum/divider/D_registers_q_reg[7][12]_i_239_n_0
    SLICE_X43Y11         LUT2 (Prop_lut2_I1_O)        0.124    43.067 r  alum/divider/D_registers_q[7][12]_i_334/O
                         net (fo=1, routed)           0.000    43.067    alum/divider/D_registers_q[7][12]_i_334_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.617 r  alum/divider/D_registers_q_reg[7][12]_i_293/CO[3]
                         net (fo=1, routed)           0.000    43.617    alum/divider/D_registers_q_reg[7][12]_i_293_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.731 r  alum/divider/D_registers_q_reg[7][12]_i_288/CO[3]
                         net (fo=1, routed)           0.000    43.731    alum/divider/D_registers_q_reg[7][12]_i_288_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.845 r  alum/divider/D_registers_q_reg[7][12]_i_283/CO[3]
                         net (fo=1, routed)           0.000    43.845    alum/divider/D_registers_q_reg[7][12]_i_283_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.959 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    43.959    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.073 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.073    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.187 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    44.187    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.301 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    44.301    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.572 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[0]
                         net (fo=45, routed)          1.108    45.680    alum/divider/D_registers_q_reg[7][12]_i_175_n_3
    SLICE_X41Y9          LUT2 (Prop_lut2_I1_O)        0.373    46.053 r  alum/divider/D_registers_q[7][12]_i_301/O
                         net (fo=1, routed)           0.000    46.053    alum/divider/D_registers_q[7][12]_i_301_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.603 r  alum/divider/D_registers_q_reg[7][12]_i_259/CO[3]
                         net (fo=1, routed)           0.000    46.603    alum/divider/D_registers_q_reg[7][12]_i_259_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.717 r  alum/divider/D_registers_q_reg[7][12]_i_254/CO[3]
                         net (fo=1, routed)           0.000    46.717    alum/divider/D_registers_q_reg[7][12]_i_254_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.831 r  alum/divider/D_registers_q_reg[7][12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    46.831    alum/divider/D_registers_q_reg[7][12]_i_249_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.945 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    46.945    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.059 r  alum/divider/D_registers_q_reg[7][12]_i_233/CO[3]
                         net (fo=1, routed)           0.000    47.059    alum/divider/D_registers_q_reg[7][12]_i_233_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.173 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    47.173    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.287 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[3]
                         net (fo=1, routed)           0.000    47.287    alum/divider/D_registers_q_reg[7][12]_i_174_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.444 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[1]
                         net (fo=47, routed)          0.902    48.346    alum/divider/D_registers_q_reg[7][12]_i_144_n_2
    SLICE_X40Y9          LUT2 (Prop_lut2_I1_O)        0.329    48.675 r  alum/divider/D_registers_q[7][12]_i_267/O
                         net (fo=1, routed)           0.000    48.675    alum/divider/D_registers_q[7][12]_i_267_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.225 r  alum/divider/D_registers_q_reg[7][12]_i_224/CO[3]
                         net (fo=1, routed)           0.000    49.225    alum/divider/D_registers_q_reg[7][12]_i_224_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.339 r  alum/divider/D_registers_q_reg[7][12]_i_219/CO[3]
                         net (fo=1, routed)           0.000    49.339    alum/divider/D_registers_q_reg[7][12]_i_219_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.453 r  alum/divider/D_registers_q_reg[7][12]_i_214/CO[3]
                         net (fo=1, routed)           0.000    49.453    alum/divider/D_registers_q_reg[7][12]_i_214_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.567 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    49.567    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.681 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    49.681    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.795 r  alum/divider/D_registers_q_reg[7][12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    49.795    alum/divider/D_registers_q_reg[7][12]_i_169_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.909 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    49.909    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.137 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[2]
                         net (fo=49, routed)          0.940    51.077    alum/divider/D_registers_q_reg[7][12]_i_112_n_1
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.313    51.390 r  alum/divider/D_registers_q[7][12]_i_247/O
                         net (fo=1, routed)           0.000    51.390    alum/divider/D_registers_q[7][12]_i_247_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.923 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    51.923    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.040 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    52.040    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.157 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    52.157    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.274 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    52.274    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.391 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[3]
                         net (fo=1, routed)           0.000    52.391    alum/divider/D_registers_q_reg[7][12]_i_164_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.508 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    52.508    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.625 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[3]
                         net (fo=1, routed)           0.000    52.625    alum/divider/D_registers_q_reg[7][12]_i_111_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.742 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=51, routed)          1.600    54.342    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X38Y1          LUT2 (Prop_lut2_I1_O)        0.124    54.466 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    54.466    alum/divider/ram_reg_i_954_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.999 r  alum/divider/ram_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    54.999    alum/divider/ram_reg_i_883_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.116 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    55.116    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.233 r  alum/divider/D_registers_q_reg[7][12]_i_155/CO[3]
                         net (fo=1, routed)           0.000    55.233    alum/divider/D_registers_q_reg[7][12]_i_155_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.350 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    55.350    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.467 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.467    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.584 r  alum/divider/D_registers_q_reg[7][12]_i_106/CO[3]
                         net (fo=1, routed)           0.000    55.584    alum/divider/D_registers_q_reg[7][12]_i_106_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.701 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=1, routed)           0.000    55.701    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.818 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    55.818    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.072 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[0]
                         net (fo=52, routed)          0.927    56.999    alum/divider/D_registers_q_reg[7][12]_i_47_n_3
    SLICE_X36Y0          LUT3 (Prop_lut3_I0_O)        0.367    57.366 r  alum/divider/ram_reg_i_950/O
                         net (fo=1, routed)           0.000    57.366    alum/divider/ram_reg_i_950_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.916 r  alum/divider/ram_reg_i_878/CO[3]
                         net (fo=1, routed)           0.000    57.916    alum/divider/ram_reg_i_878_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.030 r  alum/divider/ram_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    58.030    alum/divider/ram_reg_i_808_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.144 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    58.144    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.258 r  alum/divider/D_registers_q_reg[7][12]_i_128/CO[3]
                         net (fo=1, routed)           0.000    58.258    alum/divider/D_registers_q_reg[7][12]_i_128_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.372 r  alum/divider/D_registers_q_reg[7][12]_i_101/CO[3]
                         net (fo=1, routed)           0.000    58.372    alum/divider/D_registers_q_reg[7][12]_i_101_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.486 r  alum/divider/D_registers_q_reg[7][12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    58.486    alum/divider/D_registers_q_reg[7][12]_i_79_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.600 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.600    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.714 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.714    alum/divider/D_registers_q_reg[7][12]_i_46_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.871 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          0.680    59.551    alum/divider/d0[12]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    59.880 r  alum/divider/ram_reg_i_947/O
                         net (fo=1, routed)           0.000    59.880    alum/divider/ram_reg_i_947_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.430 r  alum/divider/ram_reg_i_873/CO[3]
                         net (fo=1, routed)           0.000    60.430    alum/divider/ram_reg_i_873_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.544 r  alum/divider/ram_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    60.544    alum/divider/ram_reg_i_803_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.658 r  alum/divider/ram_reg_i_741/CO[3]
                         net (fo=1, routed)           0.000    60.658    alum/divider/ram_reg_i_741_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.772 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    60.772    alum/divider/ram_reg_i_735_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.886 r  alum/divider/ram_reg_i_667/CO[3]
                         net (fo=1, routed)           0.000    60.886    alum/divider/ram_reg_i_667_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.000 r  alum/divider/ram_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    61.000    alum/divider/ram_reg_i_589_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.114 r  alum/divider/ram_reg_i_501/CO[3]
                         net (fo=1, routed)           0.000    61.114    alum/divider/ram_reg_i_501_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.228 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.228    alum/divider/ram_reg_i_404_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.385 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          0.977    62.361    alum/divider/d0[11]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    63.146 r  alum/divider/ram_reg_i_872/CO[3]
                         net (fo=1, routed)           0.000    63.146    alum/divider/ram_reg_i_872_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.260 r  alum/divider/ram_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    63.260    alum/divider/ram_reg_i_802_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.374 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    63.374    alum/divider/ram_reg_i_740_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.488 r  alum/divider/ram_reg_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.488    alum/divider/ram_reg_i_677_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.602 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    63.602    alum/divider/ram_reg_i_601_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.716 r  alum/divider/ram_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    63.716    alum/divider/ram_reg_i_514_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.830 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    63.830    alum/divider/ram_reg_i_419_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.944 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    63.944    alum/divider/ram_reg_i_314_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.101 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          1.087    65.188    alum/divider/d0[10]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.973 r  alum/divider/ram_reg_i_888/CO[3]
                         net (fo=1, routed)           0.000    65.973    alum/divider/ram_reg_i_888_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.087 r  alum/divider/ram_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    66.087    alum/divider/ram_reg_i_813_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.201 r  alum/divider/ram_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    66.201    alum/divider/ram_reg_i_746_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.315 r  alum/divider/ram_reg_i_682/CO[3]
                         net (fo=1, routed)           0.000    66.315    alum/divider/ram_reg_i_682_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.429 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    66.429    alum/divider/ram_reg_i_606_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.543 r  alum/divider/ram_reg_i_519/CO[3]
                         net (fo=1, routed)           0.000    66.543    alum/divider/ram_reg_i_519_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.657 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    66.657    alum/divider/ram_reg_i_426_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.771 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    66.771    alum/divider/ram_reg_i_324_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.928 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          0.901    67.829    alum/divider/d0[9]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    68.158 r  alum/divider/ram_reg_i_963/O
                         net (fo=1, routed)           0.000    68.158    alum/divider/ram_reg_i_963_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.708 r  alum/divider/ram_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    68.708    alum/divider/ram_reg_i_894_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.822 r  alum/divider/ram_reg_i_823/CO[3]
                         net (fo=1, routed)           0.000    68.822    alum/divider/ram_reg_i_823_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.936 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    68.936    alum/divider/ram_reg_i_757_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.050 r  alum/divider/ram_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    69.050    alum/divider/ram_reg_i_751_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.164 r  alum/divider/ram_reg_i_687/CO[3]
                         net (fo=1, routed)           0.000    69.164    alum/divider/ram_reg_i_687_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.278 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    69.278    alum/divider/ram_reg_i_611_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.392 r  alum/divider/ram_reg_i_524/CO[3]
                         net (fo=1, routed)           0.000    69.392    alum/divider/ram_reg_i_524_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.506 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    69.506    alum/divider/ram_reg_i_431_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.663 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.024    70.688    alum/divider/d0[8]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    71.017 r  alum/divider/ram_reg_i_960/O
                         net (fo=1, routed)           0.000    71.017    alum/divider/ram_reg_i_960_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.550 r  alum/divider/ram_reg_i_893/CO[3]
                         net (fo=1, routed)           0.000    71.550    alum/divider/ram_reg_i_893_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.667 r  alum/divider/ram_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    71.667    alum/divider/ram_reg_i_822_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.784 r  alum/divider/ram_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    71.784    alum/divider/ram_reg_i_756_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.901 r  alum/divider/ram_reg_i_693/CO[3]
                         net (fo=1, routed)           0.000    71.901    alum/divider/ram_reg_i_693_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.018 r  alum/divider/ram_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    72.018    alum/divider/ram_reg_i_619_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.135 r  alum/divider/ram_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    72.135    alum/divider/ram_reg_i_531_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.252 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    72.252    alum/divider/ram_reg_i_439_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.369 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    72.369    alum/divider/ram_reg_i_337_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.526 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          1.172    73.698    alum/divider/d0[7]
    SLICE_X43Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    74.486 r  alum/divider/ram_reg_i_913/CO[3]
                         net (fo=1, routed)           0.000    74.486    alum/divider/ram_reg_i_913_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.600 r  alum/divider/ram_reg_i_847/CO[3]
                         net (fo=1, routed)           0.000    74.600    alum/divider/ram_reg_i_847_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.714 r  alum/divider/ram_reg_i_832/CO[3]
                         net (fo=1, routed)           0.000    74.714    alum/divider/ram_reg_i_832_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.828 r  alum/divider/ram_reg_i_762/CO[3]
                         net (fo=1, routed)           0.000    74.828    alum/divider/ram_reg_i_762_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.942 r  alum/divider/ram_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    74.942    alum/divider/ram_reg_i_698_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.056 r  alum/divider/ram_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    75.056    alum/divider/ram_reg_i_626_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.170 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    75.170    alum/divider/ram_reg_i_540_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.284 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    75.284    alum/divider/ram_reg_i_446_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.441 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.102    76.543    alum/divider/d0[6]
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.329    76.872 r  alum/divider/ram_reg_i_969/O
                         net (fo=1, routed)           0.000    76.872    alum/divider/ram_reg_i_969_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.422 r  alum/divider/ram_reg_i_908/CO[3]
                         net (fo=1, routed)           0.000    77.422    alum/divider/ram_reg_i_908_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.536 r  alum/divider/ram_reg_i_842/CO[3]
                         net (fo=1, routed)           0.000    77.536    alum/divider/ram_reg_i_842_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.650 r  alum/divider/ram_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    77.650    alum/divider/ram_reg_i_773_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.764 r  alum/divider/ram_reg_i_767/CO[3]
                         net (fo=1, routed)           0.000    77.764    alum/divider/ram_reg_i_767_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.878 r  alum/divider/ram_reg_i_703/CO[3]
                         net (fo=1, routed)           0.000    77.878    alum/divider/ram_reg_i_703_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.992 r  alum/divider/ram_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    77.992    alum/divider/ram_reg_i_631_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.106 r  alum/divider/ram_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    78.106    alum/divider/ram_reg_i_546_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.220 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    78.220    alum/divider/ram_reg_i_457_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.377 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          0.911    79.288    alum/divider/d0[5]
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.329    79.617 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    79.617    alum/divider/ram_reg_i_966_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.167 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    80.167    alum/divider/ram_reg_i_907_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.281 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    80.281    alum/divider/ram_reg_i_841_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.395 r  alum/divider/ram_reg_i_772/CO[3]
                         net (fo=1, routed)           0.000    80.395    alum/divider/ram_reg_i_772_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.509 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    80.509    alum/divider/ram_reg_i_708_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.623 r  alum/divider/ram_reg_i_636/CO[3]
                         net (fo=1, routed)           0.000    80.623    alum/divider/ram_reg_i_636_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.737 r  alum/divider/ram_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    80.737    alum/divider/ram_reg_i_551_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.851 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    80.851    alum/divider/ram_reg_i_460_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.965 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    80.965    alum/divider/ram_reg_i_356_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.122 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          1.055    82.177    alum/divider/d0[4]
    SLICE_X48Y0          LUT3 (Prop_lut3_I0_O)        0.329    82.506 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    82.506    alum/divider/ram_reg_i_975_n_0
    SLICE_X48Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.056 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    83.056    alum/divider/ram_reg_i_922_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.170 r  alum/divider/ram_reg_i_852/CO[3]
                         net (fo=1, routed)           0.000    83.170    alum/divider/ram_reg_i_852_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.284 r  alum/divider/ram_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    83.284    alum/divider/ram_reg_i_778_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.398 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    83.398    alum/divider/ram_reg_i_713_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.512 r  alum/divider/ram_reg_i_641/CO[3]
                         net (fo=1, routed)           0.000    83.512    alum/divider/ram_reg_i_641_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.626 r  alum/divider/ram_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    83.626    alum/divider/ram_reg_i_556_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.740 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    83.740    alum/divider/ram_reg_i_465_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.854 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    83.854    alum/divider/ram_reg_i_362_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.011 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          1.015    85.027    alum/divider/d0[3]
    SLICE_X47Y0          LUT3 (Prop_lut3_I0_O)        0.329    85.356 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    85.356    alum/divider/ram_reg_i_978_n_0
    SLICE_X47Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.906 r  alum/divider/ram_reg_i_927/CO[3]
                         net (fo=1, routed)           0.000    85.906    alum/divider/ram_reg_i_927_n_0
    SLICE_X47Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.020 r  alum/divider/ram_reg_i_857/CO[3]
                         net (fo=1, routed)           0.000    86.020    alum/divider/ram_reg_i_857_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.134 r  alum/divider/ram_reg_i_783/CO[3]
                         net (fo=1, routed)           0.000    86.134    alum/divider/ram_reg_i_783_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.248 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    86.248    alum/divider/ram_reg_i_718_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.362 r  alum/divider/ram_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000    86.362    alum/divider/ram_reg_i_646_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.476 r  alum/divider/ram_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    86.476    alum/divider/ram_reg_i_561_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.590 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    86.590    alum/divider/ram_reg_i_473_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.704 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    86.704    alum/divider/ram_reg_i_375_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.861 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.984    87.844    alum/divider/d0[2]
    SLICE_X49Y2          LUT3 (Prop_lut3_I0_O)        0.329    88.173 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    88.173    alum/divider/ram_reg_i_981_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.723 r  alum/divider/ram_reg_i_932/CO[3]
                         net (fo=1, routed)           0.000    88.723    alum/divider/ram_reg_i_932_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.837 r  alum/divider/ram_reg_i_862/CO[3]
                         net (fo=1, routed)           0.000    88.837    alum/divider/ram_reg_i_862_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.951 r  alum/divider/ram_reg_i_788/CO[3]
                         net (fo=1, routed)           0.000    88.951    alum/divider/ram_reg_i_788_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.065 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    89.065    alum/divider/ram_reg_i_723_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.179 r  alum/divider/ram_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000    89.179    alum/divider/ram_reg_i_651_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.293 r  alum/divider/ram_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    89.293    alum/divider/ram_reg_i_566_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.407 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    89.407    alum/divider/ram_reg_i_478_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.521 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    89.521    alum/divider/ram_reg_i_380_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.678 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          1.169    90.848    alum/divider/d0[1]
    SLICE_X46Y2          LUT3 (Prop_lut3_I0_O)        0.329    91.177 r  alum/divider/ram_reg_i_990/O
                         net (fo=1, routed)           0.000    91.177    alum/divider/ram_reg_i_990_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    91.690 r  alum/divider/ram_reg_i_982/CO[3]
                         net (fo=1, routed)           0.000    91.690    alum/divider/ram_reg_i_982_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.807 r  alum/divider/ram_reg_i_937/CO[3]
                         net (fo=1, routed)           0.000    91.807    alum/divider/ram_reg_i_937_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.924 r  alum/divider/ram_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    91.924    alum/divider/ram_reg_i_867_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.041 r  alum/divider/ram_reg_i_793/CO[3]
                         net (fo=1, routed)           0.000    92.041    alum/divider/ram_reg_i_793_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.158 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    92.158    alum/divider/ram_reg_i_728_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.275 r  alum/divider/ram_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    92.275    alum/divider/ram_reg_i_656_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.392 r  alum/divider/ram_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    92.392    alum/divider/ram_reg_i_571_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.509 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.509    alum/divider/ram_reg_i_483_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    92.763 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.613    93.376    sm/d0[0]
    SLICE_X41Y7          LUT6 (Prop_lut6_I4_O)        0.367    93.743 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.151    93.894    sm/ram_reg_i_254_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I1_O)        0.124    94.018 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    94.018    sm/ram_reg_i_136_n_0
    SLICE_X41Y7          MUXF7 (Prop_muxf7_I0_O)      0.212    94.230 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           1.191    95.422    sm/M_alum_out[0]
    SLICE_X50Y20         LUT6 (Prop_lut6_I5_O)        0.299    95.721 r  sm/D_states_q[3]_i_2/O
                         net (fo=1, routed)           0.162    95.882    sm/D_states_q[3]_i_2_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I0_O)        0.124    96.006 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.379    96.385    sm/D_states_d__0[3]
    SLICE_X50Y20         FDRE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.441   101.441    sm/clk_out1
    SLICE_X50Y20         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.094   101.535    
                         clock uncertainty           -0.149   101.386    
    SLICE_X50Y20         FDRE (Setup_fdre_C_D)       -0.031   101.355    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        101.355    
                         arrival time                         -96.386    
  -------------------------------------------------------------------
                         slack                                  4.969    

Slack (MET) :             5.016ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        94.844ns  (logic 54.465ns (57.426%)  route 40.379ns (42.574%))
  Logic Levels:           273  (CARRY4=236 LUT2=18 LUT3=10 LUT4=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 101.515 - 100.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.554     1.554    sm/clk_out1
    SLICE_X50Y22         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDSE (Prop_fdse_C_Q)         0.518     2.072 r  sm/D_states_q_reg[1]/Q
                         net (fo=192, routed)         3.114     5.186    sm/D_states_q[1]
    SLICE_X60Y19         LUT4 (Prop_lut4_I2_O)        0.124     5.310 r  sm/D_registers_d_reg[7]_i_71/O
                         net (fo=1, routed)           0.286     5.596    sm/D_registers_d_reg[7]_i_71_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I2_O)        0.124     5.720 r  sm/D_registers_d_reg[7]_i_54/O
                         net (fo=2, routed)           0.955     6.676    sm/D_registers_d_reg[7]_i_54_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.800 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=3, routed)           0.803     7.603    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.727 r  sm/D_registers_q[7][12]_i_26/O
                         net (fo=13, routed)          1.363     9.090    sm/M_sm_bsel[0]
    SLICE_X55Y8          LUT4 (Prop_lut4_I2_O)        0.149     9.239 r  sm/ram_reg_i_322/O
                         net (fo=43, routed)          0.648     9.887    alum/divider/D_registers_q[7][12]_i_673_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882    10.769 r  alum/divider/D_registers_q_reg[7][12]_i_651/CO[3]
                         net (fo=1, routed)           0.000    10.769    alum/divider/D_registers_q_reg[7][12]_i_651_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.926 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[1]
                         net (fo=17, routed)          0.701    11.626    alum/divider/D_registers_q_reg[7][12]_i_650_n_2
    SLICE_X56Y11         LUT2 (Prop_lut2_I1_O)        0.329    11.955 r  alum/divider/D_registers_q[7][12]_i_668/O
                         net (fo=1, routed)           0.000    11.955    alum/divider/D_registers_q[7][12]_i_668_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.488 r  alum/divider/D_registers_q_reg[7][12]_i_641/CO[3]
                         net (fo=1, routed)           0.000    12.488    alum/divider/D_registers_q_reg[7][12]_i_641_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.605 r  alum/divider/D_registers_q_reg[7][12]_i_636/CO[3]
                         net (fo=1, routed)           0.000    12.605    alum/divider/D_registers_q_reg[7][12]_i_636_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.722 r  alum/divider/D_registers_q_reg[7][12]_i_631/CO[3]
                         net (fo=1, routed)           0.000    12.722    alum/divider/D_registers_q_reg[7][12]_i_631_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.839 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=19, routed)          1.016    13.855    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.124    13.979 r  alum/divider/D_registers_q[7][12]_i_649/O
                         net (fo=1, routed)           0.000    13.979    alum/divider/D_registers_q[7][12]_i_649_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.529 r  alum/divider/D_registers_q_reg[7][12]_i_621/CO[3]
                         net (fo=1, routed)           0.000    14.529    alum/divider/D_registers_q_reg[7][12]_i_621_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.643 r  alum/divider/D_registers_q_reg[7][12]_i_616/CO[3]
                         net (fo=1, routed)           0.000    14.643    alum/divider/D_registers_q_reg[7][12]_i_616_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.757 r  alum/divider/D_registers_q_reg[7][12]_i_611/CO[3]
                         net (fo=1, routed)           0.000    14.757    alum/divider/D_registers_q_reg[7][12]_i_611_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.871 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    14.871    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.142 r  alum/divider/D_registers_q_reg[7][12]_i_608/CO[0]
                         net (fo=21, routed)          0.895    16.037    alum/divider/D_registers_q_reg[7][12]_i_608_n_3
    SLICE_X55Y12         LUT2 (Prop_lut2_I1_O)        0.373    16.410 r  alum/divider/D_registers_q[7][12]_i_629/O
                         net (fo=1, routed)           0.000    16.410    alum/divider/D_registers_q[7][12]_i_629_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.960 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    16.960    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.074 r  alum/divider/D_registers_q_reg[7][12]_i_594/CO[3]
                         net (fo=1, routed)           0.000    17.074    alum/divider/D_registers_q_reg[7][12]_i_594_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.188 r  alum/divider/D_registers_q_reg[7][12]_i_589/CO[3]
                         net (fo=1, routed)           0.000    17.188    alum/divider/D_registers_q_reg[7][12]_i_589_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.302 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    17.302    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.459 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[1]
                         net (fo=23, routed)          0.969    18.428    alum/divider/D_registers_q_reg[7][12]_i_585_n_2
    SLICE_X54Y11         LUT2 (Prop_lut2_I1_O)        0.329    18.757 r  alum/divider/D_registers_q[7][12]_i_607/O
                         net (fo=1, routed)           0.000    18.757    alum/divider/D_registers_q[7][12]_i_607_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.290 r  alum/divider/D_registers_q_reg[7][12]_i_576/CO[3]
                         net (fo=1, routed)           0.000    19.290    alum/divider/D_registers_q_reg[7][12]_i_576_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.407 r  alum/divider/D_registers_q_reg[7][12]_i_571/CO[3]
                         net (fo=1, routed)           0.000    19.407    alum/divider/D_registers_q_reg[7][12]_i_571_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.524 r  alum/divider/D_registers_q_reg[7][12]_i_566/CO[3]
                         net (fo=1, routed)           0.000    19.524    alum/divider/D_registers_q_reg[7][12]_i_566_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.641 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.641    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.870 r  alum/divider/D_registers_q_reg[7][12]_i_561/CO[2]
                         net (fo=25, routed)          0.744    20.614    alum/divider/D_registers_q_reg[7][12]_i_561_n_1
    SLICE_X52Y10         LUT2 (Prop_lut2_I1_O)        0.310    20.924 r  alum/divider/D_registers_q[7][12]_i_584/O
                         net (fo=1, routed)           0.000    20.924    alum/divider/D_registers_q[7][12]_i_584_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.457 r  alum/divider/D_registers_q_reg[7][12]_i_552/CO[3]
                         net (fo=1, routed)           0.000    21.457    alum/divider/D_registers_q_reg[7][12]_i_552_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.574 r  alum/divider/D_registers_q_reg[7][12]_i_547/CO[3]
                         net (fo=1, routed)           0.000    21.574    alum/divider/D_registers_q_reg[7][12]_i_547_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.691 r  alum/divider/D_registers_q_reg[7][12]_i_542/CO[3]
                         net (fo=1, routed)           0.000    21.691    alum/divider/D_registers_q_reg[7][12]_i_542_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.808 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.808    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.925 r  alum/divider/D_registers_q_reg[7][12]_i_536/CO[3]
                         net (fo=27, routed)          1.159    23.083    alum/divider/D_registers_q_reg[7][12]_i_536_n_0
    SLICE_X53Y11         LUT2 (Prop_lut2_I1_O)        0.124    23.207 r  alum/divider/D_registers_q[7][12]_i_560/O
                         net (fo=1, routed)           0.000    23.207    alum/divider/D_registers_q[7][12]_i_560_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.757 r  alum/divider/D_registers_q_reg[7][12]_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.757    alum/divider/D_registers_q_reg[7][12]_i_527_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.871 r  alum/divider/D_registers_q_reg[7][12]_i_522/CO[3]
                         net (fo=1, routed)           0.000    23.871    alum/divider/D_registers_q_reg[7][12]_i_522_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.985 r  alum/divider/D_registers_q_reg[7][12]_i_517/CO[3]
                         net (fo=1, routed)           0.000    23.985    alum/divider/D_registers_q_reg[7][12]_i_517_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.099 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    24.099    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.213 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    24.213    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.484 r  alum/divider/D_registers_q_reg[7][12]_i_489/CO[0]
                         net (fo=29, routed)          0.878    25.363    alum/divider/D_registers_q_reg[7][12]_i_489_n_3
    SLICE_X51Y11         LUT2 (Prop_lut2_I1_O)        0.373    25.736 r  alum/divider/D_registers_q[7][12]_i_535/O
                         net (fo=1, routed)           0.000    25.736    alum/divider/D_registers_q[7][12]_i_535_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.286 r  alum/divider/D_registers_q_reg[7][12]_i_502/CO[3]
                         net (fo=1, routed)           0.000    26.286    alum/divider/D_registers_q_reg[7][12]_i_502_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.400 r  alum/divider/D_registers_q_reg[7][12]_i_497/CO[3]
                         net (fo=1, routed)           0.000    26.400    alum/divider/D_registers_q_reg[7][12]_i_497_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.514 r  alum/divider/D_registers_q_reg[7][12]_i_492/CO[3]
                         net (fo=1, routed)           0.000    26.514    alum/divider/D_registers_q_reg[7][12]_i_492_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.628 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.628    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.742 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[3]
                         net (fo=1, routed)           0.000    26.742    alum/divider/D_registers_q_reg[7][12]_i_488_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.899 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[1]
                         net (fo=31, routed)          0.914    27.813    alum/divider/D_registers_q_reg[7][12]_i_461_n_2
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.329    28.142 r  alum/divider/D_registers_q[7][12]_i_510/O
                         net (fo=1, routed)           0.000    28.142    alum/divider/D_registers_q[7][12]_i_510_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.692 r  alum/divider/D_registers_q_reg[7][12]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.692    alum/divider/D_registers_q_reg[7][12]_i_475_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.806 r  alum/divider/D_registers_q_reg[7][12]_i_470/CO[3]
                         net (fo=1, routed)           0.000    28.806    alum/divider/D_registers_q_reg[7][12]_i_470_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.920 r  alum/divider/D_registers_q_reg[7][12]_i_465/CO[3]
                         net (fo=1, routed)           0.000    28.920    alum/divider/D_registers_q_reg[7][12]_i_465_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.034 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    29.034    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.148 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    29.148    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.376 r  alum/divider/D_registers_q_reg[7][12]_i_432/CO[2]
                         net (fo=33, routed)          0.733    30.109    alum/divider/D_registers_q_reg[7][12]_i_432_n_1
    SLICE_X50Y12         LUT2 (Prop_lut2_I1_O)        0.313    30.422 r  alum/divider/D_registers_q[7][12]_i_483/O
                         net (fo=1, routed)           0.000    30.422    alum/divider/D_registers_q[7][12]_i_483_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.955 r  alum/divider/D_registers_q_reg[7][12]_i_447/CO[3]
                         net (fo=1, routed)           0.000    30.955    alum/divider/D_registers_q_reg[7][12]_i_447_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.072 r  alum/divider/D_registers_q_reg[7][12]_i_442/CO[3]
                         net (fo=1, routed)           0.000    31.072    alum/divider/D_registers_q_reg[7][12]_i_442_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.189 r  alum/divider/D_registers_q_reg[7][12]_i_437/CO[3]
                         net (fo=1, routed)           0.000    31.189    alum/divider/D_registers_q_reg[7][12]_i_437_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.306 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.306    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.423 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    31.423    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.540 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=35, routed)          1.199    32.739    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X49Y13         LUT2 (Prop_lut2_I1_O)        0.124    32.863 r  alum/divider/D_registers_q[7][12]_i_455/O
                         net (fo=1, routed)           0.000    32.863    alum/divider/D_registers_q[7][12]_i_455_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.413 r  alum/divider/D_registers_q_reg[7][12]_i_418/CO[3]
                         net (fo=1, routed)           0.000    33.413    alum/divider/D_registers_q_reg[7][12]_i_418_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.527 r  alum/divider/D_registers_q_reg[7][12]_i_413/CO[3]
                         net (fo=1, routed)           0.000    33.527    alum/divider/D_registers_q_reg[7][12]_i_413_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.641 r  alum/divider/D_registers_q_reg[7][12]_i_408/CO[3]
                         net (fo=1, routed)           0.000    33.641    alum/divider/D_registers_q_reg[7][12]_i_408_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.755 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.755    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.869 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.000    33.869    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.983 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.983    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.254 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[0]
                         net (fo=37, routed)          0.937    35.191    alum/divider/D_registers_q_reg[7][12]_i_345_n_3
    SLICE_X44Y14         LUT2 (Prop_lut2_I1_O)        0.373    35.564 r  alum/divider/D_registers_q[7][12]_i_426/O
                         net (fo=1, routed)           0.000    35.564    alum/divider/D_registers_q[7][12]_i_426_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.114 r  alum/divider/D_registers_q_reg[7][12]_i_388/CO[3]
                         net (fo=1, routed)           0.000    36.114    alum/divider/D_registers_q_reg[7][12]_i_388_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.228 r  alum/divider/D_registers_q_reg[7][12]_i_383/CO[3]
                         net (fo=1, routed)           0.000    36.228    alum/divider/D_registers_q_reg[7][12]_i_383_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.342 r  alum/divider/D_registers_q_reg[7][12]_i_378/CO[3]
                         net (fo=1, routed)           0.000    36.342    alum/divider/D_registers_q_reg[7][12]_i_378_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.456 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.456    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.570 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.000    36.570    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.684 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[3]
                         net (fo=1, routed)           0.000    36.684    alum/divider/D_registers_q_reg[7][12]_i_344_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.841 r  alum/divider/D_registers_q_reg[7][12]_i_312/CO[1]
                         net (fo=39, routed)          0.765    37.606    alum/divider/D_registers_q_reg[7][12]_i_312_n_2
    SLICE_X45Y14         LUT2 (Prop_lut2_I1_O)        0.329    37.935 r  alum/divider/D_registers_q[7][12]_i_396/O
                         net (fo=1, routed)           0.000    37.935    alum/divider/D_registers_q[7][12]_i_396_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.485 r  alum/divider/D_registers_q_reg[7][12]_i_358/CO[3]
                         net (fo=1, routed)           0.000    38.485    alum/divider/D_registers_q_reg[7][12]_i_358_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.599 r  alum/divider/D_registers_q_reg[7][12]_i_353/CO[3]
                         net (fo=1, routed)           0.000    38.599    alum/divider/D_registers_q_reg[7][12]_i_353_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.713 r  alum/divider/D_registers_q_reg[7][12]_i_348/CO[3]
                         net (fo=1, routed)           0.000    38.713    alum/divider/D_registers_q_reg[7][12]_i_348_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.827 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.827    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.941 r  alum/divider/D_registers_q_reg[7][12]_i_339/CO[3]
                         net (fo=1, routed)           0.000    38.941    alum/divider/D_registers_q_reg[7][12]_i_339_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.055 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[3]
                         net (fo=1, routed)           0.000    39.055    alum/divider/D_registers_q_reg[7][12]_i_311_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.283 r  alum/divider/D_registers_q_reg[7][12]_i_278/CO[2]
                         net (fo=41, routed)          0.876    40.160    alum/divider/D_registers_q_reg[7][12]_i_278_n_1
    SLICE_X46Y11         LUT2 (Prop_lut2_I1_O)        0.313    40.473 r  alum/divider/D_registers_q[7][12]_i_366/O
                         net (fo=1, routed)           0.000    40.473    alum/divider/D_registers_q[7][12]_i_366_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.006 r  alum/divider/D_registers_q_reg[7][12]_i_326/CO[3]
                         net (fo=1, routed)           0.000    41.006    alum/divider/D_registers_q_reg[7][12]_i_326_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.123 r  alum/divider/D_registers_q_reg[7][12]_i_321/CO[3]
                         net (fo=1, routed)           0.000    41.123    alum/divider/D_registers_q_reg[7][12]_i_321_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.240 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    41.240    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.357 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.357    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.474 r  alum/divider/D_registers_q_reg[7][12]_i_306/CO[3]
                         net (fo=1, routed)           0.000    41.474    alum/divider/D_registers_q_reg[7][12]_i_306_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.591 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.591    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.708 r  alum/divider/D_registers_q_reg[7][12]_i_239/CO[3]
                         net (fo=43, routed)          1.235    42.943    alum/divider/D_registers_q_reg[7][12]_i_239_n_0
    SLICE_X43Y11         LUT2 (Prop_lut2_I1_O)        0.124    43.067 r  alum/divider/D_registers_q[7][12]_i_334/O
                         net (fo=1, routed)           0.000    43.067    alum/divider/D_registers_q[7][12]_i_334_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.617 r  alum/divider/D_registers_q_reg[7][12]_i_293/CO[3]
                         net (fo=1, routed)           0.000    43.617    alum/divider/D_registers_q_reg[7][12]_i_293_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.731 r  alum/divider/D_registers_q_reg[7][12]_i_288/CO[3]
                         net (fo=1, routed)           0.000    43.731    alum/divider/D_registers_q_reg[7][12]_i_288_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.845 r  alum/divider/D_registers_q_reg[7][12]_i_283/CO[3]
                         net (fo=1, routed)           0.000    43.845    alum/divider/D_registers_q_reg[7][12]_i_283_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.959 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    43.959    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.073 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.073    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.187 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    44.187    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.301 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    44.301    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.572 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[0]
                         net (fo=45, routed)          1.108    45.680    alum/divider/D_registers_q_reg[7][12]_i_175_n_3
    SLICE_X41Y9          LUT2 (Prop_lut2_I1_O)        0.373    46.053 r  alum/divider/D_registers_q[7][12]_i_301/O
                         net (fo=1, routed)           0.000    46.053    alum/divider/D_registers_q[7][12]_i_301_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.603 r  alum/divider/D_registers_q_reg[7][12]_i_259/CO[3]
                         net (fo=1, routed)           0.000    46.603    alum/divider/D_registers_q_reg[7][12]_i_259_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.717 r  alum/divider/D_registers_q_reg[7][12]_i_254/CO[3]
                         net (fo=1, routed)           0.000    46.717    alum/divider/D_registers_q_reg[7][12]_i_254_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.831 r  alum/divider/D_registers_q_reg[7][12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    46.831    alum/divider/D_registers_q_reg[7][12]_i_249_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.945 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    46.945    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.059 r  alum/divider/D_registers_q_reg[7][12]_i_233/CO[3]
                         net (fo=1, routed)           0.000    47.059    alum/divider/D_registers_q_reg[7][12]_i_233_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.173 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    47.173    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.287 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[3]
                         net (fo=1, routed)           0.000    47.287    alum/divider/D_registers_q_reg[7][12]_i_174_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.444 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[1]
                         net (fo=47, routed)          0.902    48.346    alum/divider/D_registers_q_reg[7][12]_i_144_n_2
    SLICE_X40Y9          LUT2 (Prop_lut2_I1_O)        0.329    48.675 r  alum/divider/D_registers_q[7][12]_i_267/O
                         net (fo=1, routed)           0.000    48.675    alum/divider/D_registers_q[7][12]_i_267_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.225 r  alum/divider/D_registers_q_reg[7][12]_i_224/CO[3]
                         net (fo=1, routed)           0.000    49.225    alum/divider/D_registers_q_reg[7][12]_i_224_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.339 r  alum/divider/D_registers_q_reg[7][12]_i_219/CO[3]
                         net (fo=1, routed)           0.000    49.339    alum/divider/D_registers_q_reg[7][12]_i_219_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.453 r  alum/divider/D_registers_q_reg[7][12]_i_214/CO[3]
                         net (fo=1, routed)           0.000    49.453    alum/divider/D_registers_q_reg[7][12]_i_214_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.567 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    49.567    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.681 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    49.681    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.795 r  alum/divider/D_registers_q_reg[7][12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    49.795    alum/divider/D_registers_q_reg[7][12]_i_169_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.909 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    49.909    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.137 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[2]
                         net (fo=49, routed)          0.940    51.077    alum/divider/D_registers_q_reg[7][12]_i_112_n_1
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.313    51.390 r  alum/divider/D_registers_q[7][12]_i_247/O
                         net (fo=1, routed)           0.000    51.390    alum/divider/D_registers_q[7][12]_i_247_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.923 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    51.923    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.040 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    52.040    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.157 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    52.157    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.274 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    52.274    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.391 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[3]
                         net (fo=1, routed)           0.000    52.391    alum/divider/D_registers_q_reg[7][12]_i_164_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.508 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    52.508    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.625 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[3]
                         net (fo=1, routed)           0.000    52.625    alum/divider/D_registers_q_reg[7][12]_i_111_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.742 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=51, routed)          1.600    54.342    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X38Y1          LUT2 (Prop_lut2_I1_O)        0.124    54.466 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    54.466    alum/divider/ram_reg_i_954_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.999 r  alum/divider/ram_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    54.999    alum/divider/ram_reg_i_883_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.116 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    55.116    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.233 r  alum/divider/D_registers_q_reg[7][12]_i_155/CO[3]
                         net (fo=1, routed)           0.000    55.233    alum/divider/D_registers_q_reg[7][12]_i_155_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.350 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    55.350    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.467 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.467    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.584 r  alum/divider/D_registers_q_reg[7][12]_i_106/CO[3]
                         net (fo=1, routed)           0.000    55.584    alum/divider/D_registers_q_reg[7][12]_i_106_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.701 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=1, routed)           0.000    55.701    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.818 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    55.818    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.072 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[0]
                         net (fo=52, routed)          0.927    56.999    alum/divider/D_registers_q_reg[7][12]_i_47_n_3
    SLICE_X36Y0          LUT3 (Prop_lut3_I0_O)        0.367    57.366 r  alum/divider/ram_reg_i_950/O
                         net (fo=1, routed)           0.000    57.366    alum/divider/ram_reg_i_950_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.916 r  alum/divider/ram_reg_i_878/CO[3]
                         net (fo=1, routed)           0.000    57.916    alum/divider/ram_reg_i_878_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.030 r  alum/divider/ram_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    58.030    alum/divider/ram_reg_i_808_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.144 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    58.144    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.258 r  alum/divider/D_registers_q_reg[7][12]_i_128/CO[3]
                         net (fo=1, routed)           0.000    58.258    alum/divider/D_registers_q_reg[7][12]_i_128_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.372 r  alum/divider/D_registers_q_reg[7][12]_i_101/CO[3]
                         net (fo=1, routed)           0.000    58.372    alum/divider/D_registers_q_reg[7][12]_i_101_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.486 r  alum/divider/D_registers_q_reg[7][12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    58.486    alum/divider/D_registers_q_reg[7][12]_i_79_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.600 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.600    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.714 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.714    alum/divider/D_registers_q_reg[7][12]_i_46_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.871 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          0.680    59.551    alum/divider/d0[12]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    59.880 r  alum/divider/ram_reg_i_947/O
                         net (fo=1, routed)           0.000    59.880    alum/divider/ram_reg_i_947_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.430 r  alum/divider/ram_reg_i_873/CO[3]
                         net (fo=1, routed)           0.000    60.430    alum/divider/ram_reg_i_873_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.544 r  alum/divider/ram_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    60.544    alum/divider/ram_reg_i_803_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.658 r  alum/divider/ram_reg_i_741/CO[3]
                         net (fo=1, routed)           0.000    60.658    alum/divider/ram_reg_i_741_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.772 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    60.772    alum/divider/ram_reg_i_735_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.886 r  alum/divider/ram_reg_i_667/CO[3]
                         net (fo=1, routed)           0.000    60.886    alum/divider/ram_reg_i_667_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.000 r  alum/divider/ram_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    61.000    alum/divider/ram_reg_i_589_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.114 r  alum/divider/ram_reg_i_501/CO[3]
                         net (fo=1, routed)           0.000    61.114    alum/divider/ram_reg_i_501_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.228 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.228    alum/divider/ram_reg_i_404_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.385 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          0.977    62.361    alum/divider/d0[11]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    63.146 r  alum/divider/ram_reg_i_872/CO[3]
                         net (fo=1, routed)           0.000    63.146    alum/divider/ram_reg_i_872_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.260 r  alum/divider/ram_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    63.260    alum/divider/ram_reg_i_802_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.374 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    63.374    alum/divider/ram_reg_i_740_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.488 r  alum/divider/ram_reg_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.488    alum/divider/ram_reg_i_677_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.602 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    63.602    alum/divider/ram_reg_i_601_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.716 r  alum/divider/ram_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    63.716    alum/divider/ram_reg_i_514_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.830 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    63.830    alum/divider/ram_reg_i_419_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.944 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    63.944    alum/divider/ram_reg_i_314_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.101 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          1.087    65.188    alum/divider/d0[10]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.973 r  alum/divider/ram_reg_i_888/CO[3]
                         net (fo=1, routed)           0.000    65.973    alum/divider/ram_reg_i_888_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.087 r  alum/divider/ram_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    66.087    alum/divider/ram_reg_i_813_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.201 r  alum/divider/ram_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    66.201    alum/divider/ram_reg_i_746_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.315 r  alum/divider/ram_reg_i_682/CO[3]
                         net (fo=1, routed)           0.000    66.315    alum/divider/ram_reg_i_682_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.429 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    66.429    alum/divider/ram_reg_i_606_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.543 r  alum/divider/ram_reg_i_519/CO[3]
                         net (fo=1, routed)           0.000    66.543    alum/divider/ram_reg_i_519_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.657 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    66.657    alum/divider/ram_reg_i_426_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.771 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    66.771    alum/divider/ram_reg_i_324_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.928 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          0.901    67.829    alum/divider/d0[9]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    68.158 r  alum/divider/ram_reg_i_963/O
                         net (fo=1, routed)           0.000    68.158    alum/divider/ram_reg_i_963_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.708 r  alum/divider/ram_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    68.708    alum/divider/ram_reg_i_894_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.822 r  alum/divider/ram_reg_i_823/CO[3]
                         net (fo=1, routed)           0.000    68.822    alum/divider/ram_reg_i_823_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.936 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    68.936    alum/divider/ram_reg_i_757_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.050 r  alum/divider/ram_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    69.050    alum/divider/ram_reg_i_751_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.164 r  alum/divider/ram_reg_i_687/CO[3]
                         net (fo=1, routed)           0.000    69.164    alum/divider/ram_reg_i_687_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.278 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    69.278    alum/divider/ram_reg_i_611_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.392 r  alum/divider/ram_reg_i_524/CO[3]
                         net (fo=1, routed)           0.000    69.392    alum/divider/ram_reg_i_524_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.506 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    69.506    alum/divider/ram_reg_i_431_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.663 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.024    70.688    alum/divider/d0[8]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    71.017 r  alum/divider/ram_reg_i_960/O
                         net (fo=1, routed)           0.000    71.017    alum/divider/ram_reg_i_960_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.550 r  alum/divider/ram_reg_i_893/CO[3]
                         net (fo=1, routed)           0.000    71.550    alum/divider/ram_reg_i_893_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.667 r  alum/divider/ram_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    71.667    alum/divider/ram_reg_i_822_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.784 r  alum/divider/ram_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    71.784    alum/divider/ram_reg_i_756_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.901 r  alum/divider/ram_reg_i_693/CO[3]
                         net (fo=1, routed)           0.000    71.901    alum/divider/ram_reg_i_693_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.018 r  alum/divider/ram_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    72.018    alum/divider/ram_reg_i_619_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.135 r  alum/divider/ram_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    72.135    alum/divider/ram_reg_i_531_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.252 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    72.252    alum/divider/ram_reg_i_439_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.369 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    72.369    alum/divider/ram_reg_i_337_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.526 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          1.172    73.698    alum/divider/d0[7]
    SLICE_X43Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    74.486 r  alum/divider/ram_reg_i_913/CO[3]
                         net (fo=1, routed)           0.000    74.486    alum/divider/ram_reg_i_913_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.600 r  alum/divider/ram_reg_i_847/CO[3]
                         net (fo=1, routed)           0.000    74.600    alum/divider/ram_reg_i_847_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.714 r  alum/divider/ram_reg_i_832/CO[3]
                         net (fo=1, routed)           0.000    74.714    alum/divider/ram_reg_i_832_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.828 r  alum/divider/ram_reg_i_762/CO[3]
                         net (fo=1, routed)           0.000    74.828    alum/divider/ram_reg_i_762_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.942 r  alum/divider/ram_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    74.942    alum/divider/ram_reg_i_698_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.056 r  alum/divider/ram_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    75.056    alum/divider/ram_reg_i_626_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.170 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    75.170    alum/divider/ram_reg_i_540_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.284 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    75.284    alum/divider/ram_reg_i_446_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.441 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.102    76.543    alum/divider/d0[6]
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.329    76.872 r  alum/divider/ram_reg_i_969/O
                         net (fo=1, routed)           0.000    76.872    alum/divider/ram_reg_i_969_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.422 r  alum/divider/ram_reg_i_908/CO[3]
                         net (fo=1, routed)           0.000    77.422    alum/divider/ram_reg_i_908_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.536 r  alum/divider/ram_reg_i_842/CO[3]
                         net (fo=1, routed)           0.000    77.536    alum/divider/ram_reg_i_842_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.650 r  alum/divider/ram_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    77.650    alum/divider/ram_reg_i_773_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.764 r  alum/divider/ram_reg_i_767/CO[3]
                         net (fo=1, routed)           0.000    77.764    alum/divider/ram_reg_i_767_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.878 r  alum/divider/ram_reg_i_703/CO[3]
                         net (fo=1, routed)           0.000    77.878    alum/divider/ram_reg_i_703_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.992 r  alum/divider/ram_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    77.992    alum/divider/ram_reg_i_631_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.106 r  alum/divider/ram_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    78.106    alum/divider/ram_reg_i_546_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.220 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    78.220    alum/divider/ram_reg_i_457_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.377 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          0.911    79.288    alum/divider/d0[5]
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.329    79.617 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    79.617    alum/divider/ram_reg_i_966_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.167 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    80.167    alum/divider/ram_reg_i_907_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.281 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    80.281    alum/divider/ram_reg_i_841_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.395 r  alum/divider/ram_reg_i_772/CO[3]
                         net (fo=1, routed)           0.000    80.395    alum/divider/ram_reg_i_772_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.509 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    80.509    alum/divider/ram_reg_i_708_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.623 r  alum/divider/ram_reg_i_636/CO[3]
                         net (fo=1, routed)           0.000    80.623    alum/divider/ram_reg_i_636_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.737 r  alum/divider/ram_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    80.737    alum/divider/ram_reg_i_551_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.851 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    80.851    alum/divider/ram_reg_i_460_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.965 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    80.965    alum/divider/ram_reg_i_356_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.122 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          1.055    82.177    alum/divider/d0[4]
    SLICE_X48Y0          LUT3 (Prop_lut3_I0_O)        0.329    82.506 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    82.506    alum/divider/ram_reg_i_975_n_0
    SLICE_X48Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.056 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    83.056    alum/divider/ram_reg_i_922_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.170 r  alum/divider/ram_reg_i_852/CO[3]
                         net (fo=1, routed)           0.000    83.170    alum/divider/ram_reg_i_852_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.284 r  alum/divider/ram_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    83.284    alum/divider/ram_reg_i_778_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.398 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    83.398    alum/divider/ram_reg_i_713_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.512 r  alum/divider/ram_reg_i_641/CO[3]
                         net (fo=1, routed)           0.000    83.512    alum/divider/ram_reg_i_641_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.626 r  alum/divider/ram_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    83.626    alum/divider/ram_reg_i_556_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.740 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    83.740    alum/divider/ram_reg_i_465_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.854 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    83.854    alum/divider/ram_reg_i_362_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.011 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          1.015    85.027    alum/divider/d0[3]
    SLICE_X47Y0          LUT3 (Prop_lut3_I0_O)        0.329    85.356 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    85.356    alum/divider/ram_reg_i_978_n_0
    SLICE_X47Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.906 r  alum/divider/ram_reg_i_927/CO[3]
                         net (fo=1, routed)           0.000    85.906    alum/divider/ram_reg_i_927_n_0
    SLICE_X47Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.020 r  alum/divider/ram_reg_i_857/CO[3]
                         net (fo=1, routed)           0.000    86.020    alum/divider/ram_reg_i_857_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.134 r  alum/divider/ram_reg_i_783/CO[3]
                         net (fo=1, routed)           0.000    86.134    alum/divider/ram_reg_i_783_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.248 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    86.248    alum/divider/ram_reg_i_718_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.362 r  alum/divider/ram_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000    86.362    alum/divider/ram_reg_i_646_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.476 r  alum/divider/ram_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    86.476    alum/divider/ram_reg_i_561_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.590 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    86.590    alum/divider/ram_reg_i_473_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.704 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    86.704    alum/divider/ram_reg_i_375_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.861 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.984    87.844    alum/divider/d0[2]
    SLICE_X49Y2          LUT3 (Prop_lut3_I0_O)        0.329    88.173 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    88.173    alum/divider/ram_reg_i_981_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.723 r  alum/divider/ram_reg_i_932/CO[3]
                         net (fo=1, routed)           0.000    88.723    alum/divider/ram_reg_i_932_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.837 r  alum/divider/ram_reg_i_862/CO[3]
                         net (fo=1, routed)           0.000    88.837    alum/divider/ram_reg_i_862_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.951 r  alum/divider/ram_reg_i_788/CO[3]
                         net (fo=1, routed)           0.000    88.951    alum/divider/ram_reg_i_788_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.065 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    89.065    alum/divider/ram_reg_i_723_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.179 r  alum/divider/ram_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000    89.179    alum/divider/ram_reg_i_651_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.293 r  alum/divider/ram_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    89.293    alum/divider/ram_reg_i_566_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.407 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    89.407    alum/divider/ram_reg_i_478_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.521 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    89.521    alum/divider/ram_reg_i_380_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.678 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          1.169    90.848    alum/divider/d0[1]
    SLICE_X46Y2          LUT3 (Prop_lut3_I0_O)        0.329    91.177 r  alum/divider/ram_reg_i_990/O
                         net (fo=1, routed)           0.000    91.177    alum/divider/ram_reg_i_990_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    91.690 r  alum/divider/ram_reg_i_982/CO[3]
                         net (fo=1, routed)           0.000    91.690    alum/divider/ram_reg_i_982_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.807 r  alum/divider/ram_reg_i_937/CO[3]
                         net (fo=1, routed)           0.000    91.807    alum/divider/ram_reg_i_937_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.924 r  alum/divider/ram_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    91.924    alum/divider/ram_reg_i_867_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.041 r  alum/divider/ram_reg_i_793/CO[3]
                         net (fo=1, routed)           0.000    92.041    alum/divider/ram_reg_i_793_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.158 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    92.158    alum/divider/ram_reg_i_728_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.275 r  alum/divider/ram_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    92.275    alum/divider/ram_reg_i_656_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.392 r  alum/divider/ram_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    92.392    alum/divider/ram_reg_i_571_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.509 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.509    alum/divider/ram_reg_i_483_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    92.763 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.613    93.376    sm/d0[0]
    SLICE_X41Y7          LUT6 (Prop_lut6_I4_O)        0.367    93.743 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.151    93.894    sm/ram_reg_i_254_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I1_O)        0.124    94.018 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    94.018    sm/ram_reg_i_136_n_0
    SLICE_X41Y7          MUXF7 (Prop_muxf7_I0_O)      0.212    94.230 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.925    95.155    sm/M_alum_out[0]
    SLICE_X50Y10         LUT6 (Prop_lut6_I5_O)        0.299    95.454 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.944    96.398    L_reg/D[0]
    SLICE_X60Y11         FDRE                                         r  L_reg/D_registers_q_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.515   101.515    L_reg/clk_out1
    SLICE_X60Y11         FDRE                                         r  L_reg/D_registers_q_reg[1][0]/C
                         clock pessimism              0.080   101.595    
                         clock uncertainty           -0.149   101.446    
    SLICE_X60Y11         FDRE (Setup_fdre_C_D)       -0.031   101.415    L_reg/D_registers_q_reg[1][0]
  -------------------------------------------------------------------
                         required time                        101.415    
                         arrival time                         -96.399    
  -------------------------------------------------------------------
                         slack                                  5.016    

Slack (MET) :             5.024ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        94.802ns  (logic 54.465ns (57.451%)  route 40.337ns (42.548%))
  Logic Levels:           273  (CARRY4=236 LUT2=18 LUT3=10 LUT4=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 101.516 - 100.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.554     1.554    sm/clk_out1
    SLICE_X50Y22         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDSE (Prop_fdse_C_Q)         0.518     2.072 r  sm/D_states_q_reg[1]/Q
                         net (fo=192, routed)         3.114     5.186    sm/D_states_q[1]
    SLICE_X60Y19         LUT4 (Prop_lut4_I2_O)        0.124     5.310 r  sm/D_registers_d_reg[7]_i_71/O
                         net (fo=1, routed)           0.286     5.596    sm/D_registers_d_reg[7]_i_71_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I2_O)        0.124     5.720 r  sm/D_registers_d_reg[7]_i_54/O
                         net (fo=2, routed)           0.955     6.676    sm/D_registers_d_reg[7]_i_54_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.800 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=3, routed)           0.803     7.603    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.727 r  sm/D_registers_q[7][12]_i_26/O
                         net (fo=13, routed)          1.363     9.090    sm/M_sm_bsel[0]
    SLICE_X55Y8          LUT4 (Prop_lut4_I2_O)        0.149     9.239 r  sm/ram_reg_i_322/O
                         net (fo=43, routed)          0.648     9.887    alum/divider/D_registers_q[7][12]_i_673_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882    10.769 r  alum/divider/D_registers_q_reg[7][12]_i_651/CO[3]
                         net (fo=1, routed)           0.000    10.769    alum/divider/D_registers_q_reg[7][12]_i_651_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.926 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[1]
                         net (fo=17, routed)          0.701    11.626    alum/divider/D_registers_q_reg[7][12]_i_650_n_2
    SLICE_X56Y11         LUT2 (Prop_lut2_I1_O)        0.329    11.955 r  alum/divider/D_registers_q[7][12]_i_668/O
                         net (fo=1, routed)           0.000    11.955    alum/divider/D_registers_q[7][12]_i_668_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.488 r  alum/divider/D_registers_q_reg[7][12]_i_641/CO[3]
                         net (fo=1, routed)           0.000    12.488    alum/divider/D_registers_q_reg[7][12]_i_641_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.605 r  alum/divider/D_registers_q_reg[7][12]_i_636/CO[3]
                         net (fo=1, routed)           0.000    12.605    alum/divider/D_registers_q_reg[7][12]_i_636_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.722 r  alum/divider/D_registers_q_reg[7][12]_i_631/CO[3]
                         net (fo=1, routed)           0.000    12.722    alum/divider/D_registers_q_reg[7][12]_i_631_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.839 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=19, routed)          1.016    13.855    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.124    13.979 r  alum/divider/D_registers_q[7][12]_i_649/O
                         net (fo=1, routed)           0.000    13.979    alum/divider/D_registers_q[7][12]_i_649_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.529 r  alum/divider/D_registers_q_reg[7][12]_i_621/CO[3]
                         net (fo=1, routed)           0.000    14.529    alum/divider/D_registers_q_reg[7][12]_i_621_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.643 r  alum/divider/D_registers_q_reg[7][12]_i_616/CO[3]
                         net (fo=1, routed)           0.000    14.643    alum/divider/D_registers_q_reg[7][12]_i_616_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.757 r  alum/divider/D_registers_q_reg[7][12]_i_611/CO[3]
                         net (fo=1, routed)           0.000    14.757    alum/divider/D_registers_q_reg[7][12]_i_611_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.871 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    14.871    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.142 r  alum/divider/D_registers_q_reg[7][12]_i_608/CO[0]
                         net (fo=21, routed)          0.895    16.037    alum/divider/D_registers_q_reg[7][12]_i_608_n_3
    SLICE_X55Y12         LUT2 (Prop_lut2_I1_O)        0.373    16.410 r  alum/divider/D_registers_q[7][12]_i_629/O
                         net (fo=1, routed)           0.000    16.410    alum/divider/D_registers_q[7][12]_i_629_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.960 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    16.960    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.074 r  alum/divider/D_registers_q_reg[7][12]_i_594/CO[3]
                         net (fo=1, routed)           0.000    17.074    alum/divider/D_registers_q_reg[7][12]_i_594_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.188 r  alum/divider/D_registers_q_reg[7][12]_i_589/CO[3]
                         net (fo=1, routed)           0.000    17.188    alum/divider/D_registers_q_reg[7][12]_i_589_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.302 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    17.302    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.459 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[1]
                         net (fo=23, routed)          0.969    18.428    alum/divider/D_registers_q_reg[7][12]_i_585_n_2
    SLICE_X54Y11         LUT2 (Prop_lut2_I1_O)        0.329    18.757 r  alum/divider/D_registers_q[7][12]_i_607/O
                         net (fo=1, routed)           0.000    18.757    alum/divider/D_registers_q[7][12]_i_607_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.290 r  alum/divider/D_registers_q_reg[7][12]_i_576/CO[3]
                         net (fo=1, routed)           0.000    19.290    alum/divider/D_registers_q_reg[7][12]_i_576_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.407 r  alum/divider/D_registers_q_reg[7][12]_i_571/CO[3]
                         net (fo=1, routed)           0.000    19.407    alum/divider/D_registers_q_reg[7][12]_i_571_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.524 r  alum/divider/D_registers_q_reg[7][12]_i_566/CO[3]
                         net (fo=1, routed)           0.000    19.524    alum/divider/D_registers_q_reg[7][12]_i_566_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.641 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.641    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.870 r  alum/divider/D_registers_q_reg[7][12]_i_561/CO[2]
                         net (fo=25, routed)          0.744    20.614    alum/divider/D_registers_q_reg[7][12]_i_561_n_1
    SLICE_X52Y10         LUT2 (Prop_lut2_I1_O)        0.310    20.924 r  alum/divider/D_registers_q[7][12]_i_584/O
                         net (fo=1, routed)           0.000    20.924    alum/divider/D_registers_q[7][12]_i_584_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.457 r  alum/divider/D_registers_q_reg[7][12]_i_552/CO[3]
                         net (fo=1, routed)           0.000    21.457    alum/divider/D_registers_q_reg[7][12]_i_552_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.574 r  alum/divider/D_registers_q_reg[7][12]_i_547/CO[3]
                         net (fo=1, routed)           0.000    21.574    alum/divider/D_registers_q_reg[7][12]_i_547_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.691 r  alum/divider/D_registers_q_reg[7][12]_i_542/CO[3]
                         net (fo=1, routed)           0.000    21.691    alum/divider/D_registers_q_reg[7][12]_i_542_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.808 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.808    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.925 r  alum/divider/D_registers_q_reg[7][12]_i_536/CO[3]
                         net (fo=27, routed)          1.159    23.083    alum/divider/D_registers_q_reg[7][12]_i_536_n_0
    SLICE_X53Y11         LUT2 (Prop_lut2_I1_O)        0.124    23.207 r  alum/divider/D_registers_q[7][12]_i_560/O
                         net (fo=1, routed)           0.000    23.207    alum/divider/D_registers_q[7][12]_i_560_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.757 r  alum/divider/D_registers_q_reg[7][12]_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.757    alum/divider/D_registers_q_reg[7][12]_i_527_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.871 r  alum/divider/D_registers_q_reg[7][12]_i_522/CO[3]
                         net (fo=1, routed)           0.000    23.871    alum/divider/D_registers_q_reg[7][12]_i_522_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.985 r  alum/divider/D_registers_q_reg[7][12]_i_517/CO[3]
                         net (fo=1, routed)           0.000    23.985    alum/divider/D_registers_q_reg[7][12]_i_517_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.099 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    24.099    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.213 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    24.213    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.484 r  alum/divider/D_registers_q_reg[7][12]_i_489/CO[0]
                         net (fo=29, routed)          0.878    25.363    alum/divider/D_registers_q_reg[7][12]_i_489_n_3
    SLICE_X51Y11         LUT2 (Prop_lut2_I1_O)        0.373    25.736 r  alum/divider/D_registers_q[7][12]_i_535/O
                         net (fo=1, routed)           0.000    25.736    alum/divider/D_registers_q[7][12]_i_535_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.286 r  alum/divider/D_registers_q_reg[7][12]_i_502/CO[3]
                         net (fo=1, routed)           0.000    26.286    alum/divider/D_registers_q_reg[7][12]_i_502_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.400 r  alum/divider/D_registers_q_reg[7][12]_i_497/CO[3]
                         net (fo=1, routed)           0.000    26.400    alum/divider/D_registers_q_reg[7][12]_i_497_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.514 r  alum/divider/D_registers_q_reg[7][12]_i_492/CO[3]
                         net (fo=1, routed)           0.000    26.514    alum/divider/D_registers_q_reg[7][12]_i_492_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.628 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.628    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.742 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[3]
                         net (fo=1, routed)           0.000    26.742    alum/divider/D_registers_q_reg[7][12]_i_488_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.899 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[1]
                         net (fo=31, routed)          0.914    27.813    alum/divider/D_registers_q_reg[7][12]_i_461_n_2
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.329    28.142 r  alum/divider/D_registers_q[7][12]_i_510/O
                         net (fo=1, routed)           0.000    28.142    alum/divider/D_registers_q[7][12]_i_510_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.692 r  alum/divider/D_registers_q_reg[7][12]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.692    alum/divider/D_registers_q_reg[7][12]_i_475_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.806 r  alum/divider/D_registers_q_reg[7][12]_i_470/CO[3]
                         net (fo=1, routed)           0.000    28.806    alum/divider/D_registers_q_reg[7][12]_i_470_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.920 r  alum/divider/D_registers_q_reg[7][12]_i_465/CO[3]
                         net (fo=1, routed)           0.000    28.920    alum/divider/D_registers_q_reg[7][12]_i_465_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.034 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    29.034    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.148 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    29.148    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.376 r  alum/divider/D_registers_q_reg[7][12]_i_432/CO[2]
                         net (fo=33, routed)          0.733    30.109    alum/divider/D_registers_q_reg[7][12]_i_432_n_1
    SLICE_X50Y12         LUT2 (Prop_lut2_I1_O)        0.313    30.422 r  alum/divider/D_registers_q[7][12]_i_483/O
                         net (fo=1, routed)           0.000    30.422    alum/divider/D_registers_q[7][12]_i_483_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.955 r  alum/divider/D_registers_q_reg[7][12]_i_447/CO[3]
                         net (fo=1, routed)           0.000    30.955    alum/divider/D_registers_q_reg[7][12]_i_447_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.072 r  alum/divider/D_registers_q_reg[7][12]_i_442/CO[3]
                         net (fo=1, routed)           0.000    31.072    alum/divider/D_registers_q_reg[7][12]_i_442_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.189 r  alum/divider/D_registers_q_reg[7][12]_i_437/CO[3]
                         net (fo=1, routed)           0.000    31.189    alum/divider/D_registers_q_reg[7][12]_i_437_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.306 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.306    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.423 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    31.423    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.540 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=35, routed)          1.199    32.739    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X49Y13         LUT2 (Prop_lut2_I1_O)        0.124    32.863 r  alum/divider/D_registers_q[7][12]_i_455/O
                         net (fo=1, routed)           0.000    32.863    alum/divider/D_registers_q[7][12]_i_455_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.413 r  alum/divider/D_registers_q_reg[7][12]_i_418/CO[3]
                         net (fo=1, routed)           0.000    33.413    alum/divider/D_registers_q_reg[7][12]_i_418_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.527 r  alum/divider/D_registers_q_reg[7][12]_i_413/CO[3]
                         net (fo=1, routed)           0.000    33.527    alum/divider/D_registers_q_reg[7][12]_i_413_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.641 r  alum/divider/D_registers_q_reg[7][12]_i_408/CO[3]
                         net (fo=1, routed)           0.000    33.641    alum/divider/D_registers_q_reg[7][12]_i_408_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.755 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.755    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.869 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.000    33.869    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.983 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.983    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.254 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[0]
                         net (fo=37, routed)          0.937    35.191    alum/divider/D_registers_q_reg[7][12]_i_345_n_3
    SLICE_X44Y14         LUT2 (Prop_lut2_I1_O)        0.373    35.564 r  alum/divider/D_registers_q[7][12]_i_426/O
                         net (fo=1, routed)           0.000    35.564    alum/divider/D_registers_q[7][12]_i_426_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.114 r  alum/divider/D_registers_q_reg[7][12]_i_388/CO[3]
                         net (fo=1, routed)           0.000    36.114    alum/divider/D_registers_q_reg[7][12]_i_388_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.228 r  alum/divider/D_registers_q_reg[7][12]_i_383/CO[3]
                         net (fo=1, routed)           0.000    36.228    alum/divider/D_registers_q_reg[7][12]_i_383_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.342 r  alum/divider/D_registers_q_reg[7][12]_i_378/CO[3]
                         net (fo=1, routed)           0.000    36.342    alum/divider/D_registers_q_reg[7][12]_i_378_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.456 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.456    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.570 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.000    36.570    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.684 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[3]
                         net (fo=1, routed)           0.000    36.684    alum/divider/D_registers_q_reg[7][12]_i_344_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.841 r  alum/divider/D_registers_q_reg[7][12]_i_312/CO[1]
                         net (fo=39, routed)          0.765    37.606    alum/divider/D_registers_q_reg[7][12]_i_312_n_2
    SLICE_X45Y14         LUT2 (Prop_lut2_I1_O)        0.329    37.935 r  alum/divider/D_registers_q[7][12]_i_396/O
                         net (fo=1, routed)           0.000    37.935    alum/divider/D_registers_q[7][12]_i_396_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.485 r  alum/divider/D_registers_q_reg[7][12]_i_358/CO[3]
                         net (fo=1, routed)           0.000    38.485    alum/divider/D_registers_q_reg[7][12]_i_358_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.599 r  alum/divider/D_registers_q_reg[7][12]_i_353/CO[3]
                         net (fo=1, routed)           0.000    38.599    alum/divider/D_registers_q_reg[7][12]_i_353_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.713 r  alum/divider/D_registers_q_reg[7][12]_i_348/CO[3]
                         net (fo=1, routed)           0.000    38.713    alum/divider/D_registers_q_reg[7][12]_i_348_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.827 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.827    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.941 r  alum/divider/D_registers_q_reg[7][12]_i_339/CO[3]
                         net (fo=1, routed)           0.000    38.941    alum/divider/D_registers_q_reg[7][12]_i_339_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.055 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[3]
                         net (fo=1, routed)           0.000    39.055    alum/divider/D_registers_q_reg[7][12]_i_311_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.283 r  alum/divider/D_registers_q_reg[7][12]_i_278/CO[2]
                         net (fo=41, routed)          0.876    40.160    alum/divider/D_registers_q_reg[7][12]_i_278_n_1
    SLICE_X46Y11         LUT2 (Prop_lut2_I1_O)        0.313    40.473 r  alum/divider/D_registers_q[7][12]_i_366/O
                         net (fo=1, routed)           0.000    40.473    alum/divider/D_registers_q[7][12]_i_366_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.006 r  alum/divider/D_registers_q_reg[7][12]_i_326/CO[3]
                         net (fo=1, routed)           0.000    41.006    alum/divider/D_registers_q_reg[7][12]_i_326_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.123 r  alum/divider/D_registers_q_reg[7][12]_i_321/CO[3]
                         net (fo=1, routed)           0.000    41.123    alum/divider/D_registers_q_reg[7][12]_i_321_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.240 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    41.240    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.357 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.357    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.474 r  alum/divider/D_registers_q_reg[7][12]_i_306/CO[3]
                         net (fo=1, routed)           0.000    41.474    alum/divider/D_registers_q_reg[7][12]_i_306_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.591 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.591    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.708 r  alum/divider/D_registers_q_reg[7][12]_i_239/CO[3]
                         net (fo=43, routed)          1.235    42.943    alum/divider/D_registers_q_reg[7][12]_i_239_n_0
    SLICE_X43Y11         LUT2 (Prop_lut2_I1_O)        0.124    43.067 r  alum/divider/D_registers_q[7][12]_i_334/O
                         net (fo=1, routed)           0.000    43.067    alum/divider/D_registers_q[7][12]_i_334_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.617 r  alum/divider/D_registers_q_reg[7][12]_i_293/CO[3]
                         net (fo=1, routed)           0.000    43.617    alum/divider/D_registers_q_reg[7][12]_i_293_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.731 r  alum/divider/D_registers_q_reg[7][12]_i_288/CO[3]
                         net (fo=1, routed)           0.000    43.731    alum/divider/D_registers_q_reg[7][12]_i_288_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.845 r  alum/divider/D_registers_q_reg[7][12]_i_283/CO[3]
                         net (fo=1, routed)           0.000    43.845    alum/divider/D_registers_q_reg[7][12]_i_283_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.959 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    43.959    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.073 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.073    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.187 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    44.187    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.301 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    44.301    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.572 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[0]
                         net (fo=45, routed)          1.108    45.680    alum/divider/D_registers_q_reg[7][12]_i_175_n_3
    SLICE_X41Y9          LUT2 (Prop_lut2_I1_O)        0.373    46.053 r  alum/divider/D_registers_q[7][12]_i_301/O
                         net (fo=1, routed)           0.000    46.053    alum/divider/D_registers_q[7][12]_i_301_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.603 r  alum/divider/D_registers_q_reg[7][12]_i_259/CO[3]
                         net (fo=1, routed)           0.000    46.603    alum/divider/D_registers_q_reg[7][12]_i_259_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.717 r  alum/divider/D_registers_q_reg[7][12]_i_254/CO[3]
                         net (fo=1, routed)           0.000    46.717    alum/divider/D_registers_q_reg[7][12]_i_254_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.831 r  alum/divider/D_registers_q_reg[7][12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    46.831    alum/divider/D_registers_q_reg[7][12]_i_249_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.945 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    46.945    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.059 r  alum/divider/D_registers_q_reg[7][12]_i_233/CO[3]
                         net (fo=1, routed)           0.000    47.059    alum/divider/D_registers_q_reg[7][12]_i_233_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.173 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    47.173    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.287 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[3]
                         net (fo=1, routed)           0.000    47.287    alum/divider/D_registers_q_reg[7][12]_i_174_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.444 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[1]
                         net (fo=47, routed)          0.902    48.346    alum/divider/D_registers_q_reg[7][12]_i_144_n_2
    SLICE_X40Y9          LUT2 (Prop_lut2_I1_O)        0.329    48.675 r  alum/divider/D_registers_q[7][12]_i_267/O
                         net (fo=1, routed)           0.000    48.675    alum/divider/D_registers_q[7][12]_i_267_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.225 r  alum/divider/D_registers_q_reg[7][12]_i_224/CO[3]
                         net (fo=1, routed)           0.000    49.225    alum/divider/D_registers_q_reg[7][12]_i_224_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.339 r  alum/divider/D_registers_q_reg[7][12]_i_219/CO[3]
                         net (fo=1, routed)           0.000    49.339    alum/divider/D_registers_q_reg[7][12]_i_219_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.453 r  alum/divider/D_registers_q_reg[7][12]_i_214/CO[3]
                         net (fo=1, routed)           0.000    49.453    alum/divider/D_registers_q_reg[7][12]_i_214_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.567 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    49.567    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.681 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    49.681    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.795 r  alum/divider/D_registers_q_reg[7][12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    49.795    alum/divider/D_registers_q_reg[7][12]_i_169_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.909 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    49.909    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.137 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[2]
                         net (fo=49, routed)          0.940    51.077    alum/divider/D_registers_q_reg[7][12]_i_112_n_1
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.313    51.390 r  alum/divider/D_registers_q[7][12]_i_247/O
                         net (fo=1, routed)           0.000    51.390    alum/divider/D_registers_q[7][12]_i_247_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.923 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    51.923    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.040 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    52.040    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.157 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    52.157    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.274 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    52.274    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.391 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[3]
                         net (fo=1, routed)           0.000    52.391    alum/divider/D_registers_q_reg[7][12]_i_164_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.508 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    52.508    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.625 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[3]
                         net (fo=1, routed)           0.000    52.625    alum/divider/D_registers_q_reg[7][12]_i_111_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.742 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=51, routed)          1.600    54.342    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X38Y1          LUT2 (Prop_lut2_I1_O)        0.124    54.466 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    54.466    alum/divider/ram_reg_i_954_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.999 r  alum/divider/ram_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    54.999    alum/divider/ram_reg_i_883_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.116 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    55.116    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.233 r  alum/divider/D_registers_q_reg[7][12]_i_155/CO[3]
                         net (fo=1, routed)           0.000    55.233    alum/divider/D_registers_q_reg[7][12]_i_155_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.350 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    55.350    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.467 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.467    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.584 r  alum/divider/D_registers_q_reg[7][12]_i_106/CO[3]
                         net (fo=1, routed)           0.000    55.584    alum/divider/D_registers_q_reg[7][12]_i_106_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.701 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=1, routed)           0.000    55.701    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.818 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    55.818    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.072 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[0]
                         net (fo=52, routed)          0.927    56.999    alum/divider/D_registers_q_reg[7][12]_i_47_n_3
    SLICE_X36Y0          LUT3 (Prop_lut3_I0_O)        0.367    57.366 r  alum/divider/ram_reg_i_950/O
                         net (fo=1, routed)           0.000    57.366    alum/divider/ram_reg_i_950_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.916 r  alum/divider/ram_reg_i_878/CO[3]
                         net (fo=1, routed)           0.000    57.916    alum/divider/ram_reg_i_878_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.030 r  alum/divider/ram_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    58.030    alum/divider/ram_reg_i_808_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.144 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    58.144    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.258 r  alum/divider/D_registers_q_reg[7][12]_i_128/CO[3]
                         net (fo=1, routed)           0.000    58.258    alum/divider/D_registers_q_reg[7][12]_i_128_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.372 r  alum/divider/D_registers_q_reg[7][12]_i_101/CO[3]
                         net (fo=1, routed)           0.000    58.372    alum/divider/D_registers_q_reg[7][12]_i_101_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.486 r  alum/divider/D_registers_q_reg[7][12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    58.486    alum/divider/D_registers_q_reg[7][12]_i_79_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.600 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.600    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.714 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.714    alum/divider/D_registers_q_reg[7][12]_i_46_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.871 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          0.680    59.551    alum/divider/d0[12]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    59.880 r  alum/divider/ram_reg_i_947/O
                         net (fo=1, routed)           0.000    59.880    alum/divider/ram_reg_i_947_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.430 r  alum/divider/ram_reg_i_873/CO[3]
                         net (fo=1, routed)           0.000    60.430    alum/divider/ram_reg_i_873_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.544 r  alum/divider/ram_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    60.544    alum/divider/ram_reg_i_803_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.658 r  alum/divider/ram_reg_i_741/CO[3]
                         net (fo=1, routed)           0.000    60.658    alum/divider/ram_reg_i_741_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.772 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    60.772    alum/divider/ram_reg_i_735_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.886 r  alum/divider/ram_reg_i_667/CO[3]
                         net (fo=1, routed)           0.000    60.886    alum/divider/ram_reg_i_667_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.000 r  alum/divider/ram_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    61.000    alum/divider/ram_reg_i_589_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.114 r  alum/divider/ram_reg_i_501/CO[3]
                         net (fo=1, routed)           0.000    61.114    alum/divider/ram_reg_i_501_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.228 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.228    alum/divider/ram_reg_i_404_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.385 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          0.977    62.361    alum/divider/d0[11]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    63.146 r  alum/divider/ram_reg_i_872/CO[3]
                         net (fo=1, routed)           0.000    63.146    alum/divider/ram_reg_i_872_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.260 r  alum/divider/ram_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    63.260    alum/divider/ram_reg_i_802_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.374 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    63.374    alum/divider/ram_reg_i_740_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.488 r  alum/divider/ram_reg_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.488    alum/divider/ram_reg_i_677_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.602 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    63.602    alum/divider/ram_reg_i_601_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.716 r  alum/divider/ram_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    63.716    alum/divider/ram_reg_i_514_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.830 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    63.830    alum/divider/ram_reg_i_419_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.944 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    63.944    alum/divider/ram_reg_i_314_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.101 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          1.087    65.188    alum/divider/d0[10]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.973 r  alum/divider/ram_reg_i_888/CO[3]
                         net (fo=1, routed)           0.000    65.973    alum/divider/ram_reg_i_888_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.087 r  alum/divider/ram_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    66.087    alum/divider/ram_reg_i_813_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.201 r  alum/divider/ram_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    66.201    alum/divider/ram_reg_i_746_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.315 r  alum/divider/ram_reg_i_682/CO[3]
                         net (fo=1, routed)           0.000    66.315    alum/divider/ram_reg_i_682_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.429 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    66.429    alum/divider/ram_reg_i_606_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.543 r  alum/divider/ram_reg_i_519/CO[3]
                         net (fo=1, routed)           0.000    66.543    alum/divider/ram_reg_i_519_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.657 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    66.657    alum/divider/ram_reg_i_426_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.771 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    66.771    alum/divider/ram_reg_i_324_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.928 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          0.901    67.829    alum/divider/d0[9]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    68.158 r  alum/divider/ram_reg_i_963/O
                         net (fo=1, routed)           0.000    68.158    alum/divider/ram_reg_i_963_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.708 r  alum/divider/ram_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    68.708    alum/divider/ram_reg_i_894_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.822 r  alum/divider/ram_reg_i_823/CO[3]
                         net (fo=1, routed)           0.000    68.822    alum/divider/ram_reg_i_823_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.936 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    68.936    alum/divider/ram_reg_i_757_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.050 r  alum/divider/ram_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    69.050    alum/divider/ram_reg_i_751_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.164 r  alum/divider/ram_reg_i_687/CO[3]
                         net (fo=1, routed)           0.000    69.164    alum/divider/ram_reg_i_687_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.278 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    69.278    alum/divider/ram_reg_i_611_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.392 r  alum/divider/ram_reg_i_524/CO[3]
                         net (fo=1, routed)           0.000    69.392    alum/divider/ram_reg_i_524_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.506 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    69.506    alum/divider/ram_reg_i_431_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.663 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.024    70.688    alum/divider/d0[8]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    71.017 r  alum/divider/ram_reg_i_960/O
                         net (fo=1, routed)           0.000    71.017    alum/divider/ram_reg_i_960_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.550 r  alum/divider/ram_reg_i_893/CO[3]
                         net (fo=1, routed)           0.000    71.550    alum/divider/ram_reg_i_893_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.667 r  alum/divider/ram_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    71.667    alum/divider/ram_reg_i_822_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.784 r  alum/divider/ram_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    71.784    alum/divider/ram_reg_i_756_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.901 r  alum/divider/ram_reg_i_693/CO[3]
                         net (fo=1, routed)           0.000    71.901    alum/divider/ram_reg_i_693_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.018 r  alum/divider/ram_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    72.018    alum/divider/ram_reg_i_619_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.135 r  alum/divider/ram_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    72.135    alum/divider/ram_reg_i_531_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.252 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    72.252    alum/divider/ram_reg_i_439_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.369 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    72.369    alum/divider/ram_reg_i_337_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.526 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          1.172    73.698    alum/divider/d0[7]
    SLICE_X43Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    74.486 r  alum/divider/ram_reg_i_913/CO[3]
                         net (fo=1, routed)           0.000    74.486    alum/divider/ram_reg_i_913_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.600 r  alum/divider/ram_reg_i_847/CO[3]
                         net (fo=1, routed)           0.000    74.600    alum/divider/ram_reg_i_847_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.714 r  alum/divider/ram_reg_i_832/CO[3]
                         net (fo=1, routed)           0.000    74.714    alum/divider/ram_reg_i_832_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.828 r  alum/divider/ram_reg_i_762/CO[3]
                         net (fo=1, routed)           0.000    74.828    alum/divider/ram_reg_i_762_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.942 r  alum/divider/ram_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    74.942    alum/divider/ram_reg_i_698_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.056 r  alum/divider/ram_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    75.056    alum/divider/ram_reg_i_626_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.170 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    75.170    alum/divider/ram_reg_i_540_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.284 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    75.284    alum/divider/ram_reg_i_446_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.441 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.102    76.543    alum/divider/d0[6]
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.329    76.872 r  alum/divider/ram_reg_i_969/O
                         net (fo=1, routed)           0.000    76.872    alum/divider/ram_reg_i_969_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.422 r  alum/divider/ram_reg_i_908/CO[3]
                         net (fo=1, routed)           0.000    77.422    alum/divider/ram_reg_i_908_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.536 r  alum/divider/ram_reg_i_842/CO[3]
                         net (fo=1, routed)           0.000    77.536    alum/divider/ram_reg_i_842_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.650 r  alum/divider/ram_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    77.650    alum/divider/ram_reg_i_773_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.764 r  alum/divider/ram_reg_i_767/CO[3]
                         net (fo=1, routed)           0.000    77.764    alum/divider/ram_reg_i_767_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.878 r  alum/divider/ram_reg_i_703/CO[3]
                         net (fo=1, routed)           0.000    77.878    alum/divider/ram_reg_i_703_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.992 r  alum/divider/ram_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    77.992    alum/divider/ram_reg_i_631_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.106 r  alum/divider/ram_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    78.106    alum/divider/ram_reg_i_546_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.220 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    78.220    alum/divider/ram_reg_i_457_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.377 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          0.911    79.288    alum/divider/d0[5]
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.329    79.617 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    79.617    alum/divider/ram_reg_i_966_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.167 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    80.167    alum/divider/ram_reg_i_907_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.281 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    80.281    alum/divider/ram_reg_i_841_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.395 r  alum/divider/ram_reg_i_772/CO[3]
                         net (fo=1, routed)           0.000    80.395    alum/divider/ram_reg_i_772_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.509 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    80.509    alum/divider/ram_reg_i_708_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.623 r  alum/divider/ram_reg_i_636/CO[3]
                         net (fo=1, routed)           0.000    80.623    alum/divider/ram_reg_i_636_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.737 r  alum/divider/ram_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    80.737    alum/divider/ram_reg_i_551_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.851 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    80.851    alum/divider/ram_reg_i_460_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.965 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    80.965    alum/divider/ram_reg_i_356_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.122 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          1.055    82.177    alum/divider/d0[4]
    SLICE_X48Y0          LUT3 (Prop_lut3_I0_O)        0.329    82.506 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    82.506    alum/divider/ram_reg_i_975_n_0
    SLICE_X48Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.056 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    83.056    alum/divider/ram_reg_i_922_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.170 r  alum/divider/ram_reg_i_852/CO[3]
                         net (fo=1, routed)           0.000    83.170    alum/divider/ram_reg_i_852_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.284 r  alum/divider/ram_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    83.284    alum/divider/ram_reg_i_778_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.398 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    83.398    alum/divider/ram_reg_i_713_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.512 r  alum/divider/ram_reg_i_641/CO[3]
                         net (fo=1, routed)           0.000    83.512    alum/divider/ram_reg_i_641_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.626 r  alum/divider/ram_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    83.626    alum/divider/ram_reg_i_556_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.740 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    83.740    alum/divider/ram_reg_i_465_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.854 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    83.854    alum/divider/ram_reg_i_362_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.011 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          1.015    85.027    alum/divider/d0[3]
    SLICE_X47Y0          LUT3 (Prop_lut3_I0_O)        0.329    85.356 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    85.356    alum/divider/ram_reg_i_978_n_0
    SLICE_X47Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.906 r  alum/divider/ram_reg_i_927/CO[3]
                         net (fo=1, routed)           0.000    85.906    alum/divider/ram_reg_i_927_n_0
    SLICE_X47Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.020 r  alum/divider/ram_reg_i_857/CO[3]
                         net (fo=1, routed)           0.000    86.020    alum/divider/ram_reg_i_857_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.134 r  alum/divider/ram_reg_i_783/CO[3]
                         net (fo=1, routed)           0.000    86.134    alum/divider/ram_reg_i_783_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.248 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    86.248    alum/divider/ram_reg_i_718_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.362 r  alum/divider/ram_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000    86.362    alum/divider/ram_reg_i_646_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.476 r  alum/divider/ram_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    86.476    alum/divider/ram_reg_i_561_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.590 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    86.590    alum/divider/ram_reg_i_473_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.704 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    86.704    alum/divider/ram_reg_i_375_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.861 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.984    87.844    alum/divider/d0[2]
    SLICE_X49Y2          LUT3 (Prop_lut3_I0_O)        0.329    88.173 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    88.173    alum/divider/ram_reg_i_981_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.723 r  alum/divider/ram_reg_i_932/CO[3]
                         net (fo=1, routed)           0.000    88.723    alum/divider/ram_reg_i_932_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.837 r  alum/divider/ram_reg_i_862/CO[3]
                         net (fo=1, routed)           0.000    88.837    alum/divider/ram_reg_i_862_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.951 r  alum/divider/ram_reg_i_788/CO[3]
                         net (fo=1, routed)           0.000    88.951    alum/divider/ram_reg_i_788_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.065 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    89.065    alum/divider/ram_reg_i_723_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.179 r  alum/divider/ram_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000    89.179    alum/divider/ram_reg_i_651_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.293 r  alum/divider/ram_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    89.293    alum/divider/ram_reg_i_566_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.407 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    89.407    alum/divider/ram_reg_i_478_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.521 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    89.521    alum/divider/ram_reg_i_380_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.678 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          1.169    90.848    alum/divider/d0[1]
    SLICE_X46Y2          LUT3 (Prop_lut3_I0_O)        0.329    91.177 r  alum/divider/ram_reg_i_990/O
                         net (fo=1, routed)           0.000    91.177    alum/divider/ram_reg_i_990_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    91.690 r  alum/divider/ram_reg_i_982/CO[3]
                         net (fo=1, routed)           0.000    91.690    alum/divider/ram_reg_i_982_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.807 r  alum/divider/ram_reg_i_937/CO[3]
                         net (fo=1, routed)           0.000    91.807    alum/divider/ram_reg_i_937_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.924 r  alum/divider/ram_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    91.924    alum/divider/ram_reg_i_867_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.041 r  alum/divider/ram_reg_i_793/CO[3]
                         net (fo=1, routed)           0.000    92.041    alum/divider/ram_reg_i_793_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.158 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    92.158    alum/divider/ram_reg_i_728_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.275 r  alum/divider/ram_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    92.275    alum/divider/ram_reg_i_656_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.392 r  alum/divider/ram_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    92.392    alum/divider/ram_reg_i_571_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.509 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.509    alum/divider/ram_reg_i_483_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    92.763 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.613    93.376    sm/d0[0]
    SLICE_X41Y7          LUT6 (Prop_lut6_I4_O)        0.367    93.743 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.151    93.894    sm/ram_reg_i_254_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I1_O)        0.124    94.018 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    94.018    sm/ram_reg_i_136_n_0
    SLICE_X41Y7          MUXF7 (Prop_muxf7_I0_O)      0.212    94.230 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.925    95.155    sm/M_alum_out[0]
    SLICE_X50Y10         LUT6 (Prop_lut6_I5_O)        0.299    95.454 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.902    96.356    L_reg/D[0]
    SLICE_X58Y10         FDRE                                         r  L_reg/D_registers_q_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.516   101.516    L_reg/clk_out1
    SLICE_X58Y10         FDRE                                         r  L_reg/D_registers_q_reg[5][0]/C
                         clock pessimism              0.080   101.596    
                         clock uncertainty           -0.149   101.447    
    SLICE_X58Y10         FDRE (Setup_fdre_C_D)       -0.067   101.380    L_reg/D_registers_q_reg[5][0]
  -------------------------------------------------------------------
                         required time                        101.380    
                         arrival time                         -96.356    
  -------------------------------------------------------------------
                         slack                                  5.024    

Slack (MET) :             5.041ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        94.801ns  (logic 54.326ns (57.305%)  route 40.475ns (42.695%))
  Logic Levels:           274  (CARRY4=236 LUT2=18 LUT3=10 LUT4=2 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 101.437 - 100.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.554     1.554    sm/clk_out1
    SLICE_X50Y22         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDSE (Prop_fdse_C_Q)         0.518     2.072 r  sm/D_states_q_reg[1]/Q
                         net (fo=192, routed)         3.114     5.186    sm/D_states_q[1]
    SLICE_X60Y19         LUT4 (Prop_lut4_I2_O)        0.124     5.310 r  sm/D_registers_d_reg[7]_i_71/O
                         net (fo=1, routed)           0.286     5.596    sm/D_registers_d_reg[7]_i_71_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I2_O)        0.124     5.720 r  sm/D_registers_d_reg[7]_i_54/O
                         net (fo=2, routed)           0.955     6.676    sm/D_registers_d_reg[7]_i_54_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.800 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=3, routed)           0.803     7.603    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.727 r  sm/D_registers_q[7][12]_i_26/O
                         net (fo=13, routed)          1.363     9.090    sm/M_sm_bsel[0]
    SLICE_X55Y8          LUT4 (Prop_lut4_I2_O)        0.149     9.239 r  sm/ram_reg_i_322/O
                         net (fo=43, routed)          0.648     9.887    alum/divider/D_registers_q[7][12]_i_673_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882    10.769 r  alum/divider/D_registers_q_reg[7][12]_i_651/CO[3]
                         net (fo=1, routed)           0.000    10.769    alum/divider/D_registers_q_reg[7][12]_i_651_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.926 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[1]
                         net (fo=17, routed)          0.701    11.626    alum/divider/D_registers_q_reg[7][12]_i_650_n_2
    SLICE_X56Y11         LUT2 (Prop_lut2_I1_O)        0.329    11.955 r  alum/divider/D_registers_q[7][12]_i_668/O
                         net (fo=1, routed)           0.000    11.955    alum/divider/D_registers_q[7][12]_i_668_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.488 r  alum/divider/D_registers_q_reg[7][12]_i_641/CO[3]
                         net (fo=1, routed)           0.000    12.488    alum/divider/D_registers_q_reg[7][12]_i_641_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.605 r  alum/divider/D_registers_q_reg[7][12]_i_636/CO[3]
                         net (fo=1, routed)           0.000    12.605    alum/divider/D_registers_q_reg[7][12]_i_636_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.722 r  alum/divider/D_registers_q_reg[7][12]_i_631/CO[3]
                         net (fo=1, routed)           0.000    12.722    alum/divider/D_registers_q_reg[7][12]_i_631_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.839 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=19, routed)          1.016    13.855    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.124    13.979 r  alum/divider/D_registers_q[7][12]_i_649/O
                         net (fo=1, routed)           0.000    13.979    alum/divider/D_registers_q[7][12]_i_649_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.529 r  alum/divider/D_registers_q_reg[7][12]_i_621/CO[3]
                         net (fo=1, routed)           0.000    14.529    alum/divider/D_registers_q_reg[7][12]_i_621_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.643 r  alum/divider/D_registers_q_reg[7][12]_i_616/CO[3]
                         net (fo=1, routed)           0.000    14.643    alum/divider/D_registers_q_reg[7][12]_i_616_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.757 r  alum/divider/D_registers_q_reg[7][12]_i_611/CO[3]
                         net (fo=1, routed)           0.000    14.757    alum/divider/D_registers_q_reg[7][12]_i_611_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.871 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    14.871    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.142 r  alum/divider/D_registers_q_reg[7][12]_i_608/CO[0]
                         net (fo=21, routed)          0.895    16.037    alum/divider/D_registers_q_reg[7][12]_i_608_n_3
    SLICE_X55Y12         LUT2 (Prop_lut2_I1_O)        0.373    16.410 r  alum/divider/D_registers_q[7][12]_i_629/O
                         net (fo=1, routed)           0.000    16.410    alum/divider/D_registers_q[7][12]_i_629_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.960 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    16.960    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.074 r  alum/divider/D_registers_q_reg[7][12]_i_594/CO[3]
                         net (fo=1, routed)           0.000    17.074    alum/divider/D_registers_q_reg[7][12]_i_594_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.188 r  alum/divider/D_registers_q_reg[7][12]_i_589/CO[3]
                         net (fo=1, routed)           0.000    17.188    alum/divider/D_registers_q_reg[7][12]_i_589_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.302 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    17.302    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.459 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[1]
                         net (fo=23, routed)          0.969    18.428    alum/divider/D_registers_q_reg[7][12]_i_585_n_2
    SLICE_X54Y11         LUT2 (Prop_lut2_I1_O)        0.329    18.757 r  alum/divider/D_registers_q[7][12]_i_607/O
                         net (fo=1, routed)           0.000    18.757    alum/divider/D_registers_q[7][12]_i_607_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.290 r  alum/divider/D_registers_q_reg[7][12]_i_576/CO[3]
                         net (fo=1, routed)           0.000    19.290    alum/divider/D_registers_q_reg[7][12]_i_576_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.407 r  alum/divider/D_registers_q_reg[7][12]_i_571/CO[3]
                         net (fo=1, routed)           0.000    19.407    alum/divider/D_registers_q_reg[7][12]_i_571_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.524 r  alum/divider/D_registers_q_reg[7][12]_i_566/CO[3]
                         net (fo=1, routed)           0.000    19.524    alum/divider/D_registers_q_reg[7][12]_i_566_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.641 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.641    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.870 r  alum/divider/D_registers_q_reg[7][12]_i_561/CO[2]
                         net (fo=25, routed)          0.744    20.614    alum/divider/D_registers_q_reg[7][12]_i_561_n_1
    SLICE_X52Y10         LUT2 (Prop_lut2_I1_O)        0.310    20.924 r  alum/divider/D_registers_q[7][12]_i_584/O
                         net (fo=1, routed)           0.000    20.924    alum/divider/D_registers_q[7][12]_i_584_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.457 r  alum/divider/D_registers_q_reg[7][12]_i_552/CO[3]
                         net (fo=1, routed)           0.000    21.457    alum/divider/D_registers_q_reg[7][12]_i_552_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.574 r  alum/divider/D_registers_q_reg[7][12]_i_547/CO[3]
                         net (fo=1, routed)           0.000    21.574    alum/divider/D_registers_q_reg[7][12]_i_547_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.691 r  alum/divider/D_registers_q_reg[7][12]_i_542/CO[3]
                         net (fo=1, routed)           0.000    21.691    alum/divider/D_registers_q_reg[7][12]_i_542_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.808 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.808    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.925 r  alum/divider/D_registers_q_reg[7][12]_i_536/CO[3]
                         net (fo=27, routed)          1.159    23.083    alum/divider/D_registers_q_reg[7][12]_i_536_n_0
    SLICE_X53Y11         LUT2 (Prop_lut2_I1_O)        0.124    23.207 r  alum/divider/D_registers_q[7][12]_i_560/O
                         net (fo=1, routed)           0.000    23.207    alum/divider/D_registers_q[7][12]_i_560_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.757 r  alum/divider/D_registers_q_reg[7][12]_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.757    alum/divider/D_registers_q_reg[7][12]_i_527_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.871 r  alum/divider/D_registers_q_reg[7][12]_i_522/CO[3]
                         net (fo=1, routed)           0.000    23.871    alum/divider/D_registers_q_reg[7][12]_i_522_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.985 r  alum/divider/D_registers_q_reg[7][12]_i_517/CO[3]
                         net (fo=1, routed)           0.000    23.985    alum/divider/D_registers_q_reg[7][12]_i_517_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.099 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    24.099    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.213 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    24.213    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.484 r  alum/divider/D_registers_q_reg[7][12]_i_489/CO[0]
                         net (fo=29, routed)          0.878    25.363    alum/divider/D_registers_q_reg[7][12]_i_489_n_3
    SLICE_X51Y11         LUT2 (Prop_lut2_I1_O)        0.373    25.736 r  alum/divider/D_registers_q[7][12]_i_535/O
                         net (fo=1, routed)           0.000    25.736    alum/divider/D_registers_q[7][12]_i_535_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.286 r  alum/divider/D_registers_q_reg[7][12]_i_502/CO[3]
                         net (fo=1, routed)           0.000    26.286    alum/divider/D_registers_q_reg[7][12]_i_502_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.400 r  alum/divider/D_registers_q_reg[7][12]_i_497/CO[3]
                         net (fo=1, routed)           0.000    26.400    alum/divider/D_registers_q_reg[7][12]_i_497_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.514 r  alum/divider/D_registers_q_reg[7][12]_i_492/CO[3]
                         net (fo=1, routed)           0.000    26.514    alum/divider/D_registers_q_reg[7][12]_i_492_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.628 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.628    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.742 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[3]
                         net (fo=1, routed)           0.000    26.742    alum/divider/D_registers_q_reg[7][12]_i_488_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.899 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[1]
                         net (fo=31, routed)          0.914    27.813    alum/divider/D_registers_q_reg[7][12]_i_461_n_2
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.329    28.142 r  alum/divider/D_registers_q[7][12]_i_510/O
                         net (fo=1, routed)           0.000    28.142    alum/divider/D_registers_q[7][12]_i_510_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.692 r  alum/divider/D_registers_q_reg[7][12]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.692    alum/divider/D_registers_q_reg[7][12]_i_475_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.806 r  alum/divider/D_registers_q_reg[7][12]_i_470/CO[3]
                         net (fo=1, routed)           0.000    28.806    alum/divider/D_registers_q_reg[7][12]_i_470_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.920 r  alum/divider/D_registers_q_reg[7][12]_i_465/CO[3]
                         net (fo=1, routed)           0.000    28.920    alum/divider/D_registers_q_reg[7][12]_i_465_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.034 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    29.034    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.148 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    29.148    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.376 r  alum/divider/D_registers_q_reg[7][12]_i_432/CO[2]
                         net (fo=33, routed)          0.733    30.109    alum/divider/D_registers_q_reg[7][12]_i_432_n_1
    SLICE_X50Y12         LUT2 (Prop_lut2_I1_O)        0.313    30.422 r  alum/divider/D_registers_q[7][12]_i_483/O
                         net (fo=1, routed)           0.000    30.422    alum/divider/D_registers_q[7][12]_i_483_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.955 r  alum/divider/D_registers_q_reg[7][12]_i_447/CO[3]
                         net (fo=1, routed)           0.000    30.955    alum/divider/D_registers_q_reg[7][12]_i_447_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.072 r  alum/divider/D_registers_q_reg[7][12]_i_442/CO[3]
                         net (fo=1, routed)           0.000    31.072    alum/divider/D_registers_q_reg[7][12]_i_442_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.189 r  alum/divider/D_registers_q_reg[7][12]_i_437/CO[3]
                         net (fo=1, routed)           0.000    31.189    alum/divider/D_registers_q_reg[7][12]_i_437_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.306 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.306    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.423 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    31.423    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.540 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=35, routed)          1.199    32.739    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X49Y13         LUT2 (Prop_lut2_I1_O)        0.124    32.863 r  alum/divider/D_registers_q[7][12]_i_455/O
                         net (fo=1, routed)           0.000    32.863    alum/divider/D_registers_q[7][12]_i_455_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.413 r  alum/divider/D_registers_q_reg[7][12]_i_418/CO[3]
                         net (fo=1, routed)           0.000    33.413    alum/divider/D_registers_q_reg[7][12]_i_418_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.527 r  alum/divider/D_registers_q_reg[7][12]_i_413/CO[3]
                         net (fo=1, routed)           0.000    33.527    alum/divider/D_registers_q_reg[7][12]_i_413_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.641 r  alum/divider/D_registers_q_reg[7][12]_i_408/CO[3]
                         net (fo=1, routed)           0.000    33.641    alum/divider/D_registers_q_reg[7][12]_i_408_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.755 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.755    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.869 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.000    33.869    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.983 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.983    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.254 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[0]
                         net (fo=37, routed)          0.937    35.191    alum/divider/D_registers_q_reg[7][12]_i_345_n_3
    SLICE_X44Y14         LUT2 (Prop_lut2_I1_O)        0.373    35.564 r  alum/divider/D_registers_q[7][12]_i_426/O
                         net (fo=1, routed)           0.000    35.564    alum/divider/D_registers_q[7][12]_i_426_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.114 r  alum/divider/D_registers_q_reg[7][12]_i_388/CO[3]
                         net (fo=1, routed)           0.000    36.114    alum/divider/D_registers_q_reg[7][12]_i_388_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.228 r  alum/divider/D_registers_q_reg[7][12]_i_383/CO[3]
                         net (fo=1, routed)           0.000    36.228    alum/divider/D_registers_q_reg[7][12]_i_383_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.342 r  alum/divider/D_registers_q_reg[7][12]_i_378/CO[3]
                         net (fo=1, routed)           0.000    36.342    alum/divider/D_registers_q_reg[7][12]_i_378_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.456 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.456    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.570 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.000    36.570    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.684 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[3]
                         net (fo=1, routed)           0.000    36.684    alum/divider/D_registers_q_reg[7][12]_i_344_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.841 r  alum/divider/D_registers_q_reg[7][12]_i_312/CO[1]
                         net (fo=39, routed)          0.765    37.606    alum/divider/D_registers_q_reg[7][12]_i_312_n_2
    SLICE_X45Y14         LUT2 (Prop_lut2_I1_O)        0.329    37.935 r  alum/divider/D_registers_q[7][12]_i_396/O
                         net (fo=1, routed)           0.000    37.935    alum/divider/D_registers_q[7][12]_i_396_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.485 r  alum/divider/D_registers_q_reg[7][12]_i_358/CO[3]
                         net (fo=1, routed)           0.000    38.485    alum/divider/D_registers_q_reg[7][12]_i_358_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.599 r  alum/divider/D_registers_q_reg[7][12]_i_353/CO[3]
                         net (fo=1, routed)           0.000    38.599    alum/divider/D_registers_q_reg[7][12]_i_353_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.713 r  alum/divider/D_registers_q_reg[7][12]_i_348/CO[3]
                         net (fo=1, routed)           0.000    38.713    alum/divider/D_registers_q_reg[7][12]_i_348_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.827 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.827    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.941 r  alum/divider/D_registers_q_reg[7][12]_i_339/CO[3]
                         net (fo=1, routed)           0.000    38.941    alum/divider/D_registers_q_reg[7][12]_i_339_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.055 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[3]
                         net (fo=1, routed)           0.000    39.055    alum/divider/D_registers_q_reg[7][12]_i_311_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.283 r  alum/divider/D_registers_q_reg[7][12]_i_278/CO[2]
                         net (fo=41, routed)          0.876    40.160    alum/divider/D_registers_q_reg[7][12]_i_278_n_1
    SLICE_X46Y11         LUT2 (Prop_lut2_I1_O)        0.313    40.473 r  alum/divider/D_registers_q[7][12]_i_366/O
                         net (fo=1, routed)           0.000    40.473    alum/divider/D_registers_q[7][12]_i_366_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.006 r  alum/divider/D_registers_q_reg[7][12]_i_326/CO[3]
                         net (fo=1, routed)           0.000    41.006    alum/divider/D_registers_q_reg[7][12]_i_326_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.123 r  alum/divider/D_registers_q_reg[7][12]_i_321/CO[3]
                         net (fo=1, routed)           0.000    41.123    alum/divider/D_registers_q_reg[7][12]_i_321_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.240 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    41.240    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.357 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.357    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.474 r  alum/divider/D_registers_q_reg[7][12]_i_306/CO[3]
                         net (fo=1, routed)           0.000    41.474    alum/divider/D_registers_q_reg[7][12]_i_306_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.591 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.591    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.708 r  alum/divider/D_registers_q_reg[7][12]_i_239/CO[3]
                         net (fo=43, routed)          1.235    42.943    alum/divider/D_registers_q_reg[7][12]_i_239_n_0
    SLICE_X43Y11         LUT2 (Prop_lut2_I1_O)        0.124    43.067 r  alum/divider/D_registers_q[7][12]_i_334/O
                         net (fo=1, routed)           0.000    43.067    alum/divider/D_registers_q[7][12]_i_334_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.617 r  alum/divider/D_registers_q_reg[7][12]_i_293/CO[3]
                         net (fo=1, routed)           0.000    43.617    alum/divider/D_registers_q_reg[7][12]_i_293_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.731 r  alum/divider/D_registers_q_reg[7][12]_i_288/CO[3]
                         net (fo=1, routed)           0.000    43.731    alum/divider/D_registers_q_reg[7][12]_i_288_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.845 r  alum/divider/D_registers_q_reg[7][12]_i_283/CO[3]
                         net (fo=1, routed)           0.000    43.845    alum/divider/D_registers_q_reg[7][12]_i_283_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.959 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    43.959    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.073 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.073    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.187 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    44.187    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.301 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    44.301    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.572 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[0]
                         net (fo=45, routed)          1.108    45.680    alum/divider/D_registers_q_reg[7][12]_i_175_n_3
    SLICE_X41Y9          LUT2 (Prop_lut2_I1_O)        0.373    46.053 r  alum/divider/D_registers_q[7][12]_i_301/O
                         net (fo=1, routed)           0.000    46.053    alum/divider/D_registers_q[7][12]_i_301_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.603 r  alum/divider/D_registers_q_reg[7][12]_i_259/CO[3]
                         net (fo=1, routed)           0.000    46.603    alum/divider/D_registers_q_reg[7][12]_i_259_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.717 r  alum/divider/D_registers_q_reg[7][12]_i_254/CO[3]
                         net (fo=1, routed)           0.000    46.717    alum/divider/D_registers_q_reg[7][12]_i_254_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.831 r  alum/divider/D_registers_q_reg[7][12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    46.831    alum/divider/D_registers_q_reg[7][12]_i_249_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.945 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    46.945    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.059 r  alum/divider/D_registers_q_reg[7][12]_i_233/CO[3]
                         net (fo=1, routed)           0.000    47.059    alum/divider/D_registers_q_reg[7][12]_i_233_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.173 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    47.173    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.287 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[3]
                         net (fo=1, routed)           0.000    47.287    alum/divider/D_registers_q_reg[7][12]_i_174_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.444 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[1]
                         net (fo=47, routed)          0.902    48.346    alum/divider/D_registers_q_reg[7][12]_i_144_n_2
    SLICE_X40Y9          LUT2 (Prop_lut2_I1_O)        0.329    48.675 r  alum/divider/D_registers_q[7][12]_i_267/O
                         net (fo=1, routed)           0.000    48.675    alum/divider/D_registers_q[7][12]_i_267_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.225 r  alum/divider/D_registers_q_reg[7][12]_i_224/CO[3]
                         net (fo=1, routed)           0.000    49.225    alum/divider/D_registers_q_reg[7][12]_i_224_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.339 r  alum/divider/D_registers_q_reg[7][12]_i_219/CO[3]
                         net (fo=1, routed)           0.000    49.339    alum/divider/D_registers_q_reg[7][12]_i_219_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.453 r  alum/divider/D_registers_q_reg[7][12]_i_214/CO[3]
                         net (fo=1, routed)           0.000    49.453    alum/divider/D_registers_q_reg[7][12]_i_214_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.567 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    49.567    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.681 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    49.681    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.795 r  alum/divider/D_registers_q_reg[7][12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    49.795    alum/divider/D_registers_q_reg[7][12]_i_169_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.909 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    49.909    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.137 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[2]
                         net (fo=49, routed)          0.940    51.077    alum/divider/D_registers_q_reg[7][12]_i_112_n_1
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.313    51.390 r  alum/divider/D_registers_q[7][12]_i_247/O
                         net (fo=1, routed)           0.000    51.390    alum/divider/D_registers_q[7][12]_i_247_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.923 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    51.923    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.040 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    52.040    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.157 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    52.157    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.274 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    52.274    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.391 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[3]
                         net (fo=1, routed)           0.000    52.391    alum/divider/D_registers_q_reg[7][12]_i_164_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.508 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    52.508    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.625 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[3]
                         net (fo=1, routed)           0.000    52.625    alum/divider/D_registers_q_reg[7][12]_i_111_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.742 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=51, routed)          1.600    54.342    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X38Y1          LUT2 (Prop_lut2_I1_O)        0.124    54.466 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    54.466    alum/divider/ram_reg_i_954_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.999 r  alum/divider/ram_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    54.999    alum/divider/ram_reg_i_883_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.116 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    55.116    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.233 r  alum/divider/D_registers_q_reg[7][12]_i_155/CO[3]
                         net (fo=1, routed)           0.000    55.233    alum/divider/D_registers_q_reg[7][12]_i_155_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.350 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    55.350    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.467 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.467    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.584 r  alum/divider/D_registers_q_reg[7][12]_i_106/CO[3]
                         net (fo=1, routed)           0.000    55.584    alum/divider/D_registers_q_reg[7][12]_i_106_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.701 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=1, routed)           0.000    55.701    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.818 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    55.818    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.072 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[0]
                         net (fo=52, routed)          0.927    56.999    alum/divider/D_registers_q_reg[7][12]_i_47_n_3
    SLICE_X36Y0          LUT3 (Prop_lut3_I0_O)        0.367    57.366 r  alum/divider/ram_reg_i_950/O
                         net (fo=1, routed)           0.000    57.366    alum/divider/ram_reg_i_950_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.916 r  alum/divider/ram_reg_i_878/CO[3]
                         net (fo=1, routed)           0.000    57.916    alum/divider/ram_reg_i_878_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.030 r  alum/divider/ram_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    58.030    alum/divider/ram_reg_i_808_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.144 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    58.144    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.258 r  alum/divider/D_registers_q_reg[7][12]_i_128/CO[3]
                         net (fo=1, routed)           0.000    58.258    alum/divider/D_registers_q_reg[7][12]_i_128_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.372 r  alum/divider/D_registers_q_reg[7][12]_i_101/CO[3]
                         net (fo=1, routed)           0.000    58.372    alum/divider/D_registers_q_reg[7][12]_i_101_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.486 r  alum/divider/D_registers_q_reg[7][12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    58.486    alum/divider/D_registers_q_reg[7][12]_i_79_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.600 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.600    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.714 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.714    alum/divider/D_registers_q_reg[7][12]_i_46_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.871 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          0.680    59.551    alum/divider/d0[12]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    59.880 r  alum/divider/ram_reg_i_947/O
                         net (fo=1, routed)           0.000    59.880    alum/divider/ram_reg_i_947_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.430 r  alum/divider/ram_reg_i_873/CO[3]
                         net (fo=1, routed)           0.000    60.430    alum/divider/ram_reg_i_873_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.544 r  alum/divider/ram_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    60.544    alum/divider/ram_reg_i_803_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.658 r  alum/divider/ram_reg_i_741/CO[3]
                         net (fo=1, routed)           0.000    60.658    alum/divider/ram_reg_i_741_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.772 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    60.772    alum/divider/ram_reg_i_735_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.886 r  alum/divider/ram_reg_i_667/CO[3]
                         net (fo=1, routed)           0.000    60.886    alum/divider/ram_reg_i_667_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.000 r  alum/divider/ram_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    61.000    alum/divider/ram_reg_i_589_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.114 r  alum/divider/ram_reg_i_501/CO[3]
                         net (fo=1, routed)           0.000    61.114    alum/divider/ram_reg_i_501_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.228 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.228    alum/divider/ram_reg_i_404_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.385 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          0.977    62.361    alum/divider/d0[11]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    63.146 r  alum/divider/ram_reg_i_872/CO[3]
                         net (fo=1, routed)           0.000    63.146    alum/divider/ram_reg_i_872_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.260 r  alum/divider/ram_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    63.260    alum/divider/ram_reg_i_802_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.374 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    63.374    alum/divider/ram_reg_i_740_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.488 r  alum/divider/ram_reg_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.488    alum/divider/ram_reg_i_677_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.602 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    63.602    alum/divider/ram_reg_i_601_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.716 r  alum/divider/ram_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    63.716    alum/divider/ram_reg_i_514_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.830 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    63.830    alum/divider/ram_reg_i_419_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.944 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    63.944    alum/divider/ram_reg_i_314_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.101 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          1.087    65.188    alum/divider/d0[10]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.973 r  alum/divider/ram_reg_i_888/CO[3]
                         net (fo=1, routed)           0.000    65.973    alum/divider/ram_reg_i_888_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.087 r  alum/divider/ram_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    66.087    alum/divider/ram_reg_i_813_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.201 r  alum/divider/ram_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    66.201    alum/divider/ram_reg_i_746_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.315 r  alum/divider/ram_reg_i_682/CO[3]
                         net (fo=1, routed)           0.000    66.315    alum/divider/ram_reg_i_682_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.429 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    66.429    alum/divider/ram_reg_i_606_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.543 r  alum/divider/ram_reg_i_519/CO[3]
                         net (fo=1, routed)           0.000    66.543    alum/divider/ram_reg_i_519_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.657 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    66.657    alum/divider/ram_reg_i_426_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.771 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    66.771    alum/divider/ram_reg_i_324_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.928 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          0.901    67.829    alum/divider/d0[9]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    68.158 r  alum/divider/ram_reg_i_963/O
                         net (fo=1, routed)           0.000    68.158    alum/divider/ram_reg_i_963_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.708 r  alum/divider/ram_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    68.708    alum/divider/ram_reg_i_894_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.822 r  alum/divider/ram_reg_i_823/CO[3]
                         net (fo=1, routed)           0.000    68.822    alum/divider/ram_reg_i_823_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.936 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    68.936    alum/divider/ram_reg_i_757_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.050 r  alum/divider/ram_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    69.050    alum/divider/ram_reg_i_751_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.164 r  alum/divider/ram_reg_i_687/CO[3]
                         net (fo=1, routed)           0.000    69.164    alum/divider/ram_reg_i_687_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.278 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    69.278    alum/divider/ram_reg_i_611_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.392 r  alum/divider/ram_reg_i_524/CO[3]
                         net (fo=1, routed)           0.000    69.392    alum/divider/ram_reg_i_524_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.506 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    69.506    alum/divider/ram_reg_i_431_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.663 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.024    70.688    alum/divider/d0[8]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    71.017 r  alum/divider/ram_reg_i_960/O
                         net (fo=1, routed)           0.000    71.017    alum/divider/ram_reg_i_960_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.550 r  alum/divider/ram_reg_i_893/CO[3]
                         net (fo=1, routed)           0.000    71.550    alum/divider/ram_reg_i_893_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.667 r  alum/divider/ram_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    71.667    alum/divider/ram_reg_i_822_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.784 r  alum/divider/ram_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    71.784    alum/divider/ram_reg_i_756_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.901 r  alum/divider/ram_reg_i_693/CO[3]
                         net (fo=1, routed)           0.000    71.901    alum/divider/ram_reg_i_693_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.018 r  alum/divider/ram_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    72.018    alum/divider/ram_reg_i_619_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.135 r  alum/divider/ram_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    72.135    alum/divider/ram_reg_i_531_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.252 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    72.252    alum/divider/ram_reg_i_439_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.369 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    72.369    alum/divider/ram_reg_i_337_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.526 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          1.172    73.698    alum/divider/d0[7]
    SLICE_X43Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    74.486 r  alum/divider/ram_reg_i_913/CO[3]
                         net (fo=1, routed)           0.000    74.486    alum/divider/ram_reg_i_913_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.600 r  alum/divider/ram_reg_i_847/CO[3]
                         net (fo=1, routed)           0.000    74.600    alum/divider/ram_reg_i_847_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.714 r  alum/divider/ram_reg_i_832/CO[3]
                         net (fo=1, routed)           0.000    74.714    alum/divider/ram_reg_i_832_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.828 r  alum/divider/ram_reg_i_762/CO[3]
                         net (fo=1, routed)           0.000    74.828    alum/divider/ram_reg_i_762_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.942 r  alum/divider/ram_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    74.942    alum/divider/ram_reg_i_698_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.056 r  alum/divider/ram_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    75.056    alum/divider/ram_reg_i_626_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.170 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    75.170    alum/divider/ram_reg_i_540_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.284 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    75.284    alum/divider/ram_reg_i_446_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.441 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.102    76.543    alum/divider/d0[6]
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.329    76.872 r  alum/divider/ram_reg_i_969/O
                         net (fo=1, routed)           0.000    76.872    alum/divider/ram_reg_i_969_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.422 r  alum/divider/ram_reg_i_908/CO[3]
                         net (fo=1, routed)           0.000    77.422    alum/divider/ram_reg_i_908_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.536 r  alum/divider/ram_reg_i_842/CO[3]
                         net (fo=1, routed)           0.000    77.536    alum/divider/ram_reg_i_842_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.650 r  alum/divider/ram_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    77.650    alum/divider/ram_reg_i_773_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.764 r  alum/divider/ram_reg_i_767/CO[3]
                         net (fo=1, routed)           0.000    77.764    alum/divider/ram_reg_i_767_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.878 r  alum/divider/ram_reg_i_703/CO[3]
                         net (fo=1, routed)           0.000    77.878    alum/divider/ram_reg_i_703_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.992 r  alum/divider/ram_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    77.992    alum/divider/ram_reg_i_631_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.106 r  alum/divider/ram_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    78.106    alum/divider/ram_reg_i_546_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.220 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    78.220    alum/divider/ram_reg_i_457_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.377 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          0.911    79.288    alum/divider/d0[5]
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.329    79.617 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    79.617    alum/divider/ram_reg_i_966_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.167 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    80.167    alum/divider/ram_reg_i_907_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.281 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    80.281    alum/divider/ram_reg_i_841_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.395 r  alum/divider/ram_reg_i_772/CO[3]
                         net (fo=1, routed)           0.000    80.395    alum/divider/ram_reg_i_772_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.509 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    80.509    alum/divider/ram_reg_i_708_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.623 r  alum/divider/ram_reg_i_636/CO[3]
                         net (fo=1, routed)           0.000    80.623    alum/divider/ram_reg_i_636_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.737 r  alum/divider/ram_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    80.737    alum/divider/ram_reg_i_551_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.851 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    80.851    alum/divider/ram_reg_i_460_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.965 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    80.965    alum/divider/ram_reg_i_356_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.122 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          1.055    82.177    alum/divider/d0[4]
    SLICE_X48Y0          LUT3 (Prop_lut3_I0_O)        0.329    82.506 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    82.506    alum/divider/ram_reg_i_975_n_0
    SLICE_X48Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.056 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    83.056    alum/divider/ram_reg_i_922_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.170 r  alum/divider/ram_reg_i_852/CO[3]
                         net (fo=1, routed)           0.000    83.170    alum/divider/ram_reg_i_852_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.284 r  alum/divider/ram_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    83.284    alum/divider/ram_reg_i_778_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.398 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    83.398    alum/divider/ram_reg_i_713_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.512 r  alum/divider/ram_reg_i_641/CO[3]
                         net (fo=1, routed)           0.000    83.512    alum/divider/ram_reg_i_641_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.626 r  alum/divider/ram_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    83.626    alum/divider/ram_reg_i_556_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.740 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    83.740    alum/divider/ram_reg_i_465_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.854 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    83.854    alum/divider/ram_reg_i_362_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.011 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          1.015    85.027    alum/divider/d0[3]
    SLICE_X47Y0          LUT3 (Prop_lut3_I0_O)        0.329    85.356 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    85.356    alum/divider/ram_reg_i_978_n_0
    SLICE_X47Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.906 r  alum/divider/ram_reg_i_927/CO[3]
                         net (fo=1, routed)           0.000    85.906    alum/divider/ram_reg_i_927_n_0
    SLICE_X47Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.020 r  alum/divider/ram_reg_i_857/CO[3]
                         net (fo=1, routed)           0.000    86.020    alum/divider/ram_reg_i_857_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.134 r  alum/divider/ram_reg_i_783/CO[3]
                         net (fo=1, routed)           0.000    86.134    alum/divider/ram_reg_i_783_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.248 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    86.248    alum/divider/ram_reg_i_718_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.362 r  alum/divider/ram_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000    86.362    alum/divider/ram_reg_i_646_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.476 r  alum/divider/ram_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    86.476    alum/divider/ram_reg_i_561_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.590 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    86.590    alum/divider/ram_reg_i_473_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.704 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    86.704    alum/divider/ram_reg_i_375_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.861 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.984    87.844    alum/divider/d0[2]
    SLICE_X49Y2          LUT3 (Prop_lut3_I0_O)        0.329    88.173 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    88.173    alum/divider/ram_reg_i_981_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.723 r  alum/divider/ram_reg_i_932/CO[3]
                         net (fo=1, routed)           0.000    88.723    alum/divider/ram_reg_i_932_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.837 r  alum/divider/ram_reg_i_862/CO[3]
                         net (fo=1, routed)           0.000    88.837    alum/divider/ram_reg_i_862_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.951 r  alum/divider/ram_reg_i_788/CO[3]
                         net (fo=1, routed)           0.000    88.951    alum/divider/ram_reg_i_788_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.065 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    89.065    alum/divider/ram_reg_i_723_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.179 r  alum/divider/ram_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000    89.179    alum/divider/ram_reg_i_651_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.293 r  alum/divider/ram_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    89.293    alum/divider/ram_reg_i_566_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.407 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    89.407    alum/divider/ram_reg_i_478_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.521 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    89.521    alum/divider/ram_reg_i_380_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.678 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          1.169    90.848    alum/divider/d0[1]
    SLICE_X46Y2          LUT3 (Prop_lut3_I0_O)        0.329    91.177 r  alum/divider/ram_reg_i_990/O
                         net (fo=1, routed)           0.000    91.177    alum/divider/ram_reg_i_990_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    91.690 r  alum/divider/ram_reg_i_982/CO[3]
                         net (fo=1, routed)           0.000    91.690    alum/divider/ram_reg_i_982_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.807 r  alum/divider/ram_reg_i_937/CO[3]
                         net (fo=1, routed)           0.000    91.807    alum/divider/ram_reg_i_937_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.924 r  alum/divider/ram_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    91.924    alum/divider/ram_reg_i_867_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.041 r  alum/divider/ram_reg_i_793/CO[3]
                         net (fo=1, routed)           0.000    92.041    alum/divider/ram_reg_i_793_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.158 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    92.158    alum/divider/ram_reg_i_728_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.275 r  alum/divider/ram_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    92.275    alum/divider/ram_reg_i_656_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.392 r  alum/divider/ram_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    92.392    alum/divider/ram_reg_i_571_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.509 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.509    alum/divider/ram_reg_i_483_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    92.763 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.613    93.376    sm/d0[0]
    SLICE_X41Y7          LUT6 (Prop_lut6_I4_O)        0.367    93.743 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.151    93.894    sm/ram_reg_i_254_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I1_O)        0.124    94.018 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           1.007    95.025    sm/ram_reg_i_136_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I0_O)        0.124    95.149 r  sm/D_states_q[0]_i_10/O
                         net (fo=1, routed)           0.416    95.566    sm/D_states_q[0]_i_10_n_0
    SLICE_X48Y20         LUT6 (Prop_lut6_I2_O)        0.124    95.690 r  sm/D_states_q[0]_i_2/O
                         net (fo=1, routed)           0.542    96.232    sm/D_states_q[0]_i_2_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124    96.356 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.000    96.356    sm/D_states_d__0[0]
    SLICE_X49Y22         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.437   101.437    sm/clk_out1
    SLICE_X49Y22         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.080   101.517    
                         clock uncertainty           -0.149   101.368    
    SLICE_X49Y22         FDSE (Setup_fdse_C_D)        0.029   101.397    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        101.397    
                         arrival time                         -96.356    
  -------------------------------------------------------------------
                         slack                                  5.041    

Slack (MET) :             5.111ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        94.713ns  (logic 54.465ns (57.505%)  route 40.248ns (42.495%))
  Logic Levels:           273  (CARRY4=236 LUT2=18 LUT3=10 LUT4=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 101.515 - 100.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.554     1.554    sm/clk_out1
    SLICE_X50Y22         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDSE (Prop_fdse_C_Q)         0.518     2.072 r  sm/D_states_q_reg[1]/Q
                         net (fo=192, routed)         3.114     5.186    sm/D_states_q[1]
    SLICE_X60Y19         LUT4 (Prop_lut4_I2_O)        0.124     5.310 r  sm/D_registers_d_reg[7]_i_71/O
                         net (fo=1, routed)           0.286     5.596    sm/D_registers_d_reg[7]_i_71_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I2_O)        0.124     5.720 r  sm/D_registers_d_reg[7]_i_54/O
                         net (fo=2, routed)           0.955     6.676    sm/D_registers_d_reg[7]_i_54_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.800 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=3, routed)           0.803     7.603    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.727 r  sm/D_registers_q[7][12]_i_26/O
                         net (fo=13, routed)          1.363     9.090    sm/M_sm_bsel[0]
    SLICE_X55Y8          LUT4 (Prop_lut4_I2_O)        0.149     9.239 r  sm/ram_reg_i_322/O
                         net (fo=43, routed)          0.648     9.887    alum/divider/D_registers_q[7][12]_i_673_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882    10.769 r  alum/divider/D_registers_q_reg[7][12]_i_651/CO[3]
                         net (fo=1, routed)           0.000    10.769    alum/divider/D_registers_q_reg[7][12]_i_651_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.926 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[1]
                         net (fo=17, routed)          0.701    11.626    alum/divider/D_registers_q_reg[7][12]_i_650_n_2
    SLICE_X56Y11         LUT2 (Prop_lut2_I1_O)        0.329    11.955 r  alum/divider/D_registers_q[7][12]_i_668/O
                         net (fo=1, routed)           0.000    11.955    alum/divider/D_registers_q[7][12]_i_668_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.488 r  alum/divider/D_registers_q_reg[7][12]_i_641/CO[3]
                         net (fo=1, routed)           0.000    12.488    alum/divider/D_registers_q_reg[7][12]_i_641_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.605 r  alum/divider/D_registers_q_reg[7][12]_i_636/CO[3]
                         net (fo=1, routed)           0.000    12.605    alum/divider/D_registers_q_reg[7][12]_i_636_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.722 r  alum/divider/D_registers_q_reg[7][12]_i_631/CO[3]
                         net (fo=1, routed)           0.000    12.722    alum/divider/D_registers_q_reg[7][12]_i_631_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.839 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=19, routed)          1.016    13.855    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.124    13.979 r  alum/divider/D_registers_q[7][12]_i_649/O
                         net (fo=1, routed)           0.000    13.979    alum/divider/D_registers_q[7][12]_i_649_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.529 r  alum/divider/D_registers_q_reg[7][12]_i_621/CO[3]
                         net (fo=1, routed)           0.000    14.529    alum/divider/D_registers_q_reg[7][12]_i_621_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.643 r  alum/divider/D_registers_q_reg[7][12]_i_616/CO[3]
                         net (fo=1, routed)           0.000    14.643    alum/divider/D_registers_q_reg[7][12]_i_616_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.757 r  alum/divider/D_registers_q_reg[7][12]_i_611/CO[3]
                         net (fo=1, routed)           0.000    14.757    alum/divider/D_registers_q_reg[7][12]_i_611_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.871 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    14.871    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.142 r  alum/divider/D_registers_q_reg[7][12]_i_608/CO[0]
                         net (fo=21, routed)          0.895    16.037    alum/divider/D_registers_q_reg[7][12]_i_608_n_3
    SLICE_X55Y12         LUT2 (Prop_lut2_I1_O)        0.373    16.410 r  alum/divider/D_registers_q[7][12]_i_629/O
                         net (fo=1, routed)           0.000    16.410    alum/divider/D_registers_q[7][12]_i_629_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.960 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    16.960    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.074 r  alum/divider/D_registers_q_reg[7][12]_i_594/CO[3]
                         net (fo=1, routed)           0.000    17.074    alum/divider/D_registers_q_reg[7][12]_i_594_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.188 r  alum/divider/D_registers_q_reg[7][12]_i_589/CO[3]
                         net (fo=1, routed)           0.000    17.188    alum/divider/D_registers_q_reg[7][12]_i_589_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.302 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    17.302    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.459 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[1]
                         net (fo=23, routed)          0.969    18.428    alum/divider/D_registers_q_reg[7][12]_i_585_n_2
    SLICE_X54Y11         LUT2 (Prop_lut2_I1_O)        0.329    18.757 r  alum/divider/D_registers_q[7][12]_i_607/O
                         net (fo=1, routed)           0.000    18.757    alum/divider/D_registers_q[7][12]_i_607_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.290 r  alum/divider/D_registers_q_reg[7][12]_i_576/CO[3]
                         net (fo=1, routed)           0.000    19.290    alum/divider/D_registers_q_reg[7][12]_i_576_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.407 r  alum/divider/D_registers_q_reg[7][12]_i_571/CO[3]
                         net (fo=1, routed)           0.000    19.407    alum/divider/D_registers_q_reg[7][12]_i_571_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.524 r  alum/divider/D_registers_q_reg[7][12]_i_566/CO[3]
                         net (fo=1, routed)           0.000    19.524    alum/divider/D_registers_q_reg[7][12]_i_566_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.641 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.641    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.870 r  alum/divider/D_registers_q_reg[7][12]_i_561/CO[2]
                         net (fo=25, routed)          0.744    20.614    alum/divider/D_registers_q_reg[7][12]_i_561_n_1
    SLICE_X52Y10         LUT2 (Prop_lut2_I1_O)        0.310    20.924 r  alum/divider/D_registers_q[7][12]_i_584/O
                         net (fo=1, routed)           0.000    20.924    alum/divider/D_registers_q[7][12]_i_584_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.457 r  alum/divider/D_registers_q_reg[7][12]_i_552/CO[3]
                         net (fo=1, routed)           0.000    21.457    alum/divider/D_registers_q_reg[7][12]_i_552_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.574 r  alum/divider/D_registers_q_reg[7][12]_i_547/CO[3]
                         net (fo=1, routed)           0.000    21.574    alum/divider/D_registers_q_reg[7][12]_i_547_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.691 r  alum/divider/D_registers_q_reg[7][12]_i_542/CO[3]
                         net (fo=1, routed)           0.000    21.691    alum/divider/D_registers_q_reg[7][12]_i_542_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.808 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.808    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.925 r  alum/divider/D_registers_q_reg[7][12]_i_536/CO[3]
                         net (fo=27, routed)          1.159    23.083    alum/divider/D_registers_q_reg[7][12]_i_536_n_0
    SLICE_X53Y11         LUT2 (Prop_lut2_I1_O)        0.124    23.207 r  alum/divider/D_registers_q[7][12]_i_560/O
                         net (fo=1, routed)           0.000    23.207    alum/divider/D_registers_q[7][12]_i_560_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.757 r  alum/divider/D_registers_q_reg[7][12]_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.757    alum/divider/D_registers_q_reg[7][12]_i_527_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.871 r  alum/divider/D_registers_q_reg[7][12]_i_522/CO[3]
                         net (fo=1, routed)           0.000    23.871    alum/divider/D_registers_q_reg[7][12]_i_522_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.985 r  alum/divider/D_registers_q_reg[7][12]_i_517/CO[3]
                         net (fo=1, routed)           0.000    23.985    alum/divider/D_registers_q_reg[7][12]_i_517_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.099 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    24.099    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.213 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    24.213    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.484 r  alum/divider/D_registers_q_reg[7][12]_i_489/CO[0]
                         net (fo=29, routed)          0.878    25.363    alum/divider/D_registers_q_reg[7][12]_i_489_n_3
    SLICE_X51Y11         LUT2 (Prop_lut2_I1_O)        0.373    25.736 r  alum/divider/D_registers_q[7][12]_i_535/O
                         net (fo=1, routed)           0.000    25.736    alum/divider/D_registers_q[7][12]_i_535_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.286 r  alum/divider/D_registers_q_reg[7][12]_i_502/CO[3]
                         net (fo=1, routed)           0.000    26.286    alum/divider/D_registers_q_reg[7][12]_i_502_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.400 r  alum/divider/D_registers_q_reg[7][12]_i_497/CO[3]
                         net (fo=1, routed)           0.000    26.400    alum/divider/D_registers_q_reg[7][12]_i_497_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.514 r  alum/divider/D_registers_q_reg[7][12]_i_492/CO[3]
                         net (fo=1, routed)           0.000    26.514    alum/divider/D_registers_q_reg[7][12]_i_492_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.628 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.628    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.742 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[3]
                         net (fo=1, routed)           0.000    26.742    alum/divider/D_registers_q_reg[7][12]_i_488_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.899 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[1]
                         net (fo=31, routed)          0.914    27.813    alum/divider/D_registers_q_reg[7][12]_i_461_n_2
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.329    28.142 r  alum/divider/D_registers_q[7][12]_i_510/O
                         net (fo=1, routed)           0.000    28.142    alum/divider/D_registers_q[7][12]_i_510_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.692 r  alum/divider/D_registers_q_reg[7][12]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.692    alum/divider/D_registers_q_reg[7][12]_i_475_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.806 r  alum/divider/D_registers_q_reg[7][12]_i_470/CO[3]
                         net (fo=1, routed)           0.000    28.806    alum/divider/D_registers_q_reg[7][12]_i_470_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.920 r  alum/divider/D_registers_q_reg[7][12]_i_465/CO[3]
                         net (fo=1, routed)           0.000    28.920    alum/divider/D_registers_q_reg[7][12]_i_465_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.034 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    29.034    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.148 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    29.148    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.376 r  alum/divider/D_registers_q_reg[7][12]_i_432/CO[2]
                         net (fo=33, routed)          0.733    30.109    alum/divider/D_registers_q_reg[7][12]_i_432_n_1
    SLICE_X50Y12         LUT2 (Prop_lut2_I1_O)        0.313    30.422 r  alum/divider/D_registers_q[7][12]_i_483/O
                         net (fo=1, routed)           0.000    30.422    alum/divider/D_registers_q[7][12]_i_483_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.955 r  alum/divider/D_registers_q_reg[7][12]_i_447/CO[3]
                         net (fo=1, routed)           0.000    30.955    alum/divider/D_registers_q_reg[7][12]_i_447_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.072 r  alum/divider/D_registers_q_reg[7][12]_i_442/CO[3]
                         net (fo=1, routed)           0.000    31.072    alum/divider/D_registers_q_reg[7][12]_i_442_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.189 r  alum/divider/D_registers_q_reg[7][12]_i_437/CO[3]
                         net (fo=1, routed)           0.000    31.189    alum/divider/D_registers_q_reg[7][12]_i_437_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.306 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.306    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.423 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    31.423    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.540 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=35, routed)          1.199    32.739    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X49Y13         LUT2 (Prop_lut2_I1_O)        0.124    32.863 r  alum/divider/D_registers_q[7][12]_i_455/O
                         net (fo=1, routed)           0.000    32.863    alum/divider/D_registers_q[7][12]_i_455_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.413 r  alum/divider/D_registers_q_reg[7][12]_i_418/CO[3]
                         net (fo=1, routed)           0.000    33.413    alum/divider/D_registers_q_reg[7][12]_i_418_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.527 r  alum/divider/D_registers_q_reg[7][12]_i_413/CO[3]
                         net (fo=1, routed)           0.000    33.527    alum/divider/D_registers_q_reg[7][12]_i_413_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.641 r  alum/divider/D_registers_q_reg[7][12]_i_408/CO[3]
                         net (fo=1, routed)           0.000    33.641    alum/divider/D_registers_q_reg[7][12]_i_408_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.755 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.755    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.869 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.000    33.869    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.983 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.983    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.254 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[0]
                         net (fo=37, routed)          0.937    35.191    alum/divider/D_registers_q_reg[7][12]_i_345_n_3
    SLICE_X44Y14         LUT2 (Prop_lut2_I1_O)        0.373    35.564 r  alum/divider/D_registers_q[7][12]_i_426/O
                         net (fo=1, routed)           0.000    35.564    alum/divider/D_registers_q[7][12]_i_426_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.114 r  alum/divider/D_registers_q_reg[7][12]_i_388/CO[3]
                         net (fo=1, routed)           0.000    36.114    alum/divider/D_registers_q_reg[7][12]_i_388_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.228 r  alum/divider/D_registers_q_reg[7][12]_i_383/CO[3]
                         net (fo=1, routed)           0.000    36.228    alum/divider/D_registers_q_reg[7][12]_i_383_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.342 r  alum/divider/D_registers_q_reg[7][12]_i_378/CO[3]
                         net (fo=1, routed)           0.000    36.342    alum/divider/D_registers_q_reg[7][12]_i_378_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.456 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.456    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.570 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.000    36.570    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.684 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[3]
                         net (fo=1, routed)           0.000    36.684    alum/divider/D_registers_q_reg[7][12]_i_344_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.841 r  alum/divider/D_registers_q_reg[7][12]_i_312/CO[1]
                         net (fo=39, routed)          0.765    37.606    alum/divider/D_registers_q_reg[7][12]_i_312_n_2
    SLICE_X45Y14         LUT2 (Prop_lut2_I1_O)        0.329    37.935 r  alum/divider/D_registers_q[7][12]_i_396/O
                         net (fo=1, routed)           0.000    37.935    alum/divider/D_registers_q[7][12]_i_396_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.485 r  alum/divider/D_registers_q_reg[7][12]_i_358/CO[3]
                         net (fo=1, routed)           0.000    38.485    alum/divider/D_registers_q_reg[7][12]_i_358_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.599 r  alum/divider/D_registers_q_reg[7][12]_i_353/CO[3]
                         net (fo=1, routed)           0.000    38.599    alum/divider/D_registers_q_reg[7][12]_i_353_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.713 r  alum/divider/D_registers_q_reg[7][12]_i_348/CO[3]
                         net (fo=1, routed)           0.000    38.713    alum/divider/D_registers_q_reg[7][12]_i_348_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.827 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.827    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.941 r  alum/divider/D_registers_q_reg[7][12]_i_339/CO[3]
                         net (fo=1, routed)           0.000    38.941    alum/divider/D_registers_q_reg[7][12]_i_339_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.055 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[3]
                         net (fo=1, routed)           0.000    39.055    alum/divider/D_registers_q_reg[7][12]_i_311_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.283 r  alum/divider/D_registers_q_reg[7][12]_i_278/CO[2]
                         net (fo=41, routed)          0.876    40.160    alum/divider/D_registers_q_reg[7][12]_i_278_n_1
    SLICE_X46Y11         LUT2 (Prop_lut2_I1_O)        0.313    40.473 r  alum/divider/D_registers_q[7][12]_i_366/O
                         net (fo=1, routed)           0.000    40.473    alum/divider/D_registers_q[7][12]_i_366_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.006 r  alum/divider/D_registers_q_reg[7][12]_i_326/CO[3]
                         net (fo=1, routed)           0.000    41.006    alum/divider/D_registers_q_reg[7][12]_i_326_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.123 r  alum/divider/D_registers_q_reg[7][12]_i_321/CO[3]
                         net (fo=1, routed)           0.000    41.123    alum/divider/D_registers_q_reg[7][12]_i_321_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.240 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    41.240    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.357 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.357    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.474 r  alum/divider/D_registers_q_reg[7][12]_i_306/CO[3]
                         net (fo=1, routed)           0.000    41.474    alum/divider/D_registers_q_reg[7][12]_i_306_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.591 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.591    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.708 r  alum/divider/D_registers_q_reg[7][12]_i_239/CO[3]
                         net (fo=43, routed)          1.235    42.943    alum/divider/D_registers_q_reg[7][12]_i_239_n_0
    SLICE_X43Y11         LUT2 (Prop_lut2_I1_O)        0.124    43.067 r  alum/divider/D_registers_q[7][12]_i_334/O
                         net (fo=1, routed)           0.000    43.067    alum/divider/D_registers_q[7][12]_i_334_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.617 r  alum/divider/D_registers_q_reg[7][12]_i_293/CO[3]
                         net (fo=1, routed)           0.000    43.617    alum/divider/D_registers_q_reg[7][12]_i_293_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.731 r  alum/divider/D_registers_q_reg[7][12]_i_288/CO[3]
                         net (fo=1, routed)           0.000    43.731    alum/divider/D_registers_q_reg[7][12]_i_288_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.845 r  alum/divider/D_registers_q_reg[7][12]_i_283/CO[3]
                         net (fo=1, routed)           0.000    43.845    alum/divider/D_registers_q_reg[7][12]_i_283_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.959 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    43.959    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.073 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.073    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.187 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    44.187    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.301 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    44.301    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.572 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[0]
                         net (fo=45, routed)          1.108    45.680    alum/divider/D_registers_q_reg[7][12]_i_175_n_3
    SLICE_X41Y9          LUT2 (Prop_lut2_I1_O)        0.373    46.053 r  alum/divider/D_registers_q[7][12]_i_301/O
                         net (fo=1, routed)           0.000    46.053    alum/divider/D_registers_q[7][12]_i_301_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.603 r  alum/divider/D_registers_q_reg[7][12]_i_259/CO[3]
                         net (fo=1, routed)           0.000    46.603    alum/divider/D_registers_q_reg[7][12]_i_259_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.717 r  alum/divider/D_registers_q_reg[7][12]_i_254/CO[3]
                         net (fo=1, routed)           0.000    46.717    alum/divider/D_registers_q_reg[7][12]_i_254_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.831 r  alum/divider/D_registers_q_reg[7][12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    46.831    alum/divider/D_registers_q_reg[7][12]_i_249_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.945 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    46.945    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.059 r  alum/divider/D_registers_q_reg[7][12]_i_233/CO[3]
                         net (fo=1, routed)           0.000    47.059    alum/divider/D_registers_q_reg[7][12]_i_233_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.173 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    47.173    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.287 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[3]
                         net (fo=1, routed)           0.000    47.287    alum/divider/D_registers_q_reg[7][12]_i_174_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.444 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[1]
                         net (fo=47, routed)          0.902    48.346    alum/divider/D_registers_q_reg[7][12]_i_144_n_2
    SLICE_X40Y9          LUT2 (Prop_lut2_I1_O)        0.329    48.675 r  alum/divider/D_registers_q[7][12]_i_267/O
                         net (fo=1, routed)           0.000    48.675    alum/divider/D_registers_q[7][12]_i_267_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.225 r  alum/divider/D_registers_q_reg[7][12]_i_224/CO[3]
                         net (fo=1, routed)           0.000    49.225    alum/divider/D_registers_q_reg[7][12]_i_224_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.339 r  alum/divider/D_registers_q_reg[7][12]_i_219/CO[3]
                         net (fo=1, routed)           0.000    49.339    alum/divider/D_registers_q_reg[7][12]_i_219_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.453 r  alum/divider/D_registers_q_reg[7][12]_i_214/CO[3]
                         net (fo=1, routed)           0.000    49.453    alum/divider/D_registers_q_reg[7][12]_i_214_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.567 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    49.567    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.681 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    49.681    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.795 r  alum/divider/D_registers_q_reg[7][12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    49.795    alum/divider/D_registers_q_reg[7][12]_i_169_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.909 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    49.909    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.137 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[2]
                         net (fo=49, routed)          0.940    51.077    alum/divider/D_registers_q_reg[7][12]_i_112_n_1
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.313    51.390 r  alum/divider/D_registers_q[7][12]_i_247/O
                         net (fo=1, routed)           0.000    51.390    alum/divider/D_registers_q[7][12]_i_247_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.923 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    51.923    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.040 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    52.040    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.157 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    52.157    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.274 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    52.274    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.391 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[3]
                         net (fo=1, routed)           0.000    52.391    alum/divider/D_registers_q_reg[7][12]_i_164_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.508 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    52.508    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.625 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[3]
                         net (fo=1, routed)           0.000    52.625    alum/divider/D_registers_q_reg[7][12]_i_111_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.742 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=51, routed)          1.600    54.342    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X38Y1          LUT2 (Prop_lut2_I1_O)        0.124    54.466 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    54.466    alum/divider/ram_reg_i_954_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.999 r  alum/divider/ram_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    54.999    alum/divider/ram_reg_i_883_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.116 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    55.116    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.233 r  alum/divider/D_registers_q_reg[7][12]_i_155/CO[3]
                         net (fo=1, routed)           0.000    55.233    alum/divider/D_registers_q_reg[7][12]_i_155_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.350 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    55.350    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.467 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.467    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.584 r  alum/divider/D_registers_q_reg[7][12]_i_106/CO[3]
                         net (fo=1, routed)           0.000    55.584    alum/divider/D_registers_q_reg[7][12]_i_106_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.701 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=1, routed)           0.000    55.701    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.818 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    55.818    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.072 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[0]
                         net (fo=52, routed)          0.927    56.999    alum/divider/D_registers_q_reg[7][12]_i_47_n_3
    SLICE_X36Y0          LUT3 (Prop_lut3_I0_O)        0.367    57.366 r  alum/divider/ram_reg_i_950/O
                         net (fo=1, routed)           0.000    57.366    alum/divider/ram_reg_i_950_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.916 r  alum/divider/ram_reg_i_878/CO[3]
                         net (fo=1, routed)           0.000    57.916    alum/divider/ram_reg_i_878_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.030 r  alum/divider/ram_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    58.030    alum/divider/ram_reg_i_808_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.144 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    58.144    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.258 r  alum/divider/D_registers_q_reg[7][12]_i_128/CO[3]
                         net (fo=1, routed)           0.000    58.258    alum/divider/D_registers_q_reg[7][12]_i_128_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.372 r  alum/divider/D_registers_q_reg[7][12]_i_101/CO[3]
                         net (fo=1, routed)           0.000    58.372    alum/divider/D_registers_q_reg[7][12]_i_101_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.486 r  alum/divider/D_registers_q_reg[7][12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    58.486    alum/divider/D_registers_q_reg[7][12]_i_79_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.600 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.600    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.714 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.714    alum/divider/D_registers_q_reg[7][12]_i_46_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.871 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          0.680    59.551    alum/divider/d0[12]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    59.880 r  alum/divider/ram_reg_i_947/O
                         net (fo=1, routed)           0.000    59.880    alum/divider/ram_reg_i_947_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.430 r  alum/divider/ram_reg_i_873/CO[3]
                         net (fo=1, routed)           0.000    60.430    alum/divider/ram_reg_i_873_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.544 r  alum/divider/ram_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    60.544    alum/divider/ram_reg_i_803_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.658 r  alum/divider/ram_reg_i_741/CO[3]
                         net (fo=1, routed)           0.000    60.658    alum/divider/ram_reg_i_741_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.772 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    60.772    alum/divider/ram_reg_i_735_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.886 r  alum/divider/ram_reg_i_667/CO[3]
                         net (fo=1, routed)           0.000    60.886    alum/divider/ram_reg_i_667_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.000 r  alum/divider/ram_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    61.000    alum/divider/ram_reg_i_589_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.114 r  alum/divider/ram_reg_i_501/CO[3]
                         net (fo=1, routed)           0.000    61.114    alum/divider/ram_reg_i_501_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.228 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.228    alum/divider/ram_reg_i_404_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.385 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          0.977    62.361    alum/divider/d0[11]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    63.146 r  alum/divider/ram_reg_i_872/CO[3]
                         net (fo=1, routed)           0.000    63.146    alum/divider/ram_reg_i_872_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.260 r  alum/divider/ram_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    63.260    alum/divider/ram_reg_i_802_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.374 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    63.374    alum/divider/ram_reg_i_740_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.488 r  alum/divider/ram_reg_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.488    alum/divider/ram_reg_i_677_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.602 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    63.602    alum/divider/ram_reg_i_601_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.716 r  alum/divider/ram_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    63.716    alum/divider/ram_reg_i_514_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.830 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    63.830    alum/divider/ram_reg_i_419_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.944 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    63.944    alum/divider/ram_reg_i_314_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.101 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          1.087    65.188    alum/divider/d0[10]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.973 r  alum/divider/ram_reg_i_888/CO[3]
                         net (fo=1, routed)           0.000    65.973    alum/divider/ram_reg_i_888_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.087 r  alum/divider/ram_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    66.087    alum/divider/ram_reg_i_813_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.201 r  alum/divider/ram_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    66.201    alum/divider/ram_reg_i_746_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.315 r  alum/divider/ram_reg_i_682/CO[3]
                         net (fo=1, routed)           0.000    66.315    alum/divider/ram_reg_i_682_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.429 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    66.429    alum/divider/ram_reg_i_606_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.543 r  alum/divider/ram_reg_i_519/CO[3]
                         net (fo=1, routed)           0.000    66.543    alum/divider/ram_reg_i_519_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.657 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    66.657    alum/divider/ram_reg_i_426_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.771 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    66.771    alum/divider/ram_reg_i_324_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.928 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          0.901    67.829    alum/divider/d0[9]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    68.158 r  alum/divider/ram_reg_i_963/O
                         net (fo=1, routed)           0.000    68.158    alum/divider/ram_reg_i_963_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.708 r  alum/divider/ram_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    68.708    alum/divider/ram_reg_i_894_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.822 r  alum/divider/ram_reg_i_823/CO[3]
                         net (fo=1, routed)           0.000    68.822    alum/divider/ram_reg_i_823_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.936 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    68.936    alum/divider/ram_reg_i_757_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.050 r  alum/divider/ram_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    69.050    alum/divider/ram_reg_i_751_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.164 r  alum/divider/ram_reg_i_687/CO[3]
                         net (fo=1, routed)           0.000    69.164    alum/divider/ram_reg_i_687_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.278 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    69.278    alum/divider/ram_reg_i_611_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.392 r  alum/divider/ram_reg_i_524/CO[3]
                         net (fo=1, routed)           0.000    69.392    alum/divider/ram_reg_i_524_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.506 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    69.506    alum/divider/ram_reg_i_431_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.663 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.024    70.688    alum/divider/d0[8]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    71.017 r  alum/divider/ram_reg_i_960/O
                         net (fo=1, routed)           0.000    71.017    alum/divider/ram_reg_i_960_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.550 r  alum/divider/ram_reg_i_893/CO[3]
                         net (fo=1, routed)           0.000    71.550    alum/divider/ram_reg_i_893_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.667 r  alum/divider/ram_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    71.667    alum/divider/ram_reg_i_822_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.784 r  alum/divider/ram_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    71.784    alum/divider/ram_reg_i_756_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.901 r  alum/divider/ram_reg_i_693/CO[3]
                         net (fo=1, routed)           0.000    71.901    alum/divider/ram_reg_i_693_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.018 r  alum/divider/ram_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    72.018    alum/divider/ram_reg_i_619_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.135 r  alum/divider/ram_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    72.135    alum/divider/ram_reg_i_531_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.252 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    72.252    alum/divider/ram_reg_i_439_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.369 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    72.369    alum/divider/ram_reg_i_337_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.526 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          1.172    73.698    alum/divider/d0[7]
    SLICE_X43Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    74.486 r  alum/divider/ram_reg_i_913/CO[3]
                         net (fo=1, routed)           0.000    74.486    alum/divider/ram_reg_i_913_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.600 r  alum/divider/ram_reg_i_847/CO[3]
                         net (fo=1, routed)           0.000    74.600    alum/divider/ram_reg_i_847_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.714 r  alum/divider/ram_reg_i_832/CO[3]
                         net (fo=1, routed)           0.000    74.714    alum/divider/ram_reg_i_832_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.828 r  alum/divider/ram_reg_i_762/CO[3]
                         net (fo=1, routed)           0.000    74.828    alum/divider/ram_reg_i_762_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.942 r  alum/divider/ram_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    74.942    alum/divider/ram_reg_i_698_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.056 r  alum/divider/ram_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    75.056    alum/divider/ram_reg_i_626_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.170 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    75.170    alum/divider/ram_reg_i_540_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.284 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    75.284    alum/divider/ram_reg_i_446_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.441 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.102    76.543    alum/divider/d0[6]
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.329    76.872 r  alum/divider/ram_reg_i_969/O
                         net (fo=1, routed)           0.000    76.872    alum/divider/ram_reg_i_969_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.422 r  alum/divider/ram_reg_i_908/CO[3]
                         net (fo=1, routed)           0.000    77.422    alum/divider/ram_reg_i_908_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.536 r  alum/divider/ram_reg_i_842/CO[3]
                         net (fo=1, routed)           0.000    77.536    alum/divider/ram_reg_i_842_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.650 r  alum/divider/ram_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    77.650    alum/divider/ram_reg_i_773_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.764 r  alum/divider/ram_reg_i_767/CO[3]
                         net (fo=1, routed)           0.000    77.764    alum/divider/ram_reg_i_767_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.878 r  alum/divider/ram_reg_i_703/CO[3]
                         net (fo=1, routed)           0.000    77.878    alum/divider/ram_reg_i_703_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.992 r  alum/divider/ram_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    77.992    alum/divider/ram_reg_i_631_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.106 r  alum/divider/ram_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    78.106    alum/divider/ram_reg_i_546_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.220 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    78.220    alum/divider/ram_reg_i_457_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.377 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          0.911    79.288    alum/divider/d0[5]
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.329    79.617 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    79.617    alum/divider/ram_reg_i_966_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.167 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    80.167    alum/divider/ram_reg_i_907_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.281 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    80.281    alum/divider/ram_reg_i_841_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.395 r  alum/divider/ram_reg_i_772/CO[3]
                         net (fo=1, routed)           0.000    80.395    alum/divider/ram_reg_i_772_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.509 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    80.509    alum/divider/ram_reg_i_708_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.623 r  alum/divider/ram_reg_i_636/CO[3]
                         net (fo=1, routed)           0.000    80.623    alum/divider/ram_reg_i_636_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.737 r  alum/divider/ram_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    80.737    alum/divider/ram_reg_i_551_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.851 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    80.851    alum/divider/ram_reg_i_460_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.965 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    80.965    alum/divider/ram_reg_i_356_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.122 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          1.055    82.177    alum/divider/d0[4]
    SLICE_X48Y0          LUT3 (Prop_lut3_I0_O)        0.329    82.506 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    82.506    alum/divider/ram_reg_i_975_n_0
    SLICE_X48Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.056 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    83.056    alum/divider/ram_reg_i_922_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.170 r  alum/divider/ram_reg_i_852/CO[3]
                         net (fo=1, routed)           0.000    83.170    alum/divider/ram_reg_i_852_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.284 r  alum/divider/ram_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    83.284    alum/divider/ram_reg_i_778_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.398 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    83.398    alum/divider/ram_reg_i_713_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.512 r  alum/divider/ram_reg_i_641/CO[3]
                         net (fo=1, routed)           0.000    83.512    alum/divider/ram_reg_i_641_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.626 r  alum/divider/ram_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    83.626    alum/divider/ram_reg_i_556_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.740 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    83.740    alum/divider/ram_reg_i_465_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.854 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    83.854    alum/divider/ram_reg_i_362_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.011 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          1.015    85.027    alum/divider/d0[3]
    SLICE_X47Y0          LUT3 (Prop_lut3_I0_O)        0.329    85.356 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    85.356    alum/divider/ram_reg_i_978_n_0
    SLICE_X47Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.906 r  alum/divider/ram_reg_i_927/CO[3]
                         net (fo=1, routed)           0.000    85.906    alum/divider/ram_reg_i_927_n_0
    SLICE_X47Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.020 r  alum/divider/ram_reg_i_857/CO[3]
                         net (fo=1, routed)           0.000    86.020    alum/divider/ram_reg_i_857_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.134 r  alum/divider/ram_reg_i_783/CO[3]
                         net (fo=1, routed)           0.000    86.134    alum/divider/ram_reg_i_783_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.248 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    86.248    alum/divider/ram_reg_i_718_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.362 r  alum/divider/ram_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000    86.362    alum/divider/ram_reg_i_646_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.476 r  alum/divider/ram_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    86.476    alum/divider/ram_reg_i_561_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.590 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    86.590    alum/divider/ram_reg_i_473_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.704 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    86.704    alum/divider/ram_reg_i_375_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.861 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.984    87.844    alum/divider/d0[2]
    SLICE_X49Y2          LUT3 (Prop_lut3_I0_O)        0.329    88.173 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    88.173    alum/divider/ram_reg_i_981_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.723 r  alum/divider/ram_reg_i_932/CO[3]
                         net (fo=1, routed)           0.000    88.723    alum/divider/ram_reg_i_932_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.837 r  alum/divider/ram_reg_i_862/CO[3]
                         net (fo=1, routed)           0.000    88.837    alum/divider/ram_reg_i_862_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.951 r  alum/divider/ram_reg_i_788/CO[3]
                         net (fo=1, routed)           0.000    88.951    alum/divider/ram_reg_i_788_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.065 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    89.065    alum/divider/ram_reg_i_723_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.179 r  alum/divider/ram_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000    89.179    alum/divider/ram_reg_i_651_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.293 r  alum/divider/ram_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    89.293    alum/divider/ram_reg_i_566_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.407 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    89.407    alum/divider/ram_reg_i_478_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.521 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    89.521    alum/divider/ram_reg_i_380_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.678 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          1.169    90.848    alum/divider/d0[1]
    SLICE_X46Y2          LUT3 (Prop_lut3_I0_O)        0.329    91.177 r  alum/divider/ram_reg_i_990/O
                         net (fo=1, routed)           0.000    91.177    alum/divider/ram_reg_i_990_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    91.690 r  alum/divider/ram_reg_i_982/CO[3]
                         net (fo=1, routed)           0.000    91.690    alum/divider/ram_reg_i_982_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.807 r  alum/divider/ram_reg_i_937/CO[3]
                         net (fo=1, routed)           0.000    91.807    alum/divider/ram_reg_i_937_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.924 r  alum/divider/ram_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    91.924    alum/divider/ram_reg_i_867_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.041 r  alum/divider/ram_reg_i_793/CO[3]
                         net (fo=1, routed)           0.000    92.041    alum/divider/ram_reg_i_793_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.158 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    92.158    alum/divider/ram_reg_i_728_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.275 r  alum/divider/ram_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    92.275    alum/divider/ram_reg_i_656_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.392 r  alum/divider/ram_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    92.392    alum/divider/ram_reg_i_571_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.509 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.509    alum/divider/ram_reg_i_483_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    92.763 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.613    93.376    sm/d0[0]
    SLICE_X41Y7          LUT6 (Prop_lut6_I4_O)        0.367    93.743 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.151    93.894    sm/ram_reg_i_254_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I1_O)        0.124    94.018 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    94.018    sm/ram_reg_i_136_n_0
    SLICE_X41Y7          MUXF7 (Prop_muxf7_I0_O)      0.212    94.230 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.925    95.155    sm/M_alum_out[0]
    SLICE_X50Y10         LUT6 (Prop_lut6_I5_O)        0.299    95.454 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.813    96.267    L_reg/D[0]
    SLICE_X58Y11         FDRE                                         r  L_reg/D_registers_q_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.515   101.515    L_reg/clk_out1
    SLICE_X58Y11         FDRE                                         r  L_reg/D_registers_q_reg[4][0]/C
                         clock pessimism              0.080   101.595    
                         clock uncertainty           -0.149   101.446    
    SLICE_X58Y11         FDRE (Setup_fdre_C_D)       -0.067   101.379    L_reg/D_registers_q_reg[4][0]
  -------------------------------------------------------------------
                         required time                        101.379    
                         arrival time                         -96.267    
  -------------------------------------------------------------------
                         slack                                  5.111    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        94.700ns  (logic 54.465ns (57.513%)  route 40.235ns (42.487%))
  Logic Levels:           273  (CARRY4=236 LUT2=18 LUT3=10 LUT4=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 101.516 - 100.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.554     1.554    sm/clk_out1
    SLICE_X50Y22         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDSE (Prop_fdse_C_Q)         0.518     2.072 r  sm/D_states_q_reg[1]/Q
                         net (fo=192, routed)         3.114     5.186    sm/D_states_q[1]
    SLICE_X60Y19         LUT4 (Prop_lut4_I2_O)        0.124     5.310 r  sm/D_registers_d_reg[7]_i_71/O
                         net (fo=1, routed)           0.286     5.596    sm/D_registers_d_reg[7]_i_71_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I2_O)        0.124     5.720 r  sm/D_registers_d_reg[7]_i_54/O
                         net (fo=2, routed)           0.955     6.676    sm/D_registers_d_reg[7]_i_54_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.800 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=3, routed)           0.803     7.603    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.727 r  sm/D_registers_q[7][12]_i_26/O
                         net (fo=13, routed)          1.363     9.090    sm/M_sm_bsel[0]
    SLICE_X55Y8          LUT4 (Prop_lut4_I2_O)        0.149     9.239 r  sm/ram_reg_i_322/O
                         net (fo=43, routed)          0.648     9.887    alum/divider/D_registers_q[7][12]_i_673_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882    10.769 r  alum/divider/D_registers_q_reg[7][12]_i_651/CO[3]
                         net (fo=1, routed)           0.000    10.769    alum/divider/D_registers_q_reg[7][12]_i_651_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.926 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[1]
                         net (fo=17, routed)          0.701    11.626    alum/divider/D_registers_q_reg[7][12]_i_650_n_2
    SLICE_X56Y11         LUT2 (Prop_lut2_I1_O)        0.329    11.955 r  alum/divider/D_registers_q[7][12]_i_668/O
                         net (fo=1, routed)           0.000    11.955    alum/divider/D_registers_q[7][12]_i_668_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.488 r  alum/divider/D_registers_q_reg[7][12]_i_641/CO[3]
                         net (fo=1, routed)           0.000    12.488    alum/divider/D_registers_q_reg[7][12]_i_641_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.605 r  alum/divider/D_registers_q_reg[7][12]_i_636/CO[3]
                         net (fo=1, routed)           0.000    12.605    alum/divider/D_registers_q_reg[7][12]_i_636_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.722 r  alum/divider/D_registers_q_reg[7][12]_i_631/CO[3]
                         net (fo=1, routed)           0.000    12.722    alum/divider/D_registers_q_reg[7][12]_i_631_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.839 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=19, routed)          1.016    13.855    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.124    13.979 r  alum/divider/D_registers_q[7][12]_i_649/O
                         net (fo=1, routed)           0.000    13.979    alum/divider/D_registers_q[7][12]_i_649_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.529 r  alum/divider/D_registers_q_reg[7][12]_i_621/CO[3]
                         net (fo=1, routed)           0.000    14.529    alum/divider/D_registers_q_reg[7][12]_i_621_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.643 r  alum/divider/D_registers_q_reg[7][12]_i_616/CO[3]
                         net (fo=1, routed)           0.000    14.643    alum/divider/D_registers_q_reg[7][12]_i_616_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.757 r  alum/divider/D_registers_q_reg[7][12]_i_611/CO[3]
                         net (fo=1, routed)           0.000    14.757    alum/divider/D_registers_q_reg[7][12]_i_611_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.871 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    14.871    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.142 r  alum/divider/D_registers_q_reg[7][12]_i_608/CO[0]
                         net (fo=21, routed)          0.895    16.037    alum/divider/D_registers_q_reg[7][12]_i_608_n_3
    SLICE_X55Y12         LUT2 (Prop_lut2_I1_O)        0.373    16.410 r  alum/divider/D_registers_q[7][12]_i_629/O
                         net (fo=1, routed)           0.000    16.410    alum/divider/D_registers_q[7][12]_i_629_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.960 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    16.960    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.074 r  alum/divider/D_registers_q_reg[7][12]_i_594/CO[3]
                         net (fo=1, routed)           0.000    17.074    alum/divider/D_registers_q_reg[7][12]_i_594_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.188 r  alum/divider/D_registers_q_reg[7][12]_i_589/CO[3]
                         net (fo=1, routed)           0.000    17.188    alum/divider/D_registers_q_reg[7][12]_i_589_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.302 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    17.302    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.459 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[1]
                         net (fo=23, routed)          0.969    18.428    alum/divider/D_registers_q_reg[7][12]_i_585_n_2
    SLICE_X54Y11         LUT2 (Prop_lut2_I1_O)        0.329    18.757 r  alum/divider/D_registers_q[7][12]_i_607/O
                         net (fo=1, routed)           0.000    18.757    alum/divider/D_registers_q[7][12]_i_607_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.290 r  alum/divider/D_registers_q_reg[7][12]_i_576/CO[3]
                         net (fo=1, routed)           0.000    19.290    alum/divider/D_registers_q_reg[7][12]_i_576_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.407 r  alum/divider/D_registers_q_reg[7][12]_i_571/CO[3]
                         net (fo=1, routed)           0.000    19.407    alum/divider/D_registers_q_reg[7][12]_i_571_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.524 r  alum/divider/D_registers_q_reg[7][12]_i_566/CO[3]
                         net (fo=1, routed)           0.000    19.524    alum/divider/D_registers_q_reg[7][12]_i_566_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.641 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.641    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.870 r  alum/divider/D_registers_q_reg[7][12]_i_561/CO[2]
                         net (fo=25, routed)          0.744    20.614    alum/divider/D_registers_q_reg[7][12]_i_561_n_1
    SLICE_X52Y10         LUT2 (Prop_lut2_I1_O)        0.310    20.924 r  alum/divider/D_registers_q[7][12]_i_584/O
                         net (fo=1, routed)           0.000    20.924    alum/divider/D_registers_q[7][12]_i_584_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.457 r  alum/divider/D_registers_q_reg[7][12]_i_552/CO[3]
                         net (fo=1, routed)           0.000    21.457    alum/divider/D_registers_q_reg[7][12]_i_552_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.574 r  alum/divider/D_registers_q_reg[7][12]_i_547/CO[3]
                         net (fo=1, routed)           0.000    21.574    alum/divider/D_registers_q_reg[7][12]_i_547_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.691 r  alum/divider/D_registers_q_reg[7][12]_i_542/CO[3]
                         net (fo=1, routed)           0.000    21.691    alum/divider/D_registers_q_reg[7][12]_i_542_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.808 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.808    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.925 r  alum/divider/D_registers_q_reg[7][12]_i_536/CO[3]
                         net (fo=27, routed)          1.159    23.083    alum/divider/D_registers_q_reg[7][12]_i_536_n_0
    SLICE_X53Y11         LUT2 (Prop_lut2_I1_O)        0.124    23.207 r  alum/divider/D_registers_q[7][12]_i_560/O
                         net (fo=1, routed)           0.000    23.207    alum/divider/D_registers_q[7][12]_i_560_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.757 r  alum/divider/D_registers_q_reg[7][12]_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.757    alum/divider/D_registers_q_reg[7][12]_i_527_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.871 r  alum/divider/D_registers_q_reg[7][12]_i_522/CO[3]
                         net (fo=1, routed)           0.000    23.871    alum/divider/D_registers_q_reg[7][12]_i_522_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.985 r  alum/divider/D_registers_q_reg[7][12]_i_517/CO[3]
                         net (fo=1, routed)           0.000    23.985    alum/divider/D_registers_q_reg[7][12]_i_517_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.099 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    24.099    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.213 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    24.213    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.484 r  alum/divider/D_registers_q_reg[7][12]_i_489/CO[0]
                         net (fo=29, routed)          0.878    25.363    alum/divider/D_registers_q_reg[7][12]_i_489_n_3
    SLICE_X51Y11         LUT2 (Prop_lut2_I1_O)        0.373    25.736 r  alum/divider/D_registers_q[7][12]_i_535/O
                         net (fo=1, routed)           0.000    25.736    alum/divider/D_registers_q[7][12]_i_535_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.286 r  alum/divider/D_registers_q_reg[7][12]_i_502/CO[3]
                         net (fo=1, routed)           0.000    26.286    alum/divider/D_registers_q_reg[7][12]_i_502_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.400 r  alum/divider/D_registers_q_reg[7][12]_i_497/CO[3]
                         net (fo=1, routed)           0.000    26.400    alum/divider/D_registers_q_reg[7][12]_i_497_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.514 r  alum/divider/D_registers_q_reg[7][12]_i_492/CO[3]
                         net (fo=1, routed)           0.000    26.514    alum/divider/D_registers_q_reg[7][12]_i_492_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.628 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.628    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.742 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[3]
                         net (fo=1, routed)           0.000    26.742    alum/divider/D_registers_q_reg[7][12]_i_488_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.899 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[1]
                         net (fo=31, routed)          0.914    27.813    alum/divider/D_registers_q_reg[7][12]_i_461_n_2
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.329    28.142 r  alum/divider/D_registers_q[7][12]_i_510/O
                         net (fo=1, routed)           0.000    28.142    alum/divider/D_registers_q[7][12]_i_510_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.692 r  alum/divider/D_registers_q_reg[7][12]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.692    alum/divider/D_registers_q_reg[7][12]_i_475_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.806 r  alum/divider/D_registers_q_reg[7][12]_i_470/CO[3]
                         net (fo=1, routed)           0.000    28.806    alum/divider/D_registers_q_reg[7][12]_i_470_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.920 r  alum/divider/D_registers_q_reg[7][12]_i_465/CO[3]
                         net (fo=1, routed)           0.000    28.920    alum/divider/D_registers_q_reg[7][12]_i_465_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.034 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    29.034    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.148 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    29.148    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.376 r  alum/divider/D_registers_q_reg[7][12]_i_432/CO[2]
                         net (fo=33, routed)          0.733    30.109    alum/divider/D_registers_q_reg[7][12]_i_432_n_1
    SLICE_X50Y12         LUT2 (Prop_lut2_I1_O)        0.313    30.422 r  alum/divider/D_registers_q[7][12]_i_483/O
                         net (fo=1, routed)           0.000    30.422    alum/divider/D_registers_q[7][12]_i_483_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.955 r  alum/divider/D_registers_q_reg[7][12]_i_447/CO[3]
                         net (fo=1, routed)           0.000    30.955    alum/divider/D_registers_q_reg[7][12]_i_447_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.072 r  alum/divider/D_registers_q_reg[7][12]_i_442/CO[3]
                         net (fo=1, routed)           0.000    31.072    alum/divider/D_registers_q_reg[7][12]_i_442_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.189 r  alum/divider/D_registers_q_reg[7][12]_i_437/CO[3]
                         net (fo=1, routed)           0.000    31.189    alum/divider/D_registers_q_reg[7][12]_i_437_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.306 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.306    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.423 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    31.423    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.540 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=35, routed)          1.199    32.739    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X49Y13         LUT2 (Prop_lut2_I1_O)        0.124    32.863 r  alum/divider/D_registers_q[7][12]_i_455/O
                         net (fo=1, routed)           0.000    32.863    alum/divider/D_registers_q[7][12]_i_455_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.413 r  alum/divider/D_registers_q_reg[7][12]_i_418/CO[3]
                         net (fo=1, routed)           0.000    33.413    alum/divider/D_registers_q_reg[7][12]_i_418_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.527 r  alum/divider/D_registers_q_reg[7][12]_i_413/CO[3]
                         net (fo=1, routed)           0.000    33.527    alum/divider/D_registers_q_reg[7][12]_i_413_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.641 r  alum/divider/D_registers_q_reg[7][12]_i_408/CO[3]
                         net (fo=1, routed)           0.000    33.641    alum/divider/D_registers_q_reg[7][12]_i_408_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.755 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.755    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.869 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.000    33.869    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.983 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.983    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.254 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[0]
                         net (fo=37, routed)          0.937    35.191    alum/divider/D_registers_q_reg[7][12]_i_345_n_3
    SLICE_X44Y14         LUT2 (Prop_lut2_I1_O)        0.373    35.564 r  alum/divider/D_registers_q[7][12]_i_426/O
                         net (fo=1, routed)           0.000    35.564    alum/divider/D_registers_q[7][12]_i_426_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.114 r  alum/divider/D_registers_q_reg[7][12]_i_388/CO[3]
                         net (fo=1, routed)           0.000    36.114    alum/divider/D_registers_q_reg[7][12]_i_388_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.228 r  alum/divider/D_registers_q_reg[7][12]_i_383/CO[3]
                         net (fo=1, routed)           0.000    36.228    alum/divider/D_registers_q_reg[7][12]_i_383_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.342 r  alum/divider/D_registers_q_reg[7][12]_i_378/CO[3]
                         net (fo=1, routed)           0.000    36.342    alum/divider/D_registers_q_reg[7][12]_i_378_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.456 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.456    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.570 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.000    36.570    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.684 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[3]
                         net (fo=1, routed)           0.000    36.684    alum/divider/D_registers_q_reg[7][12]_i_344_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.841 r  alum/divider/D_registers_q_reg[7][12]_i_312/CO[1]
                         net (fo=39, routed)          0.765    37.606    alum/divider/D_registers_q_reg[7][12]_i_312_n_2
    SLICE_X45Y14         LUT2 (Prop_lut2_I1_O)        0.329    37.935 r  alum/divider/D_registers_q[7][12]_i_396/O
                         net (fo=1, routed)           0.000    37.935    alum/divider/D_registers_q[7][12]_i_396_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.485 r  alum/divider/D_registers_q_reg[7][12]_i_358/CO[3]
                         net (fo=1, routed)           0.000    38.485    alum/divider/D_registers_q_reg[7][12]_i_358_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.599 r  alum/divider/D_registers_q_reg[7][12]_i_353/CO[3]
                         net (fo=1, routed)           0.000    38.599    alum/divider/D_registers_q_reg[7][12]_i_353_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.713 r  alum/divider/D_registers_q_reg[7][12]_i_348/CO[3]
                         net (fo=1, routed)           0.000    38.713    alum/divider/D_registers_q_reg[7][12]_i_348_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.827 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.827    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.941 r  alum/divider/D_registers_q_reg[7][12]_i_339/CO[3]
                         net (fo=1, routed)           0.000    38.941    alum/divider/D_registers_q_reg[7][12]_i_339_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.055 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[3]
                         net (fo=1, routed)           0.000    39.055    alum/divider/D_registers_q_reg[7][12]_i_311_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.283 r  alum/divider/D_registers_q_reg[7][12]_i_278/CO[2]
                         net (fo=41, routed)          0.876    40.160    alum/divider/D_registers_q_reg[7][12]_i_278_n_1
    SLICE_X46Y11         LUT2 (Prop_lut2_I1_O)        0.313    40.473 r  alum/divider/D_registers_q[7][12]_i_366/O
                         net (fo=1, routed)           0.000    40.473    alum/divider/D_registers_q[7][12]_i_366_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.006 r  alum/divider/D_registers_q_reg[7][12]_i_326/CO[3]
                         net (fo=1, routed)           0.000    41.006    alum/divider/D_registers_q_reg[7][12]_i_326_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.123 r  alum/divider/D_registers_q_reg[7][12]_i_321/CO[3]
                         net (fo=1, routed)           0.000    41.123    alum/divider/D_registers_q_reg[7][12]_i_321_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.240 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    41.240    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.357 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.357    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.474 r  alum/divider/D_registers_q_reg[7][12]_i_306/CO[3]
                         net (fo=1, routed)           0.000    41.474    alum/divider/D_registers_q_reg[7][12]_i_306_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.591 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.591    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.708 r  alum/divider/D_registers_q_reg[7][12]_i_239/CO[3]
                         net (fo=43, routed)          1.235    42.943    alum/divider/D_registers_q_reg[7][12]_i_239_n_0
    SLICE_X43Y11         LUT2 (Prop_lut2_I1_O)        0.124    43.067 r  alum/divider/D_registers_q[7][12]_i_334/O
                         net (fo=1, routed)           0.000    43.067    alum/divider/D_registers_q[7][12]_i_334_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.617 r  alum/divider/D_registers_q_reg[7][12]_i_293/CO[3]
                         net (fo=1, routed)           0.000    43.617    alum/divider/D_registers_q_reg[7][12]_i_293_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.731 r  alum/divider/D_registers_q_reg[7][12]_i_288/CO[3]
                         net (fo=1, routed)           0.000    43.731    alum/divider/D_registers_q_reg[7][12]_i_288_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.845 r  alum/divider/D_registers_q_reg[7][12]_i_283/CO[3]
                         net (fo=1, routed)           0.000    43.845    alum/divider/D_registers_q_reg[7][12]_i_283_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.959 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    43.959    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.073 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.073    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.187 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    44.187    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.301 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    44.301    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.572 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[0]
                         net (fo=45, routed)          1.108    45.680    alum/divider/D_registers_q_reg[7][12]_i_175_n_3
    SLICE_X41Y9          LUT2 (Prop_lut2_I1_O)        0.373    46.053 r  alum/divider/D_registers_q[7][12]_i_301/O
                         net (fo=1, routed)           0.000    46.053    alum/divider/D_registers_q[7][12]_i_301_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.603 r  alum/divider/D_registers_q_reg[7][12]_i_259/CO[3]
                         net (fo=1, routed)           0.000    46.603    alum/divider/D_registers_q_reg[7][12]_i_259_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.717 r  alum/divider/D_registers_q_reg[7][12]_i_254/CO[3]
                         net (fo=1, routed)           0.000    46.717    alum/divider/D_registers_q_reg[7][12]_i_254_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.831 r  alum/divider/D_registers_q_reg[7][12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    46.831    alum/divider/D_registers_q_reg[7][12]_i_249_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.945 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    46.945    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.059 r  alum/divider/D_registers_q_reg[7][12]_i_233/CO[3]
                         net (fo=1, routed)           0.000    47.059    alum/divider/D_registers_q_reg[7][12]_i_233_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.173 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    47.173    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.287 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[3]
                         net (fo=1, routed)           0.000    47.287    alum/divider/D_registers_q_reg[7][12]_i_174_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.444 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[1]
                         net (fo=47, routed)          0.902    48.346    alum/divider/D_registers_q_reg[7][12]_i_144_n_2
    SLICE_X40Y9          LUT2 (Prop_lut2_I1_O)        0.329    48.675 r  alum/divider/D_registers_q[7][12]_i_267/O
                         net (fo=1, routed)           0.000    48.675    alum/divider/D_registers_q[7][12]_i_267_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.225 r  alum/divider/D_registers_q_reg[7][12]_i_224/CO[3]
                         net (fo=1, routed)           0.000    49.225    alum/divider/D_registers_q_reg[7][12]_i_224_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.339 r  alum/divider/D_registers_q_reg[7][12]_i_219/CO[3]
                         net (fo=1, routed)           0.000    49.339    alum/divider/D_registers_q_reg[7][12]_i_219_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.453 r  alum/divider/D_registers_q_reg[7][12]_i_214/CO[3]
                         net (fo=1, routed)           0.000    49.453    alum/divider/D_registers_q_reg[7][12]_i_214_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.567 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    49.567    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.681 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    49.681    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.795 r  alum/divider/D_registers_q_reg[7][12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    49.795    alum/divider/D_registers_q_reg[7][12]_i_169_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.909 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    49.909    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.137 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[2]
                         net (fo=49, routed)          0.940    51.077    alum/divider/D_registers_q_reg[7][12]_i_112_n_1
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.313    51.390 r  alum/divider/D_registers_q[7][12]_i_247/O
                         net (fo=1, routed)           0.000    51.390    alum/divider/D_registers_q[7][12]_i_247_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.923 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    51.923    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.040 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    52.040    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.157 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    52.157    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.274 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    52.274    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.391 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[3]
                         net (fo=1, routed)           0.000    52.391    alum/divider/D_registers_q_reg[7][12]_i_164_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.508 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    52.508    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.625 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[3]
                         net (fo=1, routed)           0.000    52.625    alum/divider/D_registers_q_reg[7][12]_i_111_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.742 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=51, routed)          1.600    54.342    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X38Y1          LUT2 (Prop_lut2_I1_O)        0.124    54.466 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    54.466    alum/divider/ram_reg_i_954_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.999 r  alum/divider/ram_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    54.999    alum/divider/ram_reg_i_883_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.116 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    55.116    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.233 r  alum/divider/D_registers_q_reg[7][12]_i_155/CO[3]
                         net (fo=1, routed)           0.000    55.233    alum/divider/D_registers_q_reg[7][12]_i_155_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.350 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    55.350    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.467 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.467    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.584 r  alum/divider/D_registers_q_reg[7][12]_i_106/CO[3]
                         net (fo=1, routed)           0.000    55.584    alum/divider/D_registers_q_reg[7][12]_i_106_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.701 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=1, routed)           0.000    55.701    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.818 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    55.818    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.072 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[0]
                         net (fo=52, routed)          0.927    56.999    alum/divider/D_registers_q_reg[7][12]_i_47_n_3
    SLICE_X36Y0          LUT3 (Prop_lut3_I0_O)        0.367    57.366 r  alum/divider/ram_reg_i_950/O
                         net (fo=1, routed)           0.000    57.366    alum/divider/ram_reg_i_950_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.916 r  alum/divider/ram_reg_i_878/CO[3]
                         net (fo=1, routed)           0.000    57.916    alum/divider/ram_reg_i_878_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.030 r  alum/divider/ram_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    58.030    alum/divider/ram_reg_i_808_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.144 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    58.144    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.258 r  alum/divider/D_registers_q_reg[7][12]_i_128/CO[3]
                         net (fo=1, routed)           0.000    58.258    alum/divider/D_registers_q_reg[7][12]_i_128_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.372 r  alum/divider/D_registers_q_reg[7][12]_i_101/CO[3]
                         net (fo=1, routed)           0.000    58.372    alum/divider/D_registers_q_reg[7][12]_i_101_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.486 r  alum/divider/D_registers_q_reg[7][12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    58.486    alum/divider/D_registers_q_reg[7][12]_i_79_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.600 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.600    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.714 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.714    alum/divider/D_registers_q_reg[7][12]_i_46_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.871 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          0.680    59.551    alum/divider/d0[12]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    59.880 r  alum/divider/ram_reg_i_947/O
                         net (fo=1, routed)           0.000    59.880    alum/divider/ram_reg_i_947_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.430 r  alum/divider/ram_reg_i_873/CO[3]
                         net (fo=1, routed)           0.000    60.430    alum/divider/ram_reg_i_873_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.544 r  alum/divider/ram_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    60.544    alum/divider/ram_reg_i_803_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.658 r  alum/divider/ram_reg_i_741/CO[3]
                         net (fo=1, routed)           0.000    60.658    alum/divider/ram_reg_i_741_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.772 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    60.772    alum/divider/ram_reg_i_735_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.886 r  alum/divider/ram_reg_i_667/CO[3]
                         net (fo=1, routed)           0.000    60.886    alum/divider/ram_reg_i_667_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.000 r  alum/divider/ram_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    61.000    alum/divider/ram_reg_i_589_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.114 r  alum/divider/ram_reg_i_501/CO[3]
                         net (fo=1, routed)           0.000    61.114    alum/divider/ram_reg_i_501_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.228 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.228    alum/divider/ram_reg_i_404_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.385 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          0.977    62.361    alum/divider/d0[11]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    63.146 r  alum/divider/ram_reg_i_872/CO[3]
                         net (fo=1, routed)           0.000    63.146    alum/divider/ram_reg_i_872_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.260 r  alum/divider/ram_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    63.260    alum/divider/ram_reg_i_802_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.374 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    63.374    alum/divider/ram_reg_i_740_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.488 r  alum/divider/ram_reg_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.488    alum/divider/ram_reg_i_677_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.602 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    63.602    alum/divider/ram_reg_i_601_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.716 r  alum/divider/ram_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    63.716    alum/divider/ram_reg_i_514_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.830 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    63.830    alum/divider/ram_reg_i_419_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.944 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    63.944    alum/divider/ram_reg_i_314_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.101 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          1.087    65.188    alum/divider/d0[10]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.973 r  alum/divider/ram_reg_i_888/CO[3]
                         net (fo=1, routed)           0.000    65.973    alum/divider/ram_reg_i_888_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.087 r  alum/divider/ram_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    66.087    alum/divider/ram_reg_i_813_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.201 r  alum/divider/ram_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    66.201    alum/divider/ram_reg_i_746_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.315 r  alum/divider/ram_reg_i_682/CO[3]
                         net (fo=1, routed)           0.000    66.315    alum/divider/ram_reg_i_682_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.429 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    66.429    alum/divider/ram_reg_i_606_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.543 r  alum/divider/ram_reg_i_519/CO[3]
                         net (fo=1, routed)           0.000    66.543    alum/divider/ram_reg_i_519_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.657 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    66.657    alum/divider/ram_reg_i_426_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.771 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    66.771    alum/divider/ram_reg_i_324_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.928 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          0.901    67.829    alum/divider/d0[9]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    68.158 r  alum/divider/ram_reg_i_963/O
                         net (fo=1, routed)           0.000    68.158    alum/divider/ram_reg_i_963_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.708 r  alum/divider/ram_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    68.708    alum/divider/ram_reg_i_894_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.822 r  alum/divider/ram_reg_i_823/CO[3]
                         net (fo=1, routed)           0.000    68.822    alum/divider/ram_reg_i_823_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.936 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    68.936    alum/divider/ram_reg_i_757_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.050 r  alum/divider/ram_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    69.050    alum/divider/ram_reg_i_751_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.164 r  alum/divider/ram_reg_i_687/CO[3]
                         net (fo=1, routed)           0.000    69.164    alum/divider/ram_reg_i_687_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.278 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    69.278    alum/divider/ram_reg_i_611_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.392 r  alum/divider/ram_reg_i_524/CO[3]
                         net (fo=1, routed)           0.000    69.392    alum/divider/ram_reg_i_524_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.506 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    69.506    alum/divider/ram_reg_i_431_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.663 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.024    70.688    alum/divider/d0[8]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    71.017 r  alum/divider/ram_reg_i_960/O
                         net (fo=1, routed)           0.000    71.017    alum/divider/ram_reg_i_960_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.550 r  alum/divider/ram_reg_i_893/CO[3]
                         net (fo=1, routed)           0.000    71.550    alum/divider/ram_reg_i_893_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.667 r  alum/divider/ram_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    71.667    alum/divider/ram_reg_i_822_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.784 r  alum/divider/ram_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    71.784    alum/divider/ram_reg_i_756_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.901 r  alum/divider/ram_reg_i_693/CO[3]
                         net (fo=1, routed)           0.000    71.901    alum/divider/ram_reg_i_693_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.018 r  alum/divider/ram_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    72.018    alum/divider/ram_reg_i_619_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.135 r  alum/divider/ram_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    72.135    alum/divider/ram_reg_i_531_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.252 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    72.252    alum/divider/ram_reg_i_439_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.369 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    72.369    alum/divider/ram_reg_i_337_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.526 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          1.172    73.698    alum/divider/d0[7]
    SLICE_X43Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    74.486 r  alum/divider/ram_reg_i_913/CO[3]
                         net (fo=1, routed)           0.000    74.486    alum/divider/ram_reg_i_913_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.600 r  alum/divider/ram_reg_i_847/CO[3]
                         net (fo=1, routed)           0.000    74.600    alum/divider/ram_reg_i_847_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.714 r  alum/divider/ram_reg_i_832/CO[3]
                         net (fo=1, routed)           0.000    74.714    alum/divider/ram_reg_i_832_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.828 r  alum/divider/ram_reg_i_762/CO[3]
                         net (fo=1, routed)           0.000    74.828    alum/divider/ram_reg_i_762_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.942 r  alum/divider/ram_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    74.942    alum/divider/ram_reg_i_698_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.056 r  alum/divider/ram_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    75.056    alum/divider/ram_reg_i_626_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.170 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    75.170    alum/divider/ram_reg_i_540_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.284 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    75.284    alum/divider/ram_reg_i_446_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.441 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.102    76.543    alum/divider/d0[6]
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.329    76.872 r  alum/divider/ram_reg_i_969/O
                         net (fo=1, routed)           0.000    76.872    alum/divider/ram_reg_i_969_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.422 r  alum/divider/ram_reg_i_908/CO[3]
                         net (fo=1, routed)           0.000    77.422    alum/divider/ram_reg_i_908_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.536 r  alum/divider/ram_reg_i_842/CO[3]
                         net (fo=1, routed)           0.000    77.536    alum/divider/ram_reg_i_842_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.650 r  alum/divider/ram_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    77.650    alum/divider/ram_reg_i_773_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.764 r  alum/divider/ram_reg_i_767/CO[3]
                         net (fo=1, routed)           0.000    77.764    alum/divider/ram_reg_i_767_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.878 r  alum/divider/ram_reg_i_703/CO[3]
                         net (fo=1, routed)           0.000    77.878    alum/divider/ram_reg_i_703_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.992 r  alum/divider/ram_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    77.992    alum/divider/ram_reg_i_631_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.106 r  alum/divider/ram_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    78.106    alum/divider/ram_reg_i_546_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.220 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    78.220    alum/divider/ram_reg_i_457_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.377 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          0.911    79.288    alum/divider/d0[5]
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.329    79.617 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    79.617    alum/divider/ram_reg_i_966_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.167 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    80.167    alum/divider/ram_reg_i_907_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.281 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    80.281    alum/divider/ram_reg_i_841_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.395 r  alum/divider/ram_reg_i_772/CO[3]
                         net (fo=1, routed)           0.000    80.395    alum/divider/ram_reg_i_772_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.509 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    80.509    alum/divider/ram_reg_i_708_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.623 r  alum/divider/ram_reg_i_636/CO[3]
                         net (fo=1, routed)           0.000    80.623    alum/divider/ram_reg_i_636_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.737 r  alum/divider/ram_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    80.737    alum/divider/ram_reg_i_551_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.851 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    80.851    alum/divider/ram_reg_i_460_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.965 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    80.965    alum/divider/ram_reg_i_356_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.122 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          1.055    82.177    alum/divider/d0[4]
    SLICE_X48Y0          LUT3 (Prop_lut3_I0_O)        0.329    82.506 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    82.506    alum/divider/ram_reg_i_975_n_0
    SLICE_X48Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.056 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    83.056    alum/divider/ram_reg_i_922_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.170 r  alum/divider/ram_reg_i_852/CO[3]
                         net (fo=1, routed)           0.000    83.170    alum/divider/ram_reg_i_852_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.284 r  alum/divider/ram_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    83.284    alum/divider/ram_reg_i_778_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.398 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    83.398    alum/divider/ram_reg_i_713_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.512 r  alum/divider/ram_reg_i_641/CO[3]
                         net (fo=1, routed)           0.000    83.512    alum/divider/ram_reg_i_641_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.626 r  alum/divider/ram_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    83.626    alum/divider/ram_reg_i_556_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.740 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    83.740    alum/divider/ram_reg_i_465_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.854 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    83.854    alum/divider/ram_reg_i_362_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.011 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          1.015    85.027    alum/divider/d0[3]
    SLICE_X47Y0          LUT3 (Prop_lut3_I0_O)        0.329    85.356 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    85.356    alum/divider/ram_reg_i_978_n_0
    SLICE_X47Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.906 r  alum/divider/ram_reg_i_927/CO[3]
                         net (fo=1, routed)           0.000    85.906    alum/divider/ram_reg_i_927_n_0
    SLICE_X47Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.020 r  alum/divider/ram_reg_i_857/CO[3]
                         net (fo=1, routed)           0.000    86.020    alum/divider/ram_reg_i_857_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.134 r  alum/divider/ram_reg_i_783/CO[3]
                         net (fo=1, routed)           0.000    86.134    alum/divider/ram_reg_i_783_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.248 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    86.248    alum/divider/ram_reg_i_718_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.362 r  alum/divider/ram_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000    86.362    alum/divider/ram_reg_i_646_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.476 r  alum/divider/ram_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    86.476    alum/divider/ram_reg_i_561_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.590 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    86.590    alum/divider/ram_reg_i_473_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.704 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    86.704    alum/divider/ram_reg_i_375_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.861 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.984    87.844    alum/divider/d0[2]
    SLICE_X49Y2          LUT3 (Prop_lut3_I0_O)        0.329    88.173 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    88.173    alum/divider/ram_reg_i_981_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.723 r  alum/divider/ram_reg_i_932/CO[3]
                         net (fo=1, routed)           0.000    88.723    alum/divider/ram_reg_i_932_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.837 r  alum/divider/ram_reg_i_862/CO[3]
                         net (fo=1, routed)           0.000    88.837    alum/divider/ram_reg_i_862_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.951 r  alum/divider/ram_reg_i_788/CO[3]
                         net (fo=1, routed)           0.000    88.951    alum/divider/ram_reg_i_788_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.065 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    89.065    alum/divider/ram_reg_i_723_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.179 r  alum/divider/ram_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000    89.179    alum/divider/ram_reg_i_651_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.293 r  alum/divider/ram_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    89.293    alum/divider/ram_reg_i_566_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.407 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    89.407    alum/divider/ram_reg_i_478_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.521 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    89.521    alum/divider/ram_reg_i_380_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.678 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          1.169    90.848    alum/divider/d0[1]
    SLICE_X46Y2          LUT3 (Prop_lut3_I0_O)        0.329    91.177 r  alum/divider/ram_reg_i_990/O
                         net (fo=1, routed)           0.000    91.177    alum/divider/ram_reg_i_990_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    91.690 r  alum/divider/ram_reg_i_982/CO[3]
                         net (fo=1, routed)           0.000    91.690    alum/divider/ram_reg_i_982_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.807 r  alum/divider/ram_reg_i_937/CO[3]
                         net (fo=1, routed)           0.000    91.807    alum/divider/ram_reg_i_937_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.924 r  alum/divider/ram_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    91.924    alum/divider/ram_reg_i_867_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.041 r  alum/divider/ram_reg_i_793/CO[3]
                         net (fo=1, routed)           0.000    92.041    alum/divider/ram_reg_i_793_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.158 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    92.158    alum/divider/ram_reg_i_728_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.275 r  alum/divider/ram_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    92.275    alum/divider/ram_reg_i_656_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.392 r  alum/divider/ram_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    92.392    alum/divider/ram_reg_i_571_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.509 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.509    alum/divider/ram_reg_i_483_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    92.763 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.613    93.376    sm/d0[0]
    SLICE_X41Y7          LUT6 (Prop_lut6_I4_O)        0.367    93.743 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.151    93.894    sm/ram_reg_i_254_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I1_O)        0.124    94.018 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    94.018    sm/ram_reg_i_136_n_0
    SLICE_X41Y7          MUXF7 (Prop_muxf7_I0_O)      0.212    94.230 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.925    95.155    sm/M_alum_out[0]
    SLICE_X50Y10         LUT6 (Prop_lut6_I5_O)        0.299    95.454 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.801    96.255    L_reg/D[0]
    SLICE_X58Y9          FDRE                                         r  L_reg/D_registers_q_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.516   101.516    L_reg/clk_out1
    SLICE_X58Y9          FDRE                                         r  L_reg/D_registers_q_reg[2][0]/C
                         clock pessimism              0.080   101.596    
                         clock uncertainty           -0.149   101.447    
    SLICE_X58Y9          FDRE (Setup_fdre_C_D)       -0.067   101.380    L_reg/D_registers_q_reg[2][0]
  -------------------------------------------------------------------
                         required time                        101.380    
                         arrival time                         -96.255    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.133ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        94.692ns  (logic 54.465ns (57.518%)  route 40.227ns (42.482%))
  Logic Levels:           273  (CARRY4=236 LUT2=18 LUT3=10 LUT4=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 101.515 - 100.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.554     1.554    sm/clk_out1
    SLICE_X50Y22         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDSE (Prop_fdse_C_Q)         0.518     2.072 r  sm/D_states_q_reg[1]/Q
                         net (fo=192, routed)         3.114     5.186    sm/D_states_q[1]
    SLICE_X60Y19         LUT4 (Prop_lut4_I2_O)        0.124     5.310 r  sm/D_registers_d_reg[7]_i_71/O
                         net (fo=1, routed)           0.286     5.596    sm/D_registers_d_reg[7]_i_71_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I2_O)        0.124     5.720 r  sm/D_registers_d_reg[7]_i_54/O
                         net (fo=2, routed)           0.955     6.676    sm/D_registers_d_reg[7]_i_54_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.800 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=3, routed)           0.803     7.603    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.727 r  sm/D_registers_q[7][12]_i_26/O
                         net (fo=13, routed)          1.363     9.090    sm/M_sm_bsel[0]
    SLICE_X55Y8          LUT4 (Prop_lut4_I2_O)        0.149     9.239 r  sm/ram_reg_i_322/O
                         net (fo=43, routed)          0.648     9.887    alum/divider/D_registers_q[7][12]_i_673_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882    10.769 r  alum/divider/D_registers_q_reg[7][12]_i_651/CO[3]
                         net (fo=1, routed)           0.000    10.769    alum/divider/D_registers_q_reg[7][12]_i_651_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.926 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[1]
                         net (fo=17, routed)          0.701    11.626    alum/divider/D_registers_q_reg[7][12]_i_650_n_2
    SLICE_X56Y11         LUT2 (Prop_lut2_I1_O)        0.329    11.955 r  alum/divider/D_registers_q[7][12]_i_668/O
                         net (fo=1, routed)           0.000    11.955    alum/divider/D_registers_q[7][12]_i_668_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.488 r  alum/divider/D_registers_q_reg[7][12]_i_641/CO[3]
                         net (fo=1, routed)           0.000    12.488    alum/divider/D_registers_q_reg[7][12]_i_641_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.605 r  alum/divider/D_registers_q_reg[7][12]_i_636/CO[3]
                         net (fo=1, routed)           0.000    12.605    alum/divider/D_registers_q_reg[7][12]_i_636_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.722 r  alum/divider/D_registers_q_reg[7][12]_i_631/CO[3]
                         net (fo=1, routed)           0.000    12.722    alum/divider/D_registers_q_reg[7][12]_i_631_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.839 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=19, routed)          1.016    13.855    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.124    13.979 r  alum/divider/D_registers_q[7][12]_i_649/O
                         net (fo=1, routed)           0.000    13.979    alum/divider/D_registers_q[7][12]_i_649_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.529 r  alum/divider/D_registers_q_reg[7][12]_i_621/CO[3]
                         net (fo=1, routed)           0.000    14.529    alum/divider/D_registers_q_reg[7][12]_i_621_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.643 r  alum/divider/D_registers_q_reg[7][12]_i_616/CO[3]
                         net (fo=1, routed)           0.000    14.643    alum/divider/D_registers_q_reg[7][12]_i_616_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.757 r  alum/divider/D_registers_q_reg[7][12]_i_611/CO[3]
                         net (fo=1, routed)           0.000    14.757    alum/divider/D_registers_q_reg[7][12]_i_611_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.871 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    14.871    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.142 r  alum/divider/D_registers_q_reg[7][12]_i_608/CO[0]
                         net (fo=21, routed)          0.895    16.037    alum/divider/D_registers_q_reg[7][12]_i_608_n_3
    SLICE_X55Y12         LUT2 (Prop_lut2_I1_O)        0.373    16.410 r  alum/divider/D_registers_q[7][12]_i_629/O
                         net (fo=1, routed)           0.000    16.410    alum/divider/D_registers_q[7][12]_i_629_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.960 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    16.960    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.074 r  alum/divider/D_registers_q_reg[7][12]_i_594/CO[3]
                         net (fo=1, routed)           0.000    17.074    alum/divider/D_registers_q_reg[7][12]_i_594_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.188 r  alum/divider/D_registers_q_reg[7][12]_i_589/CO[3]
                         net (fo=1, routed)           0.000    17.188    alum/divider/D_registers_q_reg[7][12]_i_589_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.302 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    17.302    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.459 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[1]
                         net (fo=23, routed)          0.969    18.428    alum/divider/D_registers_q_reg[7][12]_i_585_n_2
    SLICE_X54Y11         LUT2 (Prop_lut2_I1_O)        0.329    18.757 r  alum/divider/D_registers_q[7][12]_i_607/O
                         net (fo=1, routed)           0.000    18.757    alum/divider/D_registers_q[7][12]_i_607_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.290 r  alum/divider/D_registers_q_reg[7][12]_i_576/CO[3]
                         net (fo=1, routed)           0.000    19.290    alum/divider/D_registers_q_reg[7][12]_i_576_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.407 r  alum/divider/D_registers_q_reg[7][12]_i_571/CO[3]
                         net (fo=1, routed)           0.000    19.407    alum/divider/D_registers_q_reg[7][12]_i_571_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.524 r  alum/divider/D_registers_q_reg[7][12]_i_566/CO[3]
                         net (fo=1, routed)           0.000    19.524    alum/divider/D_registers_q_reg[7][12]_i_566_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.641 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.641    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.870 r  alum/divider/D_registers_q_reg[7][12]_i_561/CO[2]
                         net (fo=25, routed)          0.744    20.614    alum/divider/D_registers_q_reg[7][12]_i_561_n_1
    SLICE_X52Y10         LUT2 (Prop_lut2_I1_O)        0.310    20.924 r  alum/divider/D_registers_q[7][12]_i_584/O
                         net (fo=1, routed)           0.000    20.924    alum/divider/D_registers_q[7][12]_i_584_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.457 r  alum/divider/D_registers_q_reg[7][12]_i_552/CO[3]
                         net (fo=1, routed)           0.000    21.457    alum/divider/D_registers_q_reg[7][12]_i_552_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.574 r  alum/divider/D_registers_q_reg[7][12]_i_547/CO[3]
                         net (fo=1, routed)           0.000    21.574    alum/divider/D_registers_q_reg[7][12]_i_547_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.691 r  alum/divider/D_registers_q_reg[7][12]_i_542/CO[3]
                         net (fo=1, routed)           0.000    21.691    alum/divider/D_registers_q_reg[7][12]_i_542_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.808 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.808    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.925 r  alum/divider/D_registers_q_reg[7][12]_i_536/CO[3]
                         net (fo=27, routed)          1.159    23.083    alum/divider/D_registers_q_reg[7][12]_i_536_n_0
    SLICE_X53Y11         LUT2 (Prop_lut2_I1_O)        0.124    23.207 r  alum/divider/D_registers_q[7][12]_i_560/O
                         net (fo=1, routed)           0.000    23.207    alum/divider/D_registers_q[7][12]_i_560_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.757 r  alum/divider/D_registers_q_reg[7][12]_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.757    alum/divider/D_registers_q_reg[7][12]_i_527_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.871 r  alum/divider/D_registers_q_reg[7][12]_i_522/CO[3]
                         net (fo=1, routed)           0.000    23.871    alum/divider/D_registers_q_reg[7][12]_i_522_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.985 r  alum/divider/D_registers_q_reg[7][12]_i_517/CO[3]
                         net (fo=1, routed)           0.000    23.985    alum/divider/D_registers_q_reg[7][12]_i_517_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.099 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    24.099    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.213 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    24.213    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.484 r  alum/divider/D_registers_q_reg[7][12]_i_489/CO[0]
                         net (fo=29, routed)          0.878    25.363    alum/divider/D_registers_q_reg[7][12]_i_489_n_3
    SLICE_X51Y11         LUT2 (Prop_lut2_I1_O)        0.373    25.736 r  alum/divider/D_registers_q[7][12]_i_535/O
                         net (fo=1, routed)           0.000    25.736    alum/divider/D_registers_q[7][12]_i_535_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.286 r  alum/divider/D_registers_q_reg[7][12]_i_502/CO[3]
                         net (fo=1, routed)           0.000    26.286    alum/divider/D_registers_q_reg[7][12]_i_502_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.400 r  alum/divider/D_registers_q_reg[7][12]_i_497/CO[3]
                         net (fo=1, routed)           0.000    26.400    alum/divider/D_registers_q_reg[7][12]_i_497_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.514 r  alum/divider/D_registers_q_reg[7][12]_i_492/CO[3]
                         net (fo=1, routed)           0.000    26.514    alum/divider/D_registers_q_reg[7][12]_i_492_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.628 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.628    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.742 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[3]
                         net (fo=1, routed)           0.000    26.742    alum/divider/D_registers_q_reg[7][12]_i_488_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.899 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[1]
                         net (fo=31, routed)          0.914    27.813    alum/divider/D_registers_q_reg[7][12]_i_461_n_2
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.329    28.142 r  alum/divider/D_registers_q[7][12]_i_510/O
                         net (fo=1, routed)           0.000    28.142    alum/divider/D_registers_q[7][12]_i_510_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.692 r  alum/divider/D_registers_q_reg[7][12]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.692    alum/divider/D_registers_q_reg[7][12]_i_475_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.806 r  alum/divider/D_registers_q_reg[7][12]_i_470/CO[3]
                         net (fo=1, routed)           0.000    28.806    alum/divider/D_registers_q_reg[7][12]_i_470_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.920 r  alum/divider/D_registers_q_reg[7][12]_i_465/CO[3]
                         net (fo=1, routed)           0.000    28.920    alum/divider/D_registers_q_reg[7][12]_i_465_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.034 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    29.034    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.148 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    29.148    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.376 r  alum/divider/D_registers_q_reg[7][12]_i_432/CO[2]
                         net (fo=33, routed)          0.733    30.109    alum/divider/D_registers_q_reg[7][12]_i_432_n_1
    SLICE_X50Y12         LUT2 (Prop_lut2_I1_O)        0.313    30.422 r  alum/divider/D_registers_q[7][12]_i_483/O
                         net (fo=1, routed)           0.000    30.422    alum/divider/D_registers_q[7][12]_i_483_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.955 r  alum/divider/D_registers_q_reg[7][12]_i_447/CO[3]
                         net (fo=1, routed)           0.000    30.955    alum/divider/D_registers_q_reg[7][12]_i_447_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.072 r  alum/divider/D_registers_q_reg[7][12]_i_442/CO[3]
                         net (fo=1, routed)           0.000    31.072    alum/divider/D_registers_q_reg[7][12]_i_442_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.189 r  alum/divider/D_registers_q_reg[7][12]_i_437/CO[3]
                         net (fo=1, routed)           0.000    31.189    alum/divider/D_registers_q_reg[7][12]_i_437_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.306 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.306    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.423 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    31.423    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.540 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=35, routed)          1.199    32.739    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X49Y13         LUT2 (Prop_lut2_I1_O)        0.124    32.863 r  alum/divider/D_registers_q[7][12]_i_455/O
                         net (fo=1, routed)           0.000    32.863    alum/divider/D_registers_q[7][12]_i_455_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.413 r  alum/divider/D_registers_q_reg[7][12]_i_418/CO[3]
                         net (fo=1, routed)           0.000    33.413    alum/divider/D_registers_q_reg[7][12]_i_418_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.527 r  alum/divider/D_registers_q_reg[7][12]_i_413/CO[3]
                         net (fo=1, routed)           0.000    33.527    alum/divider/D_registers_q_reg[7][12]_i_413_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.641 r  alum/divider/D_registers_q_reg[7][12]_i_408/CO[3]
                         net (fo=1, routed)           0.000    33.641    alum/divider/D_registers_q_reg[7][12]_i_408_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.755 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.755    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.869 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.000    33.869    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.983 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.983    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.254 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[0]
                         net (fo=37, routed)          0.937    35.191    alum/divider/D_registers_q_reg[7][12]_i_345_n_3
    SLICE_X44Y14         LUT2 (Prop_lut2_I1_O)        0.373    35.564 r  alum/divider/D_registers_q[7][12]_i_426/O
                         net (fo=1, routed)           0.000    35.564    alum/divider/D_registers_q[7][12]_i_426_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.114 r  alum/divider/D_registers_q_reg[7][12]_i_388/CO[3]
                         net (fo=1, routed)           0.000    36.114    alum/divider/D_registers_q_reg[7][12]_i_388_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.228 r  alum/divider/D_registers_q_reg[7][12]_i_383/CO[3]
                         net (fo=1, routed)           0.000    36.228    alum/divider/D_registers_q_reg[7][12]_i_383_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.342 r  alum/divider/D_registers_q_reg[7][12]_i_378/CO[3]
                         net (fo=1, routed)           0.000    36.342    alum/divider/D_registers_q_reg[7][12]_i_378_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.456 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.456    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.570 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.000    36.570    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.684 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[3]
                         net (fo=1, routed)           0.000    36.684    alum/divider/D_registers_q_reg[7][12]_i_344_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.841 r  alum/divider/D_registers_q_reg[7][12]_i_312/CO[1]
                         net (fo=39, routed)          0.765    37.606    alum/divider/D_registers_q_reg[7][12]_i_312_n_2
    SLICE_X45Y14         LUT2 (Prop_lut2_I1_O)        0.329    37.935 r  alum/divider/D_registers_q[7][12]_i_396/O
                         net (fo=1, routed)           0.000    37.935    alum/divider/D_registers_q[7][12]_i_396_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.485 r  alum/divider/D_registers_q_reg[7][12]_i_358/CO[3]
                         net (fo=1, routed)           0.000    38.485    alum/divider/D_registers_q_reg[7][12]_i_358_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.599 r  alum/divider/D_registers_q_reg[7][12]_i_353/CO[3]
                         net (fo=1, routed)           0.000    38.599    alum/divider/D_registers_q_reg[7][12]_i_353_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.713 r  alum/divider/D_registers_q_reg[7][12]_i_348/CO[3]
                         net (fo=1, routed)           0.000    38.713    alum/divider/D_registers_q_reg[7][12]_i_348_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.827 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.827    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.941 r  alum/divider/D_registers_q_reg[7][12]_i_339/CO[3]
                         net (fo=1, routed)           0.000    38.941    alum/divider/D_registers_q_reg[7][12]_i_339_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.055 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[3]
                         net (fo=1, routed)           0.000    39.055    alum/divider/D_registers_q_reg[7][12]_i_311_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.283 r  alum/divider/D_registers_q_reg[7][12]_i_278/CO[2]
                         net (fo=41, routed)          0.876    40.160    alum/divider/D_registers_q_reg[7][12]_i_278_n_1
    SLICE_X46Y11         LUT2 (Prop_lut2_I1_O)        0.313    40.473 r  alum/divider/D_registers_q[7][12]_i_366/O
                         net (fo=1, routed)           0.000    40.473    alum/divider/D_registers_q[7][12]_i_366_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.006 r  alum/divider/D_registers_q_reg[7][12]_i_326/CO[3]
                         net (fo=1, routed)           0.000    41.006    alum/divider/D_registers_q_reg[7][12]_i_326_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.123 r  alum/divider/D_registers_q_reg[7][12]_i_321/CO[3]
                         net (fo=1, routed)           0.000    41.123    alum/divider/D_registers_q_reg[7][12]_i_321_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.240 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    41.240    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.357 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.357    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.474 r  alum/divider/D_registers_q_reg[7][12]_i_306/CO[3]
                         net (fo=1, routed)           0.000    41.474    alum/divider/D_registers_q_reg[7][12]_i_306_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.591 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.591    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.708 r  alum/divider/D_registers_q_reg[7][12]_i_239/CO[3]
                         net (fo=43, routed)          1.235    42.943    alum/divider/D_registers_q_reg[7][12]_i_239_n_0
    SLICE_X43Y11         LUT2 (Prop_lut2_I1_O)        0.124    43.067 r  alum/divider/D_registers_q[7][12]_i_334/O
                         net (fo=1, routed)           0.000    43.067    alum/divider/D_registers_q[7][12]_i_334_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.617 r  alum/divider/D_registers_q_reg[7][12]_i_293/CO[3]
                         net (fo=1, routed)           0.000    43.617    alum/divider/D_registers_q_reg[7][12]_i_293_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.731 r  alum/divider/D_registers_q_reg[7][12]_i_288/CO[3]
                         net (fo=1, routed)           0.000    43.731    alum/divider/D_registers_q_reg[7][12]_i_288_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.845 r  alum/divider/D_registers_q_reg[7][12]_i_283/CO[3]
                         net (fo=1, routed)           0.000    43.845    alum/divider/D_registers_q_reg[7][12]_i_283_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.959 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    43.959    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.073 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.073    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.187 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    44.187    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.301 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    44.301    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.572 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[0]
                         net (fo=45, routed)          1.108    45.680    alum/divider/D_registers_q_reg[7][12]_i_175_n_3
    SLICE_X41Y9          LUT2 (Prop_lut2_I1_O)        0.373    46.053 r  alum/divider/D_registers_q[7][12]_i_301/O
                         net (fo=1, routed)           0.000    46.053    alum/divider/D_registers_q[7][12]_i_301_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.603 r  alum/divider/D_registers_q_reg[7][12]_i_259/CO[3]
                         net (fo=1, routed)           0.000    46.603    alum/divider/D_registers_q_reg[7][12]_i_259_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.717 r  alum/divider/D_registers_q_reg[7][12]_i_254/CO[3]
                         net (fo=1, routed)           0.000    46.717    alum/divider/D_registers_q_reg[7][12]_i_254_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.831 r  alum/divider/D_registers_q_reg[7][12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    46.831    alum/divider/D_registers_q_reg[7][12]_i_249_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.945 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    46.945    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.059 r  alum/divider/D_registers_q_reg[7][12]_i_233/CO[3]
                         net (fo=1, routed)           0.000    47.059    alum/divider/D_registers_q_reg[7][12]_i_233_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.173 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    47.173    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.287 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[3]
                         net (fo=1, routed)           0.000    47.287    alum/divider/D_registers_q_reg[7][12]_i_174_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.444 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[1]
                         net (fo=47, routed)          0.902    48.346    alum/divider/D_registers_q_reg[7][12]_i_144_n_2
    SLICE_X40Y9          LUT2 (Prop_lut2_I1_O)        0.329    48.675 r  alum/divider/D_registers_q[7][12]_i_267/O
                         net (fo=1, routed)           0.000    48.675    alum/divider/D_registers_q[7][12]_i_267_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.225 r  alum/divider/D_registers_q_reg[7][12]_i_224/CO[3]
                         net (fo=1, routed)           0.000    49.225    alum/divider/D_registers_q_reg[7][12]_i_224_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.339 r  alum/divider/D_registers_q_reg[7][12]_i_219/CO[3]
                         net (fo=1, routed)           0.000    49.339    alum/divider/D_registers_q_reg[7][12]_i_219_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.453 r  alum/divider/D_registers_q_reg[7][12]_i_214/CO[3]
                         net (fo=1, routed)           0.000    49.453    alum/divider/D_registers_q_reg[7][12]_i_214_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.567 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    49.567    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.681 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    49.681    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.795 r  alum/divider/D_registers_q_reg[7][12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    49.795    alum/divider/D_registers_q_reg[7][12]_i_169_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.909 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    49.909    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.137 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[2]
                         net (fo=49, routed)          0.940    51.077    alum/divider/D_registers_q_reg[7][12]_i_112_n_1
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.313    51.390 r  alum/divider/D_registers_q[7][12]_i_247/O
                         net (fo=1, routed)           0.000    51.390    alum/divider/D_registers_q[7][12]_i_247_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.923 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    51.923    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.040 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    52.040    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.157 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    52.157    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.274 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    52.274    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.391 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[3]
                         net (fo=1, routed)           0.000    52.391    alum/divider/D_registers_q_reg[7][12]_i_164_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.508 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    52.508    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.625 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[3]
                         net (fo=1, routed)           0.000    52.625    alum/divider/D_registers_q_reg[7][12]_i_111_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.742 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=51, routed)          1.600    54.342    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X38Y1          LUT2 (Prop_lut2_I1_O)        0.124    54.466 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    54.466    alum/divider/ram_reg_i_954_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.999 r  alum/divider/ram_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    54.999    alum/divider/ram_reg_i_883_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.116 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    55.116    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.233 r  alum/divider/D_registers_q_reg[7][12]_i_155/CO[3]
                         net (fo=1, routed)           0.000    55.233    alum/divider/D_registers_q_reg[7][12]_i_155_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.350 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    55.350    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.467 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.467    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.584 r  alum/divider/D_registers_q_reg[7][12]_i_106/CO[3]
                         net (fo=1, routed)           0.000    55.584    alum/divider/D_registers_q_reg[7][12]_i_106_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.701 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=1, routed)           0.000    55.701    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.818 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    55.818    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.072 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[0]
                         net (fo=52, routed)          0.927    56.999    alum/divider/D_registers_q_reg[7][12]_i_47_n_3
    SLICE_X36Y0          LUT3 (Prop_lut3_I0_O)        0.367    57.366 r  alum/divider/ram_reg_i_950/O
                         net (fo=1, routed)           0.000    57.366    alum/divider/ram_reg_i_950_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.916 r  alum/divider/ram_reg_i_878/CO[3]
                         net (fo=1, routed)           0.000    57.916    alum/divider/ram_reg_i_878_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.030 r  alum/divider/ram_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    58.030    alum/divider/ram_reg_i_808_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.144 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    58.144    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.258 r  alum/divider/D_registers_q_reg[7][12]_i_128/CO[3]
                         net (fo=1, routed)           0.000    58.258    alum/divider/D_registers_q_reg[7][12]_i_128_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.372 r  alum/divider/D_registers_q_reg[7][12]_i_101/CO[3]
                         net (fo=1, routed)           0.000    58.372    alum/divider/D_registers_q_reg[7][12]_i_101_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.486 r  alum/divider/D_registers_q_reg[7][12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    58.486    alum/divider/D_registers_q_reg[7][12]_i_79_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.600 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.600    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.714 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.714    alum/divider/D_registers_q_reg[7][12]_i_46_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.871 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          0.680    59.551    alum/divider/d0[12]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    59.880 r  alum/divider/ram_reg_i_947/O
                         net (fo=1, routed)           0.000    59.880    alum/divider/ram_reg_i_947_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.430 r  alum/divider/ram_reg_i_873/CO[3]
                         net (fo=1, routed)           0.000    60.430    alum/divider/ram_reg_i_873_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.544 r  alum/divider/ram_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    60.544    alum/divider/ram_reg_i_803_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.658 r  alum/divider/ram_reg_i_741/CO[3]
                         net (fo=1, routed)           0.000    60.658    alum/divider/ram_reg_i_741_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.772 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    60.772    alum/divider/ram_reg_i_735_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.886 r  alum/divider/ram_reg_i_667/CO[3]
                         net (fo=1, routed)           0.000    60.886    alum/divider/ram_reg_i_667_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.000 r  alum/divider/ram_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    61.000    alum/divider/ram_reg_i_589_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.114 r  alum/divider/ram_reg_i_501/CO[3]
                         net (fo=1, routed)           0.000    61.114    alum/divider/ram_reg_i_501_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.228 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.228    alum/divider/ram_reg_i_404_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.385 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          0.977    62.361    alum/divider/d0[11]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    63.146 r  alum/divider/ram_reg_i_872/CO[3]
                         net (fo=1, routed)           0.000    63.146    alum/divider/ram_reg_i_872_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.260 r  alum/divider/ram_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    63.260    alum/divider/ram_reg_i_802_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.374 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    63.374    alum/divider/ram_reg_i_740_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.488 r  alum/divider/ram_reg_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.488    alum/divider/ram_reg_i_677_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.602 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    63.602    alum/divider/ram_reg_i_601_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.716 r  alum/divider/ram_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    63.716    alum/divider/ram_reg_i_514_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.830 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    63.830    alum/divider/ram_reg_i_419_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.944 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    63.944    alum/divider/ram_reg_i_314_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.101 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          1.087    65.188    alum/divider/d0[10]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.973 r  alum/divider/ram_reg_i_888/CO[3]
                         net (fo=1, routed)           0.000    65.973    alum/divider/ram_reg_i_888_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.087 r  alum/divider/ram_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    66.087    alum/divider/ram_reg_i_813_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.201 r  alum/divider/ram_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    66.201    alum/divider/ram_reg_i_746_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.315 r  alum/divider/ram_reg_i_682/CO[3]
                         net (fo=1, routed)           0.000    66.315    alum/divider/ram_reg_i_682_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.429 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    66.429    alum/divider/ram_reg_i_606_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.543 r  alum/divider/ram_reg_i_519/CO[3]
                         net (fo=1, routed)           0.000    66.543    alum/divider/ram_reg_i_519_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.657 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    66.657    alum/divider/ram_reg_i_426_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.771 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    66.771    alum/divider/ram_reg_i_324_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.928 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          0.901    67.829    alum/divider/d0[9]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    68.158 r  alum/divider/ram_reg_i_963/O
                         net (fo=1, routed)           0.000    68.158    alum/divider/ram_reg_i_963_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.708 r  alum/divider/ram_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    68.708    alum/divider/ram_reg_i_894_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.822 r  alum/divider/ram_reg_i_823/CO[3]
                         net (fo=1, routed)           0.000    68.822    alum/divider/ram_reg_i_823_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.936 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    68.936    alum/divider/ram_reg_i_757_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.050 r  alum/divider/ram_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    69.050    alum/divider/ram_reg_i_751_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.164 r  alum/divider/ram_reg_i_687/CO[3]
                         net (fo=1, routed)           0.000    69.164    alum/divider/ram_reg_i_687_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.278 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    69.278    alum/divider/ram_reg_i_611_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.392 r  alum/divider/ram_reg_i_524/CO[3]
                         net (fo=1, routed)           0.000    69.392    alum/divider/ram_reg_i_524_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.506 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    69.506    alum/divider/ram_reg_i_431_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.663 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.024    70.688    alum/divider/d0[8]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    71.017 r  alum/divider/ram_reg_i_960/O
                         net (fo=1, routed)           0.000    71.017    alum/divider/ram_reg_i_960_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.550 r  alum/divider/ram_reg_i_893/CO[3]
                         net (fo=1, routed)           0.000    71.550    alum/divider/ram_reg_i_893_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.667 r  alum/divider/ram_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    71.667    alum/divider/ram_reg_i_822_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.784 r  alum/divider/ram_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    71.784    alum/divider/ram_reg_i_756_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.901 r  alum/divider/ram_reg_i_693/CO[3]
                         net (fo=1, routed)           0.000    71.901    alum/divider/ram_reg_i_693_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.018 r  alum/divider/ram_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    72.018    alum/divider/ram_reg_i_619_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.135 r  alum/divider/ram_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    72.135    alum/divider/ram_reg_i_531_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.252 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    72.252    alum/divider/ram_reg_i_439_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.369 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    72.369    alum/divider/ram_reg_i_337_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.526 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          1.172    73.698    alum/divider/d0[7]
    SLICE_X43Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    74.486 r  alum/divider/ram_reg_i_913/CO[3]
                         net (fo=1, routed)           0.000    74.486    alum/divider/ram_reg_i_913_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.600 r  alum/divider/ram_reg_i_847/CO[3]
                         net (fo=1, routed)           0.000    74.600    alum/divider/ram_reg_i_847_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.714 r  alum/divider/ram_reg_i_832/CO[3]
                         net (fo=1, routed)           0.000    74.714    alum/divider/ram_reg_i_832_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.828 r  alum/divider/ram_reg_i_762/CO[3]
                         net (fo=1, routed)           0.000    74.828    alum/divider/ram_reg_i_762_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.942 r  alum/divider/ram_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    74.942    alum/divider/ram_reg_i_698_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.056 r  alum/divider/ram_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    75.056    alum/divider/ram_reg_i_626_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.170 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    75.170    alum/divider/ram_reg_i_540_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.284 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    75.284    alum/divider/ram_reg_i_446_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.441 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.102    76.543    alum/divider/d0[6]
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.329    76.872 r  alum/divider/ram_reg_i_969/O
                         net (fo=1, routed)           0.000    76.872    alum/divider/ram_reg_i_969_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.422 r  alum/divider/ram_reg_i_908/CO[3]
                         net (fo=1, routed)           0.000    77.422    alum/divider/ram_reg_i_908_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.536 r  alum/divider/ram_reg_i_842/CO[3]
                         net (fo=1, routed)           0.000    77.536    alum/divider/ram_reg_i_842_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.650 r  alum/divider/ram_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    77.650    alum/divider/ram_reg_i_773_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.764 r  alum/divider/ram_reg_i_767/CO[3]
                         net (fo=1, routed)           0.000    77.764    alum/divider/ram_reg_i_767_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.878 r  alum/divider/ram_reg_i_703/CO[3]
                         net (fo=1, routed)           0.000    77.878    alum/divider/ram_reg_i_703_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.992 r  alum/divider/ram_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    77.992    alum/divider/ram_reg_i_631_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.106 r  alum/divider/ram_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    78.106    alum/divider/ram_reg_i_546_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.220 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    78.220    alum/divider/ram_reg_i_457_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.377 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          0.911    79.288    alum/divider/d0[5]
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.329    79.617 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    79.617    alum/divider/ram_reg_i_966_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.167 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    80.167    alum/divider/ram_reg_i_907_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.281 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    80.281    alum/divider/ram_reg_i_841_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.395 r  alum/divider/ram_reg_i_772/CO[3]
                         net (fo=1, routed)           0.000    80.395    alum/divider/ram_reg_i_772_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.509 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    80.509    alum/divider/ram_reg_i_708_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.623 r  alum/divider/ram_reg_i_636/CO[3]
                         net (fo=1, routed)           0.000    80.623    alum/divider/ram_reg_i_636_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.737 r  alum/divider/ram_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    80.737    alum/divider/ram_reg_i_551_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.851 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    80.851    alum/divider/ram_reg_i_460_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.965 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    80.965    alum/divider/ram_reg_i_356_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.122 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          1.055    82.177    alum/divider/d0[4]
    SLICE_X48Y0          LUT3 (Prop_lut3_I0_O)        0.329    82.506 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    82.506    alum/divider/ram_reg_i_975_n_0
    SLICE_X48Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.056 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    83.056    alum/divider/ram_reg_i_922_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.170 r  alum/divider/ram_reg_i_852/CO[3]
                         net (fo=1, routed)           0.000    83.170    alum/divider/ram_reg_i_852_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.284 r  alum/divider/ram_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    83.284    alum/divider/ram_reg_i_778_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.398 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    83.398    alum/divider/ram_reg_i_713_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.512 r  alum/divider/ram_reg_i_641/CO[3]
                         net (fo=1, routed)           0.000    83.512    alum/divider/ram_reg_i_641_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.626 r  alum/divider/ram_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    83.626    alum/divider/ram_reg_i_556_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.740 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    83.740    alum/divider/ram_reg_i_465_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.854 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    83.854    alum/divider/ram_reg_i_362_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.011 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          1.015    85.027    alum/divider/d0[3]
    SLICE_X47Y0          LUT3 (Prop_lut3_I0_O)        0.329    85.356 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    85.356    alum/divider/ram_reg_i_978_n_0
    SLICE_X47Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.906 r  alum/divider/ram_reg_i_927/CO[3]
                         net (fo=1, routed)           0.000    85.906    alum/divider/ram_reg_i_927_n_0
    SLICE_X47Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.020 r  alum/divider/ram_reg_i_857/CO[3]
                         net (fo=1, routed)           0.000    86.020    alum/divider/ram_reg_i_857_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.134 r  alum/divider/ram_reg_i_783/CO[3]
                         net (fo=1, routed)           0.000    86.134    alum/divider/ram_reg_i_783_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.248 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    86.248    alum/divider/ram_reg_i_718_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.362 r  alum/divider/ram_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000    86.362    alum/divider/ram_reg_i_646_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.476 r  alum/divider/ram_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    86.476    alum/divider/ram_reg_i_561_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.590 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    86.590    alum/divider/ram_reg_i_473_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.704 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    86.704    alum/divider/ram_reg_i_375_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.861 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.984    87.844    alum/divider/d0[2]
    SLICE_X49Y2          LUT3 (Prop_lut3_I0_O)        0.329    88.173 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    88.173    alum/divider/ram_reg_i_981_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.723 r  alum/divider/ram_reg_i_932/CO[3]
                         net (fo=1, routed)           0.000    88.723    alum/divider/ram_reg_i_932_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.837 r  alum/divider/ram_reg_i_862/CO[3]
                         net (fo=1, routed)           0.000    88.837    alum/divider/ram_reg_i_862_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.951 r  alum/divider/ram_reg_i_788/CO[3]
                         net (fo=1, routed)           0.000    88.951    alum/divider/ram_reg_i_788_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.065 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    89.065    alum/divider/ram_reg_i_723_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.179 r  alum/divider/ram_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000    89.179    alum/divider/ram_reg_i_651_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.293 r  alum/divider/ram_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    89.293    alum/divider/ram_reg_i_566_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.407 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    89.407    alum/divider/ram_reg_i_478_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.521 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    89.521    alum/divider/ram_reg_i_380_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.678 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          1.169    90.848    alum/divider/d0[1]
    SLICE_X46Y2          LUT3 (Prop_lut3_I0_O)        0.329    91.177 r  alum/divider/ram_reg_i_990/O
                         net (fo=1, routed)           0.000    91.177    alum/divider/ram_reg_i_990_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    91.690 r  alum/divider/ram_reg_i_982/CO[3]
                         net (fo=1, routed)           0.000    91.690    alum/divider/ram_reg_i_982_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.807 r  alum/divider/ram_reg_i_937/CO[3]
                         net (fo=1, routed)           0.000    91.807    alum/divider/ram_reg_i_937_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.924 r  alum/divider/ram_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    91.924    alum/divider/ram_reg_i_867_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.041 r  alum/divider/ram_reg_i_793/CO[3]
                         net (fo=1, routed)           0.000    92.041    alum/divider/ram_reg_i_793_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.158 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    92.158    alum/divider/ram_reg_i_728_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.275 r  alum/divider/ram_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    92.275    alum/divider/ram_reg_i_656_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.392 r  alum/divider/ram_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    92.392    alum/divider/ram_reg_i_571_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.509 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.509    alum/divider/ram_reg_i_483_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    92.763 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.613    93.376    sm/d0[0]
    SLICE_X41Y7          LUT6 (Prop_lut6_I4_O)        0.367    93.743 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.151    93.894    sm/ram_reg_i_254_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I1_O)        0.124    94.018 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    94.018    sm/ram_reg_i_136_n_0
    SLICE_X41Y7          MUXF7 (Prop_muxf7_I0_O)      0.212    94.230 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.925    95.155    sm/M_alum_out[0]
    SLICE_X50Y10         LUT6 (Prop_lut6_I5_O)        0.299    95.454 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.792    96.246    L_reg/D[0]
    SLICE_X59Y11         FDRE                                         r  L_reg/D_registers_q_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.515   101.515    L_reg/clk_out1
    SLICE_X59Y11         FDRE                                         r  L_reg/D_registers_q_reg[0][0]/C
                         clock pessimism              0.080   101.595    
                         clock uncertainty           -0.149   101.446    
    SLICE_X59Y11         FDRE (Setup_fdre_C_D)       -0.067   101.379    L_reg/D_registers_q_reg[0][0]
  -------------------------------------------------------------------
                         required time                        101.379    
                         arrival time                         -96.246    
  -------------------------------------------------------------------
                         slack                                  5.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X63Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cond_butt_next_play/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     0.857    cond_butt_next_play/D_ctr_q_reg[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.017 r  cond_butt_next_play/D_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.018    cond_butt_next_play/D_ctr_q_reg[0]_i_3_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.072 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.072    cond_butt_next_play/D_ctr_q_reg[4]_i_1__0_n_7
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/C
                         clock pessimism              0.000     0.864    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     0.970    cond_butt_next_play/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X63Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cond_butt_next_play/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     0.857    cond_butt_next_play/D_ctr_q_reg[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.017 r  cond_butt_next_play/D_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.018    cond_butt_next_play/D_ctr_q_reg[0]_i_3_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.083 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.083    cond_butt_next_play/D_ctr_q_reg[4]_i_1__0_n_5
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[6]/C
                         clock pessimism              0.000     0.864    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     0.970    cond_butt_next_play/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_93105851[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_93105851[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.590     0.590    forLoop_idx_0_93105851[3].cond_butt_dirs/sync/clk_out1
    SLICE_X63Y62         FDRE                                         r  forLoop_idx_0_93105851[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  forLoop_idx_0_93105851[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.787    forLoop_idx_0_93105851[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X63Y62         FDRE                                         r  forLoop_idx_0_93105851[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.859     0.859    forLoop_idx_0_93105851[3].cond_butt_dirs/sync/clk_out1
    SLICE_X63Y62         FDRE                                         r  forLoop_idx_0_93105851[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.270     0.590    
    SLICE_X63Y62         FDRE (Hold_fdre_C_D)         0.075     0.665    forLoop_idx_0_93105851[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X63Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cond_butt_next_play/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     0.857    cond_butt_next_play/D_ctr_q_reg[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.017 r  cond_butt_next_play/D_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.018    cond_butt_next_play/D_ctr_q_reg[0]_i_3_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.108 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.108    cond_butt_next_play/D_ctr_q_reg[4]_i_1__0_n_6
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[5]/C
                         clock pessimism              0.000     0.864    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     0.970    cond_butt_next_play/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X63Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cond_butt_next_play/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     0.857    cond_butt_next_play/D_ctr_q_reg[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.017 r  cond_butt_next_play/D_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.018    cond_butt_next_play/D_ctr_q_reg[0]_i_3_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.108 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.108    cond_butt_next_play/D_ctr_q_reg[4]_i_1__0_n_4
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[7]/C
                         clock pessimism              0.000     0.864    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     0.970    cond_butt_next_play/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X63Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cond_butt_next_play/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     0.857    cond_butt_next_play/D_ctr_q_reg[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.017 r  cond_butt_next_play/D_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.018    cond_butt_next_play/D_ctr_q_reg[0]_i_3_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.057 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.057    cond_butt_next_play/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.111 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.111    cond_butt_next_play/D_ctr_q_reg[8]_i_1__0_n_7
    SLICE_X63Y51         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X63Y51         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[8]/C
                         clock pessimism              0.000     0.864    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.105     0.970    cond_butt_next_play/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X63Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cond_butt_next_play/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     0.857    cond_butt_next_play/D_ctr_q_reg[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.017 r  cond_butt_next_play/D_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.018    cond_butt_next_play/D_ctr_q_reg[0]_i_3_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.057 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.057    cond_butt_next_play/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.122 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.122    cond_butt_next_play/D_ctr_q_reg[8]_i_1__0_n_5
    SLICE_X63Y51         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X63Y51         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[10]/C
                         clock pessimism              0.000     0.864    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.105     0.970    cond_butt_next_play/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_93105851[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_93105851[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.585     0.585    forLoop_idx_0_93105851[0].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y69         FDRE                                         r  forLoop_idx_0_93105851[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.164     0.749 r  forLoop_idx_0_93105851[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.805    forLoop_idx_0_93105851[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X64Y69         FDRE                                         r  forLoop_idx_0_93105851[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.853     0.853    forLoop_idx_0_93105851[0].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y69         FDRE                                         r  forLoop_idx_0_93105851[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.269     0.585    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.060     0.645    forLoop_idx_0_93105851[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.594     0.594    cond_butt_next_play/sync/clk_out1
    SLICE_X64Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.164     0.758 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.814    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.864     0.864    cond_butt_next_play/sync/clk_out1
    SLICE_X64Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X64Y52         FDRE (Hold_fdre_C_D)         0.060     0.654    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 forLoop_idx_0_93105851[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_93105851[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.585     0.585    forLoop_idx_0_93105851[1].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y69         FDRE                                         r  forLoop_idx_0_93105851[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.164     0.749 r  forLoop_idx_0_93105851[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.805    forLoop_idx_0_93105851[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y69         FDRE                                         r  forLoop_idx_0_93105851[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.853     0.853    forLoop_idx_0_93105851[1].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y69         FDRE                                         r  forLoop_idx_0_93105851[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.269     0.585    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.053     0.638    forLoop_idx_0_93105851[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y0      brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y1      brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    slowclk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X59Y11     L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X54Y9      L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X56Y8      L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X59Y10     L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X59Y8      L_reg/D_registers_q_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X56Y8      L_reg/D_registers_q_reg[0][2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y11     L_reg/D_registers_q_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y11     L_reg/D_registers_q_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y9      L_reg/D_registers_q_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y9      L_reg/D_registers_q_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y8      L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y8      L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y10     L_reg/D_registers_q_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y10     L_reg/D_registers_q_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y8      L_reg/D_registers_q_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y8      L_reg/D_registers_q_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y11     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y11     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y9      L_reg/D_registers_q_reg[0][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y9      L_reg/D_registers_q_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y8      L_reg/D_registers_q_reg[0][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y8      L_reg/D_registers_q_reg[0][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y10     L_reg/D_registers_q_reg[0][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y10     L_reg/D_registers_q_reg[0][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y8      L_reg/D_registers_q_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y8      L_reg/D_registers_q_reg[0][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_10
  To Clock:  clkfbout_clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_10
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    slowclk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  clk_0

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.604ns  (logic 0.642ns (11.456%)  route 4.962ns (88.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.624     1.624    reset_cond/clk_out1
    SLICE_X64Y28         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.518     2.142 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=148, routed)         4.022     6.164    bseg_driver/ctr/Q[0]
    SLICE_X53Y1          LUT5 (Prop_lut5_I0_O)        0.124     6.288 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.940     7.229    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X52Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.452     4.857    bseg_driver/ctr/clk
    SLICE_X52Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.604ns  (logic 0.642ns (11.456%)  route 4.962ns (88.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.624     1.624    reset_cond/clk_out1
    SLICE_X64Y28         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.518     2.142 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=148, routed)         4.022     6.164    bseg_driver/ctr/Q[0]
    SLICE_X53Y1          LUT5 (Prop_lut5_I0_O)        0.124     6.288 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.940     7.229    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X52Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.452     4.857    bseg_driver/ctr/clk
    SLICE_X52Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.466ns  (logic 0.642ns (11.746%)  route 4.824ns (88.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.624     1.624    reset_cond/clk_out1
    SLICE_X64Y28         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.518     2.142 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=148, routed)         4.022     6.164    bseg_driver/ctr/Q[0]
    SLICE_X53Y1          LUT5 (Prop_lut5_I0_O)        0.124     6.288 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.802     7.090    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X52Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.452     4.857    bseg_driver/ctr/clk
    SLICE_X52Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.466ns  (logic 0.642ns (11.746%)  route 4.824ns (88.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.624     1.624    reset_cond/clk_out1
    SLICE_X64Y28         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.518     2.142 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=148, routed)         4.022     6.164    bseg_driver/ctr/Q[0]
    SLICE_X53Y1          LUT5 (Prop_lut5_I0_O)        0.124     6.288 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.802     7.090    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X52Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.452     4.857    bseg_driver/ctr/clk
    SLICE_X52Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[13]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.466ns  (logic 0.642ns (11.746%)  route 4.824ns (88.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.624     1.624    reset_cond/clk_out1
    SLICE_X64Y28         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.518     2.142 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=148, routed)         4.022     6.164    bseg_driver/ctr/Q[0]
    SLICE_X53Y1          LUT5 (Prop_lut5_I0_O)        0.124     6.288 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.802     7.090    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X52Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.452     4.857    bseg_driver/ctr/clk
    SLICE_X52Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.466ns  (logic 0.642ns (11.746%)  route 4.824ns (88.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.624     1.624    reset_cond/clk_out1
    SLICE_X64Y28         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.518     2.142 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=148, routed)         4.022     6.164    bseg_driver/ctr/Q[0]
    SLICE_X53Y1          LUT5 (Prop_lut5_I0_O)        0.124     6.288 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.802     7.090    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X52Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.452     4.857    bseg_driver/ctr/clk
    SLICE_X52Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.317ns  (logic 0.642ns (12.073%)  route 4.675ns (87.927%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.624     1.624    reset_cond/clk_out1
    SLICE_X64Y28         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.518     2.142 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=148, routed)         4.022     6.164    bseg_driver/ctr/Q[0]
    SLICE_X53Y1          LUT5 (Prop_lut5_I0_O)        0.124     6.288 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.654     6.942    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X52Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.453     4.858    bseg_driver/ctr/clk
    SLICE_X52Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.317ns  (logic 0.642ns (12.073%)  route 4.675ns (87.927%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.624     1.624    reset_cond/clk_out1
    SLICE_X64Y28         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.518     2.142 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=148, routed)         4.022     6.164    bseg_driver/ctr/Q[0]
    SLICE_X53Y1          LUT5 (Prop_lut5_I0_O)        0.124     6.288 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.654     6.942    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X52Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.453     4.858    bseg_driver/ctr/clk
    SLICE_X52Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.317ns  (logic 0.642ns (12.073%)  route 4.675ns (87.927%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.624     1.624    reset_cond/clk_out1
    SLICE_X64Y28         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.518     2.142 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=148, routed)         4.022     6.164    bseg_driver/ctr/Q[0]
    SLICE_X53Y1          LUT5 (Prop_lut5_I0_O)        0.124     6.288 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.654     6.942    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X52Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.453     4.858    bseg_driver/ctr/clk
    SLICE_X52Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[8]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.317ns  (logic 0.642ns (12.073%)  route 4.675ns (87.927%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.624     1.624    reset_cond/clk_out1
    SLICE_X64Y28         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.518     2.142 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=148, routed)         4.022     6.164    bseg_driver/ctr/Q[0]
    SLICE_X53Y1          LUT5 (Prop_lut5_I0_O)        0.124     6.288 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.654     6.942    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X52Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.453     4.858    bseg_driver/ctr/clk
    SLICE_X52Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.860ns  (logic 0.209ns (11.239%)  route 1.651ns (88.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.585     0.585    reset_cond/clk_out1
    SLICE_X64Y28         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.164     0.749 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=148, routed)         1.509     2.258    aseg_driver/ctr/Q[0]
    SLICE_X65Y5          LUT5 (Prop_lut5_I0_O)        0.045     2.303 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.142     2.444    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X64Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.866     2.056    aseg_driver/ctr/clk
    SLICE_X64Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.860ns  (logic 0.209ns (11.239%)  route 1.651ns (88.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.585     0.585    reset_cond/clk_out1
    SLICE_X64Y28         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.164     0.749 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=148, routed)         1.509     2.258    aseg_driver/ctr/Q[0]
    SLICE_X65Y5          LUT5 (Prop_lut5_I0_O)        0.045     2.303 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.142     2.444    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X64Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.866     2.056    aseg_driver/ctr/clk
    SLICE_X64Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[1]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.860ns  (logic 0.209ns (11.239%)  route 1.651ns (88.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.585     0.585    reset_cond/clk_out1
    SLICE_X64Y28         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.164     0.749 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=148, routed)         1.509     2.258    aseg_driver/ctr/Q[0]
    SLICE_X65Y5          LUT5 (Prop_lut5_I0_O)        0.045     2.303 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.142     2.444    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X64Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.866     2.056    aseg_driver/ctr/clk
    SLICE_X64Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[2]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.860ns  (logic 0.209ns (11.239%)  route 1.651ns (88.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.585     0.585    reset_cond/clk_out1
    SLICE_X64Y28         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.164     0.749 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=148, routed)         1.509     2.258    aseg_driver/ctr/Q[0]
    SLICE_X65Y5          LUT5 (Prop_lut5_I0_O)        0.045     2.303 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.142     2.444    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X64Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.866     2.056    aseg_driver/ctr/clk
    SLICE_X64Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.864ns  (logic 0.209ns (11.210%)  route 1.655ns (88.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.585     0.585    reset_cond/clk_out1
    SLICE_X64Y28         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.164     0.749 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=148, routed)         1.509     2.257    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X59Y1          LUT5 (Prop_lut5_I0_O)        0.045     2.302 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.147     2.449    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X58Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    timerseg_driver/ctr/clk
    SLICE_X58Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.864ns  (logic 0.209ns (11.210%)  route 1.655ns (88.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.585     0.585    reset_cond/clk_out1
    SLICE_X64Y28         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.164     0.749 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=148, routed)         1.509     2.257    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X59Y1          LUT5 (Prop_lut5_I0_O)        0.045     2.302 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.147     2.449    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X58Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    timerseg_driver/ctr/clk
    SLICE_X58Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.864ns  (logic 0.209ns (11.210%)  route 1.655ns (88.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.585     0.585    reset_cond/clk_out1
    SLICE_X64Y28         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.164     0.749 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=148, routed)         1.509     2.257    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X59Y1          LUT5 (Prop_lut5_I0_O)        0.045     2.302 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.147     2.449    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X58Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    timerseg_driver/ctr/clk
    SLICE_X58Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[2]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.864ns  (logic 0.209ns (11.210%)  route 1.655ns (88.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.585     0.585    reset_cond/clk_out1
    SLICE_X64Y28         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.164     0.749 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=148, routed)         1.509     2.257    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X59Y1          LUT5 (Prop_lut5_I0_O)        0.045     2.302 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.147     2.449    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X58Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    timerseg_driver/ctr/clk
    SLICE_X58Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.904ns  (logic 0.209ns (10.980%)  route 1.695ns (89.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.585     0.585    reset_cond/clk_out1
    SLICE_X64Y28         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.164     0.749 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=148, routed)         1.509     2.257    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X59Y1          LUT5 (Prop_lut5_I0_O)        0.045     2.302 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.186     2.488    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X58Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     2.054    timerseg_driver/ctr/clk
    SLICE_X58Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.904ns  (logic 0.209ns (10.980%)  route 1.695ns (89.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.585     0.585    reset_cond/clk_out1
    SLICE_X64Y28         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.164     0.749 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=148, routed)         1.509     2.257    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X59Y1          LUT5 (Prop_lut5_I0_O)        0.045     2.302 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.186     2.488    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X58Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     2.054    timerseg_driver/ctr/clk
    SLICE_X58Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.660ns  (logic 4.600ns (36.333%)  route 8.060ns (63.667%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.221    timerseg_driver/ctr/clk
    SLICE_X58Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          1.768     7.445    L_reg/M_ctr_value_5[1]
    SLICE_X65Y1          LUT6 (Prop_lut6_I1_O)        0.124     7.569 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.738     8.307    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.431 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.024     9.456    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y13         LUT4 (Prop_lut4_I3_O)        0.148     9.604 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.530    14.134    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.748    17.881 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.881    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.578ns  (logic 4.375ns (34.781%)  route 8.203ns (65.219%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.221    timerseg_driver/ctr/clk
    SLICE_X58Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          1.768     7.445    L_reg/M_ctr_value_5[1]
    SLICE_X65Y1          LUT6 (Prop_lut6_I1_O)        0.124     7.569 r  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.738     8.307    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.431 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.173     9.605    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.124     9.729 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.524    14.253    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    17.800 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.800    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.015ns  (logic 4.354ns (36.237%)  route 7.661ns (63.763%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.221    timerseg_driver/ctr/clk
    SLICE_X58Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          1.768     7.445    L_reg/M_ctr_value_5[1]
    SLICE_X65Y1          LUT6 (Prop_lut6_I1_O)        0.124     7.569 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.738     8.307    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.431 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.022     9.454    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y13         LUT4 (Prop_lut4_I3_O)        0.124     9.578 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.132    13.710    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    17.236 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.236    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.967ns  (logic 4.407ns (36.828%)  route 7.560ns (63.172%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.221    timerseg_driver/ctr/clk
    SLICE_X58Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          1.768     7.445    L_reg/M_ctr_value_5[1]
    SLICE_X65Y1          LUT6 (Prop_lut6_I1_O)        0.124     7.569 r  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.738     8.307    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.431 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.159     9.591    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y13         LUT4 (Prop_lut4_I3_O)        0.124     9.715 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.895    13.609    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    17.189 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.189    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.795ns  (logic 5.007ns (42.451%)  route 6.788ns (57.549%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.221    aseg_driver/ctr/clk
    SLICE_X64Y8          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDRE (Prop_fdre_C_Q)         0.518     5.739 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.972     6.712    aseg_driver/ctr/S[0]
    SLICE_X61Y10         LUT2 (Prop_lut2_I0_O)        0.150     6.862 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.877     7.739    L_reg/aseg_OBUF[1]
    SLICE_X61Y10         LUT6 (Prop_lut6_I0_O)        0.326     8.065 r  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=1, routed)           1.119     9.184    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I1_O)        0.124     9.308 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.758    11.066    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I1_O)        0.153    11.219 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.061    13.280    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    17.016 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    17.016    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.785ns  (logic 5.021ns (42.609%)  route 6.763ns (57.391%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.571     5.155    bseg_driver/ctr/clk
    SLICE_X52Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.093     6.766    bseg_driver/ctr/S[1]
    SLICE_X53Y4          LUT2 (Prop_lut2_I1_O)        0.154     6.920 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           1.154     8.074    L_reg/bseg_OBUF[0]
    SLICE_X56Y2          LUT6 (Prop_lut6_I5_O)        0.327     8.401 f  L_reg/bseg_OBUF[10]_inst_i_16/O
                         net (fo=1, routed)           0.466     8.867    L_reg/bseg_OBUF[10]_inst_i_16_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.991 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.685     9.676    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X56Y3          LUT4 (Prop_lut4_I3_O)        0.153     9.829 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.366    13.195    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.745    16.940 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.940    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.750ns  (logic 5.011ns (42.647%)  route 6.739ns (57.353%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.571     5.155    bseg_driver/ctr/clk
    SLICE_X52Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.093     6.766    bseg_driver/ctr/S[1]
    SLICE_X53Y4          LUT2 (Prop_lut2_I1_O)        0.154     6.920 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           1.154     8.074    L_reg/bseg_OBUF[0]
    SLICE_X56Y2          LUT6 (Prop_lut6_I5_O)        0.327     8.401 f  L_reg/bseg_OBUF[10]_inst_i_16/O
                         net (fo=1, routed)           0.466     8.867    L_reg/bseg_OBUF[10]_inst_i_16_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.991 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.848     9.839    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X56Y3          LUT4 (Prop_lut4_I3_O)        0.150     9.989 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.178    13.167    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.738    16.905 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    16.905    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.625ns  (logic 4.595ns (39.523%)  route 7.031ns (60.477%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.221    timerseg_driver/ctr/clk
    SLICE_X58Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          1.768     7.445    L_reg/M_ctr_value_5[1]
    SLICE_X65Y1          LUT6 (Prop_lut6_I1_O)        0.124     7.569 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.738     8.307    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.431 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.022     9.454    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y13         LUT4 (Prop_lut4_I3_O)        0.150     9.604 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.502    13.106    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.741    16.847 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.847    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.606ns  (logic 4.765ns (41.056%)  route 6.841ns (58.944%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.221    aseg_driver/ctr/clk
    SLICE_X64Y8          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDRE (Prop_fdre_C_Q)         0.518     5.739 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.972     6.712    aseg_driver/ctr/S[0]
    SLICE_X61Y10         LUT2 (Prop_lut2_I0_O)        0.150     6.862 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.877     7.739    L_reg/aseg_OBUF[1]
    SLICE_X61Y10         LUT6 (Prop_lut6_I0_O)        0.326     8.065 r  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=1, routed)           1.119     9.184    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I1_O)        0.124     9.308 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.758    11.066    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I0_O)        0.124    11.190 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.114    13.304    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    16.827 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.827    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.586ns  (logic 4.932ns (42.571%)  route 6.654ns (57.429%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.221    aseg_driver/ctr/clk
    SLICE_X64Y8          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDRE (Prop_fdre_C_Q)         0.518     5.739 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.972     6.712    aseg_driver/ctr/S[0]
    SLICE_X61Y10         LUT2 (Prop_lut2_I0_O)        0.150     6.862 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.877     7.739    L_reg/aseg_OBUF[1]
    SLICE_X61Y10         LUT6 (Prop_lut6_I0_O)        0.326     8.065 r  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=1, routed)           1.119     9.184    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I1_O)        0.124     9.308 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.229    10.537    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I1_O)        0.116    10.653 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.456    13.109    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.698    16.807 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.807    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.625ns  (logic 1.517ns (57.775%)  route 1.109ns (42.225%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.538    aseg_driver/ctr/clk
    SLICE_X64Y8          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDRE (Prop_fdre_C_Q)         0.164     1.702 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.128     1.830    L_reg/M_ctr_value[0]
    SLICE_X63Y8          LUT6 (Prop_lut6_I1_O)        0.045     1.875 r  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=1, routed)           0.154     2.030    L_reg/aseg_OBUF[10]_inst_i_9_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I5_O)        0.045     2.075 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.412     2.487    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I0_O)        0.045     2.532 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.945    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         1.218     4.163 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.163    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.670ns  (logic 1.456ns (54.530%)  route 1.214ns (45.470%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.566     1.510    bseg_driver/ctr/clk
    SLICE_X52Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          FDRE (Prop_fdre_C_Q)         0.164     1.674 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.281     1.954    bseg_driver/ctr/S[1]
    SLICE_X56Y4          LUT2 (Prop_lut2_I1_O)        0.045     1.999 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.934     2.933    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     4.180 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.180    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.699ns  (logic 1.481ns (54.859%)  route 1.218ns (45.141%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.538    aseg_driver/ctr/clk
    SLICE_X64Y8          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDRE (Prop_fdre_C_Q)         0.164     1.702 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.456     2.158    aseg_driver/ctr/S[1]
    SLICE_X61Y11         LUT2 (Prop_lut2_I1_O)        0.043     2.201 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.762     2.963    aseg_OBUF[7]
    N4                   OBUF (Prop_obuf_I_O)         1.274     4.237 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.237    aseg[7]
    N4                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.729ns  (logic 1.507ns (55.207%)  route 1.223ns (44.793%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.538    aseg_driver/ctr/clk
    SLICE_X64Y8          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDRE (Prop_fdre_C_Q)         0.164     1.702 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.128     1.830    L_reg/M_ctr_value[0]
    SLICE_X63Y8          LUT6 (Prop_lut6_I1_O)        0.045     1.875 f  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=1, routed)           0.154     2.030    L_reg/aseg_OBUF[10]_inst_i_9_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I5_O)        0.045     2.075 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.499     2.574    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I1_O)        0.045     2.619 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.440     3.059    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         1.208     4.267 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.267    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.757ns  (logic 1.491ns (54.078%)  route 1.266ns (45.922%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.538    aseg_driver/ctr/clk
    SLICE_X64Y8          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDRE (Prop_fdre_C_Q)         0.164     1.702 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.337     2.039    aseg_driver/ctr/S[1]
    SLICE_X61Y10         LUT2 (Prop_lut2_I0_O)        0.045     2.084 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.929     3.013    aseg_OBUF[8]
    M4                   OBUF (Prop_obuf_I_O)         1.282     4.295 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.295    aseg[8]
    M4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.828ns  (logic 1.528ns (54.041%)  route 1.300ns (45.959%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.566     1.510    bseg_driver/ctr/clk
    SLICE_X52Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          FDRE (Prop_fdre_C_Q)         0.164     1.674 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.350     2.023    bseg_driver/ctr/S[0]
    SLICE_X56Y3          LUT2 (Prop_lut2_I1_O)        0.044     2.067 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.950     3.017    bseg_OBUF[8]
    R1                   OBUF (Prop_obuf_I_O)         1.320     4.338 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.338    bseg[8]
    R1                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.852ns  (logic 1.498ns (52.536%)  route 1.354ns (47.464%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.566     1.510    bseg_driver/ctr/clk
    SLICE_X52Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.250     1.923    L_reg/M_ctr_value_3[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I2_O)        0.045     1.968 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.144     2.112    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X57Y3          LUT3 (Prop_lut3_I0_O)        0.045     2.157 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.961     3.117    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         1.244     4.362 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.362    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.831ns  (logic 1.523ns (53.788%)  route 1.308ns (46.212%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.538    aseg_driver/ctr/clk
    SLICE_X64Y8          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDRE (Prop_fdre_C_Q)         0.164     1.702 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.128     1.830    L_reg/M_ctr_value[0]
    SLICE_X63Y8          LUT6 (Prop_lut6_I1_O)        0.045     1.875 f  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=1, routed)           0.154     2.030    L_reg/aseg_OBUF[10]_inst_i_9_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I5_O)        0.045     2.075 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.498     2.573    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I1_O)        0.045     2.618 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.527     3.145    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         1.224     4.369 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.369    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.860ns  (logic 1.500ns (52.436%)  route 1.360ns (47.564%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.566     1.510    bseg_driver/ctr/clk
    SLICE_X52Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.250     1.923    L_reg/M_ctr_value_3[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I2_O)        0.045     1.968 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.232     2.200    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X56Y3          LUT4 (Prop_lut4_I0_O)        0.045     2.245 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.879     3.124    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         1.246     4.370 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.370    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.847ns  (logic 1.437ns (50.488%)  route 1.410ns (49.512%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.538    timerseg_driver/ctr/clk
    SLICE_X58Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.141     1.679 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.315     1.994    timerseg_driver/ctr/S[0]
    SLICE_X63Y5          LUT2 (Prop_lut2_I0_O)        0.045     2.039 r  timerseg_driver/ctr/timerseg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           1.094     3.133    timerseg_OBUF[5]
    D3                   OBUF (Prop_obuf_I_O)         1.251     4.385 r  timerseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.385    timerseg[5]
    D3                                                                r  timerseg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.623ns  (logic 12.359ns (31.998%)  route 26.264ns (68.002%))
  Logic Levels:           33  (CARRY4=7 LUT2=6 LUT3=1 LUT4=5 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X56Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y6          FDRE (Prop_fdre_C_Q)         0.518     2.089 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.061     3.150    L_reg/Q[5]
    SLICE_X59Y6          LUT3 (Prop_lut3_I1_O)        0.124     3.274 f  L_reg/L_7ef4486a_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           1.035     4.309    L_reg/L_7ef4486a_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I1_O)        0.152     4.461 f  L_reg/L_7ef4486a_remainder0__0_carry__1_i_6__1/O
                         net (fo=6, routed)           0.839     5.300    L_reg/L_7ef4486a_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I0_O)        0.326     5.626 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.865     6.490    L_reg/D_registers_q_reg[6][6]_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I2_O)        0.152     6.642 r  L_reg/L_7ef4486a_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.742     7.384    L_reg/L_7ef4486a_remainder0__0_carry_i_9__1_n_0
    SLICE_X59Y3          LUT4 (Prop_lut4_I2_O)        0.332     7.716 r  L_reg/L_7ef4486a_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.716    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.266 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.266    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.380 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.380    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry__0_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.619 f  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.970     9.589    L_reg/L_7ef4486a_remainder0_6[10]
    SLICE_X63Y5          LUT5 (Prop_lut5_I4_O)        0.302     9.891 f  L_reg/i__carry__0_i_20/O
                         net (fo=5, routed)           0.828    10.719    L_reg/i__carry__0_i_20_n_0
    SLICE_X62Y4          LUT4 (Prop_lut4_I3_O)        0.124    10.843 f  L_reg/i__carry_i_16__3/O
                         net (fo=11, routed)          0.712    11.555    L_reg/i__carry_i_16__3_n_0
    SLICE_X60Y4          LUT5 (Prop_lut5_I0_O)        0.124    11.679 r  L_reg/i__carry__0_i_12__3/O
                         net (fo=5, routed)           1.121    12.801    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X64Y3          LUT4 (Prop_lut4_I1_O)        0.150    12.951 r  L_reg/i__carry_i_20__3/O
                         net (fo=3, routed)           0.802    13.752    L_reg/i__carry_i_20__3_n_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I0_O)        0.358    14.110 f  L_reg/i__carry_i_21__3/O
                         net (fo=2, routed)           0.832    14.942    L_reg/i__carry_i_21__3_n_0
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.327    15.269 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.711    15.980    L_reg/i__carry_i_12__1_n_0
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.150    16.130 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.572    16.702    timerseg_driver/decimal_renderer/i__carry_i_12__2[0]
    SLICE_X61Y3          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757    17.459 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.459    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.698 f  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.992    18.690    L_reg/L_7ef4486a_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.302    18.992 f  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.151    19.143    L_reg/i__carry_i_25__0_n_0
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.124    19.267 f  L_reg/i__carry_i_11__1/O
                         net (fo=9, routed)           0.970    20.237    L_reg/i__carry_i_11__1_n_0
    SLICE_X60Y0          LUT6 (Prop_lut6_I0_O)        0.124    20.361 r  L_reg/i__carry_i_32/O
                         net (fo=1, routed)           0.493    20.854    L_reg/i__carry_i_32_n_0
    SLICE_X61Y0          LUT2 (Prop_lut2_I1_O)        0.150    21.004 f  L_reg/i__carry_i_18__4/O
                         net (fo=6, routed)           0.946    21.951    L_reg/i__carry_i_18__4_n_0
    SLICE_X64Y1          LUT2 (Prop_lut2_I1_O)        0.326    22.277 r  L_reg/i__carry_i_28/O
                         net (fo=2, routed)           0.604    22.881    L_reg/i__carry_i_28_n_0
    SLICE_X64Y0          LUT6 (Prop_lut6_I4_O)        0.124    23.005 r  L_reg/i__carry_i_15__3/O
                         net (fo=2, routed)           0.963    23.968    L_reg/i__carry_i_15__3_n_0
    SLICE_X63Y0          LUT2 (Prop_lut2_I1_O)        0.149    24.117 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.676    24.793    L_reg/D_registers_q_reg[6][3]_3[0]
    SLICE_X62Y0          LUT6 (Prop_lut6_I0_O)        0.332    25.125 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    25.125    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X62Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.675 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.675    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.009 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.814    26.823    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X63Y2          LUT6 (Prop_lut6_I0_O)        0.303    27.126 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.797    27.923    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I1_O)        0.124    28.047 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=3, routed)           1.048    29.096    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X61Y1          LUT5 (Prop_lut5_I4_O)        0.154    29.250 f  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=1, routed)           0.996    30.246    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I0_O)        0.327    30.573 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.194    31.767    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y13         LUT4 (Prop_lut4_I1_O)        0.150    31.917 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.530    36.447    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.748    40.195 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.195    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.442ns  (logic 12.219ns (31.785%)  route 26.223ns (68.215%))
  Logic Levels:           34  (CARRY4=7 LUT2=6 LUT3=2 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X56Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y6          FDRE (Prop_fdre_C_Q)         0.518     2.089 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.061     3.150    L_reg/Q[5]
    SLICE_X59Y6          LUT3 (Prop_lut3_I1_O)        0.124     3.274 f  L_reg/L_7ef4486a_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           1.035     4.309    L_reg/L_7ef4486a_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I1_O)        0.152     4.461 f  L_reg/L_7ef4486a_remainder0__0_carry__1_i_6__1/O
                         net (fo=6, routed)           0.839     5.300    L_reg/L_7ef4486a_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I0_O)        0.326     5.626 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.865     6.490    L_reg/D_registers_q_reg[6][6]_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I2_O)        0.152     6.642 r  L_reg/L_7ef4486a_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.742     7.384    L_reg/L_7ef4486a_remainder0__0_carry_i_9__1_n_0
    SLICE_X59Y3          LUT4 (Prop_lut4_I2_O)        0.332     7.716 r  L_reg/L_7ef4486a_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.716    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.266 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.266    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.380 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.380    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry__0_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.619 f  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.970     9.589    L_reg/L_7ef4486a_remainder0_6[10]
    SLICE_X63Y5          LUT5 (Prop_lut5_I4_O)        0.302     9.891 f  L_reg/i__carry__0_i_20/O
                         net (fo=5, routed)           0.828    10.719    L_reg/i__carry__0_i_20_n_0
    SLICE_X62Y4          LUT4 (Prop_lut4_I3_O)        0.124    10.843 f  L_reg/i__carry_i_16__3/O
                         net (fo=11, routed)          0.712    11.555    L_reg/i__carry_i_16__3_n_0
    SLICE_X60Y4          LUT5 (Prop_lut5_I0_O)        0.124    11.679 r  L_reg/i__carry__0_i_12__3/O
                         net (fo=5, routed)           1.121    12.801    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X64Y3          LUT4 (Prop_lut4_I1_O)        0.150    12.951 r  L_reg/i__carry_i_20__3/O
                         net (fo=3, routed)           0.802    13.752    L_reg/i__carry_i_20__3_n_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I0_O)        0.358    14.110 f  L_reg/i__carry_i_21__3/O
                         net (fo=2, routed)           0.832    14.942    L_reg/i__carry_i_21__3_n_0
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.327    15.269 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.711    15.980    L_reg/i__carry_i_12__1_n_0
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.150    16.130 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.572    16.702    timerseg_driver/decimal_renderer/i__carry_i_12__2[0]
    SLICE_X61Y3          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757    17.459 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.459    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.698 f  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.992    18.690    L_reg/L_7ef4486a_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.302    18.992 f  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.151    19.143    L_reg/i__carry_i_25__0_n_0
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.124    19.267 f  L_reg/i__carry_i_11__1/O
                         net (fo=9, routed)           0.970    20.237    L_reg/i__carry_i_11__1_n_0
    SLICE_X60Y0          LUT6 (Prop_lut6_I0_O)        0.124    20.361 r  L_reg/i__carry_i_32/O
                         net (fo=1, routed)           0.493    20.854    L_reg/i__carry_i_32_n_0
    SLICE_X61Y0          LUT2 (Prop_lut2_I1_O)        0.150    21.004 f  L_reg/i__carry_i_18__4/O
                         net (fo=6, routed)           0.946    21.951    L_reg/i__carry_i_18__4_n_0
    SLICE_X64Y1          LUT2 (Prop_lut2_I1_O)        0.326    22.277 r  L_reg/i__carry_i_28/O
                         net (fo=2, routed)           0.604    22.881    L_reg/i__carry_i_28_n_0
    SLICE_X64Y0          LUT6 (Prop_lut6_I4_O)        0.124    23.005 r  L_reg/i__carry_i_15__3/O
                         net (fo=2, routed)           0.963    23.968    L_reg/i__carry_i_15__3_n_0
    SLICE_X63Y0          LUT2 (Prop_lut2_I1_O)        0.149    24.117 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.676    24.793    L_reg/D_registers_q_reg[6][3]_3[0]
    SLICE_X62Y0          LUT6 (Prop_lut6_I0_O)        0.332    25.125 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    25.125    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X62Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.675 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.675    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.009 f  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.814    26.823    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X63Y2          LUT6 (Prop_lut6_I0_O)        0.303    27.126 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.797    27.923    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I1_O)        0.124    28.047 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=3, routed)           0.485    28.532    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_1
    SLICE_X63Y1          LUT4 (Prop_lut4_I3_O)        0.118    28.650 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.809    29.459    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_0
    SLICE_X65Y1          LUT6 (Prop_lut6_I0_O)        0.326    29.785 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.715    30.500    L_reg/timerseg_OBUF[10]_inst_i_1_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124    30.624 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.194    31.818    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y13         LUT3 (Prop_lut3_I0_O)        0.124    31.942 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.524    36.466    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    40.013 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.013    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.968ns  (logic 12.111ns (31.898%)  route 25.857ns (68.102%))
  Logic Levels:           33  (CARRY4=7 LUT2=6 LUT3=1 LUT4=5 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X56Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y6          FDRE (Prop_fdre_C_Q)         0.518     2.089 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.061     3.150    L_reg/Q[5]
    SLICE_X59Y6          LUT3 (Prop_lut3_I1_O)        0.124     3.274 f  L_reg/L_7ef4486a_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           1.035     4.309    L_reg/L_7ef4486a_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I1_O)        0.152     4.461 f  L_reg/L_7ef4486a_remainder0__0_carry__1_i_6__1/O
                         net (fo=6, routed)           0.839     5.300    L_reg/L_7ef4486a_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I0_O)        0.326     5.626 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.865     6.490    L_reg/D_registers_q_reg[6][6]_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I2_O)        0.152     6.642 r  L_reg/L_7ef4486a_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.742     7.384    L_reg/L_7ef4486a_remainder0__0_carry_i_9__1_n_0
    SLICE_X59Y3          LUT4 (Prop_lut4_I2_O)        0.332     7.716 r  L_reg/L_7ef4486a_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.716    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.266 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.266    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.380 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.380    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry__0_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.619 f  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.970     9.589    L_reg/L_7ef4486a_remainder0_6[10]
    SLICE_X63Y5          LUT5 (Prop_lut5_I4_O)        0.302     9.891 f  L_reg/i__carry__0_i_20/O
                         net (fo=5, routed)           0.828    10.719    L_reg/i__carry__0_i_20_n_0
    SLICE_X62Y4          LUT4 (Prop_lut4_I3_O)        0.124    10.843 f  L_reg/i__carry_i_16__3/O
                         net (fo=11, routed)          0.712    11.555    L_reg/i__carry_i_16__3_n_0
    SLICE_X60Y4          LUT5 (Prop_lut5_I0_O)        0.124    11.679 r  L_reg/i__carry__0_i_12__3/O
                         net (fo=5, routed)           1.121    12.801    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X64Y3          LUT4 (Prop_lut4_I1_O)        0.150    12.951 r  L_reg/i__carry_i_20__3/O
                         net (fo=3, routed)           0.802    13.752    L_reg/i__carry_i_20__3_n_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I0_O)        0.358    14.110 f  L_reg/i__carry_i_21__3/O
                         net (fo=2, routed)           0.832    14.942    L_reg/i__carry_i_21__3_n_0
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.327    15.269 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.711    15.980    L_reg/i__carry_i_12__1_n_0
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.150    16.130 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.572    16.702    timerseg_driver/decimal_renderer/i__carry_i_12__2[0]
    SLICE_X61Y3          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757    17.459 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.459    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.698 f  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.992    18.690    L_reg/L_7ef4486a_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.302    18.992 f  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.151    19.143    L_reg/i__carry_i_25__0_n_0
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.124    19.267 f  L_reg/i__carry_i_11__1/O
                         net (fo=9, routed)           0.970    20.237    L_reg/i__carry_i_11__1_n_0
    SLICE_X60Y0          LUT6 (Prop_lut6_I0_O)        0.124    20.361 r  L_reg/i__carry_i_32/O
                         net (fo=1, routed)           0.493    20.854    L_reg/i__carry_i_32_n_0
    SLICE_X61Y0          LUT2 (Prop_lut2_I1_O)        0.150    21.004 f  L_reg/i__carry_i_18__4/O
                         net (fo=6, routed)           0.946    21.951    L_reg/i__carry_i_18__4_n_0
    SLICE_X64Y1          LUT2 (Prop_lut2_I1_O)        0.326    22.277 r  L_reg/i__carry_i_28/O
                         net (fo=2, routed)           0.604    22.881    L_reg/i__carry_i_28_n_0
    SLICE_X64Y0          LUT6 (Prop_lut6_I4_O)        0.124    23.005 r  L_reg/i__carry_i_15__3/O
                         net (fo=2, routed)           0.963    23.968    L_reg/i__carry_i_15__3_n_0
    SLICE_X63Y0          LUT2 (Prop_lut2_I1_O)        0.149    24.117 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.676    24.793    L_reg/D_registers_q_reg[6][3]_3[0]
    SLICE_X62Y0          LUT6 (Prop_lut6_I0_O)        0.332    25.125 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    25.125    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X62Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.675 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.675    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.009 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.814    26.823    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X63Y2          LUT6 (Prop_lut6_I0_O)        0.303    27.126 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.797    27.923    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I1_O)        0.124    28.047 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=3, routed)           1.048    29.096    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X61Y1          LUT5 (Prop_lut5_I4_O)        0.154    29.250 f  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=1, routed)           0.996    30.246    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I0_O)        0.327    30.573 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.184    31.757    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y13         LUT4 (Prop_lut4_I0_O)        0.124    31.881 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.132    36.013    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    39.539 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.539    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.826ns  (logic 12.251ns (32.389%)  route 25.575ns (67.611%))
  Logic Levels:           34  (CARRY4=7 LUT2=6 LUT3=1 LUT4=6 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X56Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y6          FDRE (Prop_fdre_C_Q)         0.518     2.089 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.061     3.150    L_reg/Q[5]
    SLICE_X59Y6          LUT3 (Prop_lut3_I1_O)        0.124     3.274 f  L_reg/L_7ef4486a_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           1.035     4.309    L_reg/L_7ef4486a_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I1_O)        0.152     4.461 f  L_reg/L_7ef4486a_remainder0__0_carry__1_i_6__1/O
                         net (fo=6, routed)           0.839     5.300    L_reg/L_7ef4486a_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I0_O)        0.326     5.626 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.865     6.490    L_reg/D_registers_q_reg[6][6]_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I2_O)        0.152     6.642 r  L_reg/L_7ef4486a_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.742     7.384    L_reg/L_7ef4486a_remainder0__0_carry_i_9__1_n_0
    SLICE_X59Y3          LUT4 (Prop_lut4_I2_O)        0.332     7.716 r  L_reg/L_7ef4486a_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.716    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.266 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.266    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.380 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.380    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry__0_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.619 f  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.970     9.589    L_reg/L_7ef4486a_remainder0_6[10]
    SLICE_X63Y5          LUT5 (Prop_lut5_I4_O)        0.302     9.891 f  L_reg/i__carry__0_i_20/O
                         net (fo=5, routed)           0.828    10.719    L_reg/i__carry__0_i_20_n_0
    SLICE_X62Y4          LUT4 (Prop_lut4_I3_O)        0.124    10.843 f  L_reg/i__carry_i_16__3/O
                         net (fo=11, routed)          0.712    11.555    L_reg/i__carry_i_16__3_n_0
    SLICE_X60Y4          LUT5 (Prop_lut5_I0_O)        0.124    11.679 r  L_reg/i__carry__0_i_12__3/O
                         net (fo=5, routed)           1.121    12.801    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X64Y3          LUT4 (Prop_lut4_I1_O)        0.150    12.951 r  L_reg/i__carry_i_20__3/O
                         net (fo=3, routed)           0.802    13.752    L_reg/i__carry_i_20__3_n_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I0_O)        0.358    14.110 f  L_reg/i__carry_i_21__3/O
                         net (fo=2, routed)           0.832    14.942    L_reg/i__carry_i_21__3_n_0
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.327    15.269 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.711    15.980    L_reg/i__carry_i_12__1_n_0
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.150    16.130 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.572    16.702    timerseg_driver/decimal_renderer/i__carry_i_12__2[0]
    SLICE_X61Y3          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757    17.459 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.459    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.698 f  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.992    18.690    L_reg/L_7ef4486a_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.302    18.992 f  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.151    19.143    L_reg/i__carry_i_25__0_n_0
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.124    19.267 f  L_reg/i__carry_i_11__1/O
                         net (fo=9, routed)           0.970    20.237    L_reg/i__carry_i_11__1_n_0
    SLICE_X60Y0          LUT6 (Prop_lut6_I0_O)        0.124    20.361 r  L_reg/i__carry_i_32/O
                         net (fo=1, routed)           0.493    20.854    L_reg/i__carry_i_32_n_0
    SLICE_X61Y0          LUT2 (Prop_lut2_I1_O)        0.150    21.004 f  L_reg/i__carry_i_18__4/O
                         net (fo=6, routed)           0.946    21.951    L_reg/i__carry_i_18__4_n_0
    SLICE_X64Y1          LUT2 (Prop_lut2_I1_O)        0.326    22.277 r  L_reg/i__carry_i_28/O
                         net (fo=2, routed)           0.604    22.881    L_reg/i__carry_i_28_n_0
    SLICE_X64Y0          LUT6 (Prop_lut6_I4_O)        0.124    23.005 r  L_reg/i__carry_i_15__3/O
                         net (fo=2, routed)           0.963    23.968    L_reg/i__carry_i_15__3_n_0
    SLICE_X63Y0          LUT2 (Prop_lut2_I1_O)        0.149    24.117 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.676    24.793    L_reg/D_registers_q_reg[6][3]_3[0]
    SLICE_X62Y0          LUT6 (Prop_lut6_I0_O)        0.332    25.125 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    25.125    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X62Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.675 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.675    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.009 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.814    26.823    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X63Y2          LUT6 (Prop_lut6_I0_O)        0.303    27.126 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.797    27.923    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I1_O)        0.124    28.047 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=3, routed)           0.485    28.532    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_1
    SLICE_X63Y1          LUT4 (Prop_lut4_I3_O)        0.118    28.650 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.809    29.459    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_0
    SLICE_X65Y1          LUT6 (Prop_lut6_I0_O)        0.326    29.785 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.715    30.500    L_reg/timerseg_OBUF[10]_inst_i_1_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124    30.624 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.175    31.799    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y13         LUT4 (Prop_lut4_I1_O)        0.124    31.923 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.895    35.818    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    39.397 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.397    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.581ns  (logic 12.354ns (32.873%)  route 25.227ns (67.127%))
  Logic Levels:           33  (CARRY4=7 LUT2=6 LUT3=1 LUT4=5 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X56Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y6          FDRE (Prop_fdre_C_Q)         0.518     2.089 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.061     3.150    L_reg/Q[5]
    SLICE_X59Y6          LUT3 (Prop_lut3_I1_O)        0.124     3.274 f  L_reg/L_7ef4486a_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           1.035     4.309    L_reg/L_7ef4486a_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I1_O)        0.152     4.461 f  L_reg/L_7ef4486a_remainder0__0_carry__1_i_6__1/O
                         net (fo=6, routed)           0.839     5.300    L_reg/L_7ef4486a_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I0_O)        0.326     5.626 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.865     6.490    L_reg/D_registers_q_reg[6][6]_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I2_O)        0.152     6.642 r  L_reg/L_7ef4486a_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.742     7.384    L_reg/L_7ef4486a_remainder0__0_carry_i_9__1_n_0
    SLICE_X59Y3          LUT4 (Prop_lut4_I2_O)        0.332     7.716 r  L_reg/L_7ef4486a_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.716    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.266 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.266    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.380 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.380    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry__0_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.619 f  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.970     9.589    L_reg/L_7ef4486a_remainder0_6[10]
    SLICE_X63Y5          LUT5 (Prop_lut5_I4_O)        0.302     9.891 f  L_reg/i__carry__0_i_20/O
                         net (fo=5, routed)           0.828    10.719    L_reg/i__carry__0_i_20_n_0
    SLICE_X62Y4          LUT4 (Prop_lut4_I3_O)        0.124    10.843 f  L_reg/i__carry_i_16__3/O
                         net (fo=11, routed)          0.712    11.555    L_reg/i__carry_i_16__3_n_0
    SLICE_X60Y4          LUT5 (Prop_lut5_I0_O)        0.124    11.679 r  L_reg/i__carry__0_i_12__3/O
                         net (fo=5, routed)           1.121    12.801    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X64Y3          LUT4 (Prop_lut4_I1_O)        0.150    12.951 r  L_reg/i__carry_i_20__3/O
                         net (fo=3, routed)           0.802    13.752    L_reg/i__carry_i_20__3_n_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I0_O)        0.358    14.110 f  L_reg/i__carry_i_21__3/O
                         net (fo=2, routed)           0.832    14.942    L_reg/i__carry_i_21__3_n_0
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.327    15.269 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.711    15.980    L_reg/i__carry_i_12__1_n_0
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.150    16.130 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.572    16.702    timerseg_driver/decimal_renderer/i__carry_i_12__2[0]
    SLICE_X61Y3          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757    17.459 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.459    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.698 f  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.992    18.690    L_reg/L_7ef4486a_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.302    18.992 f  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.151    19.143    L_reg/i__carry_i_25__0_n_0
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.124    19.267 f  L_reg/i__carry_i_11__1/O
                         net (fo=9, routed)           0.970    20.237    L_reg/i__carry_i_11__1_n_0
    SLICE_X60Y0          LUT6 (Prop_lut6_I0_O)        0.124    20.361 r  L_reg/i__carry_i_32/O
                         net (fo=1, routed)           0.493    20.854    L_reg/i__carry_i_32_n_0
    SLICE_X61Y0          LUT2 (Prop_lut2_I1_O)        0.150    21.004 f  L_reg/i__carry_i_18__4/O
                         net (fo=6, routed)           0.946    21.951    L_reg/i__carry_i_18__4_n_0
    SLICE_X64Y1          LUT2 (Prop_lut2_I1_O)        0.326    22.277 r  L_reg/i__carry_i_28/O
                         net (fo=2, routed)           0.604    22.881    L_reg/i__carry_i_28_n_0
    SLICE_X64Y0          LUT6 (Prop_lut6_I4_O)        0.124    23.005 r  L_reg/i__carry_i_15__3/O
                         net (fo=2, routed)           0.963    23.968    L_reg/i__carry_i_15__3_n_0
    SLICE_X63Y0          LUT2 (Prop_lut2_I1_O)        0.149    24.117 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.676    24.793    L_reg/D_registers_q_reg[6][3]_3[0]
    SLICE_X62Y0          LUT6 (Prop_lut6_I0_O)        0.332    25.125 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    25.125    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X62Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.675 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.675    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.009 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.814    26.823    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X63Y2          LUT6 (Prop_lut6_I0_O)        0.303    27.126 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.797    27.923    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I1_O)        0.124    28.047 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=3, routed)           1.048    29.096    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X61Y1          LUT5 (Prop_lut5_I4_O)        0.154    29.250 f  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=1, routed)           0.996    30.246    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I0_O)        0.327    30.573 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.184    31.757    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y13         LUT4 (Prop_lut4_I0_O)        0.152    31.909 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.502    35.411    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.741    39.152 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.152    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.312ns  (logic 12.159ns (32.587%)  route 25.153ns (67.413%))
  Logic Levels:           33  (CARRY4=7 LUT2=6 LUT3=1 LUT4=5 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X56Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y6          FDRE (Prop_fdre_C_Q)         0.518     2.089 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.061     3.150    L_reg/Q[5]
    SLICE_X59Y6          LUT3 (Prop_lut3_I1_O)        0.124     3.274 f  L_reg/L_7ef4486a_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           1.035     4.309    L_reg/L_7ef4486a_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I1_O)        0.152     4.461 f  L_reg/L_7ef4486a_remainder0__0_carry__1_i_6__1/O
                         net (fo=6, routed)           0.839     5.300    L_reg/L_7ef4486a_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I0_O)        0.326     5.626 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.865     6.490    L_reg/D_registers_q_reg[6][6]_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I2_O)        0.152     6.642 r  L_reg/L_7ef4486a_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.742     7.384    L_reg/L_7ef4486a_remainder0__0_carry_i_9__1_n_0
    SLICE_X59Y3          LUT4 (Prop_lut4_I2_O)        0.332     7.716 r  L_reg/L_7ef4486a_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.716    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.266 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.266    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.380 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.380    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry__0_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.619 f  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.970     9.589    L_reg/L_7ef4486a_remainder0_6[10]
    SLICE_X63Y5          LUT5 (Prop_lut5_I4_O)        0.302     9.891 f  L_reg/i__carry__0_i_20/O
                         net (fo=5, routed)           0.828    10.719    L_reg/i__carry__0_i_20_n_0
    SLICE_X62Y4          LUT4 (Prop_lut4_I3_O)        0.124    10.843 f  L_reg/i__carry_i_16__3/O
                         net (fo=11, routed)          0.712    11.555    L_reg/i__carry_i_16__3_n_0
    SLICE_X60Y4          LUT5 (Prop_lut5_I0_O)        0.124    11.679 r  L_reg/i__carry__0_i_12__3/O
                         net (fo=5, routed)           1.121    12.801    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X64Y3          LUT4 (Prop_lut4_I1_O)        0.150    12.951 r  L_reg/i__carry_i_20__3/O
                         net (fo=3, routed)           0.802    13.752    L_reg/i__carry_i_20__3_n_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I0_O)        0.358    14.110 f  L_reg/i__carry_i_21__3/O
                         net (fo=2, routed)           0.832    14.942    L_reg/i__carry_i_21__3_n_0
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.327    15.269 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.711    15.980    L_reg/i__carry_i_12__1_n_0
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.150    16.130 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.572    16.702    timerseg_driver/decimal_renderer/i__carry_i_12__2[0]
    SLICE_X61Y3          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757    17.459 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.459    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.698 f  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.992    18.690    L_reg/L_7ef4486a_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.302    18.992 f  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.151    19.143    L_reg/i__carry_i_25__0_n_0
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.124    19.267 f  L_reg/i__carry_i_11__1/O
                         net (fo=9, routed)           0.970    20.237    L_reg/i__carry_i_11__1_n_0
    SLICE_X60Y0          LUT6 (Prop_lut6_I0_O)        0.124    20.361 r  L_reg/i__carry_i_32/O
                         net (fo=1, routed)           0.493    20.854    L_reg/i__carry_i_32_n_0
    SLICE_X61Y0          LUT2 (Prop_lut2_I1_O)        0.150    21.004 f  L_reg/i__carry_i_18__4/O
                         net (fo=6, routed)           0.946    21.951    L_reg/i__carry_i_18__4_n_0
    SLICE_X64Y1          LUT2 (Prop_lut2_I1_O)        0.326    22.277 r  L_reg/i__carry_i_28/O
                         net (fo=2, routed)           0.604    22.881    L_reg/i__carry_i_28_n_0
    SLICE_X64Y0          LUT6 (Prop_lut6_I4_O)        0.124    23.005 r  L_reg/i__carry_i_15__3/O
                         net (fo=2, routed)           0.963    23.968    L_reg/i__carry_i_15__3_n_0
    SLICE_X63Y0          LUT2 (Prop_lut2_I1_O)        0.149    24.117 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.676    24.793    L_reg/D_registers_q_reg[6][3]_3[0]
    SLICE_X62Y0          LUT6 (Prop_lut6_I0_O)        0.332    25.125 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    25.125    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X62Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.675 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.675    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.009 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.814    26.823    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X63Y2          LUT6 (Prop_lut6_I0_O)        0.303    27.126 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.797    27.923    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I1_O)        0.124    28.047 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=3, routed)           1.048    29.096    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X61Y1          LUT5 (Prop_lut5_I4_O)        0.154    29.250 f  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=1, routed)           0.996    30.246    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I0_O)        0.327    30.573 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.194    31.767    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y13         LUT4 (Prop_lut4_I1_O)        0.124    31.891 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.418    35.309    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    38.883 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    38.883    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.293ns  (logic 12.431ns (33.333%)  route 24.862ns (66.667%))
  Logic Levels:           34  (CARRY4=7 LUT2=6 LUT3=1 LUT4=6 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X56Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y6          FDRE (Prop_fdre_C_Q)         0.518     2.089 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.061     3.150    L_reg/Q[5]
    SLICE_X59Y6          LUT3 (Prop_lut3_I1_O)        0.124     3.274 f  L_reg/L_7ef4486a_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           1.035     4.309    L_reg/L_7ef4486a_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I1_O)        0.152     4.461 f  L_reg/L_7ef4486a_remainder0__0_carry__1_i_6__1/O
                         net (fo=6, routed)           0.839     5.300    L_reg/L_7ef4486a_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I0_O)        0.326     5.626 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.865     6.490    L_reg/D_registers_q_reg[6][6]_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I2_O)        0.152     6.642 r  L_reg/L_7ef4486a_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.742     7.384    L_reg/L_7ef4486a_remainder0__0_carry_i_9__1_n_0
    SLICE_X59Y3          LUT4 (Prop_lut4_I2_O)        0.332     7.716 r  L_reg/L_7ef4486a_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.716    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.266 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.266    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.380 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.380    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry__0_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.619 f  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.970     9.589    L_reg/L_7ef4486a_remainder0_6[10]
    SLICE_X63Y5          LUT5 (Prop_lut5_I4_O)        0.302     9.891 f  L_reg/i__carry__0_i_20/O
                         net (fo=5, routed)           0.828    10.719    L_reg/i__carry__0_i_20_n_0
    SLICE_X62Y4          LUT4 (Prop_lut4_I3_O)        0.124    10.843 f  L_reg/i__carry_i_16__3/O
                         net (fo=11, routed)          0.712    11.555    L_reg/i__carry_i_16__3_n_0
    SLICE_X60Y4          LUT5 (Prop_lut5_I0_O)        0.124    11.679 r  L_reg/i__carry__0_i_12__3/O
                         net (fo=5, routed)           1.121    12.801    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X64Y3          LUT4 (Prop_lut4_I1_O)        0.150    12.951 r  L_reg/i__carry_i_20__3/O
                         net (fo=3, routed)           0.802    13.752    L_reg/i__carry_i_20__3_n_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I0_O)        0.358    14.110 f  L_reg/i__carry_i_21__3/O
                         net (fo=2, routed)           0.832    14.942    L_reg/i__carry_i_21__3_n_0
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.327    15.269 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.711    15.980    L_reg/i__carry_i_12__1_n_0
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.150    16.130 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.572    16.702    timerseg_driver/decimal_renderer/i__carry_i_12__2[0]
    SLICE_X61Y3          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757    17.459 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.459    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.698 f  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.992    18.690    L_reg/L_7ef4486a_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.302    18.992 f  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.151    19.143    L_reg/i__carry_i_25__0_n_0
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.124    19.267 f  L_reg/i__carry_i_11__1/O
                         net (fo=9, routed)           0.970    20.237    L_reg/i__carry_i_11__1_n_0
    SLICE_X60Y0          LUT6 (Prop_lut6_I0_O)        0.124    20.361 r  L_reg/i__carry_i_32/O
                         net (fo=1, routed)           0.493    20.854    L_reg/i__carry_i_32_n_0
    SLICE_X61Y0          LUT2 (Prop_lut2_I1_O)        0.150    21.004 f  L_reg/i__carry_i_18__4/O
                         net (fo=6, routed)           0.946    21.951    L_reg/i__carry_i_18__4_n_0
    SLICE_X64Y1          LUT2 (Prop_lut2_I1_O)        0.326    22.277 r  L_reg/i__carry_i_28/O
                         net (fo=2, routed)           0.604    22.881    L_reg/i__carry_i_28_n_0
    SLICE_X64Y0          LUT6 (Prop_lut6_I4_O)        0.124    23.005 r  L_reg/i__carry_i_15__3/O
                         net (fo=2, routed)           0.963    23.968    L_reg/i__carry_i_15__3_n_0
    SLICE_X63Y0          LUT2 (Prop_lut2_I1_O)        0.149    24.117 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.676    24.793    L_reg/D_registers_q_reg[6][3]_3[0]
    SLICE_X62Y0          LUT6 (Prop_lut6_I0_O)        0.332    25.125 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    25.125    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X62Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.675 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.675    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.009 r  timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.814    26.823    timerseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X63Y2          LUT6 (Prop_lut6_I0_O)        0.303    27.126 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.797    27.923    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I1_O)        0.124    28.047 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=3, routed)           0.485    28.532    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_1
    SLICE_X63Y1          LUT4 (Prop_lut4_I3_O)        0.118    28.650 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.809    29.459    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_0
    SLICE_X65Y1          LUT6 (Prop_lut6_I0_O)        0.326    29.785 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.715    30.500    L_reg/timerseg_OBUF[10]_inst_i_1_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124    30.624 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.175    31.799    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y13         LUT4 (Prop_lut4_I0_O)        0.153    31.952 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.182    35.134    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.730    38.864 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    38.864    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.103ns  (logic 11.084ns (31.575%)  route 24.019ns (68.425%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=1 LUT4=10 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X54Y5          FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDRE (Prop_fdre_C_Q)         0.518     2.089 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.153     3.243    L_reg/D_registers_q_reg[3][9]_0[4]
    SLICE_X52Y6          LUT3 (Prop_lut3_I2_O)        0.124     3.367 f  L_reg/L_7ef4486a_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           0.683     4.050    L_reg/L_7ef4486a_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X52Y6          LUT5 (Prop_lut5_I1_O)        0.124     4.174 f  L_reg/L_7ef4486a_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           1.027     5.200    L_reg/L_7ef4486a_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X54Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.324 f  L_reg/bseg_OBUF[10]_inst_i_15/O
                         net (fo=3, routed)           1.423     6.747    L_reg/bseg_OBUF[10]_inst_i_15_n_0
    SLICE_X52Y5          LUT4 (Prop_lut4_I2_O)        0.153     6.900 r  L_reg/L_7ef4486a_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.532     7.432    L_reg/L_7ef4486a_remainder0__0_carry_i_9__0_n_0
    SLICE_X53Y5          LUT4 (Prop_lut4_I2_O)        0.331     7.763 r  L_reg/L_7ef4486a_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     7.763    bseg_driver/decimal_renderer/i__carry__1_i_11_0[1]
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.313 r  bseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.313    bseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.626 f  bseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry__0/O[3]
                         net (fo=6, routed)           0.981     9.607    L_reg/L_7ef4486a_remainder0_4[7]
    SLICE_X51Y4          LUT5 (Prop_lut5_I1_O)        0.306     9.913 f  L_reg/i__carry__1_i_12/O
                         net (fo=4, routed)           0.912    10.826    L_reg/i__carry__1_i_12_n_0
    SLICE_X50Y4          LUT4 (Prop_lut4_I0_O)        0.146    10.972 f  L_reg/i__carry_i_16__4/O
                         net (fo=8, routed)           1.687    12.659    L_reg/i__carry_i_16__4_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I0_O)        0.328    12.987 r  L_reg/i__carry_i_15__1/O
                         net (fo=5, routed)           0.856    13.843    L_reg/i__carry_i_15__1_n_0
    SLICE_X50Y0          LUT4 (Prop_lut4_I3_O)        0.124    13.967 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.293    14.260    L_reg/i__carry_i_19__3_n_0
    SLICE_X50Y0          LUT4 (Prop_lut4_I3_O)        0.124    14.384 r  L_reg/i__carry_i_11__3/O
                         net (fo=4, routed)           0.722    15.106    L_reg/i__carry_i_11__3_n_0
    SLICE_X51Y0          LUT2 (Prop_lut2_I0_O)        0.152    15.258 r  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.828    16.086    L_reg/i__carry_i_13__1_n_0
    SLICE_X51Y2          LUT4 (Prop_lut4_I1_O)        0.332    16.418 r  L_reg/i__carry__0_i_8__2/O
                         net (fo=1, routed)           0.000    16.418    bseg_driver/decimal_renderer/i__carry__0_i_10__1_0[0]
    SLICE_X51Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.950 r  bseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.950    bseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.284 r  bseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.803    18.087    L_reg/L_7ef4486a_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X53Y3          LUT5 (Prop_lut5_I1_O)        0.303    18.390 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=2, routed)           1.132    19.522    bseg_driver/decimal_renderer/i__carry__0_i_11__0
    SLICE_X55Y2          LUT5 (Prop_lut5_I0_O)        0.124    19.646 f  bseg_driver/decimal_renderer/i__carry_i_23__0/O
                         net (fo=4, routed)           1.065    20.711    L_reg/i__carry__0_i_2__1_0
    SLICE_X56Y1          LUT4 (Prop_lut4_I3_O)        0.124    20.835 r  L_reg/bseg_OBUF[10]_inst_i_11/O
                         net (fo=4, routed)           0.890    21.724    L_reg/bseg_OBUF[10]_inst_i_11_n_0
    SLICE_X57Y2          LUT4 (Prop_lut4_I1_O)        0.124    21.848 f  L_reg/bseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.983    22.831    L_reg/bseg_OBUF[10]_inst_i_18_n_0
    SLICE_X56Y1          LUT5 (Prop_lut5_I4_O)        0.124    22.955 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.843    23.799    L_reg/i__carry_i_12__0_n_0
    SLICE_X54Y0          LUT4 (Prop_lut4_I1_O)        0.124    23.923 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    23.923    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_28_0[1]
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.456 r  bseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.456    bseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.779 r  bseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.812    25.591    bseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X55Y2          LUT6 (Prop_lut6_I0_O)        0.306    25.897 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.433    26.330    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I1_O)        0.124    26.454 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.682    27.135    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X55Y2          LUT2 (Prop_lut2_I1_O)        0.124    27.259 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.806    28.065    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I0_O)        0.124    28.189 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.665    28.855    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I5_O)        0.124    28.979 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.630    29.609    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X56Y3          LUT4 (Prop_lut4_I1_O)        0.150    29.759 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.178    32.937    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.738    36.675 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    36.675    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.100ns  (logic 11.116ns (31.670%)  route 23.984ns (68.330%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=1 LUT4=10 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X54Y5          FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDRE (Prop_fdre_C_Q)         0.518     2.089 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.153     3.243    L_reg/D_registers_q_reg[3][9]_0[4]
    SLICE_X52Y6          LUT3 (Prop_lut3_I2_O)        0.124     3.367 f  L_reg/L_7ef4486a_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           0.683     4.050    L_reg/L_7ef4486a_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X52Y6          LUT5 (Prop_lut5_I1_O)        0.124     4.174 f  L_reg/L_7ef4486a_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           1.027     5.200    L_reg/L_7ef4486a_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X54Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.324 f  L_reg/bseg_OBUF[10]_inst_i_15/O
                         net (fo=3, routed)           1.423     6.747    L_reg/bseg_OBUF[10]_inst_i_15_n_0
    SLICE_X52Y5          LUT4 (Prop_lut4_I2_O)        0.153     6.900 r  L_reg/L_7ef4486a_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.532     7.432    L_reg/L_7ef4486a_remainder0__0_carry_i_9__0_n_0
    SLICE_X53Y5          LUT4 (Prop_lut4_I2_O)        0.331     7.763 r  L_reg/L_7ef4486a_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     7.763    bseg_driver/decimal_renderer/i__carry__1_i_11_0[1]
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.313 r  bseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.313    bseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.626 f  bseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry__0/O[3]
                         net (fo=6, routed)           0.981     9.607    L_reg/L_7ef4486a_remainder0_4[7]
    SLICE_X51Y4          LUT5 (Prop_lut5_I1_O)        0.306     9.913 f  L_reg/i__carry__1_i_12/O
                         net (fo=4, routed)           0.912    10.826    L_reg/i__carry__1_i_12_n_0
    SLICE_X50Y4          LUT4 (Prop_lut4_I0_O)        0.146    10.972 f  L_reg/i__carry_i_16__4/O
                         net (fo=8, routed)           1.687    12.659    L_reg/i__carry_i_16__4_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I0_O)        0.328    12.987 r  L_reg/i__carry_i_15__1/O
                         net (fo=5, routed)           0.856    13.843    L_reg/i__carry_i_15__1_n_0
    SLICE_X50Y0          LUT4 (Prop_lut4_I3_O)        0.124    13.967 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.293    14.260    L_reg/i__carry_i_19__3_n_0
    SLICE_X50Y0          LUT4 (Prop_lut4_I3_O)        0.124    14.384 r  L_reg/i__carry_i_11__3/O
                         net (fo=4, routed)           0.722    15.106    L_reg/i__carry_i_11__3_n_0
    SLICE_X51Y0          LUT2 (Prop_lut2_I0_O)        0.152    15.258 r  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.828    16.086    L_reg/i__carry_i_13__1_n_0
    SLICE_X51Y2          LUT4 (Prop_lut4_I1_O)        0.332    16.418 r  L_reg/i__carry__0_i_8__2/O
                         net (fo=1, routed)           0.000    16.418    bseg_driver/decimal_renderer/i__carry__0_i_10__1_0[0]
    SLICE_X51Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.950 r  bseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.950    bseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.284 r  bseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.803    18.087    L_reg/L_7ef4486a_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X53Y3          LUT5 (Prop_lut5_I1_O)        0.303    18.390 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=2, routed)           1.132    19.522    bseg_driver/decimal_renderer/i__carry__0_i_11__0
    SLICE_X55Y2          LUT5 (Prop_lut5_I0_O)        0.124    19.646 f  bseg_driver/decimal_renderer/i__carry_i_23__0/O
                         net (fo=4, routed)           1.065    20.711    L_reg/i__carry__0_i_2__1_0
    SLICE_X56Y1          LUT4 (Prop_lut4_I3_O)        0.124    20.835 r  L_reg/bseg_OBUF[10]_inst_i_11/O
                         net (fo=4, routed)           0.890    21.724    L_reg/bseg_OBUF[10]_inst_i_11_n_0
    SLICE_X57Y2          LUT4 (Prop_lut4_I1_O)        0.124    21.848 f  L_reg/bseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.983    22.831    L_reg/bseg_OBUF[10]_inst_i_18_n_0
    SLICE_X56Y1          LUT5 (Prop_lut5_I4_O)        0.124    22.955 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.843    23.799    L_reg/i__carry_i_12__0_n_0
    SLICE_X54Y0          LUT4 (Prop_lut4_I1_O)        0.124    23.923 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    23.923    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_28_0[1]
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.456 r  bseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.456    bseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.779 f  bseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.812    25.591    bseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X55Y2          LUT6 (Prop_lut6_I0_O)        0.306    25.897 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.433    26.330    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I1_O)        0.124    26.454 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.682    27.135    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X55Y2          LUT2 (Prop_lut2_I1_O)        0.124    27.259 r  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.806    28.065    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I0_O)        0.124    28.189 r  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.665    28.855    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I5_O)        0.124    28.979 f  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.831    29.810    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X56Y3          LUT4 (Prop_lut4_I1_O)        0.152    29.962 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.941    32.903    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.768    36.671 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    36.671    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.077ns  (logic 11.058ns (31.526%)  route 24.019ns (68.474%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=1 LUT4=10 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X54Y5          FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDRE (Prop_fdre_C_Q)         0.518     2.089 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.153     3.243    L_reg/D_registers_q_reg[3][9]_0[4]
    SLICE_X52Y6          LUT3 (Prop_lut3_I2_O)        0.124     3.367 f  L_reg/L_7ef4486a_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           0.683     4.050    L_reg/L_7ef4486a_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X52Y6          LUT5 (Prop_lut5_I1_O)        0.124     4.174 f  L_reg/L_7ef4486a_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           1.027     5.200    L_reg/L_7ef4486a_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X54Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.324 f  L_reg/bseg_OBUF[10]_inst_i_15/O
                         net (fo=3, routed)           1.423     6.747    L_reg/bseg_OBUF[10]_inst_i_15_n_0
    SLICE_X52Y5          LUT4 (Prop_lut4_I2_O)        0.153     6.900 r  L_reg/L_7ef4486a_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.532     7.432    L_reg/L_7ef4486a_remainder0__0_carry_i_9__0_n_0
    SLICE_X53Y5          LUT4 (Prop_lut4_I2_O)        0.331     7.763 r  L_reg/L_7ef4486a_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     7.763    bseg_driver/decimal_renderer/i__carry__1_i_11_0[1]
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.313 r  bseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.313    bseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.626 f  bseg_driver/decimal_renderer/L_7ef4486a_remainder0__0_carry__0/O[3]
                         net (fo=6, routed)           0.981     9.607    L_reg/L_7ef4486a_remainder0_4[7]
    SLICE_X51Y4          LUT5 (Prop_lut5_I1_O)        0.306     9.913 f  L_reg/i__carry__1_i_12/O
                         net (fo=4, routed)           0.912    10.826    L_reg/i__carry__1_i_12_n_0
    SLICE_X50Y4          LUT4 (Prop_lut4_I0_O)        0.146    10.972 f  L_reg/i__carry_i_16__4/O
                         net (fo=8, routed)           1.687    12.659    L_reg/i__carry_i_16__4_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I0_O)        0.328    12.987 r  L_reg/i__carry_i_15__1/O
                         net (fo=5, routed)           0.856    13.843    L_reg/i__carry_i_15__1_n_0
    SLICE_X50Y0          LUT4 (Prop_lut4_I3_O)        0.124    13.967 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.293    14.260    L_reg/i__carry_i_19__3_n_0
    SLICE_X50Y0          LUT4 (Prop_lut4_I3_O)        0.124    14.384 r  L_reg/i__carry_i_11__3/O
                         net (fo=4, routed)           0.722    15.106    L_reg/i__carry_i_11__3_n_0
    SLICE_X51Y0          LUT2 (Prop_lut2_I0_O)        0.152    15.258 r  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.828    16.086    L_reg/i__carry_i_13__1_n_0
    SLICE_X51Y2          LUT4 (Prop_lut4_I1_O)        0.332    16.418 r  L_reg/i__carry__0_i_8__2/O
                         net (fo=1, routed)           0.000    16.418    bseg_driver/decimal_renderer/i__carry__0_i_10__1_0[0]
    SLICE_X51Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.950 r  bseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.950    bseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.284 r  bseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.803    18.087    L_reg/L_7ef4486a_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X53Y3          LUT5 (Prop_lut5_I1_O)        0.303    18.390 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=2, routed)           1.132    19.522    bseg_driver/decimal_renderer/i__carry__0_i_11__0
    SLICE_X55Y2          LUT5 (Prop_lut5_I0_O)        0.124    19.646 f  bseg_driver/decimal_renderer/i__carry_i_23__0/O
                         net (fo=4, routed)           1.065    20.711    L_reg/i__carry__0_i_2__1_0
    SLICE_X56Y1          LUT4 (Prop_lut4_I3_O)        0.124    20.835 r  L_reg/bseg_OBUF[10]_inst_i_11/O
                         net (fo=4, routed)           0.890    21.724    L_reg/bseg_OBUF[10]_inst_i_11_n_0
    SLICE_X57Y2          LUT4 (Prop_lut4_I1_O)        0.124    21.848 f  L_reg/bseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.983    22.831    L_reg/bseg_OBUF[10]_inst_i_18_n_0
    SLICE_X56Y1          LUT5 (Prop_lut5_I4_O)        0.124    22.955 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.843    23.799    L_reg/i__carry_i_12__0_n_0
    SLICE_X54Y0          LUT4 (Prop_lut4_I1_O)        0.124    23.923 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    23.923    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_28_0[1]
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.456 r  bseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.456    bseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.779 r  bseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.812    25.591    bseg_driver/decimal_renderer/L_7ef4486a_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X55Y2          LUT6 (Prop_lut6_I0_O)        0.306    25.897 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.433    26.330    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I1_O)        0.124    26.454 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.682    27.135    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X55Y2          LUT2 (Prop_lut2_I1_O)        0.124    27.259 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.806    28.065    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I0_O)        0.124    28.189 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.665    28.855    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I5_O)        0.124    28.979 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.442    29.420    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X56Y3          LUT4 (Prop_lut4_I1_O)        0.117    29.537 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.366    32.903    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.745    36.648 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    36.648    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_93105851[1].cond_butt_dirs/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.866ns  (logic 1.413ns (75.690%)  route 0.454ns (24.310%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.588     0.588    forLoop_idx_0_93105851[1].cond_butt_dirs/clk_out1
    SLICE_X65Y66         FDRE                                         r  forLoop_idx_0_93105851[1].cond_butt_dirs/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  forLoop_idx_0_93105851[1].cond_butt_dirs/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.099     0.828    forLoop_idx_0_93105851[1].cond_butt_dirs/D_ctr_q_reg[4]
    SLICE_X64Y66         LUT6 (Prop_lut6_I5_O)        0.045     0.873 r  forLoop_idx_0_93105851[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=35, routed)          0.354     1.227    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     2.454 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.454    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1653550289[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.869ns  (logic 1.415ns (75.728%)  route 0.454ns (24.272%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.593     0.593    forLoop_idx_0_1653550289[1].cond_butt_sel_desel/clk_out1
    SLICE_X65Y54         FDRE                                         r  forLoop_idx_0_1653550289[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  forLoop_idx_0_1653550289[1].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.099     0.833    forLoop_idx_0_1653550289[1].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.045     0.878 r  forLoop_idx_0_1653550289[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=8, routed)           0.354     1.232    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     2.462 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.462    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_93105851[3].cond_butt_dirs/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.409ns (74.654%)  route 0.478ns (25.346%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.592     0.592    forLoop_idx_0_93105851[3].cond_butt_dirs/clk_out1
    SLICE_X63Y59         FDRE                                         r  forLoop_idx_0_93105851[3].cond_butt_dirs/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  forLoop_idx_0_93105851[3].cond_butt_dirs/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.109     0.842    forLoop_idx_0_93105851[3].cond_butt_dirs/D_ctr_q_reg[4]
    SLICE_X62Y59         LUT6 (Prop_lut6_I5_O)        0.045     0.887 r  forLoop_idx_0_93105851[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=28, routed)          0.369     1.256    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     2.479 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.479    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1653550289[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.937ns  (logic 1.421ns (73.327%)  route 0.517ns (26.673%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.592     0.592    forLoop_idx_0_1653550289[0].cond_butt_sel_desel/clk_out1
    SLICE_X61Y54         FDRE                                         r  forLoop_idx_0_1653550289[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  forLoop_idx_0_1653550289[0].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.099     0.832    forLoop_idx_0_1653550289[0].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X60Y54         LUT6 (Prop_lut6_I5_O)        0.045     0.877 r  forLoop_idx_0_1653550289[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=10, routed)          0.417     1.294    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     2.529 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.529    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_93105851[0].cond_butt_dirs/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.947ns  (logic 1.435ns (73.705%)  route 0.512ns (26.295%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.588     0.588    forLoop_idx_0_93105851[0].cond_butt_dirs/clk_out1
    SLICE_X60Y64         FDRE                                         r  forLoop_idx_0_93105851[0].cond_butt_dirs/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.164     0.752 r  forLoop_idx_0_93105851[0].cond_butt_dirs/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.094     0.846    forLoop_idx_0_93105851[0].cond_butt_dirs/D_ctr_q_reg[4]
    SLICE_X61Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.891 r  forLoop_idx_0_93105851[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=31, routed)          0.418     1.309    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     2.534 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.534    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_93105851[2].cond_butt_dirs/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.945ns  (logic 1.408ns (72.408%)  route 0.537ns (27.592%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.591     0.591    forLoop_idx_0_93105851[2].cond_butt_dirs/clk_out1
    SLICE_X59Y59         FDRE                                         r  forLoop_idx_0_93105851[2].cond_butt_dirs/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  forLoop_idx_0_93105851[2].cond_butt_dirs/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.109     0.841    forLoop_idx_0_93105851[2].cond_butt_dirs/D_ctr_q_reg[4]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.045     0.886 r  forLoop_idx_0_93105851[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=32, routed)          0.428     1.313    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     2.536 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.536    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.416ns (71.838%)  route 0.555ns (28.162%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X63Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cond_butt_next_play/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.131     0.868    cond_butt_next_play/D_ctr_q_reg[2]
    SLICE_X62Y51         LUT6 (Prop_lut6_I4_O)        0.045     0.913 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.424     1.337    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     2.567 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.567    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.396ns (70.020%)  route 0.598ns (29.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.585     0.585    reset_cond/clk_out1
    SLICE_X64Y28         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.164     0.749 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.598     1.346    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     2.579 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.579    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.202ns  (logic 1.453ns (65.994%)  route 0.749ns (34.006%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.562     0.562    display/clk_out1
    SLICE_X30Y9          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.164     0.726 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.749     1.475    mattop_OBUF[2]
    N6                   OBUF (Prop_obuf_I_O)         1.289     2.764 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.764    mattop[2]
    N6                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.408ns (63.494%)  route 0.810ns (36.506%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.564     0.564    display/clk_out1
    SLICE_X29Y2          FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.810     1.514    matoe_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.267     2.781 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     2.781    matoe
    T10                                                               r  matoe (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_10
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575    11.575    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     8.243 f  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     9.904    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.000 f  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    11.575    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_10

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.029ns  (logic 1.628ns (32.370%)  route 3.401ns (67.630%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.863     4.367    reset_cond/butt_reset_IBUF
    SLICE_X64Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.491 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     5.029    reset_cond/M_reset_cond_in
    SLICE_X65Y28         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.507     1.507    reset_cond/clk_out1
    SLICE_X65Y28         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.029ns  (logic 1.628ns (32.370%)  route 3.401ns (67.630%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.863     4.367    reset_cond/butt_reset_IBUF
    SLICE_X64Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.491 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     5.029    reset_cond/M_reset_cond_in
    SLICE_X64Y28         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.507     1.507    reset_cond/clk_out1
    SLICE_X64Y28         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.029ns  (logic 1.628ns (32.370%)  route 3.401ns (67.630%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.863     4.367    reset_cond/butt_reset_IBUF
    SLICE_X64Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.491 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     5.029    reset_cond/M_reset_cond_in
    SLICE_X64Y28         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.507     1.507    reset_cond/clk_out1
    SLICE_X64Y28         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.029ns  (logic 1.628ns (32.370%)  route 3.401ns (67.630%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.863     4.367    reset_cond/butt_reset_IBUF
    SLICE_X64Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.491 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     5.029    reset_cond/M_reset_cond_in
    SLICE_X64Y28         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.507     1.507    reset_cond/clk_out1
    SLICE_X64Y28         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.029ns  (logic 1.628ns (32.370%)  route 3.401ns (67.630%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.863     4.367    reset_cond/butt_reset_IBUF
    SLICE_X64Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.491 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     5.029    reset_cond/M_reset_cond_in
    SLICE_X64Y28         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.507     1.507    reset_cond/clk_out1
    SLICE_X64Y28         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_93105851[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.210ns  (logic 1.619ns (38.449%)  route 2.591ns (61.551%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.591     4.086    forLoop_idx_0_93105851[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y63         LUT1 (Prop_lut1_I0_O)        0.124     4.210 r  forLoop_idx_0_93105851[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.210    forLoop_idx_0_93105851[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y63         FDRE                                         r  forLoop_idx_0_93105851[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.504     1.504    forLoop_idx_0_93105851[2].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y63         FDRE                                         r  forLoop_idx_0_93105851[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_93105851[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.694ns  (logic 1.615ns (43.721%)  route 2.079ns (56.279%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.079     3.570    forLoop_idx_0_93105851[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y69         LUT1 (Prop_lut1_I0_O)        0.124     3.694 r  forLoop_idx_0_93105851[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.694    forLoop_idx_0_93105851[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y69         FDRE                                         r  forLoop_idx_0_93105851[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.498     1.498    forLoop_idx_0_93105851[1].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y69         FDRE                                         r  forLoop_idx_0_93105851[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_93105851[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.658ns  (logic 1.617ns (44.217%)  route 2.040ns (55.783%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.040     3.534    forLoop_idx_0_93105851[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X63Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.658 r  forLoop_idx_0_93105851[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.658    forLoop_idx_0_93105851[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X63Y62         FDRE                                         r  forLoop_idx_0_93105851[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.505     1.505    forLoop_idx_0_93105851[3].cond_butt_dirs/sync/clk_out1
    SLICE_X63Y62         FDRE                                         r  forLoop_idx_0_93105851[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.497ns  (logic 1.622ns (46.397%)  route 1.874ns (53.603%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.874     3.373    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y52         LUT1 (Prop_lut1_I0_O)        0.124     3.497 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.497    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.510     1.510    cond_butt_next_play/sync/clk_out1
    SLICE_X64Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1653550289[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.422ns  (logic 1.611ns (47.076%)  route 1.811ns (52.924%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.811     3.298    forLoop_idx_0_1653550289[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.422 r  forLoop_idx_0_1653550289[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.422    forLoop_idx_0_1653550289[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_1653550289[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         1.508     1.508    forLoop_idx_0_1653550289[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_1653550289[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1653550289[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.307ns (35.255%)  route 0.564ns (64.745%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.564     0.826    forLoop_idx_0_1653550289[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.871 r  forLoop_idx_0_1653550289[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.871    forLoop_idx_0_1653550289[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_1653550289[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.862     0.862    forLoop_idx_0_1653550289[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_1653550289[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_93105851[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.972ns  (logic 0.313ns (32.258%)  route 0.658ns (67.742%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.658     0.927    forLoop_idx_0_93105851[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y69         LUT1 (Prop_lut1_I0_O)        0.045     0.972 r  forLoop_idx_0_93105851[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.972    forLoop_idx_0_93105851[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y69         FDRE                                         r  forLoop_idx_0_93105851[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.853     0.853    forLoop_idx_0_93105851[0].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y69         FDRE                                         r  forLoop_idx_0_93105851[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1653550289[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.006ns  (logic 0.300ns (29.797%)  route 0.706ns (70.203%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.706     0.961    forLoop_idx_0_1653550289[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.006 r  forLoop_idx_0_1653550289[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.006    forLoop_idx_0_1653550289[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_1653550289[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.862     0.862    forLoop_idx_0_1653550289[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_1653550289[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.086ns  (logic 0.311ns (28.661%)  route 0.774ns (71.339%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.774     1.041    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.086 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.086    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.864     0.864    cond_butt_next_play/sync/clk_out1
    SLICE_X64Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_93105851[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.306ns (27.366%)  route 0.812ns (72.634%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.812     1.074    forLoop_idx_0_93105851[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X63Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.119 r  forLoop_idx_0_93105851[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.119    forLoop_idx_0_93105851[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X63Y62         FDRE                                         r  forLoop_idx_0_93105851[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.859     0.859    forLoop_idx_0_93105851[3].cond_butt_dirs/sync/clk_out1
    SLICE_X63Y62         FDRE                                         r  forLoop_idx_0_93105851[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_93105851[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.304ns (26.674%)  route 0.835ns (73.326%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.835     1.094    forLoop_idx_0_93105851[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.139 r  forLoop_idx_0_93105851[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.139    forLoop_idx_0_93105851[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y69         FDRE                                         r  forLoop_idx_0_93105851[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.853     0.853    forLoop_idx_0_93105851[1].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y69         FDRE                                         r  forLoop_idx_0_93105851[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_93105851[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.427ns  (logic 0.307ns (21.546%)  route 1.119ns (78.454%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.119     1.382    forLoop_idx_0_93105851[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.427 r  forLoop_idx_0_93105851[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.427    forLoop_idx_0_93105851[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y63         FDRE                                         r  forLoop_idx_0_93105851[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.858     0.858    forLoop_idx_0_93105851[2].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y63         FDRE                                         r  forLoop_idx_0_93105851[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.672ns  (logic 0.316ns (18.919%)  route 1.356ns (81.081%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.173     1.444    reset_cond/butt_reset_IBUF
    SLICE_X64Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.489 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.672    reset_cond/M_reset_cond_in
    SLICE_X65Y28         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.854     0.854    reset_cond/clk_out1
    SLICE_X65Y28         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.672ns  (logic 0.316ns (18.919%)  route 1.356ns (81.081%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.173     1.444    reset_cond/butt_reset_IBUF
    SLICE_X64Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.489 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.672    reset_cond/M_reset_cond_in
    SLICE_X64Y28         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.854     0.854    reset_cond/clk_out1
    SLICE_X64Y28         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.672ns  (logic 0.316ns (18.919%)  route 1.356ns (81.081%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.173     1.444    reset_cond/butt_reset_IBUF
    SLICE_X64Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.489 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.672    reset_cond/M_reset_cond_in
    SLICE_X64Y28         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=358, routed)         0.854     0.854    reset_cond/clk_out1
    SLICE_X64Y28         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





