<stg><name>subconv_3x3_4_no_rel</name>


<trans_list>

<trans id="391" from="1" to="2">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="2" to="3">
<condition id="33">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="3" to="4">
<condition id="35">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="3" to="2">
<condition id="55">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="4" to="5">
<condition id="37">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="4" to="3">
<condition id="53">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="5" to="10">
<condition id="38">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="5" to="6">
<condition id="40">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="6" to="7">
<condition id="41">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="6" to="5">
<condition id="48">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="7" to="8">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="8" to="9">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="9" to="6">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="10" to="4">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit:0  %co = phi i7 [ 0, %0 ], [ %co_3, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:1  %co_cast7 = zext i7 %co to i32

]]></Node>
<StgValue><ssdm name="co_cast7"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="7">
<![CDATA[
.loopexit:2  %co_cast7_cast = zext i7 %co to i10

]]></Node>
<StgValue><ssdm name="co_cast7_cast"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.loopexit:3  %tmp_52 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %co, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="9">
<![CDATA[
.loopexit:4  %p_shl2_cast = zext i9 %tmp_52 to i10

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit:5  %tmp_53 = sub i10 %p_shl2_cast, %co_cast7_cast

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="10">
<![CDATA[
.loopexit:6  %tmp_64_cast = sext i10 %tmp_53 to i11

]]></Node>
<StgValue><ssdm name="tmp_64_cast"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.loopexit:7  %tmp_54 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %co, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="10">
<![CDATA[
.loopexit:8  %p_shl_cast = zext i10 %tmp_54 to i11

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.loopexit:9  %tmp_55 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %co, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="8">
<![CDATA[
.loopexit:10  %p_shl1_cast = zext i8 %tmp_55 to i11

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.loopexit:11  %tmp_56 = sub i11 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="11">
<![CDATA[
.loopexit:12  %tmp_67_cast = sext i11 %tmp_56 to i12

]]></Node>
<StgValue><ssdm name="tmp_67_cast"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:13  %exitcond9 = icmp eq i7 %co, -32

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:14  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:15  %co_3 = add i7 %co, 1

]]></Node>
<StgValue><ssdm name="co_3"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:16  br i1 %exitcond9, label %4, label %.preheader70.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70.preheader:0  %bias_V_addr = getelementptr [96 x i8]* %bias_V, i32 0, i32 %co_cast7

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
.preheader70.preheader:1  br label %.preheader70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader70:0  %h = phi i3 [ %h_3, %3 ], [ 1, %.preheader70.preheader ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="3">
<![CDATA[
.preheader70:1  %h_cast6_cast = zext i3 %h to i12

]]></Node>
<StgValue><ssdm name="h_cast6_cast"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader70:2  %tmp_57 = add i12 %h_cast6_cast, %tmp_67_cast

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="12">
<![CDATA[
.preheader70:3  %tmp_25 = trunc i12 %tmp_57 to i10

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader70:4  %p_shl3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_25, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
.preheader70:5  %p_shl4_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_57, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader70:6  %tmp_58 = sub i13 %p_shl3_cast, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader70:7  %exitcond1 = icmp eq i3 %h, -3

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader70:8  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader70:9  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader69.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
.preheader69.preheader:0  br label %.preheader69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader69:0  %w = phi i3 [ %w_3, %2 ], [ 1, %.preheader69.preheader ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="13" op_0_bw="3">
<![CDATA[
.preheader69:1  %w_cast5_cast = zext i3 %w to i13

]]></Node>
<StgValue><ssdm name="w_cast5_cast"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader69:2  %tmp_59 = add i13 %tmp_58, %w_cast5_cast

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="13">
<![CDATA[
.preheader69:3  %tmp_72_cast = zext i13 %tmp_59 to i32

]]></Node>
<StgValue><ssdm name="tmp_72_cast"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader69:4  %output_V_addr = getelementptr [3456 x i8]* %output_V, i32 0, i32 %tmp_72_cast

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader69:5  %exitcond2 = icmp eq i3 %w, -3

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader69:6  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader69:7  br i1 %exitcond2, label %3, label %.preheader68.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
.preheader68.preheader:0  br label %.preheader68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %h_3 = add i3 %h, 1

]]></Node>
<StgValue><ssdm name="h_3"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader68:0  %p_s = phi i8 [ %p_09_1, %.preheader68.loopexit ], [ 0, %.preheader68.preheader ]

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader68:1  %m = phi i2 [ %m_3, %.preheader68.loopexit ], [ 0, %.preheader68.preheader ]

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="2">
<![CDATA[
.preheader68:2  %m_cast4_cast = zext i2 %m to i11

]]></Node>
<StgValue><ssdm name="m_cast4_cast"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader68:3  %tmp_60 = add i11 %m_cast4_cast, %tmp_64_cast

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader68:4  %tmp_26 = shl i11 %tmp_60, 2

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader68:5  %tmp_61 = sub i11 %tmp_26, %tmp_60

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader68:6  %exitcond3 = icmp eq i2 %m, -1

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader68:7  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader68:8  %m_3 = add i2 1, %m

]]></Node>
<StgValue><ssdm name="m_3"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader68:9  br i1 %exitcond3, label %2, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:0  %tmp1 = add i2 %m, -1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader:1  %tmp1_cast = sext i2 %tmp1 to i3

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader:2  %tmp_s = add i3 %h, %tmp1_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:3  %tmp_62 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_s, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader:4  %p_shl6_cast = zext i6 %tmp_62 to i7

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader.preheader:5  %tmp_63 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_s, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="4">
<![CDATA[
.preheader.preheader:6  %p_shl7_cast = zext i4 %tmp_63 to i7

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:7  %tmp_64 = sub i7 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:8  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="7">
<![CDATA[
:0  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0  %p_09_1 = phi i8 [ %sum_V, %1 ], [ %p_s, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_09_1"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:1  %n = phi i2 [ %n_3, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="2">
<![CDATA[
.preheader:2  %n_cast3_cast = zext i2 %n to i11

]]></Node>
<StgValue><ssdm name="n_cast3_cast"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:3  %tmp_65 = add i11 %tmp_61, %n_cast3_cast

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="11">
<![CDATA[
.preheader:4  %tmp_79_cast = zext i11 %tmp_65 to i32

]]></Node>
<StgValue><ssdm name="tmp_79_cast"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:5  %weight_V_addr = getelementptr [864 x i8]* %weight_V, i32 0, i32 %tmp_79_cast

]]></Node>
<StgValue><ssdm name="weight_V_addr"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:6  %exitcond = icmp eq i2 %n, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:7  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:8  %n_3 = add i2 %n, 1

]]></Node>
<StgValue><ssdm name="n_3"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:9  br i1 %exitcond, label %.preheader68.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %tmp2 = add i2 %n, -1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="2">
<![CDATA[
:1  %tmp2_cast = sext i2 %tmp2 to i3

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %tmp_5 = add i3 %w, %tmp2_cast

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="3">
<![CDATA[
:3  %tmp_5_cast_cast = zext i3 %tmp_5 to i7

]]></Node>
<StgValue><ssdm name="tmp_5_cast_cast"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %tmp_66 = add i7 %tmp_64, %tmp_5_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="10">
<![CDATA[
:102  %weight_V_load = load i8* %weight_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
.preheader68.loopexit:0  br label %.preheader68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="7">
<![CDATA[
:5  %tmp_80_cast = sext i7 %tmp_66 to i32

]]></Node>
<StgValue><ssdm name="tmp_80_cast"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %buffer1_1_96_4x4_p_V = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_55, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %buffer1_1_96_4x4_p_V_1 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_1, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_1"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %buffer1_1_96_4x4_p_V_2 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_20, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_2"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %buffer1_1_96_4x4_p_V_3 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_69, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_3"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %buffer1_1_96_4x4_p_V_4 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_70, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_4"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %buffer1_1_96_4x4_p_V_5 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_21, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_5"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %buffer1_1_96_4x4_p_V_6 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_7, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_6"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %buffer1_1_96_4x4_p_V_7 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_96, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_7"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %buffer1_1_96_4x4_p_V_8 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_68, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_8"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %buffer1_1_96_4x4_p_V_9 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_77, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_9"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %buffer1_1_96_4x4_p_V_10 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_75, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_10"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %buffer1_1_96_4x4_p_V_11 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_10, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_11"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %buffer1_1_96_4x4_p_V_12 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_76, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_12"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  %buffer1_1_96_4x4_p_V_13 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_11, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_13"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %buffer1_1_96_4x4_p_V_14 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_78, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_14"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %buffer1_1_96_4x4_p_V_15 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_12, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_15"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %buffer1_1_96_4x4_p_V_16 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_95, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_16"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %buffer1_1_96_4x4_p_V_17 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_42, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_17"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  %buffer1_1_96_4x4_p_V_18 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_40, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_18"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %buffer1_1_96_4x4_p_V_19 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_93, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_19"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  %buffer1_1_96_4x4_p_V_20 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_73, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_20"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:27  %buffer1_1_96_4x4_p_V_21 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_90, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_21"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %buffer1_1_96_4x4_p_V_22 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_74, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_22"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %buffer1_1_96_4x4_p_V_23 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_22, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_23"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:30  %buffer1_1_96_4x4_p_V_24 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_71, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_24"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:31  %buffer1_1_96_4x4_p_V_25 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_72, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_25"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:32  %buffer1_1_96_4x4_p_V_26 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_83, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_26"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %buffer1_1_96_4x4_p_V_27 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_23, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_27"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  %buffer1_1_96_4x4_p_V_28 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_3, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_28"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:35  %buffer1_1_96_4x4_p_V_29 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_31, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_29"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %buffer1_1_96_4x4_p_V_30 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_86, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_30"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:37  %buffer1_1_96_4x4_p_V_31 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_14, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_31"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %buffer1_1_96_4x4_p_V_32 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_33, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_32"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:39  %buffer1_1_96_4x4_p_V_33 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_15, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_33"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %buffer1_1_96_4x4_p_V_34 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_47, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_34"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:41  %buffer1_1_96_4x4_p_V_35 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_29, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_35"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:42  %buffer1_1_96_4x4_p_V_36 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_88, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_36"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %buffer1_1_96_4x4_p_V_37 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_25, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_37"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:44  %buffer1_1_96_4x4_p_V_38 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_9, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_38"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:45  %buffer1_1_96_4x4_p_V_39 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_89, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_39"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  %buffer1_1_96_4x4_p_V_40 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_91, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_40"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:47  %buffer1_1_96_4x4_p_V_41 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_51, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_41"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %buffer1_1_96_4x4_p_V_42 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_67, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_42"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:49  %buffer1_1_96_4x4_p_V_43 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_87, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_43"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  %buffer1_1_96_4x4_p_V_44 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_64, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_44"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:51  %buffer1_1_96_4x4_p_V_45 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_65, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_45"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:52  %buffer1_1_96_4x4_p_V_46 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_84, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_46"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  %buffer1_1_96_4x4_p_V_47 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_66, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_47"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:54  %buffer1_1_96_4x4_p_V_48 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_24, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_48"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:55  %buffer1_1_96_4x4_p_V_49 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_92, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_49"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:56  %buffer1_1_96_4x4_p_V_50 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_26, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_50"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:57  %buffer1_1_96_4x4_p_V_51 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_27, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_51"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:58  %buffer1_1_96_4x4_p_V_52 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_61, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_52"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:59  %buffer1_1_96_4x4_p_V_53 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_62, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_53"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:60  %buffer1_1_96_4x4_p_V_54 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_35, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_54"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:61  %buffer1_1_96_4x4_p_V_55 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_49, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_55"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:62  %buffer1_1_96_4x4_p_V_56 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_85, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_56"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:63  %buffer1_1_96_4x4_p_V_57 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_4, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_57"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:64  %buffer1_1_96_4x4_p_V_58 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_39, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_58"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:65  %buffer1_1_96_4x4_p_V_59 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_13, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_59"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:66  %buffer1_1_96_4x4_p_V_60 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_45, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_60"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:67  %buffer1_1_96_4x4_p_V_61 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_34, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_61"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:68  %buffer1_1_96_4x4_p_V_62 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_32, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_62"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:69  %buffer1_1_96_4x4_p_V_63 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_41, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_63"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:70  %buffer1_1_96_4x4_p_V_64 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_43, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_64"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:71  %buffer1_1_96_4x4_p_V_65 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_18, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_65"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:72  %buffer1_1_96_4x4_p_V_66 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_17, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_66"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:73  %buffer1_1_96_4x4_p_V_67 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_16, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_67"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:74  %buffer1_1_96_4x4_p_V_68 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_48, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_68"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:75  %buffer1_1_96_4x4_p_V_69 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_46, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_69"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:76  %buffer1_1_96_4x4_p_V_70 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_28, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_70"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:77  %buffer1_1_96_4x4_p_V_71 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_44, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_71"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:78  %buffer1_1_96_4x4_p_V_72 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_2, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_72"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:79  %buffer1_1_96_4x4_p_V_73 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_36, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_73"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:80  %buffer1_1_96_4x4_p_V_74 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_30, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_74"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:81  %buffer1_1_96_4x4_p_V_75 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_38, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_75"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:82  %buffer1_1_96_4x4_p_V_76 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_19, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_76"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:83  %buffer1_1_96_4x4_p_V_77 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_37, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_77"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:84  %buffer1_1_96_4x4_p_V_78 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_94, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_78"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:85  %buffer1_1_96_4x4_p_V_79 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_6, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_79"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:86  %buffer1_1_96_4x4_p_V_80 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_82, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_80"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:87  %buffer1_1_96_4x4_p_V_81 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_50, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_81"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:88  %buffer1_1_96_4x4_p_V_82 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_5, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_82"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:89  %buffer1_1_96_4x4_p_V_83 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_8, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_83"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:90  %buffer1_1_96_4x4_p_V_84 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_81, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_84"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:91  %buffer1_1_96_4x4_p_V_85 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_57, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_85"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:92  %buffer1_1_96_4x4_p_V_86 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_58, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_86"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:93  %buffer1_1_96_4x4_p_V_87 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_52, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_87"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:94  %buffer1_1_96_4x4_p_V_88 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_56, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_88"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:95  %buffer1_1_96_4x4_p_V_89 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_60, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_89"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:96  %buffer1_1_96_4x4_p_V_90 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_63, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_90"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:97  %buffer1_1_96_4x4_p_V_91 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_59, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_91"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:98  %buffer1_1_96_4x4_p_V_92 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_53, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_92"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:99  %buffer1_1_96_4x4_p_V_93 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_54, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_93"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:100  %buffer1_1_96_4x4_p_V_94 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_79, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_94"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:101  %buffer1_1_96_4x4_p_V_95 = getelementptr [36 x i8]* @buffer1_1_96_4x4_p_V_80, i32 0, i32 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_95"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="10">
<![CDATA[
:102  %weight_V_load = load i8* %weight_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="6">
<![CDATA[
:103  %buffer1_1_96_4x4_p_V_96 = load i8* %buffer1_1_96_4x4_p_V_7, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_96"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="6">
<![CDATA[
:104  %buffer1_1_96_4x4_p_V_97 = load i8* %buffer1_1_96_4x4_p_V_1, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_97"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="6">
<![CDATA[
:105  %buffer1_1_96_4x4_p_V_98 = load i8* %buffer1_1_96_4x4_p_V_72, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_98"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="6">
<![CDATA[
:106  %buffer1_1_96_4x4_p_V_99 = load i8* %buffer1_1_96_4x4_p_V_28, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_99"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="6">
<![CDATA[
:107  %buffer1_1_96_4x4_p_V_100 = load i8* %buffer1_1_96_4x4_p_V_57, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_100"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="6">
<![CDATA[
:108  %buffer1_1_96_4x4_p_V_101 = load i8* %buffer1_1_96_4x4_p_V_82, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_101"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="6">
<![CDATA[
:109  %buffer1_1_96_4x4_p_V_102 = load i8* %buffer1_1_96_4x4_p_V_79, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_102"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="6">
<![CDATA[
:110  %buffer1_1_96_4x4_p_V_103 = load i8* %buffer1_1_96_4x4_p_V_6, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_103"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="6">
<![CDATA[
:111  %buffer1_1_96_4x4_p_V_104 = load i8* %buffer1_1_96_4x4_p_V_83, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_104"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="6">
<![CDATA[
:112  %buffer1_1_96_4x4_p_V_105 = load i8* %buffer1_1_96_4x4_p_V_38, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_105"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="6">
<![CDATA[
:113  %buffer1_1_96_4x4_p_V_106 = load i8* %buffer1_1_96_4x4_p_V_11, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_106"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="6">
<![CDATA[
:114  %buffer1_1_96_4x4_p_V_107 = load i8* %buffer1_1_96_4x4_p_V_13, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_107"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="6">
<![CDATA[
:115  %buffer1_1_96_4x4_p_V_108 = load i8* %buffer1_1_96_4x4_p_V_15, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_108"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="6">
<![CDATA[
:116  %buffer1_1_96_4x4_p_V_109 = load i8* %buffer1_1_96_4x4_p_V_59, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_109"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="6">
<![CDATA[
:117  %buffer1_1_96_4x4_p_V_110 = load i8* %buffer1_1_96_4x4_p_V_31, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_110"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="6">
<![CDATA[
:118  %buffer1_1_96_4x4_p_V_111 = load i8* %buffer1_1_96_4x4_p_V_33, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_111"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="6">
<![CDATA[
:119  %buffer1_1_96_4x4_p_V_112 = load i8* %buffer1_1_96_4x4_p_V_67, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_112"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="6">
<![CDATA[
:120  %buffer1_1_96_4x4_p_V_113 = load i8* %buffer1_1_96_4x4_p_V_66, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_113"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="6">
<![CDATA[
:121  %buffer1_1_96_4x4_p_V_114 = load i8* %buffer1_1_96_4x4_p_V_65, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_114"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="6">
<![CDATA[
:122  %buffer1_1_96_4x4_p_V_115 = load i8* %buffer1_1_96_4x4_p_V_76, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_115"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="6">
<![CDATA[
:123  %buffer1_1_96_4x4_p_V_116 = load i8* %buffer1_1_96_4x4_p_V_2, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_116"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="6">
<![CDATA[
:124  %buffer1_1_96_4x4_p_V_117 = load i8* %buffer1_1_96_4x4_p_V_5, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_117"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="6">
<![CDATA[
:125  %buffer1_1_96_4x4_p_V_118 = load i8* %buffer1_1_96_4x4_p_V_23, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_118"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="6">
<![CDATA[
:126  %buffer1_1_96_4x4_p_V_119 = load i8* %buffer1_1_96_4x4_p_V_27, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_119"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="6">
<![CDATA[
:127  %buffer1_1_96_4x4_p_V_120 = load i8* %buffer1_1_96_4x4_p_V_48, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_120"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="6">
<![CDATA[
:128  %buffer1_1_96_4x4_p_V_121 = load i8* %buffer1_1_96_4x4_p_V_37, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_121"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="6">
<![CDATA[
:129  %buffer1_1_96_4x4_p_V_122 = load i8* %buffer1_1_96_4x4_p_V_50, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_122"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="6">
<![CDATA[
:130  %buffer1_1_96_4x4_p_V_123 = load i8* %buffer1_1_96_4x4_p_V_51, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_123"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="6">
<![CDATA[
:131  %buffer1_1_96_4x4_p_V_124 = load i8* %buffer1_1_96_4x4_p_V_70, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_124"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="6">
<![CDATA[
:132  %buffer1_1_96_4x4_p_V_125 = load i8* %buffer1_1_96_4x4_p_V_35, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_125"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="6">
<![CDATA[
:133  %buffer1_1_96_4x4_p_V_126 = load i8* %buffer1_1_96_4x4_p_V_74, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_126"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="6">
<![CDATA[
:134  %buffer1_1_96_4x4_p_V_127 = load i8* %buffer1_1_96_4x4_p_V_29, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_127"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="6">
<![CDATA[
:135  %buffer1_1_96_4x4_p_V_128 = load i8* %buffer1_1_96_4x4_p_V_62, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_128"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="6">
<![CDATA[
:136  %buffer1_1_96_4x4_p_V_129 = load i8* %buffer1_1_96_4x4_p_V_32, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_129"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="6">
<![CDATA[
:137  %buffer1_1_96_4x4_p_V_130 = load i8* %buffer1_1_96_4x4_p_V_61, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_130"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="6">
<![CDATA[
:138  %buffer1_1_96_4x4_p_V_131 = load i8* %buffer1_1_96_4x4_p_V_54, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_131"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="6">
<![CDATA[
:139  %buffer1_1_96_4x4_p_V_132 = load i8* %buffer1_1_96_4x4_p_V_73, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_132"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="6">
<![CDATA[
:140  %buffer1_1_96_4x4_p_V_133 = load i8* %buffer1_1_96_4x4_p_V_77, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_133"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="6">
<![CDATA[
:141  %buffer1_1_96_4x4_p_V_134 = load i8* %buffer1_1_96_4x4_p_V_75, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_134"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="6">
<![CDATA[
:142  %buffer1_1_96_4x4_p_V_135 = load i8* %buffer1_1_96_4x4_p_V_58, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_135"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="6">
<![CDATA[
:143  %buffer1_1_96_4x4_p_V_136 = load i8* %buffer1_1_96_4x4_p_V_18, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_136"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="6">
<![CDATA[
:144  %buffer1_1_96_4x4_p_V_137 = load i8* %buffer1_1_96_4x4_p_V_63, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_137"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="6">
<![CDATA[
:145  %buffer1_1_96_4x4_p_V_138 = load i8* %buffer1_1_96_4x4_p_V_17, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_138"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="6">
<![CDATA[
:146  %buffer1_1_96_4x4_p_V_139 = load i8* %buffer1_1_96_4x4_p_V_64, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_139"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="6">
<![CDATA[
:147  %buffer1_1_96_4x4_p_V_140 = load i8* %buffer1_1_96_4x4_p_V_71, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_140"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="6">
<![CDATA[
:148  %buffer1_1_96_4x4_p_V_141 = load i8* %buffer1_1_96_4x4_p_V_60, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_141"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="6">
<![CDATA[
:149  %buffer1_1_96_4x4_p_V_142 = load i8* %buffer1_1_96_4x4_p_V_69, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_142"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="6">
<![CDATA[
:150  %buffer1_1_96_4x4_p_V_143 = load i8* %buffer1_1_96_4x4_p_V_34, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_143"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="6">
<![CDATA[
:151  %buffer1_1_96_4x4_p_V_144 = load i8* %buffer1_1_96_4x4_p_V_68, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_144"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="6">
<![CDATA[
:152  %buffer1_1_96_4x4_p_V_145 = load i8* %buffer1_1_96_4x4_p_V_55, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_145"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="6">
<![CDATA[
:153  %buffer1_1_96_4x4_p_V_146 = load i8* %buffer1_1_96_4x4_p_V_81, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_146"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="6">
<![CDATA[
:154  %buffer1_1_96_4x4_p_V_147 = load i8* %buffer1_1_96_4x4_p_V_41, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_147"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="6">
<![CDATA[
:155  %buffer1_1_96_4x4_p_V_148 = load i8* %buffer1_1_96_4x4_p_V_87, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_148"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="6">
<![CDATA[
:156  %buffer1_1_96_4x4_p_V_149 = load i8* %buffer1_1_96_4x4_p_V_92, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_149"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="6">
<![CDATA[
:157  %buffer1_1_96_4x4_p_V_150 = load i8* %buffer1_1_96_4x4_p_V_93, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_150"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="6">
<![CDATA[
:158  %buffer1_1_96_4x4_p_V_151 = load i8* %buffer1_1_96_4x4_p_V, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_151"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="6">
<![CDATA[
:159  %buffer1_1_96_4x4_p_V_152 = load i8* %buffer1_1_96_4x4_p_V_88, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_152"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="6">
<![CDATA[
:160  %buffer1_1_96_4x4_p_V_153 = load i8* %buffer1_1_96_4x4_p_V_85, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_153"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="6">
<![CDATA[
:161  %buffer1_1_96_4x4_p_V_154 = load i8* %buffer1_1_96_4x4_p_V_86, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_154"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="6">
<![CDATA[
:162  %buffer1_1_96_4x4_p_V_155 = load i8* %buffer1_1_96_4x4_p_V_91, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_155"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="6">
<![CDATA[
:163  %buffer1_1_96_4x4_p_V_156 = load i8* %buffer1_1_96_4x4_p_V_89, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_156"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="6">
<![CDATA[
:164  %buffer1_1_96_4x4_p_V_157 = load i8* %buffer1_1_96_4x4_p_V_52, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_157"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="6">
<![CDATA[
:165  %buffer1_1_96_4x4_p_V_158 = load i8* %buffer1_1_96_4x4_p_V_53, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_158"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="6">
<![CDATA[
:166  %buffer1_1_96_4x4_p_V_159 = load i8* %buffer1_1_96_4x4_p_V_90, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_159"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="6">
<![CDATA[
:167  %buffer1_1_96_4x4_p_V_160 = load i8* %buffer1_1_96_4x4_p_V_44, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_160"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="6">
<![CDATA[
:168  %buffer1_1_96_4x4_p_V_161 = load i8* %buffer1_1_96_4x4_p_V_45, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_161"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="6">
<![CDATA[
:169  %buffer1_1_96_4x4_p_V_162 = load i8* %buffer1_1_96_4x4_p_V_47, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_162"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="6">
<![CDATA[
:170  %buffer1_1_96_4x4_p_V_163 = load i8* %buffer1_1_96_4x4_p_V_42, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_163"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="6">
<![CDATA[
:171  %buffer1_1_96_4x4_p_V_164 = load i8* %buffer1_1_96_4x4_p_V_8, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_164"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="6">
<![CDATA[
:172  %buffer1_1_96_4x4_p_V_165 = load i8* %buffer1_1_96_4x4_p_V_3, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_165"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="6">
<![CDATA[
:173  %buffer1_1_96_4x4_p_V_166 = load i8* %buffer1_1_96_4x4_p_V_4, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_166"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="6">
<![CDATA[
:174  %buffer1_1_96_4x4_p_V_167 = load i8* %buffer1_1_96_4x4_p_V_24, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_167"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="6">
<![CDATA[
:175  %buffer1_1_96_4x4_p_V_168 = load i8* %buffer1_1_96_4x4_p_V_25, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_168"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="6">
<![CDATA[
:176  %buffer1_1_96_4x4_p_V_169 = load i8* %buffer1_1_96_4x4_p_V_20, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_169"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="6">
<![CDATA[
:177  %buffer1_1_96_4x4_p_V_170 = load i8* %buffer1_1_96_4x4_p_V_22, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_170"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="6">
<![CDATA[
:178  %buffer1_1_96_4x4_p_V_171 = load i8* %buffer1_1_96_4x4_p_V_10, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_171"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="6">
<![CDATA[
:179  %buffer1_1_96_4x4_p_V_172 = load i8* %buffer1_1_96_4x4_p_V_12, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_172"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="6">
<![CDATA[
:180  %buffer1_1_96_4x4_p_V_173 = load i8* %buffer1_1_96_4x4_p_V_9, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_173"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="6">
<![CDATA[
:181  %buffer1_1_96_4x4_p_V_174 = load i8* %buffer1_1_96_4x4_p_V_14, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_174"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="6">
<![CDATA[
:182  %buffer1_1_96_4x4_p_V_175 = load i8* %buffer1_1_96_4x4_p_V_94, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_175"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="6">
<![CDATA[
:183  %buffer1_1_96_4x4_p_V_176 = load i8* %buffer1_1_96_4x4_p_V_95, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_176"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="6">
<![CDATA[
:184  %buffer1_1_96_4x4_p_V_177 = load i8* %buffer1_1_96_4x4_p_V_84, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_177"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="6">
<![CDATA[
:185  %buffer1_1_96_4x4_p_V_178 = load i8* %buffer1_1_96_4x4_p_V_80, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_178"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="6">
<![CDATA[
:186  %buffer1_1_96_4x4_p_V_179 = load i8* %buffer1_1_96_4x4_p_V_26, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_179"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="6">
<![CDATA[
:187  %buffer1_1_96_4x4_p_V_180 = load i8* %buffer1_1_96_4x4_p_V_46, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_180"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="6">
<![CDATA[
:188  %buffer1_1_96_4x4_p_V_181 = load i8* %buffer1_1_96_4x4_p_V_56, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_181"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="6">
<![CDATA[
:189  %buffer1_1_96_4x4_p_V_182 = load i8* %buffer1_1_96_4x4_p_V_30, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_182"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="6">
<![CDATA[
:190  %buffer1_1_96_4x4_p_V_183 = load i8* %buffer1_1_96_4x4_p_V_43, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_183"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="6">
<![CDATA[
:191  %buffer1_1_96_4x4_p_V_184 = load i8* %buffer1_1_96_4x4_p_V_36, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_184"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="6">
<![CDATA[
:192  %buffer1_1_96_4x4_p_V_185 = load i8* %buffer1_1_96_4x4_p_V_39, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_185"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="6">
<![CDATA[
:193  %buffer1_1_96_4x4_p_V_186 = load i8* %buffer1_1_96_4x4_p_V_21, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_186"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="6">
<![CDATA[
:194  %buffer1_1_96_4x4_p_V_187 = load i8* %buffer1_1_96_4x4_p_V_40, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_187"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="6">
<![CDATA[
:195  %buffer1_1_96_4x4_p_V_188 = load i8* %buffer1_1_96_4x4_p_V_49, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_188"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="6">
<![CDATA[
:196  %buffer1_1_96_4x4_p_V_189 = load i8* %buffer1_1_96_4x4_p_V_19, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_189"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="6">
<![CDATA[
:197  %buffer1_1_96_4x4_p_V_190 = load i8* %buffer1_1_96_4x4_p_V_78, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_190"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="6">
<![CDATA[
:198  %buffer1_1_96_4x4_p_V_191 = load i8* %buffer1_1_96_4x4_p_V_16, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_191"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="286" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="6">
<![CDATA[
:103  %buffer1_1_96_4x4_p_V_96 = load i8* %buffer1_1_96_4x4_p_V_7, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_96"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="6">
<![CDATA[
:104  %buffer1_1_96_4x4_p_V_97 = load i8* %buffer1_1_96_4x4_p_V_1, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_97"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="6">
<![CDATA[
:105  %buffer1_1_96_4x4_p_V_98 = load i8* %buffer1_1_96_4x4_p_V_72, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_98"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="6">
<![CDATA[
:106  %buffer1_1_96_4x4_p_V_99 = load i8* %buffer1_1_96_4x4_p_V_28, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_99"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="6">
<![CDATA[
:107  %buffer1_1_96_4x4_p_V_100 = load i8* %buffer1_1_96_4x4_p_V_57, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_100"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="6">
<![CDATA[
:108  %buffer1_1_96_4x4_p_V_101 = load i8* %buffer1_1_96_4x4_p_V_82, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_101"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="6">
<![CDATA[
:109  %buffer1_1_96_4x4_p_V_102 = load i8* %buffer1_1_96_4x4_p_V_79, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_102"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="6">
<![CDATA[
:110  %buffer1_1_96_4x4_p_V_103 = load i8* %buffer1_1_96_4x4_p_V_6, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_103"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="6">
<![CDATA[
:111  %buffer1_1_96_4x4_p_V_104 = load i8* %buffer1_1_96_4x4_p_V_83, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_104"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="6">
<![CDATA[
:112  %buffer1_1_96_4x4_p_V_105 = load i8* %buffer1_1_96_4x4_p_V_38, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_105"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="6">
<![CDATA[
:113  %buffer1_1_96_4x4_p_V_106 = load i8* %buffer1_1_96_4x4_p_V_11, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_106"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="6">
<![CDATA[
:114  %buffer1_1_96_4x4_p_V_107 = load i8* %buffer1_1_96_4x4_p_V_13, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_107"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="6">
<![CDATA[
:115  %buffer1_1_96_4x4_p_V_108 = load i8* %buffer1_1_96_4x4_p_V_15, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_108"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="6">
<![CDATA[
:116  %buffer1_1_96_4x4_p_V_109 = load i8* %buffer1_1_96_4x4_p_V_59, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_109"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="6">
<![CDATA[
:117  %buffer1_1_96_4x4_p_V_110 = load i8* %buffer1_1_96_4x4_p_V_31, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_110"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="6">
<![CDATA[
:118  %buffer1_1_96_4x4_p_V_111 = load i8* %buffer1_1_96_4x4_p_V_33, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_111"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="6">
<![CDATA[
:119  %buffer1_1_96_4x4_p_V_112 = load i8* %buffer1_1_96_4x4_p_V_67, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_112"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="6">
<![CDATA[
:120  %buffer1_1_96_4x4_p_V_113 = load i8* %buffer1_1_96_4x4_p_V_66, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_113"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="6">
<![CDATA[
:121  %buffer1_1_96_4x4_p_V_114 = load i8* %buffer1_1_96_4x4_p_V_65, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_114"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="6">
<![CDATA[
:122  %buffer1_1_96_4x4_p_V_115 = load i8* %buffer1_1_96_4x4_p_V_76, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_115"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="6">
<![CDATA[
:123  %buffer1_1_96_4x4_p_V_116 = load i8* %buffer1_1_96_4x4_p_V_2, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_116"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="6">
<![CDATA[
:124  %buffer1_1_96_4x4_p_V_117 = load i8* %buffer1_1_96_4x4_p_V_5, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_117"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="6">
<![CDATA[
:125  %buffer1_1_96_4x4_p_V_118 = load i8* %buffer1_1_96_4x4_p_V_23, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_118"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="6">
<![CDATA[
:126  %buffer1_1_96_4x4_p_V_119 = load i8* %buffer1_1_96_4x4_p_V_27, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_119"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="6">
<![CDATA[
:127  %buffer1_1_96_4x4_p_V_120 = load i8* %buffer1_1_96_4x4_p_V_48, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_120"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="6">
<![CDATA[
:128  %buffer1_1_96_4x4_p_V_121 = load i8* %buffer1_1_96_4x4_p_V_37, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_121"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="6">
<![CDATA[
:129  %buffer1_1_96_4x4_p_V_122 = load i8* %buffer1_1_96_4x4_p_V_50, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_122"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="6">
<![CDATA[
:130  %buffer1_1_96_4x4_p_V_123 = load i8* %buffer1_1_96_4x4_p_V_51, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_123"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="6">
<![CDATA[
:131  %buffer1_1_96_4x4_p_V_124 = load i8* %buffer1_1_96_4x4_p_V_70, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_124"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="6">
<![CDATA[
:132  %buffer1_1_96_4x4_p_V_125 = load i8* %buffer1_1_96_4x4_p_V_35, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_125"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="6">
<![CDATA[
:133  %buffer1_1_96_4x4_p_V_126 = load i8* %buffer1_1_96_4x4_p_V_74, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_126"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="6">
<![CDATA[
:134  %buffer1_1_96_4x4_p_V_127 = load i8* %buffer1_1_96_4x4_p_V_29, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_127"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="6">
<![CDATA[
:135  %buffer1_1_96_4x4_p_V_128 = load i8* %buffer1_1_96_4x4_p_V_62, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_128"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="6">
<![CDATA[
:136  %buffer1_1_96_4x4_p_V_129 = load i8* %buffer1_1_96_4x4_p_V_32, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_129"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="6">
<![CDATA[
:137  %buffer1_1_96_4x4_p_V_130 = load i8* %buffer1_1_96_4x4_p_V_61, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_130"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="6">
<![CDATA[
:138  %buffer1_1_96_4x4_p_V_131 = load i8* %buffer1_1_96_4x4_p_V_54, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_131"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="6">
<![CDATA[
:139  %buffer1_1_96_4x4_p_V_132 = load i8* %buffer1_1_96_4x4_p_V_73, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_132"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="6">
<![CDATA[
:140  %buffer1_1_96_4x4_p_V_133 = load i8* %buffer1_1_96_4x4_p_V_77, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_133"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="6">
<![CDATA[
:141  %buffer1_1_96_4x4_p_V_134 = load i8* %buffer1_1_96_4x4_p_V_75, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_134"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="6">
<![CDATA[
:142  %buffer1_1_96_4x4_p_V_135 = load i8* %buffer1_1_96_4x4_p_V_58, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_135"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="6">
<![CDATA[
:143  %buffer1_1_96_4x4_p_V_136 = load i8* %buffer1_1_96_4x4_p_V_18, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_136"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="6">
<![CDATA[
:144  %buffer1_1_96_4x4_p_V_137 = load i8* %buffer1_1_96_4x4_p_V_63, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_137"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="6">
<![CDATA[
:145  %buffer1_1_96_4x4_p_V_138 = load i8* %buffer1_1_96_4x4_p_V_17, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_138"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="6">
<![CDATA[
:146  %buffer1_1_96_4x4_p_V_139 = load i8* %buffer1_1_96_4x4_p_V_64, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_139"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="6">
<![CDATA[
:147  %buffer1_1_96_4x4_p_V_140 = load i8* %buffer1_1_96_4x4_p_V_71, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_140"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="6">
<![CDATA[
:148  %buffer1_1_96_4x4_p_V_141 = load i8* %buffer1_1_96_4x4_p_V_60, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_141"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="6">
<![CDATA[
:149  %buffer1_1_96_4x4_p_V_142 = load i8* %buffer1_1_96_4x4_p_V_69, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_142"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="6">
<![CDATA[
:150  %buffer1_1_96_4x4_p_V_143 = load i8* %buffer1_1_96_4x4_p_V_34, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_143"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="6">
<![CDATA[
:151  %buffer1_1_96_4x4_p_V_144 = load i8* %buffer1_1_96_4x4_p_V_68, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_144"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="6">
<![CDATA[
:152  %buffer1_1_96_4x4_p_V_145 = load i8* %buffer1_1_96_4x4_p_V_55, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_145"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="6">
<![CDATA[
:153  %buffer1_1_96_4x4_p_V_146 = load i8* %buffer1_1_96_4x4_p_V_81, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_146"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="6">
<![CDATA[
:154  %buffer1_1_96_4x4_p_V_147 = load i8* %buffer1_1_96_4x4_p_V_41, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_147"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="6">
<![CDATA[
:155  %buffer1_1_96_4x4_p_V_148 = load i8* %buffer1_1_96_4x4_p_V_87, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_148"/></StgValue>
</operation>

<operation id="339" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="6">
<![CDATA[
:156  %buffer1_1_96_4x4_p_V_149 = load i8* %buffer1_1_96_4x4_p_V_92, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_149"/></StgValue>
</operation>

<operation id="340" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="6">
<![CDATA[
:157  %buffer1_1_96_4x4_p_V_150 = load i8* %buffer1_1_96_4x4_p_V_93, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_150"/></StgValue>
</operation>

<operation id="341" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="6">
<![CDATA[
:158  %buffer1_1_96_4x4_p_V_151 = load i8* %buffer1_1_96_4x4_p_V, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_151"/></StgValue>
</operation>

<operation id="342" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="6">
<![CDATA[
:159  %buffer1_1_96_4x4_p_V_152 = load i8* %buffer1_1_96_4x4_p_V_88, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_152"/></StgValue>
</operation>

<operation id="343" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="6">
<![CDATA[
:160  %buffer1_1_96_4x4_p_V_153 = load i8* %buffer1_1_96_4x4_p_V_85, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_153"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="6">
<![CDATA[
:161  %buffer1_1_96_4x4_p_V_154 = load i8* %buffer1_1_96_4x4_p_V_86, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_154"/></StgValue>
</operation>

<operation id="345" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="6">
<![CDATA[
:162  %buffer1_1_96_4x4_p_V_155 = load i8* %buffer1_1_96_4x4_p_V_91, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_155"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="6">
<![CDATA[
:163  %buffer1_1_96_4x4_p_V_156 = load i8* %buffer1_1_96_4x4_p_V_89, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_156"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="6">
<![CDATA[
:164  %buffer1_1_96_4x4_p_V_157 = load i8* %buffer1_1_96_4x4_p_V_52, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_157"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="6">
<![CDATA[
:165  %buffer1_1_96_4x4_p_V_158 = load i8* %buffer1_1_96_4x4_p_V_53, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_158"/></StgValue>
</operation>

<operation id="349" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="6">
<![CDATA[
:166  %buffer1_1_96_4x4_p_V_159 = load i8* %buffer1_1_96_4x4_p_V_90, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_159"/></StgValue>
</operation>

<operation id="350" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="6">
<![CDATA[
:167  %buffer1_1_96_4x4_p_V_160 = load i8* %buffer1_1_96_4x4_p_V_44, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_160"/></StgValue>
</operation>

<operation id="351" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="6">
<![CDATA[
:168  %buffer1_1_96_4x4_p_V_161 = load i8* %buffer1_1_96_4x4_p_V_45, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_161"/></StgValue>
</operation>

<operation id="352" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="6">
<![CDATA[
:169  %buffer1_1_96_4x4_p_V_162 = load i8* %buffer1_1_96_4x4_p_V_47, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_162"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="6">
<![CDATA[
:170  %buffer1_1_96_4x4_p_V_163 = load i8* %buffer1_1_96_4x4_p_V_42, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_163"/></StgValue>
</operation>

<operation id="354" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="6">
<![CDATA[
:171  %buffer1_1_96_4x4_p_V_164 = load i8* %buffer1_1_96_4x4_p_V_8, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_164"/></StgValue>
</operation>

<operation id="355" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="6">
<![CDATA[
:172  %buffer1_1_96_4x4_p_V_165 = load i8* %buffer1_1_96_4x4_p_V_3, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_165"/></StgValue>
</operation>

<operation id="356" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="6">
<![CDATA[
:173  %buffer1_1_96_4x4_p_V_166 = load i8* %buffer1_1_96_4x4_p_V_4, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_166"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="6">
<![CDATA[
:174  %buffer1_1_96_4x4_p_V_167 = load i8* %buffer1_1_96_4x4_p_V_24, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_167"/></StgValue>
</operation>

<operation id="358" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="6">
<![CDATA[
:175  %buffer1_1_96_4x4_p_V_168 = load i8* %buffer1_1_96_4x4_p_V_25, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_168"/></StgValue>
</operation>

<operation id="359" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="6">
<![CDATA[
:176  %buffer1_1_96_4x4_p_V_169 = load i8* %buffer1_1_96_4x4_p_V_20, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_169"/></StgValue>
</operation>

<operation id="360" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="6">
<![CDATA[
:177  %buffer1_1_96_4x4_p_V_170 = load i8* %buffer1_1_96_4x4_p_V_22, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_170"/></StgValue>
</operation>

<operation id="361" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="6">
<![CDATA[
:178  %buffer1_1_96_4x4_p_V_171 = load i8* %buffer1_1_96_4x4_p_V_10, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_171"/></StgValue>
</operation>

<operation id="362" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="6">
<![CDATA[
:179  %buffer1_1_96_4x4_p_V_172 = load i8* %buffer1_1_96_4x4_p_V_12, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_172"/></StgValue>
</operation>

<operation id="363" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="6">
<![CDATA[
:180  %buffer1_1_96_4x4_p_V_173 = load i8* %buffer1_1_96_4x4_p_V_9, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_173"/></StgValue>
</operation>

<operation id="364" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="6">
<![CDATA[
:181  %buffer1_1_96_4x4_p_V_174 = load i8* %buffer1_1_96_4x4_p_V_14, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_174"/></StgValue>
</operation>

<operation id="365" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="6">
<![CDATA[
:182  %buffer1_1_96_4x4_p_V_175 = load i8* %buffer1_1_96_4x4_p_V_94, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_175"/></StgValue>
</operation>

<operation id="366" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="6">
<![CDATA[
:183  %buffer1_1_96_4x4_p_V_176 = load i8* %buffer1_1_96_4x4_p_V_95, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_176"/></StgValue>
</operation>

<operation id="367" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="6">
<![CDATA[
:184  %buffer1_1_96_4x4_p_V_177 = load i8* %buffer1_1_96_4x4_p_V_84, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_177"/></StgValue>
</operation>

<operation id="368" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="6">
<![CDATA[
:185  %buffer1_1_96_4x4_p_V_178 = load i8* %buffer1_1_96_4x4_p_V_80, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_178"/></StgValue>
</operation>

<operation id="369" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="6">
<![CDATA[
:186  %buffer1_1_96_4x4_p_V_179 = load i8* %buffer1_1_96_4x4_p_V_26, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_179"/></StgValue>
</operation>

<operation id="370" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="6">
<![CDATA[
:187  %buffer1_1_96_4x4_p_V_180 = load i8* %buffer1_1_96_4x4_p_V_46, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_180"/></StgValue>
</operation>

<operation id="371" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="6">
<![CDATA[
:188  %buffer1_1_96_4x4_p_V_181 = load i8* %buffer1_1_96_4x4_p_V_56, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_181"/></StgValue>
</operation>

<operation id="372" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="6">
<![CDATA[
:189  %buffer1_1_96_4x4_p_V_182 = load i8* %buffer1_1_96_4x4_p_V_30, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_182"/></StgValue>
</operation>

<operation id="373" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="6">
<![CDATA[
:190  %buffer1_1_96_4x4_p_V_183 = load i8* %buffer1_1_96_4x4_p_V_43, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_183"/></StgValue>
</operation>

<operation id="374" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="6">
<![CDATA[
:191  %buffer1_1_96_4x4_p_V_184 = load i8* %buffer1_1_96_4x4_p_V_36, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_184"/></StgValue>
</operation>

<operation id="375" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="6">
<![CDATA[
:192  %buffer1_1_96_4x4_p_V_185 = load i8* %buffer1_1_96_4x4_p_V_39, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_185"/></StgValue>
</operation>

<operation id="376" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="6">
<![CDATA[
:193  %buffer1_1_96_4x4_p_V_186 = load i8* %buffer1_1_96_4x4_p_V_21, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_186"/></StgValue>
</operation>

<operation id="377" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="6">
<![CDATA[
:194  %buffer1_1_96_4x4_p_V_187 = load i8* %buffer1_1_96_4x4_p_V_40, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_187"/></StgValue>
</operation>

<operation id="378" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="6">
<![CDATA[
:195  %buffer1_1_96_4x4_p_V_188 = load i8* %buffer1_1_96_4x4_p_V_49, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_188"/></StgValue>
</operation>

<operation id="379" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="6">
<![CDATA[
:196  %buffer1_1_96_4x4_p_V_189 = load i8* %buffer1_1_96_4x4_p_V_19, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_189"/></StgValue>
</operation>

<operation id="380" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="6">
<![CDATA[
:197  %buffer1_1_96_4x4_p_V_190 = load i8* %buffer1_1_96_4x4_p_V_78, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_190"/></StgValue>
</operation>

<operation id="381" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="6">
<![CDATA[
:198  %buffer1_1_96_4x4_p_V_191 = load i8* %buffer1_1_96_4x4_p_V_16, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_191"/></StgValue>
</operation>

<operation id="382" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="7">
<![CDATA[
:199  %tmp = call i8 @_ssdm_op_Mux.ap_auto.96i8.i7(i8 %buffer1_1_96_4x4_p_V_96, i8 %buffer1_1_96_4x4_p_V_97, i8 %buffer1_1_96_4x4_p_V_98, i8 %buffer1_1_96_4x4_p_V_99, i8 %buffer1_1_96_4x4_p_V_100, i8 %buffer1_1_96_4x4_p_V_101, i8 %buffer1_1_96_4x4_p_V_102, i8 %buffer1_1_96_4x4_p_V_103, i8 %buffer1_1_96_4x4_p_V_104, i8 %buffer1_1_96_4x4_p_V_105, i8 %buffer1_1_96_4x4_p_V_106, i8 %buffer1_1_96_4x4_p_V_107, i8 %buffer1_1_96_4x4_p_V_108, i8 %buffer1_1_96_4x4_p_V_109, i8 %buffer1_1_96_4x4_p_V_110, i8 %buffer1_1_96_4x4_p_V_111, i8 %buffer1_1_96_4x4_p_V_112, i8 %buffer1_1_96_4x4_p_V_113, i8 %buffer1_1_96_4x4_p_V_114, i8 %buffer1_1_96_4x4_p_V_115, i8 %buffer1_1_96_4x4_p_V_116, i8 %buffer1_1_96_4x4_p_V_117, i8 %buffer1_1_96_4x4_p_V_118, i8 %buffer1_1_96_4x4_p_V_119, i8 %buffer1_1_96_4x4_p_V_120, i8 %buffer1_1_96_4x4_p_V_121, i8 %buffer1_1_96_4x4_p_V_122, i8 %buffer1_1_96_4x4_p_V_123, i8 %buffer1_1_96_4x4_p_V_124, i8 %buffer1_1_96_4x4_p_V_125, i8 %buffer1_1_96_4x4_p_V_126, i8 %buffer1_1_96_4x4_p_V_127, i8 %buffer1_1_96_4x4_p_V_128, i8 %buffer1_1_96_4x4_p_V_129, i8 %buffer1_1_96_4x4_p_V_130, i8 %buffer1_1_96_4x4_p_V_131, i8 %buffer1_1_96_4x4_p_V_132, i8 %buffer1_1_96_4x4_p_V_133, i8 %buffer1_1_96_4x4_p_V_134, i8 %buffer1_1_96_4x4_p_V_135, i8 %buffer1_1_96_4x4_p_V_136, i8 %buffer1_1_96_4x4_p_V_137, i8 %buffer1_1_96_4x4_p_V_138, i8 %buffer1_1_96_4x4_p_V_139, i8 %buffer1_1_96_4x4_p_V_140, i8 %buffer1_1_96_4x4_p_V_141, i8 %buffer1_1_96_4x4_p_V_142, i8 %buffer1_1_96_4x4_p_V_143, i8 %buffer1_1_96_4x4_p_V_144, i8 %buffer1_1_96_4x4_p_V_145, i8 %buffer1_1_96_4x4_p_V_146, i8 %buffer1_1_96_4x4_p_V_147, i8 %buffer1_1_96_4x4_p_V_148, i8 %buffer1_1_96_4x4_p_V_149, i8 %buffer1_1_96_4x4_p_V_150, i8 %buffer1_1_96_4x4_p_V_151, i8 %buffer1_1_96_4x4_p_V_152, i8 %buffer1_1_96_4x4_p_V_153, i8 %buffer1_1_96_4x4_p_V_154, i8 %buffer1_1_96_4x4_p_V_155, i8 %buffer1_1_96_4x4_p_V_156, i8 %buffer1_1_96_4x4_p_V_157, i8 %buffer1_1_96_4x4_p_V_158, i8 %buffer1_1_96_4x4_p_V_159, i8 %buffer1_1_96_4x4_p_V_160, i8 %buffer1_1_96_4x4_p_V_161, i8 %buffer1_1_96_4x4_p_V_162, i8 %buffer1_1_96_4x4_p_V_163, i8 %buffer1_1_96_4x4_p_V_164, i8 %buffer1_1_96_4x4_p_V_165, i8 %buffer1_1_96_4x4_p_V_166, i8 %buffer1_1_96_4x4_p_V_167, i8 %buffer1_1_96_4x4_p_V_168, i8 %buffer1_1_96_4x4_p_V_169, i8 %buffer1_1_96_4x4_p_V_170, i8 %buffer1_1_96_4x4_p_V_171, i8 %buffer1_1_96_4x4_p_V_172, i8 %buffer1_1_96_4x4_p_V_173, i8 %buffer1_1_96_4x4_p_V_174, i8 %buffer1_1_96_4x4_p_V_175, i8 %buffer1_1_96_4x4_p_V_176, i8 %buffer1_1_96_4x4_p_V_177, i8 %buffer1_1_96_4x4_p_V_178, i8 %buffer1_1_96_4x4_p_V_179, i8 %buffer1_1_96_4x4_p_V_180, i8 %buffer1_1_96_4x4_p_V_181, i8 %buffer1_1_96_4x4_p_V_182, i8 %buffer1_1_96_4x4_p_V_183, i8 %buffer1_1_96_4x4_p_V_184, i8 %buffer1_1_96_4x4_p_V_185, i8 %buffer1_1_96_4x4_p_V_186, i8 %buffer1_1_96_4x4_p_V_187, i8 %buffer1_1_96_4x4_p_V_188, i8 %buffer1_1_96_4x4_p_V_189, i8 %buffer1_1_96_4x4_p_V_190, i8 %buffer1_1_96_4x4_p_V_191, i7 %co)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="383" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:200  %tmp_6 = mul i8 %tmp, %weight_V_load

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="384" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:201  %sum_V = add i8 %p_09_1, %tmp_6

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="385" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
:202  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="386" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="7">
<![CDATA[
:0  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="387" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %result_V = add i8 %bias_V_load, %p_s

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="388" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
:2  store i8 %result_V, i8* %output_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="389" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %w_3 = add i3 %w, 1

]]></Node>
<StgValue><ssdm name="w_3"/></StgValue>
</operation>

<operation id="390" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
