\hypertarget{union__hw__mpu__rgdn__word3}{}\section{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word3 Union Reference}
\label{union__hw__mpu__rgdn__word3}\index{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word3@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word3}}


H\+W\+\_\+\+M\+P\+U\+\_\+\+R\+G\+Dn\+\_\+\+W\+O\+R\+D3 -\/ Region Descriptor n, Word 3 (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+mpu.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__mpu__rgdn__word3_1_1__hw__mpu__rgdn__word3__bitfields}{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word3\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__mpu__rgdn__word3_a0c133ab76094d3d16e09a7f744c5ddfc}{}\label{union__hw__mpu__rgdn__word3_a0c133ab76094d3d16e09a7f744c5ddfc}

\item 
struct \hyperlink{struct__hw__mpu__rgdn__word3_1_1__hw__mpu__rgdn__word3__bitfields}{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word3\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word3\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__mpu__rgdn__word3_a0fc9a8ebd9406cdf29411a94fe5a804b}{}\label{union__hw__mpu__rgdn__word3_a0fc9a8ebd9406cdf29411a94fe5a804b}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+M\+P\+U\+\_\+\+R\+G\+Dn\+\_\+\+W\+O\+R\+D3 -\/ Region Descriptor n, Word 3 (RW) 

Reset value\+: 0x00000001U

The fourth word of the region descriptor contains the optional process identifier and mask, plus the region descriptor\textquotesingle{}s valid bit. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+mpu.\+h\end{DoxyCompactItemize}
