# Synopsys Constraint Checker(syntax only), version maplat, Build 1796R, built Aug  4 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Sat Sep 29 16:35:33 2018


##### DESIGN INFO #######################################################

Top View:                "tl_car_bench"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                        Requested     Requested     Clock                                             Clock                   Clock
Level     Clock                                        Frequency     Period        Type                                              Group                   Load 
------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       pll_4_usb|CLKOP_inferred_clock               1.0 MHz       1000.000      inferred                                          Inferred_clkgroup_0     10   
1 .         car_clock_gen|divider_derived_clock[1]     1.0 MHz       1000.000      derived (from pll_4_usb|CLKOP_inferred_clock)     Inferred_clkgroup_0     181  
==================================================================================================================================================================
