Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4.1 (win64) Build 1149489 Thu Feb 19 16:20:35 MST 2015
| Date         : Fri Jul 01 13:31:47 2016
| Host         : csh-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_clock_utilization -file top_top_clock_utilization_placed.rpt
| Design       : top_top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y0
9. Net wise resources used in clock region X1Y0
10. Net wise resources used in clock region X0Y1
11. Net wise resources used in clock region X1Y1

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    4 |        32 |         0 |
| BUFH  |    0 |        72 |         0 |
| BUFIO |    0 |        20 |         0 |
| MMCM  |    1 |         5 |         0 |
| PLL   |    0 |         5 |         0 |
| BUFR  |    0 |        20 |         0 |
| BUFMR |    0 |        10 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+------------------------+---------------------------------+--------------+-------+---------------+-----------+
|       |                        |                                 |   Num Loads  |       |               |           |
+-------+------------------------+---------------------------------+------+-------+-------+---------------+-----------+
| Index | BUFG Cell              | Net Name                        | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+------------------------+---------------------------------+------+-------+-------+---------------+-----------+
|     1 | f1/u0/inst/clkf_buf    | f1/u0/inst/clkfbout_buf_dcm_25m |    1 |     1 |    no |         1.636 |     0.082 |
|     2 | f1/u0/inst/clkout2_buf | f1/u0/inst/clk_out2             |   71 |   109 |    no |         1.716 |     0.224 |
|     3 | f1/u0/inst/clkout1_buf | f1/u0/inst/clk_out1             |  114 |    36 |    no |         1.728 |     0.154 |
|     4 | clk_BUFG_inst          | clk_BUFG                        |  662 |   239 |    no |         1.797 |     0.245 |
+-------+------------------------+---------------------------------+------+-------+-------+---------------+-----------+


+-------+--------------------------+-----------------------------+--------------+-------+---------------+-----------+
|       |                          |                             |   Num Loads  |       |               |           |
+-------+--------------------------+-----------------------------+------+-------+-------+---------------+-----------+
| Index | MMCM Cell                | Net Name                    | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+--------------------------+-----------------------------+------+-------+-------+---------------+-----------+
|     1 | f1/u0/inst/mmcm_adv_inst | f1/u0/inst/clk_out1_dcm_25m |    1 |     1 |    no |         1.661 |     0.083 |
|     2 | f1/u0/inst/mmcm_adv_inst | f1/u0/inst/clk_out2_dcm_25m |    1 |     1 |    no |         1.661 |     0.083 |
|     3 | f1/u0/inst/mmcm_adv_inst | f1/u0/inst/clkfbout_dcm_25m |    1 |     1 |    no |         1.661 |     0.083 |
+-------+--------------------------+-----------------------------+------+-------+-------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+-------------------------------+-----------------------------------+--------------+-------+---------------+-----------+
|       |                               |                                   |   Num Loads  |       |               |           |
+-------+-------------------------------+-----------------------------------+------+-------+-------+---------------+-----------+
| Index | Local Clk Src                 | Net Name                          | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+-------------------------------+-----------------------------------+------+-------+-------+---------------+-----------+
|     1 | f1/wave_reg[0]/L3_2           | f1/wave_reg[0]/G0                 |    1 |     1 |    no |         0.832 |     0.059 |
|     2 | t1/Little/newB_reg_LDC_i_1__5 | t1/Little/n_0_newB_reg_LDC_i_1__5 |    2 |     2 |    no |         0.832 |     0.427 |
|     3 | t1/Mi/newB_reg_LDC_i_1__4     | t1/Mi/n_0_newB_reg_LDC_i_1__4     |    2 |     2 |    no |         0.706 |     0.111 |
|     4 | t1/Mover/newB_reg_LDC_i_1     | t1/Mover/O2                       |    2 |     2 |    no |         0.628 |     0.221 |
|     5 | t1/Mover/newB_reg_LDC_i_1__0  | t1/Mover/O4                       |    2 |     2 |    no |         1.175 |     0.410 |
|     6 | t1/Mover/newB_reg_LDC_i_1__1  | t1/Mover/O6                       |    2 |     2 |    no |         0.644 |     0.102 |
|     7 | t1/Mover/newB_reg_LDC_i_1__2  | t1/Mover/O8                       |    2 |     2 |    no |         0.685 |     0.109 |
|     8 | t1/Pl/newB_reg_LDC_i_1__3     | t1/Pl/n_0_newB_reg_LDC_i_1__3     |    2 |     2 |    no |         0.672 |     0.077 |
|     9 | f1/b4/d1/wave_reg[1]_i_3      | f1/b4/d1/D[1]                     |    4 |     2 |    no |         0.828 |     0.439 |
+-------+-------------------------------+-----------------------------------+------+-------+-------+---------------+-----------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  745 |  9600 |    0 |  1600 |    2 |    20 |    8 |    10 |    2 |    20 |
| X1Y0              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   18 | 12000 |    0 |  1800 |    0 |    40 |   20 |    20 |    0 |    20 |
| X0Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   42 |  9600 |    0 |  1600 |    2 |    20 |    6 |    10 |    2 |    20 |
| X1Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    1 | 12000 |    0 |  1800 |    0 |    40 |   11 |    20 |    0 |    20 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 14400 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |  7600 |    0 |  1200 |    0 |    10 |    0 |     5 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |    Clock Net Name   |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |        20 |       0 |       0 |   3 |     0 |        0 | f1/u0/inst/clk_out2 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  72 |     0 |        0 | f1/u0/inst/clk_out1 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 661 |     0 |        0 | clk_BUFG            |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------+


9. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |          Clock Net Name         |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------+
| BUFG        |     ---     |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | clk_BUFG                        |
| BUFG        |     ---     |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | f1/u0/inst/clkfbout_buf_dcm_25m |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |        40 |       0 |       0 |  18 |     0 |        0 | f1/u0/inst/clk_out2             |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------+


10. Net wise resources used in clock region X0Y1
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |    Clock Net Name   |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |        16 |       0 |       0 |   0 |     0 |        0 | f1/u0/inst/clk_out2 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  42 |     0 |        0 | f1/u0/inst/clk_out1 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------+


11. Net wise resources used in clock region X1Y1
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |    Clock Net Name   |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |        22 |       0 |       0 |   1 |     0 |        0 | f1/u0/inst/clk_out2 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells clk_BUFG_inst]
set_property LOC BUFGCTRL_X0Y1 [get_cells f1/u0/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y2 [get_cells f1/u0/inst/clkout2_buf]
set_property LOC BUFGCTRL_X0Y3 [get_cells f1/u0/inst/clkf_buf]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X1Y0 [get_cells f1/u0/inst/mmcm_adv_inst]

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y26 [get_ports clk]

# Clock net "clk_BUFG" driven by instance "clk_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock CLKAG_clk_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_clk_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=f1/u0/inst/mmcm_adv_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_BUFG"}]]]
resize_pblock [get_pblocks CLKAG_clk_BUFG] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "f1/b4/d1/D[1]" driven by instance "f1/b4/d1/wave_reg[1]_i_3" located at site "SLICE_X11Y28"
#startgroup
create_pblock CLKAG_f1/b4/d1/D[1]
add_cells_to_pblock [get_pblocks  CLKAG_f1/b4/d1/D[1]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="f1/b4/d1/D[1]"}]]]
resize_pblock [get_pblocks CLKAG_f1/b4/d1/D[1]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "f1/u0/inst/clk_out1" driven by instance "f1/u0/inst/clkout1_buf" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock CLKAG_f1/u0/inst/clk_out1
add_cells_to_pblock [get_pblocks  CLKAG_f1/u0/inst/clk_out1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="f1/u0/inst/clk_out1"}]]]
resize_pblock [get_pblocks CLKAG_f1/u0/inst/clk_out1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "f1/u0/inst/clk_out2" driven by instance "f1/u0/inst/clkout2_buf" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock CLKAG_f1/u0/inst/clk_out2
add_cells_to_pblock [get_pblocks  CLKAG_f1/u0/inst/clk_out2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="f1/u0/inst/clk_out2"}]]]
resize_pblock [get_pblocks CLKAG_f1/u0/inst/clk_out2] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "f1/wave_reg[0]/G0" driven by instance "f1/wave_reg[0]/L3_2" located at site "SLICE_X9Y28"
#startgroup
create_pblock CLKAG_f1/wave_reg[0]/G0
add_cells_to_pblock [get_pblocks  CLKAG_f1/wave_reg[0]/G0] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="f1/wave_reg[0]/G0"}]]]
resize_pblock [get_pblocks CLKAG_f1/wave_reg[0]/G0] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "t1/Little/n_0_newB_reg_LDC_i_1__5" driven by instance "t1/Little/newB_reg_LDC_i_1__5" located at site "SLICE_X3Y2"
#startgroup
create_pblock CLKAG_t1/Little/n_0_newB_reg_LDC_i_1__5
add_cells_to_pblock [get_pblocks  CLKAG_t1/Little/n_0_newB_reg_LDC_i_1__5] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="t1/Little/n_0_newB_reg_LDC_i_1__5"}]]]
resize_pblock [get_pblocks CLKAG_t1/Little/n_0_newB_reg_LDC_i_1__5] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "t1/Mi/n_0_newB_reg_LDC_i_1__4" driven by instance "t1/Mi/newB_reg_LDC_i_1__4" located at site "SLICE_X0Y2"
#startgroup
create_pblock CLKAG_t1/Mi/n_0_newB_reg_LDC_i_1__4
add_cells_to_pblock [get_pblocks  CLKAG_t1/Mi/n_0_newB_reg_LDC_i_1__4] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="t1/Mi/n_0_newB_reg_LDC_i_1__4"}]]]
resize_pblock [get_pblocks CLKAG_t1/Mi/n_0_newB_reg_LDC_i_1__4] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "t1/Mover/O2" driven by instance "t1/Mover/newB_reg_LDC_i_1" located at site "SLICE_X6Y10"
#startgroup
create_pblock CLKAG_t1/Mover/O2
add_cells_to_pblock [get_pblocks  CLKAG_t1/Mover/O2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="t1/Mover/O2"}]]]
resize_pblock [get_pblocks CLKAG_t1/Mover/O2] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "t1/Mover/O4" driven by instance "t1/Mover/newB_reg_LDC_i_1__0" located at site "SLICE_X6Y13"
#startgroup
create_pblock CLKAG_t1/Mover/O4
add_cells_to_pblock [get_pblocks  CLKAG_t1/Mover/O4] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="t1/Mover/O4"}]]]
resize_pblock [get_pblocks CLKAG_t1/Mover/O4] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "t1/Mover/O6" driven by instance "t1/Mover/newB_reg_LDC_i_1__1" located at site "SLICE_X1Y17"
#startgroup
create_pblock CLKAG_t1/Mover/O6
add_cells_to_pblock [get_pblocks  CLKAG_t1/Mover/O6] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="t1/Mover/O6"}]]]
resize_pblock [get_pblocks CLKAG_t1/Mover/O6] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "t1/Mover/O8" driven by instance "t1/Mover/newB_reg_LDC_i_1__2" located at site "SLICE_X12Y2"
#startgroup
create_pblock CLKAG_t1/Mover/O8
add_cells_to_pblock [get_pblocks  CLKAG_t1/Mover/O8] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="t1/Mover/O8"}]]]
resize_pblock [get_pblocks CLKAG_t1/Mover/O8] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "t1/Pl/n_0_newB_reg_LDC_i_1__3" driven by instance "t1/Pl/newB_reg_LDC_i_1__3" located at site "SLICE_X5Y8"
#startgroup
create_pblock CLKAG_t1/Pl/n_0_newB_reg_LDC_i_1__3
add_cells_to_pblock [get_pblocks  CLKAG_t1/Pl/n_0_newB_reg_LDC_i_1__3] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="t1/Pl/n_0_newB_reg_LDC_i_1__3"}]]]
resize_pblock [get_pblocks CLKAG_t1/Pl/n_0_newB_reg_LDC_i_1__3] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup
