addi s0 s0 4
addi s1 s0 -12
#inputs are directly given in the regs