# do {tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:10:43 on Jul 21,2025
# vlog -incr -mfcu -work xil_defaultlib ../../../../AES.srcs/sources_1/new/AES.v ../../../../AES.srcs/sources_1/new/add_round_key.v ../../../../AES.srcs/sources_1/new/aes_output_to_uart.v ../../../../AES.srcs/sources_1/new/aes_top_decryption.v ../../../../AES.srcs/sources_1/new/aes_top_encryption.v ../../../../AES.srcs/sources_1/new/freq_scaling.v ../../../../AES.srcs/sources_1/new/g_function.v ../../../../AES.srcs/sources_1/new/inverse_mix_columns.v ../../../../AES.srcs/sources_1/new/inverse_sbox.v ../../../../AES.srcs/sources_1/new/inverse_shift_rows.v ../../../../AES.srcs/sources_1/new/inverse_sub_bytes.v ../../../../AES.srcs/sources_1/new/key_expansion.v ../../../../AES.srcs/sources_1/new/mix_columns.v ../../../../AES.srcs/sources_1/new/sbox.v ../../../../AES.srcs/sources_1/new/shift_rows.v ../../../../AES.srcs/sources_1/new/sub_bytes.v ../../../../AES.srcs/sources_1/new/uart_rx.v ../../../../AES.srcs/sources_1/new/uart_to_aes_input.v ../../../../AES.srcs/sources_1/new/uart_tx.v ../../../../AES.srcs/sim_1/new/tb.v 
# -- Skipping module AES_Final
# -- Skipping module add_round_key
# -- Skipping module aes_output_to_uart
# -- Skipping module aes_top_decryption
# -- Skipping module aes_top_encryption
# -- Skipping module freq_scaling
# -- Skipping module g_function
# -- Skipping module inverse_mix_columns
# -- Skipping module inverse_sbox
# -- Skipping module inverse_shift_rows
# -- Skipping module inverse_sub_bytes
# -- Skipping module key_expansion
# -- Skipping module mix_columns
# -- Skipping module sbox
# -- Skipping module shift_rows
# -- Skipping module sub_bytes
# -- Skipping module uart_rx
# -- Skipping module uart_to_aes_input
# -- Skipping module uart_tx
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 16:10:43 on Jul 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:10:43 on Jul 21,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:10:44 on Jul 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
