{:input (genetic.crossover/dumb-crossover 985242800 (genetic.mutation/change-constant-value 1801051508 (genetic.mutation/change-constant-value 35081917 (genetic.mutation/change-constant-value 81537226 (genetic.representation/genetic-representation "examples/58018.25F9EDF0.blif")))) (genetic.mutation/change-constant-value 1434776501 (genetic.mutation/change-constant-value 553285304 (genetic.mutation/change-constant-value 1999457424 (genetic.mutation/change-constant-value 1604116307 (genetic.mutation/change-constant-value 323011997 (genetic.mutation/change-constant-value 2048927328 (genetic.representation/genetic-representation "examples/58030.B227B96A.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_1, \\wire:missing_edge );\n  wire \\:missing_edge ;\n  input wire0_1;\n  wire wire0_1;\n  wire wire3;\n  wire \\wire:missing_2 ;\n  wire \\wire:missing_3 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire0_1;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_3  = wire3;\n  assign \\wire:missing_2  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount6020635C/FCD67A0D.v:3.1-18.10\" *)\nmodule postsynth(wire0_1, \\wire:missing_edge );\n  (* src = \"/tmp/fuzzmount6020635C/FCD67A0D.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount6020635C/FCD67A0D.v:5.9-5.16\" *)\n  input wire0_1;\n  wire wire0_1;\n  (* src = \"/tmp/fuzzmount6020635C/FCD67A0D.v:8.8-8.23\" *)\n  wire \\wire:missing_2 ;\n  (* src = \"/tmp/fuzzmount6020635C/FCD67A0D.v:10.10-10.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge  & wire0_1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_2  = \\wire:missing_edge ;\nendmodule\n", :proof {:exit 16, :out "SBY 13:11:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] Copy '/tmp/fuzzmount6020635C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_/src/top.v'.\nSBY 13:11:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] Copy '/tmp/fuzzmount6020635C/FCD67A0D.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_/src/FCD67A0D.v'.\nSBY 13:11:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] Copy '/tmp/fuzzmount6020635C/FCD67A0D.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_/src/FCD67A0D.post.v'.\nSBY 13:11:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] engine_0: abc pdr\nSBY 13:11:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 13:11:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] base: /tmp/fuzzmount6020635C/top.v:7: Warning: Identifier `\\clk' is implicitly declared.\nSBY 13:11:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] base: Warning: found logic loop in module postsynth:\nSBY 13:11:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] base: cell $and$/tmp/fuzzmount6020635C/FCD67A0D.post.v:15$9 ($and)\nSBY 13:11:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] base: wire \\wire:missing_edge\nSBY 13:11:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] base: Warning: multiple conflicting drivers for presynth.\\wire:missing_edge:\nSBY 13:11:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] base: port Y[0] of cell $shr$/tmp/fuzzmount6020635C/FCD67A0D.v:12$10 ($shr)\nSBY 13:11:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] base: port Y[0] of cell $shr$/tmp/fuzzmount6020635C/FCD67A0D.v:13$11 ($shr)\nSBY 13:11:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] base: Warning: found logic loop in module presynth:\nSBY 13:11:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] base: cell $shr$/tmp/fuzzmount6020635C/FCD67A0D.v:13$11 ($shr)\nSBY 13:11:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] base: wire \\wire:missing_edge\nSBY 13:11:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 13:11:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] base: finished (returncode=0)\nSBY 13:11:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 13:11:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] aig: Warning: found logic loop in module postsynth:\nSBY 13:11:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] aig: cell $and$/tmp/fuzzmount6020635C/FCD67A0D.post.v:15$9 ($and)\nSBY 13:11:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] aig: wire \\wire:missing_edge\nSBY 13:11:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] aig: Warning: multiple conflicting drivers for presynth.\\wire:missing_edge:\nSBY 13:11:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] aig: port Y[0] of cell $shr$/tmp/fuzzmount6020635C/FCD67A0D.v:12$10 ($shr)\nSBY 13:11:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] aig: port Y[0] of cell $shr$/tmp/fuzzmount6020635C/FCD67A0D.v:13$11 ($shr)\nSBY 13:11:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] aig: Warning: found logic loop in module presynth:\nSBY 13:11:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] aig: cell $shr$/tmp/fuzzmount6020635C/FCD67A0D.v:13$11 ($shr)\nSBY 13:11:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] aig: wire \\wire:missing_edge\nSBY 13:11:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 13:11:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] aig: bash: line 1:  6426 Segmentation fault: 11  /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\nSBY 13:11:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] aig: finished (returncode=139)\nSBY 13:11:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] aig: task failed. ERROR.\nSBY 13:11:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY 13:11:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 13:11:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_'.\nSBY 13:11:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmk1teno_] DONE (ERROR, rc=16)\n", :err ""}}}