<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_B_fe1433a7_A1</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_B_fe1433a7_A1'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_B_fe1433a7_A1')">rsnoc_z_H_R_U_P_B_fe1433a7_A1</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt"><a href="mod2473.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2473.html#Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2473.html#Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2473.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_reg_uart_atb/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_reg_uart_atb/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2473.html#inst_tag_243868"  onclick="showContent('inst_tag_243868')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_apb_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243868_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243868_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2473.html#inst_tag_243868_Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243868_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2473.html#inst_tag_243869"  onclick="showContent('inst_tag_243869')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_apb_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243869_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243869_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2473.html#inst_tag_243869_Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243869_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2473.html#inst_tag_243870"  onclick="showContent('inst_tag_243870')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Periph_Multi_APB_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243870_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243870_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2473.html#inst_tag_243870_Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243870_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2473.html#inst_tag_243871"  onclick="showContent('inst_tag_243871')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SPI_ahb_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243871_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243871_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2473.html#inst_tag_243871_Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243871_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2473.html#inst_tag_243872"  onclick="showContent('inst_tag_243872')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243872_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243872_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2473.html#inst_tag_243872_Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243872_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2473.html#inst_tag_243873"  onclick="showContent('inst_tag_243873')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.PUFCC_apb_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243873_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243873_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2473.html#inst_tag_243873_Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243873_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2473.html#inst_tag_243874"  onclick="showContent('inst_tag_243874')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axil_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243874_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243874_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2473.html#inst_tag_243874_Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243874_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2473.html#inst_tag_243875"  onclick="showContent('inst_tag_243875')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SPI_mem_ahb_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243875_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243875_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2473.html#inst_tag_243875_Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243875_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2473.html#inst_tag_243876"  onclick="showContent('inst_tag_243876')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.service_socket_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243876_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243876_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2473.html#inst_tag_243876_Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243876_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2473.html#inst_tag_243877"  onclick="showContent('inst_tag_243877')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.service_socket_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243877_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243877_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2473.html#inst_tag_243877_Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243877_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2473.html#inst_tag_243878"  onclick="showContent('inst_tag_243878')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.service_socket_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243878_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243878_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2473.html#inst_tag_243878_Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243878_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2473.html#inst_tag_243879"  onclick="showContent('inst_tag_243879')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.bcpu_ahb_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243879_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243879_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2473.html#inst_tag_243879_Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243879_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2473.html#inst_tag_243880"  onclick="showContent('inst_tag_243880')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.bcpu_ahb_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243880_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243880_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2473.html#inst_tag_243880_Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243880_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2473.html#inst_tag_243881"  onclick="showContent('inst_tag_243881')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FCB_apb_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243881_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243881_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2473.html#inst_tag_243881_Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243881_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2473.html#inst_tag_243882"  onclick="showContent('inst_tag_243882')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SCU_Multi_APB_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243882_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243882_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2473.html#inst_tag_243882_Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243882_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_243868'>
<hr>
<a name="inst_tag_243868"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_243868" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_apb_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243868_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243868_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2473.html#inst_tag_243868_Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243868_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod159.html#inst_tag_11958" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243869'>
<hr>
<a name="inst_tag_243869"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_243869" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_apb_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243869_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243869_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2473.html#inst_tag_243869_Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243869_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod159.html#inst_tag_11959" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243870'>
<hr>
<a name="inst_tag_243870"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_243870" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Periph_Multi_APB_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243870_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243870_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2473.html#inst_tag_243870_Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243870_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod159.html#inst_tag_11960" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243871'>
<hr>
<a name="inst_tag_243871"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_243871" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SPI_ahb_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243871_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243871_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2473.html#inst_tag_243871_Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243871_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod159.html#inst_tag_11961" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243872'>
<hr>
<a name="inst_tag_243872"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_243872" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243872_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243872_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2473.html#inst_tag_243872_Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243872_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod159.html#inst_tag_11962" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243873'>
<hr>
<a name="inst_tag_243873"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_243873" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.PUFCC_apb_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243873_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243873_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2473.html#inst_tag_243873_Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243873_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod159.html#inst_tag_11963" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243874'>
<hr>
<a name="inst_tag_243874"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_243874" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axil_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243874_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243874_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2473.html#inst_tag_243874_Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243874_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod159.html#inst_tag_11964" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243875'>
<hr>
<a name="inst_tag_243875"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_243875" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SPI_mem_ahb_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243875_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243875_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2473.html#inst_tag_243875_Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243875_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod159.html#inst_tag_11965" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243876'>
<hr>
<a name="inst_tag_243876"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_243876" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.service_socket_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243876_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243876_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2473.html#inst_tag_243876_Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243876_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod159.html#inst_tag_11966" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243877'>
<hr>
<a name="inst_tag_243877"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_243877" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.service_socket_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243877_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243877_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2473.html#inst_tag_243877_Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243877_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod159.html#inst_tag_11967" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243878'>
<hr>
<a name="inst_tag_243878"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_243878" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.service_socket_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243878_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243878_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2473.html#inst_tag_243878_Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243878_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod159.html#inst_tag_11968" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243879'>
<hr>
<a name="inst_tag_243879"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_243879" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.bcpu_ahb_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243879_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243879_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2473.html#inst_tag_243879_Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243879_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod159.html#inst_tag_11969" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243880'>
<hr>
<a name="inst_tag_243880"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_243880" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.bcpu_ahb_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243880_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243880_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2473.html#inst_tag_243880_Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243880_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod159.html#inst_tag_11970" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243881'>
<hr>
<a name="inst_tag_243881"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_243881" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FCB_apb_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243881_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243881_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2473.html#inst_tag_243881_Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243881_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod159.html#inst_tag_11971" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243882'>
<hr>
<a name="inst_tag_243882"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_243882" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SCU_Multi_APB_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243882_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243882_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2473.html#inst_tag_243882_Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2473.html#inst_tag_243882_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod159.html#inst_tag_11972" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_B_fe1433a7_A1'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2473.html" >rsnoc_z_H_R_U_P_B_fe1433a7_A1</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17582</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17590</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>17597</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
17581                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17582      1/1          		if ( ! Sys_Clk_RstN )
17583      1/1          			Full &lt;= #1.0 ( 1'b0 );
17584      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
17585                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
17586                   	assign Sys_Pwr_WakeUp = 1'b0;
17587                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
17588                   	assign Tx_0 = RxInt_0;
17589                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17590      1/1          		if ( ! Sys_Clk_RstN )
17591      1/1          			Reg_0 &lt;= #1.0 ( 1'b0 );
17592      1/1          		else if ( RxVld &amp; RxRdy )
17593      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
17594                   	// synopsys translate_off
17595                   	// synthesis translate_off
17596                   	always @( posedge Sys_Clk )
17597      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
17598      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
17599      <font color = "grey">unreachable  </font>				dontStop = 0;
17600      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
17601      <font color = "grey">unreachable  </font>				if (!dontStop) begin
17602      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
17603      <font color = "grey">unreachable  </font>					$stop;
17604                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
17605                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2473.html" >rsnoc_z_H_R_U_P_B_fe1433a7_A1</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17587
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2473.html" >rsnoc_z_H_R_U_P_B_fe1433a7_A1</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2473.html" >rsnoc_z_H_R_U_P_B_fe1433a7_A1</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17587</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17582</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17590</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17587      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17582      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17583      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17584      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17590      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17591      			Reg_0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17592      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
17593      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243868'>
<a name="inst_tag_243868_Line"></a>
<b>Line Coverage for Instance : <a href="mod2473.html#inst_tag_243868" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_apb_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17582</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17590</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>17597</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
17581                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17582      1/1          		if ( ! Sys_Clk_RstN )
17583      1/1          			Full &lt;= #1.0 ( 1'b0 );
17584      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
17585                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
17586                   	assign Sys_Pwr_WakeUp = 1'b0;
17587                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
17588                   	assign Tx_0 = RxInt_0;
17589                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17590      1/1          		if ( ! Sys_Clk_RstN )
17591      1/1          			Reg_0 &lt;= #1.0 ( 1'b0 );
17592      1/1          		else if ( RxVld &amp; RxRdy )
17593      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
17594                   	// synopsys translate_off
17595                   	// synthesis translate_off
17596                   	always @( posedge Sys_Clk )
17597      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
17598      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
17599      <font color = "grey">unreachable  </font>				dontStop = 0;
17600      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
17601      <font color = "grey">unreachable  </font>				if (!dontStop) begin
17602      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
17603      <font color = "grey">unreachable  </font>					$stop;
17604                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
17605                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243868_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2473.html#inst_tag_243868" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_apb_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17587
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243868_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2473.html#inst_tag_243868" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_apb_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243868_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2473.html#inst_tag_243868" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_apb_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17587</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17582</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17590</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17587      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17582      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17583      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17584      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17590      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17591      			Reg_0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17592      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
17593      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243869'>
<a name="inst_tag_243869_Line"></a>
<b>Line Coverage for Instance : <a href="mod2473.html#inst_tag_243869" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_apb_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17582</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17590</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>17597</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
17581                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17582      1/1          		if ( ! Sys_Clk_RstN )
17583      1/1          			Full &lt;= #1.0 ( 1'b0 );
17584      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
17585                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
17586                   	assign Sys_Pwr_WakeUp = 1'b0;
17587                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
17588                   	assign Tx_0 = RxInt_0;
17589                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17590      1/1          		if ( ! Sys_Clk_RstN )
17591      1/1          			Reg_0 &lt;= #1.0 ( 1'b0 );
17592      1/1          		else if ( RxVld &amp; RxRdy )
17593      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
17594                   	// synopsys translate_off
17595                   	// synthesis translate_off
17596                   	always @( posedge Sys_Clk )
17597      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
17598      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
17599      <font color = "grey">unreachable  </font>				dontStop = 0;
17600      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
17601      <font color = "grey">unreachable  </font>				if (!dontStop) begin
17602      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
17603      <font color = "grey">unreachable  </font>					$stop;
17604                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
17605                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243869_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2473.html#inst_tag_243869" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_apb_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17587
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243869_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2473.html#inst_tag_243869" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_apb_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243869_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2473.html#inst_tag_243869" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_apb_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17587</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17582</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17590</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17587      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17582      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17583      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17584      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17590      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17591      			Reg_0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17592      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
17593      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243870'>
<a name="inst_tag_243870_Line"></a>
<b>Line Coverage for Instance : <a href="mod2473.html#inst_tag_243870" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Periph_Multi_APB_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17582</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17590</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>17597</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
17581                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17582      1/1          		if ( ! Sys_Clk_RstN )
17583      1/1          			Full &lt;= #1.0 ( 1'b0 );
17584      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
17585                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
17586                   	assign Sys_Pwr_WakeUp = 1'b0;
17587                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
17588                   	assign Tx_0 = RxInt_0;
17589                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17590      1/1          		if ( ! Sys_Clk_RstN )
17591      1/1          			Reg_0 &lt;= #1.0 ( 1'b0 );
17592      1/1          		else if ( RxVld &amp; RxRdy )
17593      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
17594                   	// synopsys translate_off
17595                   	// synthesis translate_off
17596                   	always @( posedge Sys_Clk )
17597      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
17598      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
17599      <font color = "grey">unreachable  </font>				dontStop = 0;
17600      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
17601      <font color = "grey">unreachable  </font>				if (!dontStop) begin
17602      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
17603      <font color = "grey">unreachable  </font>					$stop;
17604                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
17605                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243870_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2473.html#inst_tag_243870" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Periph_Multi_APB_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17587
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243870_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2473.html#inst_tag_243870" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Periph_Multi_APB_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243870_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2473.html#inst_tag_243870" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Periph_Multi_APB_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17587</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17582</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17590</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17587      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17582      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17583      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17584      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17590      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17591      			Reg_0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17592      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
17593      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243871'>
<a name="inst_tag_243871_Line"></a>
<b>Line Coverage for Instance : <a href="mod2473.html#inst_tag_243871" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SPI_ahb_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17582</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17590</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>17597</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
17581                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17582      1/1          		if ( ! Sys_Clk_RstN )
17583      1/1          			Full &lt;= #1.0 ( 1'b0 );
17584      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
17585                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
17586                   	assign Sys_Pwr_WakeUp = 1'b0;
17587                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
17588                   	assign Tx_0 = RxInt_0;
17589                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17590      1/1          		if ( ! Sys_Clk_RstN )
17591      1/1          			Reg_0 &lt;= #1.0 ( 1'b0 );
17592      1/1          		else if ( RxVld &amp; RxRdy )
17593      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
17594                   	// synopsys translate_off
17595                   	// synthesis translate_off
17596                   	always @( posedge Sys_Clk )
17597      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
17598      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
17599      <font color = "grey">unreachable  </font>				dontStop = 0;
17600      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
17601      <font color = "grey">unreachable  </font>				if (!dontStop) begin
17602      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
17603      <font color = "grey">unreachable  </font>					$stop;
17604                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
17605                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243871_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2473.html#inst_tag_243871" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SPI_ahb_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17587
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243871_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2473.html#inst_tag_243871" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SPI_ahb_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243871_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2473.html#inst_tag_243871" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SPI_ahb_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17587</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17582</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17590</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17587      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17582      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17583      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17584      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17590      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17591      			Reg_0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17592      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
17593      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243872'>
<a name="inst_tag_243872_Line"></a>
<b>Line Coverage for Instance : <a href="mod2473.html#inst_tag_243872" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17582</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17590</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>17597</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
17581                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17582      1/1          		if ( ! Sys_Clk_RstN )
17583      1/1          			Full &lt;= #1.0 ( 1'b0 );
17584      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
17585                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
17586                   	assign Sys_Pwr_WakeUp = 1'b0;
17587                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
17588                   	assign Tx_0 = RxInt_0;
17589                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17590      1/1          		if ( ! Sys_Clk_RstN )
17591      1/1          			Reg_0 &lt;= #1.0 ( 1'b0 );
17592      1/1          		else if ( RxVld &amp; RxRdy )
17593      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
17594                   	// synopsys translate_off
17595                   	// synthesis translate_off
17596                   	always @( posedge Sys_Clk )
17597      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
17598      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
17599      <font color = "grey">unreachable  </font>				dontStop = 0;
17600      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
17601      <font color = "grey">unreachable  </font>				if (!dontStop) begin
17602      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
17603      <font color = "grey">unreachable  </font>					$stop;
17604                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
17605                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243872_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2473.html#inst_tag_243872" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17587
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243872_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2473.html#inst_tag_243872" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243872_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2473.html#inst_tag_243872" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17587</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17582</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17590</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17587      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17582      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17583      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17584      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17590      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17591      			Reg_0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17592      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
17593      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243873'>
<a name="inst_tag_243873_Line"></a>
<b>Line Coverage for Instance : <a href="mod2473.html#inst_tag_243873" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.PUFCC_apb_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17582</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17590</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>17597</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
17581                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17582      1/1          		if ( ! Sys_Clk_RstN )
17583      1/1          			Full &lt;= #1.0 ( 1'b0 );
17584      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
17585                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
17586                   	assign Sys_Pwr_WakeUp = 1'b0;
17587                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
17588                   	assign Tx_0 = RxInt_0;
17589                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17590      1/1          		if ( ! Sys_Clk_RstN )
17591      1/1          			Reg_0 &lt;= #1.0 ( 1'b0 );
17592      1/1          		else if ( RxVld &amp; RxRdy )
17593      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
17594                   	// synopsys translate_off
17595                   	// synthesis translate_off
17596                   	always @( posedge Sys_Clk )
17597      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
17598      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
17599      <font color = "grey">unreachable  </font>				dontStop = 0;
17600      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
17601      <font color = "grey">unreachable  </font>				if (!dontStop) begin
17602      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
17603      <font color = "grey">unreachable  </font>					$stop;
17604                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
17605                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243873_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2473.html#inst_tag_243873" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.PUFCC_apb_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17587
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243873_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2473.html#inst_tag_243873" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.PUFCC_apb_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243873_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2473.html#inst_tag_243873" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.PUFCC_apb_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17587</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17582</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17590</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17587      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17582      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17583      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17584      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17590      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17591      			Reg_0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17592      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
17593      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243874'>
<a name="inst_tag_243874_Line"></a>
<b>Line Coverage for Instance : <a href="mod2473.html#inst_tag_243874" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axil_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17582</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17590</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>17597</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
17581                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17582      1/1          		if ( ! Sys_Clk_RstN )
17583      1/1          			Full &lt;= #1.0 ( 1'b0 );
17584      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
17585                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
17586                   	assign Sys_Pwr_WakeUp = 1'b0;
17587                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
17588                   	assign Tx_0 = RxInt_0;
17589                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17590      1/1          		if ( ! Sys_Clk_RstN )
17591      1/1          			Reg_0 &lt;= #1.0 ( 1'b0 );
17592      1/1          		else if ( RxVld &amp; RxRdy )
17593      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
17594                   	// synopsys translate_off
17595                   	// synthesis translate_off
17596                   	always @( posedge Sys_Clk )
17597      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
17598      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
17599      <font color = "grey">unreachable  </font>				dontStop = 0;
17600      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
17601      <font color = "grey">unreachable  </font>				if (!dontStop) begin
17602      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
17603      <font color = "grey">unreachable  </font>					$stop;
17604                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
17605                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243874_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2473.html#inst_tag_243874" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axil_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17587
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243874_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2473.html#inst_tag_243874" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axil_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243874_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2473.html#inst_tag_243874" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axil_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17587</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17582</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17590</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17587      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17582      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17583      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17584      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17590      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17591      			Reg_0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17592      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
17593      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243875'>
<a name="inst_tag_243875_Line"></a>
<b>Line Coverage for Instance : <a href="mod2473.html#inst_tag_243875" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SPI_mem_ahb_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17582</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17590</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>17597</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
17581                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17582      1/1          		if ( ! Sys_Clk_RstN )
17583      1/1          			Full &lt;= #1.0 ( 1'b0 );
17584      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
17585                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
17586                   	assign Sys_Pwr_WakeUp = 1'b0;
17587                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
17588                   	assign Tx_0 = RxInt_0;
17589                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17590      1/1          		if ( ! Sys_Clk_RstN )
17591      1/1          			Reg_0 &lt;= #1.0 ( 1'b0 );
17592      1/1          		else if ( RxVld &amp; RxRdy )
17593      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
17594                   	// synopsys translate_off
17595                   	// synthesis translate_off
17596                   	always @( posedge Sys_Clk )
17597      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
17598      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
17599      <font color = "grey">unreachable  </font>				dontStop = 0;
17600      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
17601      <font color = "grey">unreachable  </font>				if (!dontStop) begin
17602      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
17603      <font color = "grey">unreachable  </font>					$stop;
17604                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
17605                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243875_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2473.html#inst_tag_243875" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SPI_mem_ahb_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17587
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243875_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2473.html#inst_tag_243875" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SPI_mem_ahb_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243875_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2473.html#inst_tag_243875" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SPI_mem_ahb_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17587</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17582</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17590</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17587      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17582      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17583      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17584      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17590      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17591      			Reg_0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17592      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
17593      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243876'>
<a name="inst_tag_243876_Line"></a>
<b>Line Coverage for Instance : <a href="mod2473.html#inst_tag_243876" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.service_socket_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17582</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17590</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>17597</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
17581                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17582      1/1          		if ( ! Sys_Clk_RstN )
17583      1/1          			Full &lt;= #1.0 ( 1'b0 );
17584      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
17585                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
17586                   	assign Sys_Pwr_WakeUp = 1'b0;
17587                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
17588                   	assign Tx_0 = RxInt_0;
17589                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17590      1/1          		if ( ! Sys_Clk_RstN )
17591      1/1          			Reg_0 &lt;= #1.0 ( 1'b0 );
17592      1/1          		else if ( RxVld &amp; RxRdy )
17593      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
17594                   	// synopsys translate_off
17595                   	// synthesis translate_off
17596                   	always @( posedge Sys_Clk )
17597      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
17598      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
17599      <font color = "grey">unreachable  </font>				dontStop = 0;
17600      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
17601      <font color = "grey">unreachable  </font>				if (!dontStop) begin
17602      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
17603      <font color = "grey">unreachable  </font>					$stop;
17604                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
17605                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243876_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2473.html#inst_tag_243876" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.service_socket_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17587
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243876_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2473.html#inst_tag_243876" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.service_socket_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243876_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2473.html#inst_tag_243876" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.service_socket_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17587</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17582</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17590</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17587      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17582      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17583      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17584      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17590      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17591      			Reg_0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17592      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
17593      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243877'>
<a name="inst_tag_243877_Line"></a>
<b>Line Coverage for Instance : <a href="mod2473.html#inst_tag_243877" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.service_socket_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17582</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17590</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>17597</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
17581                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17582      1/1          		if ( ! Sys_Clk_RstN )
17583      1/1          			Full &lt;= #1.0 ( 1'b0 );
17584      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
17585                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
17586                   	assign Sys_Pwr_WakeUp = 1'b0;
17587                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
17588                   	assign Tx_0 = RxInt_0;
17589                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17590      1/1          		if ( ! Sys_Clk_RstN )
17591      1/1          			Reg_0 &lt;= #1.0 ( 1'b0 );
17592      1/1          		else if ( RxVld &amp; RxRdy )
17593      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
17594                   	// synopsys translate_off
17595                   	// synthesis translate_off
17596                   	always @( posedge Sys_Clk )
17597      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
17598      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
17599      <font color = "grey">unreachable  </font>				dontStop = 0;
17600      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
17601      <font color = "grey">unreachable  </font>				if (!dontStop) begin
17602      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
17603      <font color = "grey">unreachable  </font>					$stop;
17604                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
17605                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243877_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2473.html#inst_tag_243877" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.service_socket_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17587
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243877_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2473.html#inst_tag_243877" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.service_socket_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243877_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2473.html#inst_tag_243877" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.service_socket_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17587</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17582</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17590</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17587      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17582      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17583      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17584      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17590      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17591      			Reg_0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17592      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
17593      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243878'>
<a name="inst_tag_243878_Line"></a>
<b>Line Coverage for Instance : <a href="mod2473.html#inst_tag_243878" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.service_socket_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17582</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17590</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>17597</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
17581                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17582      1/1          		if ( ! Sys_Clk_RstN )
17583      1/1          			Full &lt;= #1.0 ( 1'b0 );
17584      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
17585                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
17586                   	assign Sys_Pwr_WakeUp = 1'b0;
17587                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
17588                   	assign Tx_0 = RxInt_0;
17589                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17590      1/1          		if ( ! Sys_Clk_RstN )
17591      1/1          			Reg_0 &lt;= #1.0 ( 1'b0 );
17592      1/1          		else if ( RxVld &amp; RxRdy )
17593      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
17594                   	// synopsys translate_off
17595                   	// synthesis translate_off
17596                   	always @( posedge Sys_Clk )
17597      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
17598      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
17599      <font color = "grey">unreachable  </font>				dontStop = 0;
17600      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
17601      <font color = "grey">unreachable  </font>				if (!dontStop) begin
17602      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
17603      <font color = "grey">unreachable  </font>					$stop;
17604                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
17605                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243878_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2473.html#inst_tag_243878" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.service_socket_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17587
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243878_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2473.html#inst_tag_243878" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.service_socket_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243878_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2473.html#inst_tag_243878" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.service_socket_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17587</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17582</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17590</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17587      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17582      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17583      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17584      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17590      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17591      			Reg_0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17592      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
17593      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243879'>
<a name="inst_tag_243879_Line"></a>
<b>Line Coverage for Instance : <a href="mod2473.html#inst_tag_243879" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.bcpu_ahb_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17582</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17590</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>17597</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
17581                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17582      1/1          		if ( ! Sys_Clk_RstN )
17583      1/1          			Full &lt;= #1.0 ( 1'b0 );
17584      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
17585                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
17586                   	assign Sys_Pwr_WakeUp = 1'b0;
17587                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
17588                   	assign Tx_0 = RxInt_0;
17589                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17590      1/1          		if ( ! Sys_Clk_RstN )
17591      1/1          			Reg_0 &lt;= #1.0 ( 1'b0 );
17592      1/1          		else if ( RxVld &amp; RxRdy )
17593      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
17594                   	// synopsys translate_off
17595                   	// synthesis translate_off
17596                   	always @( posedge Sys_Clk )
17597      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
17598      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
17599      <font color = "grey">unreachable  </font>				dontStop = 0;
17600      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
17601      <font color = "grey">unreachable  </font>				if (!dontStop) begin
17602      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
17603      <font color = "grey">unreachable  </font>					$stop;
17604                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
17605                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243879_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2473.html#inst_tag_243879" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.bcpu_ahb_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17587
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243879_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2473.html#inst_tag_243879" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.bcpu_ahb_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243879_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2473.html#inst_tag_243879" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.bcpu_ahb_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17587</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17582</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17590</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17587      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17582      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17583      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17584      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17590      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17591      			Reg_0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17592      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
17593      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243880'>
<a name="inst_tag_243880_Line"></a>
<b>Line Coverage for Instance : <a href="mod2473.html#inst_tag_243880" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.bcpu_ahb_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17582</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17590</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>17597</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
17581                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17582      1/1          		if ( ! Sys_Clk_RstN )
17583      1/1          			Full &lt;= #1.0 ( 1'b0 );
17584      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
17585                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
17586                   	assign Sys_Pwr_WakeUp = 1'b0;
17587                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
17588                   	assign Tx_0 = RxInt_0;
17589                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17590      1/1          		if ( ! Sys_Clk_RstN )
17591      1/1          			Reg_0 &lt;= #1.0 ( 1'b0 );
17592      1/1          		else if ( RxVld &amp; RxRdy )
17593      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
17594                   	// synopsys translate_off
17595                   	// synthesis translate_off
17596                   	always @( posedge Sys_Clk )
17597      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
17598      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
17599      <font color = "grey">unreachable  </font>				dontStop = 0;
17600      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
17601      <font color = "grey">unreachable  </font>				if (!dontStop) begin
17602      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
17603      <font color = "grey">unreachable  </font>					$stop;
17604                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
17605                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243880_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2473.html#inst_tag_243880" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.bcpu_ahb_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17587
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243880_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2473.html#inst_tag_243880" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.bcpu_ahb_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243880_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2473.html#inst_tag_243880" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.bcpu_ahb_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17587</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17582</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17590</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17587      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17582      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17583      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17584      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17590      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17591      			Reg_0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17592      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
17593      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243881'>
<a name="inst_tag_243881_Line"></a>
<b>Line Coverage for Instance : <a href="mod2473.html#inst_tag_243881" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FCB_apb_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17582</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17590</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>17597</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
17581                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17582      1/1          		if ( ! Sys_Clk_RstN )
17583      1/1          			Full &lt;= #1.0 ( 1'b0 );
17584      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
17585                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
17586                   	assign Sys_Pwr_WakeUp = 1'b0;
17587                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
17588                   	assign Tx_0 = RxInt_0;
17589                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17590      1/1          		if ( ! Sys_Clk_RstN )
17591      1/1          			Reg_0 &lt;= #1.0 ( 1'b0 );
17592      1/1          		else if ( RxVld &amp; RxRdy )
17593      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
17594                   	// synopsys translate_off
17595                   	// synthesis translate_off
17596                   	always @( posedge Sys_Clk )
17597      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
17598      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
17599      <font color = "grey">unreachable  </font>				dontStop = 0;
17600      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
17601      <font color = "grey">unreachable  </font>				if (!dontStop) begin
17602      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
17603      <font color = "grey">unreachable  </font>					$stop;
17604                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
17605                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243881_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2473.html#inst_tag_243881" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FCB_apb_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17587
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243881_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2473.html#inst_tag_243881" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FCB_apb_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243881_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2473.html#inst_tag_243881" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FCB_apb_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17587</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17582</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17590</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17587      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17582      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17583      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17584      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17590      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17591      			Reg_0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17592      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
17593      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243882'>
<a name="inst_tag_243882_Line"></a>
<b>Line Coverage for Instance : <a href="mod2473.html#inst_tag_243882" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SCU_Multi_APB_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17582</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17590</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>17597</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
17581                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17582      1/1          		if ( ! Sys_Clk_RstN )
17583      1/1          			Full &lt;= #1.0 ( 1'b0 );
17584      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
17585                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
17586                   	assign Sys_Pwr_WakeUp = 1'b0;
17587                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
17588                   	assign Tx_0 = RxInt_0;
17589                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17590      1/1          		if ( ! Sys_Clk_RstN )
17591      1/1          			Reg_0 &lt;= #1.0 ( 1'b0 );
17592      1/1          		else if ( RxVld &amp; RxRdy )
17593      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
17594                   	// synopsys translate_off
17595                   	// synthesis translate_off
17596                   	always @( posedge Sys_Clk )
17597      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
17598      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
17599      <font color = "grey">unreachable  </font>				dontStop = 0;
17600      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
17601      <font color = "grey">unreachable  </font>				if (!dontStop) begin
17602      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
17603      <font color = "grey">unreachable  </font>					$stop;
17604                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
17605                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243882_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2473.html#inst_tag_243882" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SCU_Multi_APB_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17587
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243882_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2473.html#inst_tag_243882" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SCU_Multi_APB_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243882_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2473.html#inst_tag_243882" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SCU_Multi_APB_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17587</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17582</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17590</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17587      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17582      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17583      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17584      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17590      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17591      			Reg_0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17592      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
17593      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_243868">
    <li>
      <a href="#inst_tag_243868_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243868_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243868_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243868_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243869">
    <li>
      <a href="#inst_tag_243869_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243869_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243869_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243869_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243870">
    <li>
      <a href="#inst_tag_243870_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243870_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243870_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243870_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243871">
    <li>
      <a href="#inst_tag_243871_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243871_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243871_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243871_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243872">
    <li>
      <a href="#inst_tag_243872_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243872_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243872_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243872_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243873">
    <li>
      <a href="#inst_tag_243873_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243873_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243873_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243873_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243874">
    <li>
      <a href="#inst_tag_243874_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243874_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243874_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243874_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243875">
    <li>
      <a href="#inst_tag_243875_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243875_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243875_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243875_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243876">
    <li>
      <a href="#inst_tag_243876_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243876_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243876_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243876_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243877">
    <li>
      <a href="#inst_tag_243877_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243877_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243877_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243877_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243878">
    <li>
      <a href="#inst_tag_243878_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243878_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243878_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243878_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243879">
    <li>
      <a href="#inst_tag_243879_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243879_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243879_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243879_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243880">
    <li>
      <a href="#inst_tag_243880_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243880_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243880_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243880_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243881">
    <li>
      <a href="#inst_tag_243881_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243881_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243881_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243881_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243882">
    <li>
      <a href="#inst_tag_243882_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243882_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243882_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243882_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_B_fe1433a7_A1">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
