#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Dec  3 13:44:32 2019
# Process ID: 1920
# Current directory: C:/Users/Alex/Documents/00 CALPOLY/08 Fall 2019/CPE 442/SobelHW/zysobel
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17960 C:\Users\Alex\Documents\00 CALPOLY\08 Fall 2019\CPE 442\SobelHW\zysobel\zysobel.xpr
# Log file: C:/Users/Alex/Documents/00 CALPOLY/08 Fall 2019/CPE 442/SobelHW/zysobel/vivado.log
# Journal file: C:/Users/Alex/Documents/00 CALPOLY/08 Fall 2019/CPE 442/SobelHW/zysobel\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Alex/Documents/00 CALPOLY/08 Fall 2019/CPE 442/SobelHW/zysobel/zysobel.xpr}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/Alex/Documents/00 CALPOLY/08 Fall 2019/CPE 442/SobelHW/zysobel/zysobel.srcs/sim_1/new/proc_row_fsm_sim.sv}}
update_compile_order -fileset sim_1
launch_simulation
open_wave_config {C:/Users/Alex/Documents/00 CALPOLY/08 Fall 2019/CPE 442/SobelHW/zysobel/load_row_fsm_sim_behav.wcfg}
source load_row_fsm_sim.tcl
restart
run 4565 ns
add_force {/load_row_fsm_sim/row_loader/clk} -radix hex {1 0ns} {0 10000ps} -repeat_every 20000ps
restart
run 4565 ns
restart
add_force {/load_row_fsm_sim/row_loader/clk} -radix bin {1 0ns} {0 10000ps} -repeat_every 20000ps
run 4565 ns
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top proc_row_fsm_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
open_wave_config {C:/Users/Alex/Documents/00 CALPOLY/08 Fall 2019/CPE 442/SobelHW/zysobel/load_row_fsm_sim_behav.wcfg}
source proc_row_fsm_sim.tcl
update_compile_order -fileset sim_1
run 4565 ns
restart
add_wave {{/proc_row_fsm_sim}} 
add_wave {{/proc_row_fsm_sim/fsm}} 
add_force {/proc_row_fsm_sim/fsm/clk} -radix bin {1 0ns} {0 10000ps} -repeat_every 20000ps
run 4565 ns
close_sim
launch_simulation
open_wave_config {C:/Users/Alex/Documents/00 CALPOLY/08 Fall 2019/CPE 442/SobelHW/zysobel/load_row_fsm_sim_behav.wcfg}
source proc_row_fsm_sim.tcl
add_wave {{/proc_row_fsm_sim/fsm}} 
add_force {/proc_row_fsm_sim/fsm/clk} -radix bin {1 0ns} {0 10000ps} -repeat_every 20000ps
restart
run 4565 ns
close_sim
launch_simulation
launch_simulation
launch_simulation
open_wave_config {C:/Users/Alex/Documents/00 CALPOLY/08 Fall 2019/CPE 442/SobelHW/zysobel/load_row_fsm_sim_behav.wcfg}
source proc_row_fsm_sim.tcl
add_wave {{/proc_row_fsm_sim/fsm}} 
restart
add_force {/proc_row_fsm_sim/fsm/clk} -radix bin {1 0ns} {0 10000ps} -repeat_every 20000ps
run 4565 ns
current_sim simulation_1
close_sim
restart
run 20 us
run 20 us
run 20 us
run 20 us
