Analysis & Synthesis report for extra_credit_ptII
Sat Feb 17 18:05:52 2024
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |extra_credit_ptII|booth:i0|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for Top-level Entity: |extra_credit_ptII
 16. Source assignments for issp_booth:issp0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Parameter Settings for User Entity Instance: issp_booth:issp0|altsource_probe_top:in_system_sources_probes_0
 19. Parameter Settings for User Entity Instance: issp_booth:issp0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl
 20. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 21. Port Connectivity Checks: "issp_booth:issp0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"
 22. Port Connectivity Checks: "issp_booth:issp0|altsource_probe_top:in_system_sources_probes_0"
 23. Signal Tap Logic Analyzer Settings
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Connections to In-System Debugging Instance "auto_signaltap_0"
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Feb 17 18:05:52 2024       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; extra_credit_ptII                           ;
; Top-level Entity Name              ; extra_credit_ptII                           ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 957                                         ;
;     Total combinational functions  ; 681                                         ;
;     Dedicated logic registers      ; 674                                         ;
; Total registers                    ; 674                                         ;
; Total pins                         ; 73                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,024                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; extra_credit_ptII  ; extra_credit_ptII  ;
; Family name                                                      ; MAX 10 FPGA        ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                           ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                ; Library     ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../../hdl/seg7hex.v                                                                                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/hdl/seg7hex.v                                                                                  ;             ;
; ../../hdl/booth.v                                                                                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/hdl/booth.v                                                                                    ;             ;
; extra_credit_ptII.v                                                                                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v                                                ;             ;
; c:/users/tao wang/desktop/eec180/lab5/extra_credit_2_wrapper/synthesis/extra_credit_ptii/db/ip/issp_booth/issp_booth.v                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/tao wang/desktop/eec180/lab5/extra_credit_2_wrapper/synthesis/extra_credit_ptii/db/ip/issp_booth/issp_booth.v                                      ; issp_booth  ;
; c:/users/tao wang/desktop/eec180/lab5/extra_credit_2_wrapper/synthesis/extra_credit_ptii/db/ip/issp_booth/submodules/altsource_probe_top.v ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/tao wang/desktop/eec180/lab5/extra_credit_2_wrapper/synthesis/extra_credit_ptii/db/ip/issp_booth/submodules/altsource_probe_top.v                  ; issp_booth  ;
; altsource_probe.v                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsource_probe.v                                                                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                    ;             ;
; altsource_probe_body.vhd                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsource_probe_body.vhd                                                                             ;             ;
; sld_rom_sr.vhd                                                                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                       ;             ;
; sld_signaltap.vhd                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                    ;             ;
; sld_signaltap_impl.vhd                                                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                               ;             ;
; sld_ela_control.vhd                                                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                  ;             ;
; lpm_shiftreg.tdf                                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                     ;             ;
; lpm_constant.inc                                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                     ;             ;
; dffeea.inc                                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dffeea.inc                                                                                           ;             ;
; aglobal191.inc                                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                                                                       ;             ;
; sld_mbpmg.vhd                                                                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                        ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                         ;             ;
; sld_buffer_manager.vhd                                                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                               ;             ;
; altsyncram.tdf                                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                       ;             ;
; stratix_ram_block.inc                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                ;             ;
; lpm_mux.inc                                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                          ;             ;
; lpm_decode.inc                                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                       ;             ;
; a_rdenreg.inc                                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                        ;             ;
; altrom.inc                                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                                                                           ;             ;
; altram.inc                                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                                                                                           ;             ;
; altdpram.inc                                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                                                                         ;             ;
; db/altsyncram_mc14.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/altsyncram_mc14.tdf                                             ;             ;
; altdpram.tdf                                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                         ;             ;
; memmodes.inc                                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                       ;             ;
; a_hdffe.inc                                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                          ;             ;
; alt_le_rden_reg.inc                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                  ;             ;
; altsyncram.inc                                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                       ;             ;
; lpm_mux.tdf                                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                          ;             ;
; muxlut.inc                                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/muxlut.inc                                                                                           ;             ;
; bypassff.inc                                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                                                                                         ;             ;
; altshift.inc                                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc                                                                                         ;             ;
; db/mux_g7c.tdf                                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/mux_g7c.tdf                                                     ;             ;
; lpm_decode.tdf                                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                       ;             ;
; declut.inc                                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/declut.inc                                                                                           ;             ;
; lpm_compare.inc                                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                      ;             ;
; db/decode_3af.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/decode_3af.tdf                                                  ;             ;
; lpm_counter.tdf                                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                      ;             ;
; lpm_add_sub.inc                                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                      ;             ;
; cmpconst.inc                                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                         ;             ;
; lpm_counter.inc                                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                      ;             ;
; alt_counter_stratix.inc                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                              ;             ;
; db/cntr_5rh.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/cntr_5rh.tdf                                                    ;             ;
; db/cntr_mfi.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/cntr_mfi.tdf                                                    ;             ;
; db/cntr_2rh.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/cntr_2rh.tdf                                                    ;             ;
; db/cmpr_grb.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/cmpr_grb.tdf                                                    ;             ;
; db/cntr_odi.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/cntr_odi.tdf                                                    ;             ;
; db/cmpr_drb.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/cmpr_drb.tdf                                                    ;             ;
; sld_hub.vhd                                                                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                          ; altera_sld  ;
; db/ip/slde8e961f0/alt_sld_fab.v                                                                                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/ip/slde8e961f0/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slde8e961f0/submodules/alt_sld_fab_alt_sld_fab.v                                                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/ip/slde8e961f0/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slde8e961f0/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/ip/slde8e961f0/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slde8e961f0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                           ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/ip/slde8e961f0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slde8e961f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                         ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/ip/slde8e961f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slde8e961f0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                           ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/ip/slde8e961f0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                     ;             ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 957                      ;
;                                             ;                          ;
; Total combinational functions               ; 681                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 300                      ;
;     -- 3 input functions                    ; 216                      ;
;     -- <=2 input functions                  ; 165                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 604                      ;
;     -- arithmetic mode                      ; 77                       ;
;                                             ;                          ;
; Total registers                             ; 674                      ;
;     -- Dedicated logic registers            ; 674                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 73                       ;
; Total memory bits                           ; 1024                     ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 423                      ;
; Total fan-out                               ; 4601                     ;
; Average fan-out                             ; 3.02                     ;
+---------------------------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                           ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |extra_credit_ptII                                                                                                                      ; 681 (36)            ; 674 (0)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 73   ; 0            ; 0          ; |extra_credit_ptII                                                                                                                                                                                                                                                                                                                                            ; extra_credit_ptII                 ; work         ;
;    |booth:i0|                                                                                                                           ; 57 (57)             ; 39 (39)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|booth:i0                                                                                                                                                                                                                                                                                                                                   ; booth                             ; work         ;
;    |issp_booth:issp0|                                                                                                                   ; 61 (0)              ; 77 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|issp_booth:issp0                                                                                                                                                                                                                                                                                                                           ; issp_booth                        ; issp_booth   ;
;       |altsource_probe_top:in_system_sources_probes_0|                                                                                  ; 61 (0)              ; 77 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|issp_booth:issp0|altsource_probe_top:in_system_sources_probes_0                                                                                                                                                                                                                                                                            ; altsource_probe_top               ; issp_booth   ;
;          |altsource_probe:issp_impl|                                                                                                    ; 61 (0)              ; 77 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|issp_booth:issp0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl                                                                                                                                                                                                                                                  ; altsource_probe                   ; work         ;
;             |altsource_probe_body:altsource_probe_body_inst|                                                                            ; 61 (3)              ; 77 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|issp_booth:issp0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                   ; altsource_probe_body              ; work         ;
;                |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                               ; 58 (40)             ; 77 (69)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|issp_booth:issp0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                          ; altsource_probe_impl              ; work         ;
;                   |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                           ; 18 (18)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|issp_booth:issp0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                ; sld_rom_sr                        ; work         ;
;    |seg7hex:i1|                                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|seg7hex:i1                                                                                                                                                                                                                                                                                                                                 ; seg7hex                           ; work         ;
;    |seg7hex:i2|                                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|seg7hex:i2                                                                                                                                                                                                                                                                                                                                 ; seg7hex                           ; work         ;
;    |seg7hex:i3|                                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|seg7hex:i3                                                                                                                                                                                                                                                                                                                                 ; seg7hex                           ; work         ;
;    |seg7hex:i4|                                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|seg7hex:i4                                                                                                                                                                                                                                                                                                                                 ; seg7hex                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 170 (1)             ; 110 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 169 (0)             ; 110 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 169 (0)             ; 110 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 169 (1)             ; 110 (6)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 168 (0)             ; 104 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 168 (127)           ; 104 (76)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 329 (2)             ; 448 (33)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 327 (0)             ; 415 (0)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 327 (88)            ; 415 (136)                 ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 15 (0)              ; 40 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 13 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_g7c:auto_generated|                                                                                              ; 13 (13)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_g7c:auto_generated                                                                                                                              ; mux_g7c                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_mc14:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mc14:auto_generated                                                                                                                                                 ; altsyncram_mc14                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 50 (50)             ; 39 (39)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 43 (3)              ; 99 (2)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 32 (0)              ; 80 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 48 (48)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 32 (0)              ; 32 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 6 (6)               ; 11 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;                |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                                                      ; 2 (0)               ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                                  ; sld_mbpmg                         ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                               ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                            ; sld_sbpmg                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 70 (9)              ; 57 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 4 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_5rh:auto_generated|                                                                                             ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_5rh:auto_generated                                                             ; cntr_5rh                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 6 (0)               ; 6 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_mfi:auto_generated|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_mfi:auto_generated                                                                                      ; cntr_mfi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_2rh:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_2rh:auto_generated                                                                            ; cntr_2rh                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 13 (13)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 13 (13)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |extra_credit_ptII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mc14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                        ; IP Include File                                                                            ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |extra_credit_ptII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                                            ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |extra_credit_ptII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                                            ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |extra_credit_ptII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                                            ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |extra_credit_ptII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                                            ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |extra_credit_ptII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                                            ;
; N/A    ; altera_in_system_sources_probes ; 19.1    ; N/A          ; N/A          ; |extra_credit_ptII|issp_booth:issp0                                                                                                                                                                                                                                                    ; C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/ip/issp_booth/issp_booth.qsys ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------+
; State Machine - |extra_credit_ptII|booth:i0|state ;
+----------+----------+----------+------------------+
; Name     ; state.S1 ; state.S3 ; state.S2         ;
+----------+----------+----------+------------------+
; state.S1 ; 0        ; 0        ; 0                ;
; state.S2 ; 1        ; 0        ; 1                ;
; state.S3 ; 1        ; 1        ; 0                ;
+----------+----------+----------+------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; booth:i0|C[0..8]                       ; Stuck at GND due to stuck port data_in ;
; booth:i0|CompC[0..8]                   ; Stuck at GND due to stuck port data_in ;
; booth:i0|C[17]                         ; Merged with booth:i0|C[16]             ;
; booth:i0|CompC[17]                     ; Merged with booth:i0|CompC[16]         ;
; booth:i0|CompC[9]                      ; Merged with booth:i0|C[9]              ;
; Total Number of Removed Registers = 21 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 674   ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 67    ;
; Number of registers using Asynchronous Clear ; 225   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 375   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 9                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |extra_credit_ptII|issp_booth:issp0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[5]                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |extra_credit_ptII|issp_booth:issp0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |extra_credit_ptII|booth:i0|Product[5]                                                                                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |extra_credit_ptII|booth:i0|Product[13]                                                                                                                                                                                                                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |extra_credit_ptII|booth:i0|count[2]                                                                                                                                                                                                                                           ;
; 17:1               ; 4 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; Yes        ; |extra_credit_ptII|issp_booth:issp0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Source assignments for Top-level Entity: |extra_credit_ptII ;
+------------------------------+-------+------+---------------+
; Assignment                   ; Value ; From ; To            ;
+------------------------------+-------+------+---------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; product[15]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; product[15]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; product[14]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; product[14]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; product[13]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; product[13]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; product[12]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; product[12]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; product[11]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; product[11]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; product[10]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; product[10]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; product[9]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; product[9]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; product[8]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; product[8]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; product[7]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; product[7]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; product[6]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; product[6]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; product[5]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; product[5]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; product[4]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; product[4]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; product[3]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; product[3]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; product[2]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; product[2]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; product[1]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; product[1]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; product[0]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; product[0]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mplicand[7]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mplicand[7]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mplicand[6]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mplicand[6]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mplicand[5]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mplicand[5]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mplicand[4]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mplicand[4]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mplicand[3]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mplicand[3]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mplicand[2]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mplicand[2]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mplicand[1]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mplicand[1]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mplicand[0]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mplicand[0]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mplier[7]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mplier[7]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mplier[6]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mplier[6]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mplier[5]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mplier[5]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mplier[4]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mplier[4]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mplier[3]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mplier[3]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mplier[2]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mplier[2]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mplier[1]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mplier[1]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mplier[0]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mplier[0]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; start         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; start         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; done          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; done          ;
+------------------------------+-------+------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for issp_booth:issp0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst ;
+---------------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value                  ; From ; To                                                                                                                                                     ;
+---------------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF                    ; -    ; -                                                                                                                                                      ;
; POWER_UP_LEVEL                  ; LOW                    ; -    ; -                                                                                                                                                      ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                    ; -    ; -                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[0]                                                                                                                                   ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[16]                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[15]                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[14]                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[13]                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[12]                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[11]                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[10]                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[9]                                                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[8]                                                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[7]                                                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[6]                                                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[5]                                                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[4]                                                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[3]                                                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[2]                                                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[1]                                                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[0]                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[1]                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[2]                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[3]                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[4]                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[5]                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[6]                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[7]                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[8]                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[9]                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[10]                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[11]                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[12]                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[13]                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[14]                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[15]                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[16]                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[0]                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[1]                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[2]                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[3]                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[4]                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[5]                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[6]                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[7]                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[8]                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[9]                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[10]                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[11]                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[12]                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[13]                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[14]                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[15]                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[16]                                                                                                                                  ;
+---------------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: issp_booth:issp0|altsource_probe_top:in_system_sources_probes_0 ;
+-------------------------+-----------------+------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                             ;
+-------------------------+-----------------+------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                           ;
; lpm_hint                ; UNUSED          ; String                                                           ;
; sld_auto_instance_index ; YES             ; String                                                           ;
; sld_instance_index      ; 0               ; Signed Integer                                                   ;
; sld_node_info_parameter ; 4746752         ; Signed Integer                                                   ;
; sld_ir_width            ; 4               ; Signed Integer                                                   ;
; instance_id             ; ISSP            ; String                                                           ;
; probe_width             ; 0               ; Signed Integer                                                   ;
; source_width            ; 17              ; Signed Integer                                                   ;
; source_initial_value    ; 0               ; String                                                           ;
; enable_metastability    ; YES             ; String                                                           ;
+-------------------------+-----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: issp_booth:issp0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl ;
+-------------------------+-----------------+--------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                       ;
+-------------------------+-----------------+--------------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                     ;
; lpm_hint                ; UNUSED          ; String                                                                                     ;
; sld_auto_instance_index ; YES             ; String                                                                                     ;
; sld_instance_index      ; 0               ; Signed Integer                                                                             ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                             ;
; sld_ir_width            ; 4               ; Signed Integer                                                                             ;
; instance_id             ; ISSP            ; String                                                                                     ;
; probe_width             ; 0               ; Signed Integer                                                                             ;
; source_width            ; 17              ; Signed Integer                                                                             ;
; source_initial_value    ; 0               ; String                                                                                     ;
; enable_metastability    ; YES             ; String                                                                                     ;
+-------------------------+-----------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                         ;
+-------------------------------------------------+----------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                        ; String         ;
; sld_node_info                                   ; 805334528                                                            ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                      ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                    ; Signed Integer ;
; sld_data_bits                                   ; 16                                                                   ; Untyped        ;
; sld_trigger_bits                                ; 16                                                                   ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                   ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                    ; Untyped        ;
; sld_sample_depth                                ; 64                                                                   ; Untyped        ;
; sld_segment_size                                ; 64                                                                   ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                 ; Untyped        ;
; sld_state_bits                                  ; 11                                                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                    ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                    ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                    ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                 ; String         ;
; sld_inversion_mask_length                       ; 68                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                    ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                            ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                    ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                  ; Untyped        ;
; sld_storage_qualifier_bits                      ; 16                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                    ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                    ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                    ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "issp_booth:issp0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"                                                              ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_e1dr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_uir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_tlr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tdo             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "issp_booth:issp0|altsource_probe_top:in_system_sources_probes_0"                                                                                  ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; source_ena ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; probe      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 16                  ; 16               ; 64           ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 94                          ;
; cycloneiii_ff         ; 116                         ;
;     CLR               ; 2                           ;
;     CLR SLD           ; 3                           ;
;     ENA               ; 39                          ;
;     ENA CLR           ; 16                          ;
;     plain             ; 56                          ;
; cycloneiii_lcell_comb ; 186                         ;
;     arith             ; 14                          ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 9                           ;
;     normal            ; 172                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 38                          ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 51                          ;
;         4 data inputs ; 79                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.20                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                       ;
+----------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                 ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+----------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; MAX10_CLK1_50        ; post-fitting ; connected ; Top                            ; post-synthesis    ; MAX10_CLK1_50                       ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; done                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; done                                ; N/A     ;
; product[0]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; product[0]                          ; N/A     ;
; product[0]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; product[0]                          ; N/A     ;
; product[10]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; product[10]                         ; N/A     ;
; product[10]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; product[10]                         ; N/A     ;
; product[11]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; product[11]                         ; N/A     ;
; product[11]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; product[11]                         ; N/A     ;
; product[12]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; product[12]                         ; N/A     ;
; product[12]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; product[12]                         ; N/A     ;
; product[13]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; product[13]                         ; N/A     ;
; product[13]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; product[13]                         ; N/A     ;
; product[14]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; product[14]                         ; N/A     ;
; product[14]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; product[14]                         ; N/A     ;
; product[15]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; product[15]                         ; N/A     ;
; product[15]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; product[15]                         ; N/A     ;
; product[1]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; product[1]                          ; N/A     ;
; product[1]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; product[1]                          ; N/A     ;
; product[2]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; product[2]                          ; N/A     ;
; product[2]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; product[2]                          ; N/A     ;
; product[3]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; product[3]                          ; N/A     ;
; product[3]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; product[3]                          ; N/A     ;
; product[4]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; product[4]                          ; N/A     ;
; product[4]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; product[4]                          ; N/A     ;
; product[5]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; product[5]                          ; N/A     ;
; product[5]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; product[5]                          ; N/A     ;
; product[6]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; product[6]                          ; N/A     ;
; product[6]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; product[6]                          ; N/A     ;
; product[7]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; product[7]                          ; N/A     ;
; product[7]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; product[7]                          ; N/A     ;
; product[8]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; product[8]                          ; N/A     ;
; product[8]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; product[8]                          ; N/A     ;
; product[9]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; product[9]                          ; N/A     ;
; product[9]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; product[9]                          ; N/A     ;
+----------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sat Feb 17 18:05:04 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off extra_credit_ptII -c extra_credit_ptII
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "issp_booth.qsys"
Info (12250): 2024.02.17.18:05:22 Progress: Loading issp_booth/issp_booth.qsys
Info (12250): 2024.02.17.18:05:22 Progress: Reading input file
Info (12250): 2024.02.17.18:05:22 Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 19.1]
Info (12250): 2024.02.17.18:05:23 Progress: Parameterizing module in_system_sources_probes_0
Info (12250): 2024.02.17.18:05:23 Progress: Building connections
Info (12250): 2024.02.17.18:05:23 Progress: Parameterizing connections
Info (12250): 2024.02.17.18:05:23 Progress: Validating
Info (12250): 2024.02.17.18:05:23 Progress: Done reading input file
Info (12250): Issp_booth: Generating issp_booth "issp_booth" for QUARTUS_SYNTH
Info (12250): In_system_sources_probes_0: "issp_booth" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info (12250): Issp_booth: Done "issp_booth" with 2 modules, 2 files
Info (12249): Finished elaborating Platform Designer system entity "issp_booth.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file /users/tao wang/desktop/eec180/lab5/extra_credit_2_wrapper/hdl/seg7hex.v
    Info (12023): Found entity 1: seg7hex File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/hdl/seg7hex.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/tao wang/desktop/eec180/lab5/extra_credit_2_wrapper/hdl/booth.v
    Info (12023): Found entity 1: booth File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/hdl/booth.v Line: 1
Warning (10890): Verilog HDL Attribute warning at extra_credit_ptII.v(50): overriding existing value for attribute "keep" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 50
Warning (10890): Verilog HDL Attribute warning at extra_credit_ptII.v(54): overriding existing value for attribute "keep" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file extra_credit_ptii.v
    Info (12023): Found entity 1: extra_credit_ptII File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/issp_booth/issp_booth.v
    Info (12023): Found entity 1: issp_booth File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/ip/issp_booth/issp_booth.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/issp_booth/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/ip/issp_booth/submodules/altsource_probe_top.v Line: 14
Info (12127): Elaborating entity "extra_credit_ptII" for the top level hierarchy
Warning (10034): Output port "HEX4" at extra_credit_ptII.v(18) has no driver File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 18
Warning (10034): Output port "HEX5" at extra_credit_ptII.v(19) has no driver File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 19
Warning (10034): Output port "LEDR[9..1]" at extra_credit_ptII.v(25) has no driver File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 25
Info (12128): Elaborating entity "booth" for hierarchy "booth:i0" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 68
Info (12128): Elaborating entity "seg7hex" for hierarchy "seg7hex:i1" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 75
Info (12128): Elaborating entity "issp_booth" for hierarchy "issp_booth:issp0" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 102
Info (12128): Elaborating entity "altsource_probe_top" for hierarchy "issp_booth:issp0|altsource_probe_top:in_system_sources_probes_0" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/ip/issp_booth/issp_booth.v Line: 23
Info (12128): Elaborating entity "altsource_probe" for hierarchy "issp_booth:issp0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/ip/issp_booth/submodules/altsource_probe_top.v Line: 55
Info (12130): Elaborated megafunction instantiation "issp_booth:issp0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/ip/issp_booth/submodules/altsource_probe_top.v Line: 55
Info (12133): Instantiated megafunction "issp_booth:issp0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" with the following parameter: File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/ip/issp_booth/submodules/altsource_probe_top.v Line: 55
    Info (12134): Parameter "lpm_type" = "altsource_probe"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "SLD_NODE_INFO" = "4746752"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "instance_id" = "ISSP"
    Info (12134): Parameter "probe_width" = "0"
    Info (12134): Parameter "source_width" = "17"
    Info (12134): Parameter "source_initial_value" = "0"
    Info (12134): Parameter "enable_metastability" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "issp_booth:issp0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsource_probe.v Line: 169
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "issp_booth:issp0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "issp_booth:issp0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsource_probe.v Line: 243
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "issp_booth:issp0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 536
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "issp_booth:issp0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 756
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mc14.tdf
    Info (12023): Found entity 1: altsyncram_mc14 File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/altsyncram_mc14.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_g7c.tdf
    Info (12023): Found entity 1: mux_g7c File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/mux_g7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/decode_3af.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5rh.tdf
    Info (12023): Found entity 1: cntr_5rh File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/cntr_5rh.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mfi.tdf
    Info (12023): Found entity 1: cntr_mfi File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/cntr_mfi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2rh.tdf
    Info (12023): Found entity 1: cntr_2rh File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/cntr_2rh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf
    Info (12023): Found entity 1: cmpr_grb File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/cmpr_grb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/cntr_odi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/cmpr_drb.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.02.17.18:05:38 Progress: Loading slde8e961f0/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde8e961f0/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/ip/slde8e961f0/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde8e961f0/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/ip/slde8e961f0/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde8e961f0/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/ip/slde8e961f0/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde8e961f0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/ip/slde8e961f0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slde8e961f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/ip/slde8e961f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/ip/slde8e961f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde8e961f0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/db/ip/slde8e961f0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 14
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 15
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 16
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 17
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 18
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 18
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 18
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 18
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 18
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 18
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 18
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 18
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 19
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 19
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 19
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 19
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 19
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 19
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 19
    Warning (13410): Pin "HEX5[7]" is stuck at GND File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 19
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 25
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 25
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 25
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 25
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 25
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 25
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 25
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 25
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 25
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "product[0]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 45
    Info (17048): Logic cell "product[1]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 45
    Info (17048): Logic cell "product[2]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 45
    Info (17048): Logic cell "product[3]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 45
    Info (17048): Logic cell "product[4]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 45
    Info (17048): Logic cell "product[5]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 45
    Info (17048): Logic cell "product[6]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 45
    Info (17048): Logic cell "product[7]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 45
    Info (17048): Logic cell "product[8]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 45
    Info (17048): Logic cell "product[9]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 45
    Info (17048): Logic cell "product[10]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 45
    Info (17048): Logic cell "product[11]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 45
    Info (17048): Logic cell "product[12]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 45
    Info (17048): Logic cell "product[13]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 45
    Info (17048): Logic cell "product[14]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 45
    Info (17048): Logic cell "product[15]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 45
    Info (17048): Logic cell "mplier[0]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 50
    Info (17048): Logic cell "start" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 53
    Info (17048): Logic cell "mplier[1]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 50
    Info (17048): Logic cell "mplier[2]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 50
    Info (17048): Logic cell "mplier[3]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 50
    Info (17048): Logic cell "mplier[4]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 50
    Info (17048): Logic cell "mplier[5]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 50
    Info (17048): Logic cell "mplier[6]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 50
    Info (17048): Logic cell "mplier[7]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 50
    Info (17048): Logic cell "mplicand[0]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 49
    Info (17048): Logic cell "mplicand[1]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 49
    Info (17048): Logic cell "mplicand[2]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 49
    Info (17048): Logic cell "mplicand[3]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 49
    Info (17048): Logic cell "mplicand[4]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 49
    Info (17048): Logic cell "mplicand[5]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 49
    Info (17048): Logic cell "mplicand[6]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 49
    Info (17048): Logic cell "mplicand[7]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 49
Info (144001): Generated suppressed messages file C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 66 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 9
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 22
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 22
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 29
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 29
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 29
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 29
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 29
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 29
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 29
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 29
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.v Line: 29
Info (21057): Implemented 1089 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 59 output pins
    Info (21061): Implemented 995 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings
    Info: Peak virtual memory: 4847 megabytes
    Info: Processing ended: Sat Feb 17 18:05:52 2024
    Info: Elapsed time: 00:00:48
    Info: Total CPU time (on all processors): 00:01:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Tao Wang/Desktop/EEC180/lab5/Extra_Credit_2_Wrapper/synthesis/extra_credit_ptII/extra_credit_ptII.map.smsg.


