-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- PROGRAM		"Quartus Prime"
-- VERSION		"Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"
-- CREATED		"Thu Feb 10 18:13:26 2022"

LIBRARY ieee;
USE ieee.std_logic_1164.all; 

LIBRARY work;

ENTITY Yongru_Pan_VHDL3_BCD IS 
	PORT
	(
		O :  IN  STD_LOGIC;
		X :  IN  STD_LOGIC_VECTOR(3 DOWNTO 0);
		Y :  IN  STD_LOGIC_VECTOR(3 DOWNTO 0);
		S3 :  OUT  STD_LOGIC;
		S2 :  OUT  STD_LOGIC;
		S1 :  OUT  STD_LOGIC;
		Carry_out :  OUT  STD_LOGIC;
		S0 :  OUT  STD_LOGIC
	);
END Yongru_Pan_VHDL3_BCD;

ARCHITECTURE bdf_type OF Yongru_Pan_VHDL3_BCD IS 

SIGNAL	SYNTHESIZED_WIRE_53 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_1 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_54 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_3 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_55 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_5 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_56 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_57 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_8 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_58 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_59 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_12 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_15 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_16 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_17 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_20 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_21 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_22 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_25 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_26 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_27 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_60 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_30 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_31 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_32 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_33 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_34 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_35 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_37 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_48 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_49 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_50 :  STD_LOGIC;


BEGIN 
Carry_out <= SYNTHESIZED_WIRE_56;



SYNTHESIZED_WIRE_1 <= Y(0) XOR X(0);


SYNTHESIZED_WIRE_57 <= SYNTHESIZED_WIRE_53 XOR SYNTHESIZED_WIRE_1;


SYNTHESIZED_WIRE_3 <= X(2) XOR Y(2);


SYNTHESIZED_WIRE_59 <= SYNTHESIZED_WIRE_54 XOR SYNTHESIZED_WIRE_3;


SYNTHESIZED_WIRE_5 <= Y(3) XOR SYNTHESIZED_WIRE_55;


SYNTHESIZED_WIRE_60 <= X(3) XOR SYNTHESIZED_WIRE_5;


SYNTHESIZED_WIRE_8 <= SYNTHESIZED_WIRE_56 XOR O;


S1 <= SYNTHESIZED_WIRE_57 XOR SYNTHESIZED_WIRE_8;


SYNTHESIZED_WIRE_12 <= SYNTHESIZED_WIRE_56 XOR SYNTHESIZED_WIRE_58;


S2 <= SYNTHESIZED_WIRE_59 XOR SYNTHESIZED_WIRE_12;


SYNTHESIZED_WIRE_16 <= Y(1) AND SYNTHESIZED_WIRE_53;


SYNTHESIZED_WIRE_15 <= X(1) AND SYNTHESIZED_WIRE_53;


SYNTHESIZED_WIRE_17 <= X(1) AND Y(1);


SYNTHESIZED_WIRE_54 <= SYNTHESIZED_WIRE_15 OR SYNTHESIZED_WIRE_16 OR SYNTHESIZED_WIRE_17;


SYNTHESIZED_WIRE_22 <= X(2) AND Y(2);


SYNTHESIZED_WIRE_20 <= X(2) AND SYNTHESIZED_WIRE_54;


SYNTHESIZED_WIRE_21 <= Y(2) AND SYNTHESIZED_WIRE_54;


SYNTHESIZED_WIRE_55 <= SYNTHESIZED_WIRE_20 OR SYNTHESIZED_WIRE_21 OR SYNTHESIZED_WIRE_22;


SYNTHESIZED_WIRE_27 <= X(3) AND Y(3);


SYNTHESIZED_WIRE_25 <= X(3) AND SYNTHESIZED_WIRE_55;


SYNTHESIZED_WIRE_26 <= Y(3) AND SYNTHESIZED_WIRE_55;


SYNTHESIZED_WIRE_49 <= SYNTHESIZED_WIRE_25 OR SYNTHESIZED_WIRE_26 OR SYNTHESIZED_WIRE_27;


SYNTHESIZED_WIRE_53 <= X(0) AND Y(0);


S0 <= X(0) XOR Y(0);


SYNTHESIZED_WIRE_50 <= SYNTHESIZED_WIRE_57 AND SYNTHESIZED_WIRE_60;


SYNTHESIZED_WIRE_58 <= SYNTHESIZED_WIRE_30 OR SYNTHESIZED_WIRE_31 OR SYNTHESIZED_WIRE_32;


SYNTHESIZED_WIRE_37 <= SYNTHESIZED_WIRE_33 OR SYNTHESIZED_WIRE_34 OR SYNTHESIZED_WIRE_35;


S3 <= SYNTHESIZED_WIRE_60 XOR SYNTHESIZED_WIRE_37;


SYNTHESIZED_WIRE_32 <= SYNTHESIZED_WIRE_57 AND SYNTHESIZED_WIRE_56;


SYNTHESIZED_WIRE_30 <= O AND SYNTHESIZED_WIRE_57;


SYNTHESIZED_WIRE_31 <= SYNTHESIZED_WIRE_56 AND O;


SYNTHESIZED_WIRE_35 <= SYNTHESIZED_WIRE_59 AND SYNTHESIZED_WIRE_56;


SYNTHESIZED_WIRE_33 <= SYNTHESIZED_WIRE_59 AND SYNTHESIZED_WIRE_58;


SYNTHESIZED_WIRE_34 <= SYNTHESIZED_WIRE_56 AND SYNTHESIZED_WIRE_58;


SYNTHESIZED_WIRE_56 <= SYNTHESIZED_WIRE_48 OR SYNTHESIZED_WIRE_49 OR SYNTHESIZED_WIRE_50;


SYNTHESIZED_WIRE_48 <= SYNTHESIZED_WIRE_60 AND SYNTHESIZED_WIRE_59;


END bdf_type;