
WYSWTLACZ_HUB75a.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e5f8  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000188  0800e898  0800e898  0001e898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ea20  0800ea20  000291b8  2**0
                  CONTENTS
  4 .ARM          00000000  0800ea20  0800ea20  000291b8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ea20  0800ea20  000291b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ea20  0800ea20  0001ea20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ea24  0800ea24  0001ea24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000091b8  24000000  0800ea28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000b68c  240091b8  08017be0  000291b8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24014844  08017be0  00034844  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000291b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00034c01  00000000  00000000  000291e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005a74  00000000  00000000  0005dde7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019c0  00000000  00000000  00063860  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000017a8  00000000  00000000  00065220  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003fc0f  00000000  00000000  000669c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000233c2  00000000  00000000  000a65d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0017db0e  00000000  00000000  000c9999  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  002474a7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006e74  00000000  00000000  002474fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240091b8 	.word	0x240091b8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800e880 	.word	0x0800e880

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240091bc 	.word	0x240091bc
 80002dc:	0800e880 	.word	0x0800e880

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8000380:	b480      	push	{r7}
 8000382:	b083      	sub	sp, #12
 8000384:	af00      	add	r7, sp, #0
 8000386:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	f043 0201 	orr.w	r2, r3, #1
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	601a      	str	r2, [r3, #0]
}
 8000394:	bf00      	nop
 8000396:	370c      	adds	r7, #12
 8000398:	46bd      	mov	sp, r7
 800039a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800039e:	4770      	bx	lr

080003a0 <LL_TIM_EnableIT_CC1>:
  * @rmtoll DIER         CC1IE         LL_TIM_EnableIT_CC1
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_CC1(TIM_TypeDef *TIMx)
{
 80003a0:	b480      	push	{r7}
 80003a2:	b083      	sub	sp, #12
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	68db      	ldr	r3, [r3, #12]
 80003ac:	f043 0202 	orr.w	r2, r3, #2
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	60da      	str	r2, [r3, #12]
}
 80003b4:	bf00      	nop
 80003b6:	370c      	adds	r7, #12
 80003b8:	46bd      	mov	sp, r7
 80003ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003be:	4770      	bx	lr

080003c0 <TIM5_CallBack>:
SCR_PROCES SCR_PROCESS;
uint8_t *SedingBufor_Adr=0;
uint8_t Bufor_Send_Picker=BUFOR1;

void TIM5_CallBack()
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_1,100);
 80003c4:	4b05      	ldr	r3, [pc, #20]	; (80003dc <TIM5_CallBack+0x1c>)
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	2264      	movs	r2, #100	; 0x64
 80003ca:	635a      	str	r2, [r3, #52]	; 0x34
	Send_BUF_IN_SCR( SedingBufor_Adr );
 80003cc:	4b04      	ldr	r3, [pc, #16]	; (80003e0 <TIM5_CallBack+0x20>)
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	4618      	mov	r0, r3
 80003d2:	f000 f807 	bl	80003e4 <Send_BUF_IN_SCR>
}
 80003d6:	bf00      	nop
 80003d8:	bd80      	pop	{r7, pc}
 80003da:	bf00      	nop
 80003dc:	240147e4 	.word	0x240147e4
 80003e0:	2400cce8 	.word	0x2400cce8

080003e4 <Send_BUF_IN_SCR>:
void Send_BUF_IN_SCR(uint8_t *SendBuffer)
{
 80003e4:	b580      	push	{r7, lr}
 80003e6:	b082      	sub	sp, #8
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	6078      	str	r0, [r7, #4]

	 if(LINIA>7)
 80003ec:	4b8c      	ldr	r3, [pc, #560]	; (8000620 <Send_BUF_IN_SCR+0x23c>)
 80003ee:	681b      	ldr	r3, [r3, #0]
 80003f0:	2b07      	cmp	r3, #7
 80003f2:	dd03      	ble.n	80003fc <Send_BUF_IN_SCR+0x18>
	 {
		  LINIA=-1;
 80003f4:	4b8a      	ldr	r3, [pc, #552]	; (8000620 <Send_BUF_IN_SCR+0x23c>)
 80003f6:	f04f 32ff 	mov.w	r2, #4294967295
 80003fa:	601a      	str	r2, [r3, #0]
	 }
	 LINIA++;
 80003fc:	4b88      	ldr	r3, [pc, #544]	; (8000620 <Send_BUF_IN_SCR+0x23c>)
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	3301      	adds	r3, #1
 8000402:	4a87      	ldr	r2, [pc, #540]	; (8000620 <Send_BUF_IN_SCR+0x23c>)
 8000404:	6013      	str	r3, [r2, #0]

		switch(LINIA) {
 8000406:	4b86      	ldr	r3, [pc, #536]	; (8000620 <Send_BUF_IN_SCR+0x23c>)
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	2b07      	cmp	r3, #7
 800040c:	f200 8104 	bhi.w	8000618 <Send_BUF_IN_SCR+0x234>
 8000410:	a201      	add	r2, pc, #4	; (adr r2, 8000418 <Send_BUF_IN_SCR+0x34>)
 8000412:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000416:	bf00      	nop
 8000418:	080005dd 	.word	0x080005dd
 800041c:	080005a1 	.word	0x080005a1
 8000420:	08000565 	.word	0x08000565
 8000424:	08000529 	.word	0x08000529
 8000428:	080004ed 	.word	0x080004ed
 800042c:	080004b1 	.word	0x080004b1
 8000430:	08000475 	.word	0x08000475
 8000434:	08000439 	.word	0x08000439
					case 7: //7
						HAL_QSPI_Transmit_DMA(&hqspi, SendBuffer+(  LINIA *300  ));
 8000438:	4b79      	ldr	r3, [pc, #484]	; (8000620 <Send_BUF_IN_SCR+0x23c>)
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000440:	fb02 f303 	mul.w	r3, r2, r3
 8000444:	461a      	mov	r2, r3
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	4413      	add	r3, r2
 800044a:	4619      	mov	r1, r3
 800044c:	4875      	ldr	r0, [pc, #468]	; (8000624 <Send_BUF_IN_SCR+0x240>)
 800044e:	f008 fe77 	bl	8009140 <HAL_QSPI_Transmit_DMA>

						HAL_GPIO_WritePin(LINE_A_GPIO_Port, LINE_A_Pin, GPIO_PIN_SET);
 8000452:	2201      	movs	r2, #1
 8000454:	2140      	movs	r1, #64	; 0x40
 8000456:	4874      	ldr	r0, [pc, #464]	; (8000628 <Send_BUF_IN_SCR+0x244>)
 8000458:	f007 ff76 	bl	8008348 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LINE_B_GPIO_Port, LINE_B_Pin, GPIO_PIN_SET);
 800045c:	2201      	movs	r2, #1
 800045e:	2180      	movs	r1, #128	; 0x80
 8000460:	4871      	ldr	r0, [pc, #452]	; (8000628 <Send_BUF_IN_SCR+0x244>)
 8000462:	f007 ff71 	bl	8008348 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LINE_C_GPIO_Port, LINE_C_Pin, GPIO_PIN_SET);
 8000466:	2201      	movs	r2, #1
 8000468:	f44f 7180 	mov.w	r1, #256	; 0x100
 800046c:	486e      	ldr	r0, [pc, #440]	; (8000628 <Send_BUF_IN_SCR+0x244>)
 800046e:	f007 ff6b 	bl	8008348 <HAL_GPIO_WritePin>

						break;
 8000472:	e0d1      	b.n	8000618 <Send_BUF_IN_SCR+0x234>
					case 6: //6
						HAL_QSPI_Transmit_DMA(&hqspi, SendBuffer+( LINIA *300 ));
 8000474:	4b6a      	ldr	r3, [pc, #424]	; (8000620 <Send_BUF_IN_SCR+0x23c>)
 8000476:	681b      	ldr	r3, [r3, #0]
 8000478:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800047c:	fb02 f303 	mul.w	r3, r2, r3
 8000480:	461a      	mov	r2, r3
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	4413      	add	r3, r2
 8000486:	4619      	mov	r1, r3
 8000488:	4866      	ldr	r0, [pc, #408]	; (8000624 <Send_BUF_IN_SCR+0x240>)
 800048a:	f008 fe59 	bl	8009140 <HAL_QSPI_Transmit_DMA>

						HAL_GPIO_WritePin(LINE_A_GPIO_Port, LINE_A_Pin, GPIO_PIN_RESET);
 800048e:	2200      	movs	r2, #0
 8000490:	2140      	movs	r1, #64	; 0x40
 8000492:	4865      	ldr	r0, [pc, #404]	; (8000628 <Send_BUF_IN_SCR+0x244>)
 8000494:	f007 ff58 	bl	8008348 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LINE_B_GPIO_Port, LINE_B_Pin, GPIO_PIN_SET);
 8000498:	2201      	movs	r2, #1
 800049a:	2180      	movs	r1, #128	; 0x80
 800049c:	4862      	ldr	r0, [pc, #392]	; (8000628 <Send_BUF_IN_SCR+0x244>)
 800049e:	f007 ff53 	bl	8008348 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LINE_C_GPIO_Port, LINE_C_Pin, GPIO_PIN_SET);
 80004a2:	2201      	movs	r2, #1
 80004a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004a8:	485f      	ldr	r0, [pc, #380]	; (8000628 <Send_BUF_IN_SCR+0x244>)
 80004aa:	f007 ff4d 	bl	8008348 <HAL_GPIO_WritePin>

						break;
 80004ae:	e0b3      	b.n	8000618 <Send_BUF_IN_SCR+0x234>
					case 5: //5
						HAL_QSPI_Transmit_DMA(&hqspi, SendBuffer+( LINIA *300  ));
 80004b0:	4b5b      	ldr	r3, [pc, #364]	; (8000620 <Send_BUF_IN_SCR+0x23c>)
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80004b8:	fb02 f303 	mul.w	r3, r2, r3
 80004bc:	461a      	mov	r2, r3
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	4413      	add	r3, r2
 80004c2:	4619      	mov	r1, r3
 80004c4:	4857      	ldr	r0, [pc, #348]	; (8000624 <Send_BUF_IN_SCR+0x240>)
 80004c6:	f008 fe3b 	bl	8009140 <HAL_QSPI_Transmit_DMA>

						HAL_GPIO_WritePin(LINE_A_GPIO_Port, LINE_A_Pin, GPIO_PIN_SET);
 80004ca:	2201      	movs	r2, #1
 80004cc:	2140      	movs	r1, #64	; 0x40
 80004ce:	4856      	ldr	r0, [pc, #344]	; (8000628 <Send_BUF_IN_SCR+0x244>)
 80004d0:	f007 ff3a 	bl	8008348 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LINE_B_GPIO_Port, LINE_B_Pin, GPIO_PIN_RESET);
 80004d4:	2200      	movs	r2, #0
 80004d6:	2180      	movs	r1, #128	; 0x80
 80004d8:	4853      	ldr	r0, [pc, #332]	; (8000628 <Send_BUF_IN_SCR+0x244>)
 80004da:	f007 ff35 	bl	8008348 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LINE_C_GPIO_Port, LINE_C_Pin, GPIO_PIN_SET);
 80004de:	2201      	movs	r2, #1
 80004e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004e4:	4850      	ldr	r0, [pc, #320]	; (8000628 <Send_BUF_IN_SCR+0x244>)
 80004e6:	f007 ff2f 	bl	8008348 <HAL_GPIO_WritePin>

						break;
 80004ea:	e095      	b.n	8000618 <Send_BUF_IN_SCR+0x234>
					case 4:
						HAL_QSPI_Transmit_DMA(&hqspi, SendBuffer+( LINIA *300  ));
 80004ec:	4b4c      	ldr	r3, [pc, #304]	; (8000620 <Send_BUF_IN_SCR+0x23c>)
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80004f4:	fb02 f303 	mul.w	r3, r2, r3
 80004f8:	461a      	mov	r2, r3
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	4413      	add	r3, r2
 80004fe:	4619      	mov	r1, r3
 8000500:	4848      	ldr	r0, [pc, #288]	; (8000624 <Send_BUF_IN_SCR+0x240>)
 8000502:	f008 fe1d 	bl	8009140 <HAL_QSPI_Transmit_DMA>

						HAL_GPIO_WritePin(LINE_A_GPIO_Port, LINE_A_Pin, GPIO_PIN_RESET);
 8000506:	2200      	movs	r2, #0
 8000508:	2140      	movs	r1, #64	; 0x40
 800050a:	4847      	ldr	r0, [pc, #284]	; (8000628 <Send_BUF_IN_SCR+0x244>)
 800050c:	f007 ff1c 	bl	8008348 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LINE_B_GPIO_Port, LINE_B_Pin, GPIO_PIN_RESET);
 8000510:	2200      	movs	r2, #0
 8000512:	2180      	movs	r1, #128	; 0x80
 8000514:	4844      	ldr	r0, [pc, #272]	; (8000628 <Send_BUF_IN_SCR+0x244>)
 8000516:	f007 ff17 	bl	8008348 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LINE_C_GPIO_Port, LINE_C_Pin, GPIO_PIN_SET);
 800051a:	2201      	movs	r2, #1
 800051c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000520:	4841      	ldr	r0, [pc, #260]	; (8000628 <Send_BUF_IN_SCR+0x244>)
 8000522:	f007 ff11 	bl	8008348 <HAL_GPIO_WritePin>


						break;
 8000526:	e077      	b.n	8000618 <Send_BUF_IN_SCR+0x234>
					case 3:
						HAL_QSPI_Transmit_DMA(&hqspi, SendBuffer+( LINIA *300  ));
 8000528:	4b3d      	ldr	r3, [pc, #244]	; (8000620 <Send_BUF_IN_SCR+0x23c>)
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000530:	fb02 f303 	mul.w	r3, r2, r3
 8000534:	461a      	mov	r2, r3
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	4413      	add	r3, r2
 800053a:	4619      	mov	r1, r3
 800053c:	4839      	ldr	r0, [pc, #228]	; (8000624 <Send_BUF_IN_SCR+0x240>)
 800053e:	f008 fdff 	bl	8009140 <HAL_QSPI_Transmit_DMA>

						HAL_GPIO_WritePin(LINE_A_GPIO_Port, LINE_A_Pin, GPIO_PIN_SET);
 8000542:	2201      	movs	r2, #1
 8000544:	2140      	movs	r1, #64	; 0x40
 8000546:	4838      	ldr	r0, [pc, #224]	; (8000628 <Send_BUF_IN_SCR+0x244>)
 8000548:	f007 fefe 	bl	8008348 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LINE_B_GPIO_Port, LINE_B_Pin, GPIO_PIN_SET);
 800054c:	2201      	movs	r2, #1
 800054e:	2180      	movs	r1, #128	; 0x80
 8000550:	4835      	ldr	r0, [pc, #212]	; (8000628 <Send_BUF_IN_SCR+0x244>)
 8000552:	f007 fef9 	bl	8008348 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LINE_C_GPIO_Port, LINE_C_Pin, GPIO_PIN_RESET);
 8000556:	2200      	movs	r2, #0
 8000558:	f44f 7180 	mov.w	r1, #256	; 0x100
 800055c:	4832      	ldr	r0, [pc, #200]	; (8000628 <Send_BUF_IN_SCR+0x244>)
 800055e:	f007 fef3 	bl	8008348 <HAL_GPIO_WritePin>


						break;
 8000562:	e059      	b.n	8000618 <Send_BUF_IN_SCR+0x234>
					case 2:
						HAL_QSPI_Transmit_DMA(&hqspi, SendBuffer+( LINIA *300  ));
 8000564:	4b2e      	ldr	r3, [pc, #184]	; (8000620 <Send_BUF_IN_SCR+0x23c>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800056c:	fb02 f303 	mul.w	r3, r2, r3
 8000570:	461a      	mov	r2, r3
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	4413      	add	r3, r2
 8000576:	4619      	mov	r1, r3
 8000578:	482a      	ldr	r0, [pc, #168]	; (8000624 <Send_BUF_IN_SCR+0x240>)
 800057a:	f008 fde1 	bl	8009140 <HAL_QSPI_Transmit_DMA>

						HAL_GPIO_WritePin(LINE_A_GPIO_Port, LINE_A_Pin, GPIO_PIN_RESET);
 800057e:	2200      	movs	r2, #0
 8000580:	2140      	movs	r1, #64	; 0x40
 8000582:	4829      	ldr	r0, [pc, #164]	; (8000628 <Send_BUF_IN_SCR+0x244>)
 8000584:	f007 fee0 	bl	8008348 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LINE_B_GPIO_Port, LINE_B_Pin, GPIO_PIN_SET);
 8000588:	2201      	movs	r2, #1
 800058a:	2180      	movs	r1, #128	; 0x80
 800058c:	4826      	ldr	r0, [pc, #152]	; (8000628 <Send_BUF_IN_SCR+0x244>)
 800058e:	f007 fedb 	bl	8008348 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LINE_C_GPIO_Port, LINE_C_Pin, GPIO_PIN_RESET);
 8000592:	2200      	movs	r2, #0
 8000594:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000598:	4823      	ldr	r0, [pc, #140]	; (8000628 <Send_BUF_IN_SCR+0x244>)
 800059a:	f007 fed5 	bl	8008348 <HAL_GPIO_WritePin>


						break;
 800059e:	e03b      	b.n	8000618 <Send_BUF_IN_SCR+0x234>
					case 1:
						HAL_QSPI_Transmit_DMA(&hqspi, SendBuffer+( LINIA *300  ));
 80005a0:	4b1f      	ldr	r3, [pc, #124]	; (8000620 <Send_BUF_IN_SCR+0x23c>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80005a8:	fb02 f303 	mul.w	r3, r2, r3
 80005ac:	461a      	mov	r2, r3
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	4413      	add	r3, r2
 80005b2:	4619      	mov	r1, r3
 80005b4:	481b      	ldr	r0, [pc, #108]	; (8000624 <Send_BUF_IN_SCR+0x240>)
 80005b6:	f008 fdc3 	bl	8009140 <HAL_QSPI_Transmit_DMA>

						HAL_GPIO_WritePin(LINE_A_GPIO_Port, LINE_A_Pin, GPIO_PIN_SET);
 80005ba:	2201      	movs	r2, #1
 80005bc:	2140      	movs	r1, #64	; 0x40
 80005be:	481a      	ldr	r0, [pc, #104]	; (8000628 <Send_BUF_IN_SCR+0x244>)
 80005c0:	f007 fec2 	bl	8008348 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LINE_B_GPIO_Port, LINE_B_Pin, GPIO_PIN_RESET);
 80005c4:	2200      	movs	r2, #0
 80005c6:	2180      	movs	r1, #128	; 0x80
 80005c8:	4817      	ldr	r0, [pc, #92]	; (8000628 <Send_BUF_IN_SCR+0x244>)
 80005ca:	f007 febd 	bl	8008348 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LINE_C_GPIO_Port, LINE_C_Pin, GPIO_PIN_RESET);
 80005ce:	2200      	movs	r2, #0
 80005d0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005d4:	4814      	ldr	r0, [pc, #80]	; (8000628 <Send_BUF_IN_SCR+0x244>)
 80005d6:	f007 feb7 	bl	8008348 <HAL_GPIO_WritePin>
						break;
 80005da:	e01d      	b.n	8000618 <Send_BUF_IN_SCR+0x234>
					case 0:
						HAL_QSPI_Transmit_DMA(&hqspi, SendBuffer+( LINIA *300  ));
 80005dc:	4b10      	ldr	r3, [pc, #64]	; (8000620 <Send_BUF_IN_SCR+0x23c>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80005e4:	fb02 f303 	mul.w	r3, r2, r3
 80005e8:	461a      	mov	r2, r3
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	4413      	add	r3, r2
 80005ee:	4619      	mov	r1, r3
 80005f0:	480c      	ldr	r0, [pc, #48]	; (8000624 <Send_BUF_IN_SCR+0x240>)
 80005f2:	f008 fda5 	bl	8009140 <HAL_QSPI_Transmit_DMA>

						HAL_GPIO_WritePin(LINE_A_GPIO_Port, LINE_A_Pin, GPIO_PIN_RESET);
 80005f6:	2200      	movs	r2, #0
 80005f8:	2140      	movs	r1, #64	; 0x40
 80005fa:	480b      	ldr	r0, [pc, #44]	; (8000628 <Send_BUF_IN_SCR+0x244>)
 80005fc:	f007 fea4 	bl	8008348 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LINE_B_GPIO_Port, LINE_B_Pin, GPIO_PIN_RESET);
 8000600:	2200      	movs	r2, #0
 8000602:	2180      	movs	r1, #128	; 0x80
 8000604:	4808      	ldr	r0, [pc, #32]	; (8000628 <Send_BUF_IN_SCR+0x244>)
 8000606:	f007 fe9f 	bl	8008348 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LINE_C_GPIO_Port, LINE_C_Pin, GPIO_PIN_RESET);
 800060a:	2200      	movs	r2, #0
 800060c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000610:	4805      	ldr	r0, [pc, #20]	; (8000628 <Send_BUF_IN_SCR+0x244>)
 8000612:	f007 fe99 	bl	8008348 <HAL_GPIO_WritePin>
						break;
 8000616:	bf00      	nop
					}
}
 8000618:	bf00      	nop
 800061a:	3708      	adds	r7, #8
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}
 8000620:	2400ccdc 	.word	0x2400ccdc
 8000624:	24014710 	.word	0x24014710
 8000628:	58020800 	.word	0x58020800

0800062c <PrepareFullBuffer>:

void PrepareFullBuffer(uint8_t *BMP,uint8_t *OUT_B)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b084      	sub	sp, #16
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
 8000634:	6039      	str	r1, [r7, #0]
for(int i=0; i<2500; i++)
 8000636:	2300      	movs	r3, #0
 8000638:	60fb      	str	r3, [r7, #12]
 800063a:	e007      	b.n	800064c <PrepareFullBuffer+0x20>
{
	OUT_B[i]=0;
 800063c:	68fb      	ldr	r3, [r7, #12]
 800063e:	683a      	ldr	r2, [r7, #0]
 8000640:	4413      	add	r3, r2
 8000642:	2200      	movs	r2, #0
 8000644:	701a      	strb	r2, [r3, #0]
for(int i=0; i<2500; i++)
 8000646:	68fb      	ldr	r3, [r7, #12]
 8000648:	3301      	adds	r3, #1
 800064a:	60fb      	str	r3, [r7, #12]
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8000652:	4293      	cmp	r3, r2
 8000654:	ddf2      	ble.n	800063c <PrepareFullBuffer+0x10>
}
PrepareRow(BMP,OUT_B+(0*300),7);
 8000656:	2207      	movs	r2, #7
 8000658:	6839      	ldr	r1, [r7, #0]
 800065a:	6878      	ldr	r0, [r7, #4]
 800065c:	f000 f83c 	bl	80006d8 <PrepareRow>
PrepareRow(BMP,OUT_B+(1*300),6);
 8000660:	683b      	ldr	r3, [r7, #0]
 8000662:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 8000666:	2206      	movs	r2, #6
 8000668:	4619      	mov	r1, r3
 800066a:	6878      	ldr	r0, [r7, #4]
 800066c:	f000 f834 	bl	80006d8 <PrepareRow>
PrepareRow(BMP,OUT_B+(2*300),5);
 8000670:	683b      	ldr	r3, [r7, #0]
 8000672:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8000676:	2205      	movs	r2, #5
 8000678:	4619      	mov	r1, r3
 800067a:	6878      	ldr	r0, [r7, #4]
 800067c:	f000 f82c 	bl	80006d8 <PrepareRow>
PrepareRow(BMP,OUT_B+(3*300),4);
 8000680:	683b      	ldr	r3, [r7, #0]
 8000682:	f503 7361 	add.w	r3, r3, #900	; 0x384
 8000686:	2204      	movs	r2, #4
 8000688:	4619      	mov	r1, r3
 800068a:	6878      	ldr	r0, [r7, #4]
 800068c:	f000 f824 	bl	80006d8 <PrepareRow>
PrepareRow(BMP,OUT_B+(4*300),3);
 8000690:	683b      	ldr	r3, [r7, #0]
 8000692:	f503 6396 	add.w	r3, r3, #1200	; 0x4b0
 8000696:	2203      	movs	r2, #3
 8000698:	4619      	mov	r1, r3
 800069a:	6878      	ldr	r0, [r7, #4]
 800069c:	f000 f81c 	bl	80006d8 <PrepareRow>
PrepareRow(BMP,OUT_B+(5*300),2);
 80006a0:	683b      	ldr	r3, [r7, #0]
 80006a2:	f203 53dc 	addw	r3, r3, #1500	; 0x5dc
 80006a6:	2202      	movs	r2, #2
 80006a8:	4619      	mov	r1, r3
 80006aa:	6878      	ldr	r0, [r7, #4]
 80006ac:	f000 f814 	bl	80006d8 <PrepareRow>
PrepareRow(BMP,OUT_B+(6*300),1);
 80006b0:	683b      	ldr	r3, [r7, #0]
 80006b2:	f503 63e1 	add.w	r3, r3, #1800	; 0x708
 80006b6:	2201      	movs	r2, #1
 80006b8:	4619      	mov	r1, r3
 80006ba:	6878      	ldr	r0, [r7, #4]
 80006bc:	f000 f80c 	bl	80006d8 <PrepareRow>
PrepareRow(BMP,OUT_B+(7*300),0);
 80006c0:	683b      	ldr	r3, [r7, #0]
 80006c2:	f603 0334 	addw	r3, r3, #2100	; 0x834
 80006c6:	2200      	movs	r2, #0
 80006c8:	4619      	mov	r1, r3
 80006ca:	6878      	ldr	r0, [r7, #4]
 80006cc:	f000 f804 	bl	80006d8 <PrepareRow>
}
 80006d0:	bf00      	nop
 80006d2:	3710      	adds	r7, #16
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}

080006d8 <PrepareRow>:
void PrepareRow(uint8_t *BMP, uint8_t *OUT_B, uint8_t ROW)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b084      	sub	sp, #16
 80006dc:	af00      	add	r7, sp, #0
 80006de:	60f8      	str	r0, [r7, #12]
 80006e0:	60b9      	str	r1, [r7, #8]
 80006e2:	4613      	mov	r3, r2
 80006e4:	71fb      	strb	r3, [r7, #7]

	PrepareRowPart ( BMP+32+ (0*64) +(ROW*64), ( OUT_B+(2*16)) );
 80006e6:	79fb      	ldrb	r3, [r7, #7]
 80006e8:	019b      	lsls	r3, r3, #6
 80006ea:	3320      	adds	r3, #32
 80006ec:	68fa      	ldr	r2, [r7, #12]
 80006ee:	441a      	add	r2, r3
 80006f0:	68bb      	ldr	r3, [r7, #8]
 80006f2:	3320      	adds	r3, #32
 80006f4:	4619      	mov	r1, r3
 80006f6:	4610      	mov	r0, r2
 80006f8:	f000 f8b3 	bl	8000862 <PrepareRowPart>
	PrepareRowPart ( BMP+32+ (8*64) +(ROW*64), ( OUT_B+(3*16)) );
 80006fc:	79fb      	ldrb	r3, [r7, #7]
 80006fe:	019b      	lsls	r3, r3, #6
 8000700:	f503 7308 	add.w	r3, r3, #544	; 0x220
 8000704:	68fa      	ldr	r2, [r7, #12]
 8000706:	441a      	add	r2, r3
 8000708:	68bb      	ldr	r3, [r7, #8]
 800070a:	3330      	adds	r3, #48	; 0x30
 800070c:	4619      	mov	r1, r3
 800070e:	4610      	mov	r0, r2
 8000710:	f000 f8a7 	bl	8000862 <PrepareRowPart>

	PrepareRowPart ( BMP+32+ (16*64) +(ROW*64), ( OUT_B+(10*16)) );
 8000714:	79fb      	ldrb	r3, [r7, #7]
 8000716:	019b      	lsls	r3, r3, #6
 8000718:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 800071c:	68fa      	ldr	r2, [r7, #12]
 800071e:	441a      	add	r2, r3
 8000720:	68bb      	ldr	r3, [r7, #8]
 8000722:	33a0      	adds	r3, #160	; 0xa0
 8000724:	4619      	mov	r1, r3
 8000726:	4610      	mov	r0, r2
 8000728:	f000 f89b 	bl	8000862 <PrepareRowPart>
	PrepareRowPart ( BMP+32+ (24*64) +(ROW*64), ( OUT_B+(11*16)) ); // srodek mlodszy
 800072c:	79fb      	ldrb	r3, [r7, #7]
 800072e:	019b      	lsls	r3, r3, #6
 8000730:	f503 63c4 	add.w	r3, r3, #1568	; 0x620
 8000734:	68fa      	ldr	r2, [r7, #12]
 8000736:	441a      	add	r2, r3
 8000738:	68bb      	ldr	r3, [r7, #8]
 800073a:	33b0      	adds	r3, #176	; 0xb0
 800073c:	4619      	mov	r1, r3
 800073e:	4610      	mov	r0, r2
 8000740:	f000 f88f 	bl	8000862 <PrepareRowPart>

	PrepareRowPart ( BMP+16+ (0*64) +(ROW*64), ( OUT_B+(4*16)) );
 8000744:	79fb      	ldrb	r3, [r7, #7]
 8000746:	019b      	lsls	r3, r3, #6
 8000748:	3310      	adds	r3, #16
 800074a:	68fa      	ldr	r2, [r7, #12]
 800074c:	441a      	add	r2, r3
 800074e:	68bb      	ldr	r3, [r7, #8]
 8000750:	3340      	adds	r3, #64	; 0x40
 8000752:	4619      	mov	r1, r3
 8000754:	4610      	mov	r0, r2
 8000756:	f000 f884 	bl	8000862 <PrepareRowPart>
	PrepareRowPart ( BMP+16+ (8*64) +(ROW*64), ( OUT_B+(5*16)) );
 800075a:	79fb      	ldrb	r3, [r7, #7]
 800075c:	019b      	lsls	r3, r3, #6
 800075e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8000762:	68fa      	ldr	r2, [r7, #12]
 8000764:	441a      	add	r2, r3
 8000766:	68bb      	ldr	r3, [r7, #8]
 8000768:	3350      	adds	r3, #80	; 0x50
 800076a:	4619      	mov	r1, r3
 800076c:	4610      	mov	r0, r2
 800076e:	f000 f878 	bl	8000862 <PrepareRowPart>

	PrepareRowPart ( BMP+16+ (16*64) +(ROW*64), ( OUT_B+(12*16)) );
 8000772:	79fb      	ldrb	r3, [r7, #7]
 8000774:	019b      	lsls	r3, r3, #6
 8000776:	f503 6382 	add.w	r3, r3, #1040	; 0x410
 800077a:	68fa      	ldr	r2, [r7, #12]
 800077c:	441a      	add	r2, r3
 800077e:	68bb      	ldr	r3, [r7, #8]
 8000780:	33c0      	adds	r3, #192	; 0xc0
 8000782:	4619      	mov	r1, r3
 8000784:	4610      	mov	r0, r2
 8000786:	f000 f86c 	bl	8000862 <PrepareRowPart>
	PrepareRowPart ( BMP+16+ (24*64) +(ROW*64), ( OUT_B+(13*16)) ); // srodek starszy
 800078a:	79fb      	ldrb	r3, [r7, #7]
 800078c:	019b      	lsls	r3, r3, #6
 800078e:	f503 63c2 	add.w	r3, r3, #1552	; 0x610
 8000792:	68fa      	ldr	r2, [r7, #12]
 8000794:	441a      	add	r2, r3
 8000796:	68bb      	ldr	r3, [r7, #8]
 8000798:	33d0      	adds	r3, #208	; 0xd0
 800079a:	4619      	mov	r1, r3
 800079c:	4610      	mov	r0, r2
 800079e:	f000 f860 	bl	8000862 <PrepareRowPart>


	PrepareRowPart ( BMP+48+ (0*64) +(ROW*64), ( OUT_B+(0*16)) );
 80007a2:	79fb      	ldrb	r3, [r7, #7]
 80007a4:	019b      	lsls	r3, r3, #6
 80007a6:	3330      	adds	r3, #48	; 0x30
 80007a8:	68fa      	ldr	r2, [r7, #12]
 80007aa:	4413      	add	r3, r2
 80007ac:	68b9      	ldr	r1, [r7, #8]
 80007ae:	4618      	mov	r0, r3
 80007b0:	f000 f857 	bl	8000862 <PrepareRowPart>
	PrepareRowPart ( BMP+48+ (8*64) +(ROW*64), ( OUT_B+(1*16)) );
 80007b4:	79fb      	ldrb	r3, [r7, #7]
 80007b6:	019b      	lsls	r3, r3, #6
 80007b8:	f503 730c 	add.w	r3, r3, #560	; 0x230
 80007bc:	68fa      	ldr	r2, [r7, #12]
 80007be:	441a      	add	r2, r3
 80007c0:	68bb      	ldr	r3, [r7, #8]
 80007c2:	3310      	adds	r3, #16
 80007c4:	4619      	mov	r1, r3
 80007c6:	4610      	mov	r0, r2
 80007c8:	f000 f84b 	bl	8000862 <PrepareRowPart>

	PrepareRowPart ( BMP+48+ (16*64) +(ROW*64), ( OUT_B+(8*16)) );
 80007cc:	79fb      	ldrb	r3, [r7, #7]
 80007ce:	019b      	lsls	r3, r3, #6
 80007d0:	f503 6386 	add.w	r3, r3, #1072	; 0x430
 80007d4:	68fa      	ldr	r2, [r7, #12]
 80007d6:	441a      	add	r2, r3
 80007d8:	68bb      	ldr	r3, [r7, #8]
 80007da:	3380      	adds	r3, #128	; 0x80
 80007dc:	4619      	mov	r1, r3
 80007de:	4610      	mov	r0, r2
 80007e0:	f000 f83f 	bl	8000862 <PrepareRowPart>
	PrepareRowPart ( BMP+48+ (24*64) +(ROW*64), ( OUT_B+(9*16)) ); // najmlodszy
 80007e4:	79fb      	ldrb	r3, [r7, #7]
 80007e6:	019b      	lsls	r3, r3, #6
 80007e8:	f503 63c6 	add.w	r3, r3, #1584	; 0x630
 80007ec:	68fa      	ldr	r2, [r7, #12]
 80007ee:	441a      	add	r2, r3
 80007f0:	68bb      	ldr	r3, [r7, #8]
 80007f2:	3390      	adds	r3, #144	; 0x90
 80007f4:	4619      	mov	r1, r3
 80007f6:	4610      	mov	r0, r2
 80007f8:	f000 f833 	bl	8000862 <PrepareRowPart>


	PrepareRowPart ( BMP+ (0*64) +(ROW*64), ( OUT_B+(6*16)) );
 80007fc:	79fb      	ldrb	r3, [r7, #7]
 80007fe:	019b      	lsls	r3, r3, #6
 8000800:	461a      	mov	r2, r3
 8000802:	68fb      	ldr	r3, [r7, #12]
 8000804:	441a      	add	r2, r3
 8000806:	68bb      	ldr	r3, [r7, #8]
 8000808:	3360      	adds	r3, #96	; 0x60
 800080a:	4619      	mov	r1, r3
 800080c:	4610      	mov	r0, r2
 800080e:	f000 f828 	bl	8000862 <PrepareRowPart>
	PrepareRowPart ( BMP+ (8*64)  +(ROW*64), ( OUT_B+(7*16)) );
 8000812:	79fb      	ldrb	r3, [r7, #7]
 8000814:	019b      	lsls	r3, r3, #6
 8000816:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800081a:	68fa      	ldr	r2, [r7, #12]
 800081c:	441a      	add	r2, r3
 800081e:	68bb      	ldr	r3, [r7, #8]
 8000820:	3370      	adds	r3, #112	; 0x70
 8000822:	4619      	mov	r1, r3
 8000824:	4610      	mov	r0, r2
 8000826:	f000 f81c 	bl	8000862 <PrepareRowPart>

	PrepareRowPart ( BMP+ (16*64) +(ROW*64), ( OUT_B+(14*16)) );
 800082a:	79fb      	ldrb	r3, [r7, #7]
 800082c:	019b      	lsls	r3, r3, #6
 800082e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000832:	68fa      	ldr	r2, [r7, #12]
 8000834:	441a      	add	r2, r3
 8000836:	68bb      	ldr	r3, [r7, #8]
 8000838:	33e0      	adds	r3, #224	; 0xe0
 800083a:	4619      	mov	r1, r3
 800083c:	4610      	mov	r0, r2
 800083e:	f000 f810 	bl	8000862 <PrepareRowPart>
	PrepareRowPart ( BMP+ (24*64) +(ROW*64), ( OUT_B+(15*16)) );  //najstarszy
 8000842:	79fb      	ldrb	r3, [r7, #7]
 8000844:	019b      	lsls	r3, r3, #6
 8000846:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 800084a:	68fa      	ldr	r2, [r7, #12]
 800084c:	441a      	add	r2, r3
 800084e:	68bb      	ldr	r3, [r7, #8]
 8000850:	33f0      	adds	r3, #240	; 0xf0
 8000852:	4619      	mov	r1, r3
 8000854:	4610      	mov	r0, r2
 8000856:	f000 f804 	bl	8000862 <PrepareRowPart>
																						//kurde gdyby algorytm na to znalezc :/
}
 800085a:	bf00      	nop
 800085c:	3710      	adds	r7, #16
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}

08000862 <PrepareRowPart>:
void PrepareRowPart(uint8_t *BMP,uint8_t *OUT_B)
{
 8000862:	b480      	push	{r7}
 8000864:	b089      	sub	sp, #36	; 0x24
 8000866:	af00      	add	r7, sp, #0
 8000868:	6078      	str	r0, [r7, #4]
 800086a:	6039      	str	r1, [r7, #0]
int HIGHER_BIT=0,LOWER_BIT=0;
 800086c:	2300      	movs	r3, #0
 800086e:	60fb      	str	r3, [r7, #12]
 8000870:	2300      	movs	r3, #0
 8000872:	60bb      	str	r3, [r7, #8]

uint8_t NR_PIXLA=0;
 8000874:	2300      	movs	r3, #0
 8000876:	77fb      	strb	r3, [r7, #31]
int adr_ink=16;
 8000878:	2310      	movs	r3, #16
 800087a:	61bb      	str	r3, [r7, #24]

for(int i=0; i<4; i++)
 800087c:	2300      	movs	r3, #0
 800087e:	617b      	str	r3, [r7, #20]
 8000880:	e267      	b.n	8000d52 <PrepareRowPart+0x4f0>
{
	for(int NR_BIT=0; NR_BIT<8; NR_BIT++) //ten Numer bit sie plusuje i w tym forze wiec 2x
 8000882:	2300      	movs	r3, #0
 8000884:	613b      	str	r3, [r7, #16]
 8000886:	e25d      	b.n	8000d44 <PrepareRowPart+0x4e2>
	{
		LOWER_BIT=0;
 8000888:	2300      	movs	r3, #0
 800088a:	60bb      	str	r3, [r7, #8]
		HIGHER_BIT=0;
 800088c:	2300      	movs	r3, #0
 800088e:	60fb      	str	r3, [r7, #12]
		HIGHER_BIT=(BMP[NR_PIXLA] & 0xF0)>>4;
 8000890:	7ffb      	ldrb	r3, [r7, #31]
 8000892:	687a      	ldr	r2, [r7, #4]
 8000894:	4413      	add	r3, r2
 8000896:	781b      	ldrb	r3, [r3, #0]
 8000898:	091b      	lsrs	r3, r3, #4
 800089a:	b2db      	uxtb	r3, r3
 800089c:	60fb      	str	r3, [r7, #12]
		LOWER_BIT= (BMP[NR_PIXLA]  & 0x0F);
 800089e:	7ffb      	ldrb	r3, [r7, #31]
 80008a0:	687a      	ldr	r2, [r7, #4]
 80008a2:	4413      	add	r3, r2
 80008a4:	781b      	ldrb	r3, [r3, #0]
 80008a6:	f003 030f 	and.w	r3, r3, #15
 80008aa:	60bb      	str	r3, [r7, #8]
		NR_PIXLA++;
 80008ac:	7ffb      	ldrb	r3, [r7, #31]
 80008ae:	3301      	adds	r3, #1
 80008b0:	77fb      	strb	r3, [r7, #31]
		adr_ink--;
 80008b2:	69bb      	ldr	r3, [r7, #24]
 80008b4:	3b01      	subs	r3, #1
 80008b6:	61bb      	str	r3, [r7, #24]
		//Higer
		if(HIGHER_BIT==0) goto Lower;
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	f000 8119 	beq.w	8000af2 <PrepareRowPart+0x290>

		if( HIGHER_BIT==  White || HIGHER_BIT== White2)
 80008c0:	68fb      	ldr	r3, [r7, #12]
 80008c2:	2b0f      	cmp	r3, #15
 80008c4:	d002      	beq.n	80008cc <PrepareRowPart+0x6a>
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	2b07      	cmp	r3, #7
 80008ca:	d121      	bne.n	8000910 <PrepareRowPart+0xae>
		{
			OUT_B[adr_ink ]|=1 << (0);
 80008cc:	69bb      	ldr	r3, [r7, #24]
 80008ce:	683a      	ldr	r2, [r7, #0]
 80008d0:	4413      	add	r3, r2
 80008d2:	781a      	ldrb	r2, [r3, #0]
 80008d4:	69bb      	ldr	r3, [r7, #24]
 80008d6:	6839      	ldr	r1, [r7, #0]
 80008d8:	440b      	add	r3, r1
 80008da:	f042 0201 	orr.w	r2, r2, #1
 80008de:	b2d2      	uxtb	r2, r2
 80008e0:	701a      	strb	r2, [r3, #0]
			OUT_B[adr_ink ]|=1 << (1);
 80008e2:	69bb      	ldr	r3, [r7, #24]
 80008e4:	683a      	ldr	r2, [r7, #0]
 80008e6:	4413      	add	r3, r2
 80008e8:	781a      	ldrb	r2, [r3, #0]
 80008ea:	69bb      	ldr	r3, [r7, #24]
 80008ec:	6839      	ldr	r1, [r7, #0]
 80008ee:	440b      	add	r3, r1
 80008f0:	f042 0202 	orr.w	r2, r2, #2
 80008f4:	b2d2      	uxtb	r2, r2
 80008f6:	701a      	strb	r2, [r3, #0]
			OUT_B[adr_ink ]|=1 << (2);
 80008f8:	69bb      	ldr	r3, [r7, #24]
 80008fa:	683a      	ldr	r2, [r7, #0]
 80008fc:	4413      	add	r3, r2
 80008fe:	781a      	ldrb	r2, [r3, #0]
 8000900:	69bb      	ldr	r3, [r7, #24]
 8000902:	6839      	ldr	r1, [r7, #0]
 8000904:	440b      	add	r3, r1
 8000906:	f042 0204 	orr.w	r2, r2, #4
 800090a:	b2d2      	uxtb	r2, r2
 800090c:	701a      	strb	r2, [r3, #0]
			goto Lower;
 800090e:	e0f3      	b.n	8000af8 <PrepareRowPart+0x296>
		}
		if(HIGHER_BIT== Black || HIGHER_BIT== Black2 )
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	2b00      	cmp	r3, #0
 8000914:	d002      	beq.n	800091c <PrepareRowPart+0xba>
 8000916:	68fb      	ldr	r3, [r7, #12]
 8000918:	2b03      	cmp	r3, #3
 800091a:	d118      	bne.n	800094e <PrepareRowPart+0xec>
		{
			OUT_B[adr_ink ]|=0 << (0);
 800091c:	69bb      	ldr	r3, [r7, #24]
 800091e:	683a      	ldr	r2, [r7, #0]
 8000920:	441a      	add	r2, r3
 8000922:	69bb      	ldr	r3, [r7, #24]
 8000924:	6839      	ldr	r1, [r7, #0]
 8000926:	440b      	add	r3, r1
 8000928:	7812      	ldrb	r2, [r2, #0]
 800092a:	701a      	strb	r2, [r3, #0]
			OUT_B[adr_ink ]|=0 << (1);
 800092c:	69bb      	ldr	r3, [r7, #24]
 800092e:	683a      	ldr	r2, [r7, #0]
 8000930:	441a      	add	r2, r3
 8000932:	69bb      	ldr	r3, [r7, #24]
 8000934:	6839      	ldr	r1, [r7, #0]
 8000936:	440b      	add	r3, r1
 8000938:	7812      	ldrb	r2, [r2, #0]
 800093a:	701a      	strb	r2, [r3, #0]
			OUT_B[adr_ink ]|=0 << (2);
 800093c:	69bb      	ldr	r3, [r7, #24]
 800093e:	683a      	ldr	r2, [r7, #0]
 8000940:	441a      	add	r2, r3
 8000942:	69bb      	ldr	r3, [r7, #24]
 8000944:	6839      	ldr	r1, [r7, #0]
 8000946:	440b      	add	r3, r1
 8000948:	7812      	ldrb	r2, [r2, #0]
 800094a:	701a      	strb	r2, [r3, #0]
			goto Lower;
 800094c:	e0d4      	b.n	8000af8 <PrepareRowPart+0x296>
		}
		if(HIGHER_BIT== Green || HIGHER_BIT== Green2 || HIGHER_BIT== Green3)
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	2b0a      	cmp	r3, #10
 8000952:	d005      	beq.n	8000960 <PrepareRowPart+0xfe>
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	2b02      	cmp	r3, #2
 8000958:	d002      	beq.n	8000960 <PrepareRowPart+0xfe>
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	2b06      	cmp	r3, #6
 800095e:	d11b      	bne.n	8000998 <PrepareRowPart+0x136>
		{
			OUT_B[adr_ink ]|=0 << (0);
 8000960:	69bb      	ldr	r3, [r7, #24]
 8000962:	683a      	ldr	r2, [r7, #0]
 8000964:	441a      	add	r2, r3
 8000966:	69bb      	ldr	r3, [r7, #24]
 8000968:	6839      	ldr	r1, [r7, #0]
 800096a:	440b      	add	r3, r1
 800096c:	7812      	ldrb	r2, [r2, #0]
 800096e:	701a      	strb	r2, [r3, #0]
			OUT_B[adr_ink ]|=1 << (1);
 8000970:	69bb      	ldr	r3, [r7, #24]
 8000972:	683a      	ldr	r2, [r7, #0]
 8000974:	4413      	add	r3, r2
 8000976:	781a      	ldrb	r2, [r3, #0]
 8000978:	69bb      	ldr	r3, [r7, #24]
 800097a:	6839      	ldr	r1, [r7, #0]
 800097c:	440b      	add	r3, r1
 800097e:	f042 0202 	orr.w	r2, r2, #2
 8000982:	b2d2      	uxtb	r2, r2
 8000984:	701a      	strb	r2, [r3, #0]
			OUT_B[adr_ink ]|=0 << (2);
 8000986:	69bb      	ldr	r3, [r7, #24]
 8000988:	683a      	ldr	r2, [r7, #0]
 800098a:	441a      	add	r2, r3
 800098c:	69bb      	ldr	r3, [r7, #24]
 800098e:	6839      	ldr	r1, [r7, #0]
 8000990:	440b      	add	r3, r1
 8000992:	7812      	ldrb	r2, [r2, #0]
 8000994:	701a      	strb	r2, [r3, #0]
			goto Lower;
 8000996:	e0af      	b.n	8000af8 <PrepareRowPart+0x296>
		}
		if(HIGHER_BIT== Red)
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	2b09      	cmp	r3, #9
 800099c:	d11b      	bne.n	80009d6 <PrepareRowPart+0x174>
		{
			OUT_B[adr_ink ]|=1 << (0);
 800099e:	69bb      	ldr	r3, [r7, #24]
 80009a0:	683a      	ldr	r2, [r7, #0]
 80009a2:	4413      	add	r3, r2
 80009a4:	781a      	ldrb	r2, [r3, #0]
 80009a6:	69bb      	ldr	r3, [r7, #24]
 80009a8:	6839      	ldr	r1, [r7, #0]
 80009aa:	440b      	add	r3, r1
 80009ac:	f042 0201 	orr.w	r2, r2, #1
 80009b0:	b2d2      	uxtb	r2, r2
 80009b2:	701a      	strb	r2, [r3, #0]
			OUT_B[adr_ink ]|=0 << (1);
 80009b4:	69bb      	ldr	r3, [r7, #24]
 80009b6:	683a      	ldr	r2, [r7, #0]
 80009b8:	441a      	add	r2, r3
 80009ba:	69bb      	ldr	r3, [r7, #24]
 80009bc:	6839      	ldr	r1, [r7, #0]
 80009be:	440b      	add	r3, r1
 80009c0:	7812      	ldrb	r2, [r2, #0]
 80009c2:	701a      	strb	r2, [r3, #0]
			OUT_B[adr_ink ]|=0 << (2);
 80009c4:	69bb      	ldr	r3, [r7, #24]
 80009c6:	683a      	ldr	r2, [r7, #0]
 80009c8:	441a      	add	r2, r3
 80009ca:	69bb      	ldr	r3, [r7, #24]
 80009cc:	6839      	ldr	r1, [r7, #0]
 80009ce:	440b      	add	r3, r1
 80009d0:	7812      	ldrb	r2, [r2, #0]
 80009d2:	701a      	strb	r2, [r3, #0]
			goto Lower;
 80009d4:	e090      	b.n	8000af8 <PrepareRowPart+0x296>
		}
		if(HIGHER_BIT== Blue  || HIGHER_BIT==Blue3)
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	2b0c      	cmp	r3, #12
 80009da:	d002      	beq.n	80009e2 <PrepareRowPart+0x180>
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	2b04      	cmp	r3, #4
 80009e0:	d11b      	bne.n	8000a1a <PrepareRowPart+0x1b8>
		{
			OUT_B[adr_ink ]|=0 << (0);
 80009e2:	69bb      	ldr	r3, [r7, #24]
 80009e4:	683a      	ldr	r2, [r7, #0]
 80009e6:	441a      	add	r2, r3
 80009e8:	69bb      	ldr	r3, [r7, #24]
 80009ea:	6839      	ldr	r1, [r7, #0]
 80009ec:	440b      	add	r3, r1
 80009ee:	7812      	ldrb	r2, [r2, #0]
 80009f0:	701a      	strb	r2, [r3, #0]
			OUT_B[adr_ink ]|=0 << (1);
 80009f2:	69bb      	ldr	r3, [r7, #24]
 80009f4:	683a      	ldr	r2, [r7, #0]
 80009f6:	441a      	add	r2, r3
 80009f8:	69bb      	ldr	r3, [r7, #24]
 80009fa:	6839      	ldr	r1, [r7, #0]
 80009fc:	440b      	add	r3, r1
 80009fe:	7812      	ldrb	r2, [r2, #0]
 8000a00:	701a      	strb	r2, [r3, #0]
			OUT_B[adr_ink ]|=1 << (2);
 8000a02:	69bb      	ldr	r3, [r7, #24]
 8000a04:	683a      	ldr	r2, [r7, #0]
 8000a06:	4413      	add	r3, r2
 8000a08:	781a      	ldrb	r2, [r3, #0]
 8000a0a:	69bb      	ldr	r3, [r7, #24]
 8000a0c:	6839      	ldr	r1, [r7, #0]
 8000a0e:	440b      	add	r3, r1
 8000a10:	f042 0204 	orr.w	r2, r2, #4
 8000a14:	b2d2      	uxtb	r2, r2
 8000a16:	701a      	strb	r2, [r3, #0]
			goto Lower;
 8000a18:	e06e      	b.n	8000af8 <PrepareRowPart+0x296>
		}
		if( HIGHER_BIT == Purple || HIGHER_BIT==Purple2 || HIGHER_BIT==Purple3 )
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	2b01      	cmp	r3, #1
 8000a1e:	d005      	beq.n	8000a2c <PrepareRowPart+0x1ca>
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	2b05      	cmp	r3, #5
 8000a24:	d002      	beq.n	8000a2c <PrepareRowPart+0x1ca>
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	2b0d      	cmp	r3, #13
 8000a2a:	d11e      	bne.n	8000a6a <PrepareRowPart+0x208>
		{
			OUT_B[adr_ink ]|=1 << (0);
 8000a2c:	69bb      	ldr	r3, [r7, #24]
 8000a2e:	683a      	ldr	r2, [r7, #0]
 8000a30:	4413      	add	r3, r2
 8000a32:	781a      	ldrb	r2, [r3, #0]
 8000a34:	69bb      	ldr	r3, [r7, #24]
 8000a36:	6839      	ldr	r1, [r7, #0]
 8000a38:	440b      	add	r3, r1
 8000a3a:	f042 0201 	orr.w	r2, r2, #1
 8000a3e:	b2d2      	uxtb	r2, r2
 8000a40:	701a      	strb	r2, [r3, #0]
			OUT_B[adr_ink ]|=0 << (1);
 8000a42:	69bb      	ldr	r3, [r7, #24]
 8000a44:	683a      	ldr	r2, [r7, #0]
 8000a46:	441a      	add	r2, r3
 8000a48:	69bb      	ldr	r3, [r7, #24]
 8000a4a:	6839      	ldr	r1, [r7, #0]
 8000a4c:	440b      	add	r3, r1
 8000a4e:	7812      	ldrb	r2, [r2, #0]
 8000a50:	701a      	strb	r2, [r3, #0]
			OUT_B[adr_ink ]|=1 << (2);
 8000a52:	69bb      	ldr	r3, [r7, #24]
 8000a54:	683a      	ldr	r2, [r7, #0]
 8000a56:	4413      	add	r3, r2
 8000a58:	781a      	ldrb	r2, [r3, #0]
 8000a5a:	69bb      	ldr	r3, [r7, #24]
 8000a5c:	6839      	ldr	r1, [r7, #0]
 8000a5e:	440b      	add	r3, r1
 8000a60:	f042 0204 	orr.w	r2, r2, #4
 8000a64:	b2d2      	uxtb	r2, r2
 8000a66:	701a      	strb	r2, [r3, #0]
			goto Lower;
 8000a68:	e046      	b.n	8000af8 <PrepareRowPart+0x296>
		}
		if(HIGHER_BIT== Yellow /*|| HIGHER_BIT== Yellow2*/ )
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	2b0b      	cmp	r3, #11
 8000a6e:	d11e      	bne.n	8000aae <PrepareRowPart+0x24c>
		{
			OUT_B[adr_ink ]|=1 << (0);
 8000a70:	69bb      	ldr	r3, [r7, #24]
 8000a72:	683a      	ldr	r2, [r7, #0]
 8000a74:	4413      	add	r3, r2
 8000a76:	781a      	ldrb	r2, [r3, #0]
 8000a78:	69bb      	ldr	r3, [r7, #24]
 8000a7a:	6839      	ldr	r1, [r7, #0]
 8000a7c:	440b      	add	r3, r1
 8000a7e:	f042 0201 	orr.w	r2, r2, #1
 8000a82:	b2d2      	uxtb	r2, r2
 8000a84:	701a      	strb	r2, [r3, #0]
			OUT_B[adr_ink ]|=1 << (1);
 8000a86:	69bb      	ldr	r3, [r7, #24]
 8000a88:	683a      	ldr	r2, [r7, #0]
 8000a8a:	4413      	add	r3, r2
 8000a8c:	781a      	ldrb	r2, [r3, #0]
 8000a8e:	69bb      	ldr	r3, [r7, #24]
 8000a90:	6839      	ldr	r1, [r7, #0]
 8000a92:	440b      	add	r3, r1
 8000a94:	f042 0202 	orr.w	r2, r2, #2
 8000a98:	b2d2      	uxtb	r2, r2
 8000a9a:	701a      	strb	r2, [r3, #0]
			OUT_B[adr_ink ]|=0 << (2);
 8000a9c:	69bb      	ldr	r3, [r7, #24]
 8000a9e:	683a      	ldr	r2, [r7, #0]
 8000aa0:	441a      	add	r2, r3
 8000aa2:	69bb      	ldr	r3, [r7, #24]
 8000aa4:	6839      	ldr	r1, [r7, #0]
 8000aa6:	440b      	add	r3, r1
 8000aa8:	7812      	ldrb	r2, [r2, #0]
 8000aaa:	701a      	strb	r2, [r3, #0]
			goto Lower;
 8000aac:	e024      	b.n	8000af8 <PrepareRowPart+0x296>
		}
		if(HIGHER_BIT== (Azure ) )
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	2b0e      	cmp	r3, #14
 8000ab2:	d120      	bne.n	8000af6 <PrepareRowPart+0x294>
		{
			OUT_B[adr_ink ]|=0 << (0);
 8000ab4:	69bb      	ldr	r3, [r7, #24]
 8000ab6:	683a      	ldr	r2, [r7, #0]
 8000ab8:	441a      	add	r2, r3
 8000aba:	69bb      	ldr	r3, [r7, #24]
 8000abc:	6839      	ldr	r1, [r7, #0]
 8000abe:	440b      	add	r3, r1
 8000ac0:	7812      	ldrb	r2, [r2, #0]
 8000ac2:	701a      	strb	r2, [r3, #0]
			OUT_B[adr_ink ]|=1 << (1);
 8000ac4:	69bb      	ldr	r3, [r7, #24]
 8000ac6:	683a      	ldr	r2, [r7, #0]
 8000ac8:	4413      	add	r3, r2
 8000aca:	781a      	ldrb	r2, [r3, #0]
 8000acc:	69bb      	ldr	r3, [r7, #24]
 8000ace:	6839      	ldr	r1, [r7, #0]
 8000ad0:	440b      	add	r3, r1
 8000ad2:	f042 0202 	orr.w	r2, r2, #2
 8000ad6:	b2d2      	uxtb	r2, r2
 8000ad8:	701a      	strb	r2, [r3, #0]
			OUT_B[adr_ink ]|=1 << (2);
 8000ada:	69bb      	ldr	r3, [r7, #24]
 8000adc:	683a      	ldr	r2, [r7, #0]
 8000ade:	4413      	add	r3, r2
 8000ae0:	781a      	ldrb	r2, [r3, #0]
 8000ae2:	69bb      	ldr	r3, [r7, #24]
 8000ae4:	6839      	ldr	r1, [r7, #0]
 8000ae6:	440b      	add	r3, r1
 8000ae8:	f042 0204 	orr.w	r2, r2, #4
 8000aec:	b2d2      	uxtb	r2, r2
 8000aee:	701a      	strb	r2, [r3, #0]
			goto Lower;
 8000af0:	e002      	b.n	8000af8 <PrepareRowPart+0x296>
		if(HIGHER_BIT==0) goto Lower;
 8000af2:	bf00      	nop
 8000af4:	e000      	b.n	8000af8 <PrepareRowPart+0x296>
		}

		//Lower
		Lower:
 8000af6:	bf00      	nop

		NR_BIT++;
 8000af8:	693b      	ldr	r3, [r7, #16]
 8000afa:	3301      	adds	r3, #1
 8000afc:	613b      	str	r3, [r7, #16]
		if(LOWER_BIT==0) goto END_LOOP;
 8000afe:	68bb      	ldr	r3, [r7, #8]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	f000 8119 	beq.w	8000d38 <PrepareRowPart+0x4d6>

		if( LOWER_BIT==  White || LOWER_BIT==  White2  )
 8000b06:	68bb      	ldr	r3, [r7, #8]
 8000b08:	2b0f      	cmp	r3, #15
 8000b0a:	d002      	beq.n	8000b12 <PrepareRowPart+0x2b0>
 8000b0c:	68bb      	ldr	r3, [r7, #8]
 8000b0e:	2b07      	cmp	r3, #7
 8000b10:	d121      	bne.n	8000b56 <PrepareRowPart+0x2f4>
		{
			OUT_B[adr_ink ]|=1 << (4);
 8000b12:	69bb      	ldr	r3, [r7, #24]
 8000b14:	683a      	ldr	r2, [r7, #0]
 8000b16:	4413      	add	r3, r2
 8000b18:	781a      	ldrb	r2, [r3, #0]
 8000b1a:	69bb      	ldr	r3, [r7, #24]
 8000b1c:	6839      	ldr	r1, [r7, #0]
 8000b1e:	440b      	add	r3, r1
 8000b20:	f042 0210 	orr.w	r2, r2, #16
 8000b24:	b2d2      	uxtb	r2, r2
 8000b26:	701a      	strb	r2, [r3, #0]
			OUT_B[adr_ink ]|=1 << (5);
 8000b28:	69bb      	ldr	r3, [r7, #24]
 8000b2a:	683a      	ldr	r2, [r7, #0]
 8000b2c:	4413      	add	r3, r2
 8000b2e:	781a      	ldrb	r2, [r3, #0]
 8000b30:	69bb      	ldr	r3, [r7, #24]
 8000b32:	6839      	ldr	r1, [r7, #0]
 8000b34:	440b      	add	r3, r1
 8000b36:	f042 0220 	orr.w	r2, r2, #32
 8000b3a:	b2d2      	uxtb	r2, r2
 8000b3c:	701a      	strb	r2, [r3, #0]
			OUT_B[adr_ink ]|=1 << (6);
 8000b3e:	69bb      	ldr	r3, [r7, #24]
 8000b40:	683a      	ldr	r2, [r7, #0]
 8000b42:	4413      	add	r3, r2
 8000b44:	781a      	ldrb	r2, [r3, #0]
 8000b46:	69bb      	ldr	r3, [r7, #24]
 8000b48:	6839      	ldr	r1, [r7, #0]
 8000b4a:	440b      	add	r3, r1
 8000b4c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000b50:	b2d2      	uxtb	r2, r2
 8000b52:	701a      	strb	r2, [r3, #0]
			goto END_LOOP;
 8000b54:	e0f3      	b.n	8000d3e <PrepareRowPart+0x4dc>
		}
		if(LOWER_BIT==Black || LOWER_BIT==Black2)
 8000b56:	68bb      	ldr	r3, [r7, #8]
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d002      	beq.n	8000b62 <PrepareRowPart+0x300>
 8000b5c:	68bb      	ldr	r3, [r7, #8]
 8000b5e:	2b03      	cmp	r3, #3
 8000b60:	d118      	bne.n	8000b94 <PrepareRowPart+0x332>
		{
			OUT_B[adr_ink ]|=0 << (4);
 8000b62:	69bb      	ldr	r3, [r7, #24]
 8000b64:	683a      	ldr	r2, [r7, #0]
 8000b66:	441a      	add	r2, r3
 8000b68:	69bb      	ldr	r3, [r7, #24]
 8000b6a:	6839      	ldr	r1, [r7, #0]
 8000b6c:	440b      	add	r3, r1
 8000b6e:	7812      	ldrb	r2, [r2, #0]
 8000b70:	701a      	strb	r2, [r3, #0]
			OUT_B[adr_ink ]|=0 << (5);
 8000b72:	69bb      	ldr	r3, [r7, #24]
 8000b74:	683a      	ldr	r2, [r7, #0]
 8000b76:	441a      	add	r2, r3
 8000b78:	69bb      	ldr	r3, [r7, #24]
 8000b7a:	6839      	ldr	r1, [r7, #0]
 8000b7c:	440b      	add	r3, r1
 8000b7e:	7812      	ldrb	r2, [r2, #0]
 8000b80:	701a      	strb	r2, [r3, #0]
			OUT_B[adr_ink ]|=0 << (6);
 8000b82:	69bb      	ldr	r3, [r7, #24]
 8000b84:	683a      	ldr	r2, [r7, #0]
 8000b86:	441a      	add	r2, r3
 8000b88:	69bb      	ldr	r3, [r7, #24]
 8000b8a:	6839      	ldr	r1, [r7, #0]
 8000b8c:	440b      	add	r3, r1
 8000b8e:	7812      	ldrb	r2, [r2, #0]
 8000b90:	701a      	strb	r2, [r3, #0]
			goto END_LOOP;
 8000b92:	e0d4      	b.n	8000d3e <PrepareRowPart+0x4dc>
		}
		if(LOWER_BIT==Green || LOWER_BIT==Green2 || LOWER_BIT==Green3)
 8000b94:	68bb      	ldr	r3, [r7, #8]
 8000b96:	2b0a      	cmp	r3, #10
 8000b98:	d005      	beq.n	8000ba6 <PrepareRowPart+0x344>
 8000b9a:	68bb      	ldr	r3, [r7, #8]
 8000b9c:	2b02      	cmp	r3, #2
 8000b9e:	d002      	beq.n	8000ba6 <PrepareRowPart+0x344>
 8000ba0:	68bb      	ldr	r3, [r7, #8]
 8000ba2:	2b06      	cmp	r3, #6
 8000ba4:	d11b      	bne.n	8000bde <PrepareRowPart+0x37c>
		{
			OUT_B[adr_ink ]|=0 << (4);
 8000ba6:	69bb      	ldr	r3, [r7, #24]
 8000ba8:	683a      	ldr	r2, [r7, #0]
 8000baa:	441a      	add	r2, r3
 8000bac:	69bb      	ldr	r3, [r7, #24]
 8000bae:	6839      	ldr	r1, [r7, #0]
 8000bb0:	440b      	add	r3, r1
 8000bb2:	7812      	ldrb	r2, [r2, #0]
 8000bb4:	701a      	strb	r2, [r3, #0]
			OUT_B[adr_ink ]|=1 << (5);
 8000bb6:	69bb      	ldr	r3, [r7, #24]
 8000bb8:	683a      	ldr	r2, [r7, #0]
 8000bba:	4413      	add	r3, r2
 8000bbc:	781a      	ldrb	r2, [r3, #0]
 8000bbe:	69bb      	ldr	r3, [r7, #24]
 8000bc0:	6839      	ldr	r1, [r7, #0]
 8000bc2:	440b      	add	r3, r1
 8000bc4:	f042 0220 	orr.w	r2, r2, #32
 8000bc8:	b2d2      	uxtb	r2, r2
 8000bca:	701a      	strb	r2, [r3, #0]
			OUT_B[adr_ink ]|=0 << (6);
 8000bcc:	69bb      	ldr	r3, [r7, #24]
 8000bce:	683a      	ldr	r2, [r7, #0]
 8000bd0:	441a      	add	r2, r3
 8000bd2:	69bb      	ldr	r3, [r7, #24]
 8000bd4:	6839      	ldr	r1, [r7, #0]
 8000bd6:	440b      	add	r3, r1
 8000bd8:	7812      	ldrb	r2, [r2, #0]
 8000bda:	701a      	strb	r2, [r3, #0]
			goto END_LOOP;
 8000bdc:	e0af      	b.n	8000d3e <PrepareRowPart+0x4dc>
		}
		if(LOWER_BIT==Red)
 8000bde:	68bb      	ldr	r3, [r7, #8]
 8000be0:	2b09      	cmp	r3, #9
 8000be2:	d11b      	bne.n	8000c1c <PrepareRowPart+0x3ba>
		{
			OUT_B[adr_ink ]|=1 << (4);
 8000be4:	69bb      	ldr	r3, [r7, #24]
 8000be6:	683a      	ldr	r2, [r7, #0]
 8000be8:	4413      	add	r3, r2
 8000bea:	781a      	ldrb	r2, [r3, #0]
 8000bec:	69bb      	ldr	r3, [r7, #24]
 8000bee:	6839      	ldr	r1, [r7, #0]
 8000bf0:	440b      	add	r3, r1
 8000bf2:	f042 0210 	orr.w	r2, r2, #16
 8000bf6:	b2d2      	uxtb	r2, r2
 8000bf8:	701a      	strb	r2, [r3, #0]
			OUT_B[adr_ink ]|=0 << (5);
 8000bfa:	69bb      	ldr	r3, [r7, #24]
 8000bfc:	683a      	ldr	r2, [r7, #0]
 8000bfe:	441a      	add	r2, r3
 8000c00:	69bb      	ldr	r3, [r7, #24]
 8000c02:	6839      	ldr	r1, [r7, #0]
 8000c04:	440b      	add	r3, r1
 8000c06:	7812      	ldrb	r2, [r2, #0]
 8000c08:	701a      	strb	r2, [r3, #0]
			OUT_B[adr_ink ]|=0 << (6);
 8000c0a:	69bb      	ldr	r3, [r7, #24]
 8000c0c:	683a      	ldr	r2, [r7, #0]
 8000c0e:	441a      	add	r2, r3
 8000c10:	69bb      	ldr	r3, [r7, #24]
 8000c12:	6839      	ldr	r1, [r7, #0]
 8000c14:	440b      	add	r3, r1
 8000c16:	7812      	ldrb	r2, [r2, #0]
 8000c18:	701a      	strb	r2, [r3, #0]
			goto END_LOOP;
 8000c1a:	e090      	b.n	8000d3e <PrepareRowPart+0x4dc>
		}
		if(LOWER_BIT==Blue ||  LOWER_BIT==Blue3)
 8000c1c:	68bb      	ldr	r3, [r7, #8]
 8000c1e:	2b0c      	cmp	r3, #12
 8000c20:	d002      	beq.n	8000c28 <PrepareRowPart+0x3c6>
 8000c22:	68bb      	ldr	r3, [r7, #8]
 8000c24:	2b04      	cmp	r3, #4
 8000c26:	d11b      	bne.n	8000c60 <PrepareRowPart+0x3fe>
		{
			OUT_B[adr_ink ]|=0 << (4);
 8000c28:	69bb      	ldr	r3, [r7, #24]
 8000c2a:	683a      	ldr	r2, [r7, #0]
 8000c2c:	441a      	add	r2, r3
 8000c2e:	69bb      	ldr	r3, [r7, #24]
 8000c30:	6839      	ldr	r1, [r7, #0]
 8000c32:	440b      	add	r3, r1
 8000c34:	7812      	ldrb	r2, [r2, #0]
 8000c36:	701a      	strb	r2, [r3, #0]
			OUT_B[adr_ink ]|=0 << (5);
 8000c38:	69bb      	ldr	r3, [r7, #24]
 8000c3a:	683a      	ldr	r2, [r7, #0]
 8000c3c:	441a      	add	r2, r3
 8000c3e:	69bb      	ldr	r3, [r7, #24]
 8000c40:	6839      	ldr	r1, [r7, #0]
 8000c42:	440b      	add	r3, r1
 8000c44:	7812      	ldrb	r2, [r2, #0]
 8000c46:	701a      	strb	r2, [r3, #0]
			OUT_B[adr_ink ]|=1 << (6);
 8000c48:	69bb      	ldr	r3, [r7, #24]
 8000c4a:	683a      	ldr	r2, [r7, #0]
 8000c4c:	4413      	add	r3, r2
 8000c4e:	781a      	ldrb	r2, [r3, #0]
 8000c50:	69bb      	ldr	r3, [r7, #24]
 8000c52:	6839      	ldr	r1, [r7, #0]
 8000c54:	440b      	add	r3, r1
 8000c56:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000c5a:	b2d2      	uxtb	r2, r2
 8000c5c:	701a      	strb	r2, [r3, #0]
			goto END_LOOP;
 8000c5e:	e06e      	b.n	8000d3e <PrepareRowPart+0x4dc>
		}
		if(LOWER_BIT==Purple || LOWER_BIT==Purple2 || LOWER_BIT==Purple3)
 8000c60:	68bb      	ldr	r3, [r7, #8]
 8000c62:	2b01      	cmp	r3, #1
 8000c64:	d005      	beq.n	8000c72 <PrepareRowPart+0x410>
 8000c66:	68bb      	ldr	r3, [r7, #8]
 8000c68:	2b05      	cmp	r3, #5
 8000c6a:	d002      	beq.n	8000c72 <PrepareRowPart+0x410>
 8000c6c:	68bb      	ldr	r3, [r7, #8]
 8000c6e:	2b0d      	cmp	r3, #13
 8000c70:	d11e      	bne.n	8000cb0 <PrepareRowPart+0x44e>
		{
			OUT_B[adr_ink ]|=1 << (4);
 8000c72:	69bb      	ldr	r3, [r7, #24]
 8000c74:	683a      	ldr	r2, [r7, #0]
 8000c76:	4413      	add	r3, r2
 8000c78:	781a      	ldrb	r2, [r3, #0]
 8000c7a:	69bb      	ldr	r3, [r7, #24]
 8000c7c:	6839      	ldr	r1, [r7, #0]
 8000c7e:	440b      	add	r3, r1
 8000c80:	f042 0210 	orr.w	r2, r2, #16
 8000c84:	b2d2      	uxtb	r2, r2
 8000c86:	701a      	strb	r2, [r3, #0]
			OUT_B[adr_ink ]|=0 << (5);
 8000c88:	69bb      	ldr	r3, [r7, #24]
 8000c8a:	683a      	ldr	r2, [r7, #0]
 8000c8c:	441a      	add	r2, r3
 8000c8e:	69bb      	ldr	r3, [r7, #24]
 8000c90:	6839      	ldr	r1, [r7, #0]
 8000c92:	440b      	add	r3, r1
 8000c94:	7812      	ldrb	r2, [r2, #0]
 8000c96:	701a      	strb	r2, [r3, #0]
			OUT_B[adr_ink ]|=1 << (6);
 8000c98:	69bb      	ldr	r3, [r7, #24]
 8000c9a:	683a      	ldr	r2, [r7, #0]
 8000c9c:	4413      	add	r3, r2
 8000c9e:	781a      	ldrb	r2, [r3, #0]
 8000ca0:	69bb      	ldr	r3, [r7, #24]
 8000ca2:	6839      	ldr	r1, [r7, #0]
 8000ca4:	440b      	add	r3, r1
 8000ca6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000caa:	b2d2      	uxtb	r2, r2
 8000cac:	701a      	strb	r2, [r3, #0]
			goto END_LOOP;
 8000cae:	e046      	b.n	8000d3e <PrepareRowPart+0x4dc>
		}
		if(LOWER_BIT==Yellow /*|| LOWER_BIT==Yellow2*/)
 8000cb0:	68bb      	ldr	r3, [r7, #8]
 8000cb2:	2b0b      	cmp	r3, #11
 8000cb4:	d11e      	bne.n	8000cf4 <PrepareRowPart+0x492>
		{
			OUT_B[adr_ink ]|=1 << (4);
 8000cb6:	69bb      	ldr	r3, [r7, #24]
 8000cb8:	683a      	ldr	r2, [r7, #0]
 8000cba:	4413      	add	r3, r2
 8000cbc:	781a      	ldrb	r2, [r3, #0]
 8000cbe:	69bb      	ldr	r3, [r7, #24]
 8000cc0:	6839      	ldr	r1, [r7, #0]
 8000cc2:	440b      	add	r3, r1
 8000cc4:	f042 0210 	orr.w	r2, r2, #16
 8000cc8:	b2d2      	uxtb	r2, r2
 8000cca:	701a      	strb	r2, [r3, #0]
			OUT_B[adr_ink ]|=1 << (5);
 8000ccc:	69bb      	ldr	r3, [r7, #24]
 8000cce:	683a      	ldr	r2, [r7, #0]
 8000cd0:	4413      	add	r3, r2
 8000cd2:	781a      	ldrb	r2, [r3, #0]
 8000cd4:	69bb      	ldr	r3, [r7, #24]
 8000cd6:	6839      	ldr	r1, [r7, #0]
 8000cd8:	440b      	add	r3, r1
 8000cda:	f042 0220 	orr.w	r2, r2, #32
 8000cde:	b2d2      	uxtb	r2, r2
 8000ce0:	701a      	strb	r2, [r3, #0]
			OUT_B[adr_ink ]|=0 << (6);
 8000ce2:	69bb      	ldr	r3, [r7, #24]
 8000ce4:	683a      	ldr	r2, [r7, #0]
 8000ce6:	441a      	add	r2, r3
 8000ce8:	69bb      	ldr	r3, [r7, #24]
 8000cea:	6839      	ldr	r1, [r7, #0]
 8000cec:	440b      	add	r3, r1
 8000cee:	7812      	ldrb	r2, [r2, #0]
 8000cf0:	701a      	strb	r2, [r3, #0]
			goto END_LOOP;
 8000cf2:	e024      	b.n	8000d3e <PrepareRowPart+0x4dc>
		}
		if(LOWER_BIT==Azure)
 8000cf4:	68bb      	ldr	r3, [r7, #8]
 8000cf6:	2b0e      	cmp	r3, #14
 8000cf8:	d120      	bne.n	8000d3c <PrepareRowPart+0x4da>
		{
			OUT_B[adr_ink ]|=0 << (4);
 8000cfa:	69bb      	ldr	r3, [r7, #24]
 8000cfc:	683a      	ldr	r2, [r7, #0]
 8000cfe:	441a      	add	r2, r3
 8000d00:	69bb      	ldr	r3, [r7, #24]
 8000d02:	6839      	ldr	r1, [r7, #0]
 8000d04:	440b      	add	r3, r1
 8000d06:	7812      	ldrb	r2, [r2, #0]
 8000d08:	701a      	strb	r2, [r3, #0]
			OUT_B[adr_ink ]|=1 << (5);
 8000d0a:	69bb      	ldr	r3, [r7, #24]
 8000d0c:	683a      	ldr	r2, [r7, #0]
 8000d0e:	4413      	add	r3, r2
 8000d10:	781a      	ldrb	r2, [r3, #0]
 8000d12:	69bb      	ldr	r3, [r7, #24]
 8000d14:	6839      	ldr	r1, [r7, #0]
 8000d16:	440b      	add	r3, r1
 8000d18:	f042 0220 	orr.w	r2, r2, #32
 8000d1c:	b2d2      	uxtb	r2, r2
 8000d1e:	701a      	strb	r2, [r3, #0]
			OUT_B[adr_ink ]|=1 << (6);
 8000d20:	69bb      	ldr	r3, [r7, #24]
 8000d22:	683a      	ldr	r2, [r7, #0]
 8000d24:	4413      	add	r3, r2
 8000d26:	781a      	ldrb	r2, [r3, #0]
 8000d28:	69bb      	ldr	r3, [r7, #24]
 8000d2a:	6839      	ldr	r1, [r7, #0]
 8000d2c:	440b      	add	r3, r1
 8000d2e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000d32:	b2d2      	uxtb	r2, r2
 8000d34:	701a      	strb	r2, [r3, #0]
			goto END_LOOP;
 8000d36:	e002      	b.n	8000d3e <PrepareRowPart+0x4dc>
		if(LOWER_BIT==0) goto END_LOOP;
 8000d38:	bf00      	nop
 8000d3a:	e000      	b.n	8000d3e <PrepareRowPart+0x4dc>
		}

	END_LOOP:;
 8000d3c:	bf00      	nop
	for(int NR_BIT=0; NR_BIT<8; NR_BIT++) //ten Numer bit sie plusuje i w tym forze wiec 2x
 8000d3e:	693b      	ldr	r3, [r7, #16]
 8000d40:	3301      	adds	r3, #1
 8000d42:	613b      	str	r3, [r7, #16]
 8000d44:	693b      	ldr	r3, [r7, #16]
 8000d46:	2b07      	cmp	r3, #7
 8000d48:	f77f ad9e 	ble.w	8000888 <PrepareRowPart+0x26>
for(int i=0; i<4; i++)
 8000d4c:	697b      	ldr	r3, [r7, #20]
 8000d4e:	3301      	adds	r3, #1
 8000d50:	617b      	str	r3, [r7, #20]
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	2b03      	cmp	r3, #3
 8000d56:	f77f ad94 	ble.w	8000882 <PrepareRowPart+0x20>

	}
}

}
 8000d5a:	bf00      	nop
 8000d5c:	bf00      	nop
 8000d5e:	3724      	adds	r7, #36	; 0x24
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr

08000d68 <HAL_QSPI_TxCpltCallback>:
void HAL_QSPI_TxCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b084      	sub	sp, #16
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
	for(int i=0; i<4; i++)
 8000d70:	2300      	movs	r3, #0
 8000d72:	60fb      	str	r3, [r7, #12]
 8000d74:	e003      	b.n	8000d7e <HAL_QSPI_TxCpltCallback+0x16>
	{
		asm("NOP");
 8000d76:	bf00      	nop
	for(int i=0; i<4; i++)
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	3301      	adds	r3, #1
 8000d7c:	60fb      	str	r3, [r7, #12]
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	2b03      	cmp	r3, #3
 8000d82:	ddf8      	ble.n	8000d76 <HAL_QSPI_TxCpltCallback+0xe>
	}
 HAL_GPIO_TogglePin(LATCH_GPIO_Port, LATCH_Pin);
 8000d84:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d88:	480c      	ldr	r0, [pc, #48]	; (8000dbc <HAL_QSPI_TxCpltCallback+0x54>)
 8000d8a:	f007 faf6 	bl	800837a <HAL_GPIO_TogglePin>
for(int i=0; i<4; i++)
 8000d8e:	2300      	movs	r3, #0
 8000d90:	60bb      	str	r3, [r7, #8]
 8000d92:	e003      	b.n	8000d9c <HAL_QSPI_TxCpltCallback+0x34>
{
	asm("NOP");
 8000d94:	bf00      	nop
for(int i=0; i<4; i++)
 8000d96:	68bb      	ldr	r3, [r7, #8]
 8000d98:	3301      	adds	r3, #1
 8000d9a:	60bb      	str	r3, [r7, #8]
 8000d9c:	68bb      	ldr	r3, [r7, #8]
 8000d9e:	2b03      	cmp	r3, #3
 8000da0:	ddf8      	ble.n	8000d94 <HAL_QSPI_TxCpltCallback+0x2c>
}
 HAL_GPIO_TogglePin(LATCH_GPIO_Port, LATCH_Pin);
 8000da2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000da6:	4805      	ldr	r0, [pc, #20]	; (8000dbc <HAL_QSPI_TxCpltCallback+0x54>)
 8000da8:	f007 fae7 	bl	800837a <HAL_GPIO_TogglePin>

 __HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_1,97);
 8000dac:	4b04      	ldr	r3, [pc, #16]	; (8000dc0 <HAL_QSPI_TxCpltCallback+0x58>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	2261      	movs	r2, #97	; 0x61
 8000db2:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000db4:	bf00      	nop
 8000db6:	3710      	adds	r7, #16
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	58020c00 	.word	0x58020c00
 8000dc0:	240147e4 	.word	0x240147e4

08000dc4 <HUB_75_INIT>:
void HUB_75_INIT()
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0



	LL_TIM_EnableIT_CC1(TIM5);
 8000dc8:	481d      	ldr	r0, [pc, #116]	; (8000e40 <HUB_75_INIT+0x7c>)
 8000dca:	f7ff fae9 	bl	80003a0 <LL_TIM_EnableIT_CC1>
	LL_TIM_EnableCounter(TIM5);
 8000dce:	481c      	ldr	r0, [pc, #112]	; (8000e40 <HUB_75_INIT+0x7c>)
 8000dd0:	f7ff fad6 	bl	8000380 <LL_TIM_EnableCounter>

	  LL_TIM_EnableIT_CC1(TIM2);
 8000dd4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000dd8:	f7ff fae2 	bl	80003a0 <LL_TIM_EnableIT_CC1>
	  LL_TIM_EnableCounter(TIM2);
 8000ddc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000de0:	f7ff face 	bl	8000380 <LL_TIM_EnableCounter>

	HAL_GPIO_WritePin(LINE_A_GPIO_Port, LINE_A_Pin, GPIO_PIN_RESET);
 8000de4:	2200      	movs	r2, #0
 8000de6:	2140      	movs	r1, #64	; 0x40
 8000de8:	4816      	ldr	r0, [pc, #88]	; (8000e44 <HUB_75_INIT+0x80>)
 8000dea:	f007 faad 	bl	8008348 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LINE_B_GPIO_Port, LINE_B_Pin, GPIO_PIN_RESET);
 8000dee:	2200      	movs	r2, #0
 8000df0:	2180      	movs	r1, #128	; 0x80
 8000df2:	4814      	ldr	r0, [pc, #80]	; (8000e44 <HUB_75_INIT+0x80>)
 8000df4:	f007 faa8 	bl	8008348 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LINE_C_GPIO_Port, LINE_C_Pin, GPIO_PIN_RESET);
 8000df8:	2200      	movs	r2, #0
 8000dfa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000dfe:	4811      	ldr	r0, [pc, #68]	; (8000e44 <HUB_75_INIT+0x80>)
 8000e00:	f007 faa2 	bl	8008348 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LATCH_GPIO_Port,LATCH_Pin,GPIO_PIN_RESET);
 8000e04:	2200      	movs	r2, #0
 8000e06:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e0a:	480f      	ldr	r0, [pc, #60]	; (8000e48 <HUB_75_INIT+0x84>)
 8000e0c:	f007 fa9c 	bl	8008348 <HAL_GPIO_WritePin>


	  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8000e10:	2100      	movs	r1, #0
 8000e12:	480e      	ldr	r0, [pc, #56]	; (8000e4c <HUB_75_INIT+0x88>)
 8000e14:	f00a ff14 	bl	800bc40 <HAL_TIM_PWM_Start>


	  __HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_1,97);
 8000e18:	4b0c      	ldr	r3, [pc, #48]	; (8000e4c <HUB_75_INIT+0x88>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	2261      	movs	r2, #97	; 0x61
 8000e1e:	635a      	str	r2, [r3, #52]	; 0x34

	sCommand.DataMode    = QSPI_DATA_4_LINES;
 8000e20:	4b0b      	ldr	r3, [pc, #44]	; (8000e50 <HUB_75_INIT+0x8c>)
 8000e22:	f04f 7240 	mov.w	r2, #50331648	; 0x3000000
 8000e26:	625a      	str	r2, [r3, #36]	; 0x24
	  sCommand.NbData      = 256; //Here define long of data 1 ROW
 8000e28:	4b09      	ldr	r3, [pc, #36]	; (8000e50 <HUB_75_INIT+0x8c>)
 8000e2a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000e2e:	629a      	str	r2, [r3, #40]	; 0x28

	  HAL_QSPI_Command(&hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000e30:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e34:	4906      	ldr	r1, [pc, #24]	; (8000e50 <HUB_75_INIT+0x8c>)
 8000e36:	4807      	ldr	r0, [pc, #28]	; (8000e54 <HUB_75_INIT+0x90>)
 8000e38:	f008 f924 	bl	8009084 <HAL_QSPI_Command>
}
 8000e3c:	bf00      	nop
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	40000c00 	.word	0x40000c00
 8000e44:	58020800 	.word	0x58020800
 8000e48:	58020c00 	.word	0x58020c00
 8000e4c:	240147e4 	.word	0x240147e4
 8000e50:	2400f42c 	.word	0x2400f42c
 8000e54:	24014710 	.word	0x24014710

08000e58 <Select_Send_Buf>:
void Select_Send_Buf(uint8_t *BITMAP)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]


	   if(Bufor_Send_Picker==BUFOR1)
 8000e60:	4b10      	ldr	r3, [pc, #64]	; (8000ea4 <Select_Send_Buf+0x4c>)
 8000e62:	781b      	ldrb	r3, [r3, #0]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d10a      	bne.n	8000e7e <Select_Send_Buf+0x26>
	   {
		   PrepareFullBuffer(BITMAP,OUT_B1);
 8000e68:	490f      	ldr	r1, [pc, #60]	; (8000ea8 <Select_Send_Buf+0x50>)
 8000e6a:	6878      	ldr	r0, [r7, #4]
 8000e6c:	f7ff fbde 	bl	800062c <PrepareFullBuffer>
		  			   SedingBufor_Adr=OUT_B1;
 8000e70:	4b0e      	ldr	r3, [pc, #56]	; (8000eac <Select_Send_Buf+0x54>)
 8000e72:	4a0d      	ldr	r2, [pc, #52]	; (8000ea8 <Select_Send_Buf+0x50>)
 8000e74:	601a      	str	r2, [r3, #0]
		  			   Bufor_Send_Picker=BUFOR2;
 8000e76:	4b0b      	ldr	r3, [pc, #44]	; (8000ea4 <Select_Send_Buf+0x4c>)
 8000e78:	2201      	movs	r2, #1
 8000e7a:	701a      	strb	r2, [r3, #0]
		   return;
 8000e7c:	e00e      	b.n	8000e9c <Select_Send_Buf+0x44>
	   }
	   if(Bufor_Send_Picker==BUFOR2)
 8000e7e:	4b09      	ldr	r3, [pc, #36]	; (8000ea4 <Select_Send_Buf+0x4c>)
 8000e80:	781b      	ldrb	r3, [r3, #0]
 8000e82:	2b01      	cmp	r3, #1
 8000e84:	d10a      	bne.n	8000e9c <Select_Send_Buf+0x44>
	   {
		   PrepareFullBuffer(BITMAP,OUT_B2);
 8000e86:	490a      	ldr	r1, [pc, #40]	; (8000eb0 <Select_Send_Buf+0x58>)
 8000e88:	6878      	ldr	r0, [r7, #4]
 8000e8a:	f7ff fbcf 	bl	800062c <PrepareFullBuffer>
		   SedingBufor_Adr=OUT_B2;
 8000e8e:	4b07      	ldr	r3, [pc, #28]	; (8000eac <Select_Send_Buf+0x54>)
 8000e90:	4a07      	ldr	r2, [pc, #28]	; (8000eb0 <Select_Send_Buf+0x58>)
 8000e92:	601a      	str	r2, [r3, #0]
		   Bufor_Send_Picker=BUFOR1;
 8000e94:	4b03      	ldr	r3, [pc, #12]	; (8000ea4 <Select_Send_Buf+0x4c>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	701a      	strb	r2, [r3, #0]
		   return;
 8000e9a:	bf00      	nop
	   }
}
 8000e9c:	3708      	adds	r7, #8
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	2400ccec 	.word	0x2400ccec
 8000ea8:	2400b8e4 	.word	0x2400b8e4
 8000eac:	2400cce8 	.word	0x2400cce8
 8000eb0:	2400c2dc 	.word	0x2400c2dc

08000eb4 <Verical_Scroll_Flow_withHOLD>:



uint8_t* Verical_Scroll_Flow_withHOLD(uint8_t *BIT_MAP, uint8_t Row_Count, uint32_t Czas_P, uint32_t Time_hold_Start,uint32_t Time_hold_Stop, uint8_t HALF)//przesuwanie w pionie z zatrzymywaniem
{
 8000eb4:	b590      	push	{r4, r7, lr}
 8000eb6:	b087      	sub	sp, #28
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	60f8      	str	r0, [r7, #12]
 8000ebc:	607a      	str	r2, [r7, #4]
 8000ebe:	603b      	str	r3, [r7, #0]
 8000ec0:	460b      	mov	r3, r1
 8000ec2:	72fb      	strb	r3, [r7, #11]
	SCR_PROCESS=SCR_VIEWING_PROCESS_BUSY;
 8000ec4:	4b43      	ldr	r3, [pc, #268]	; (8000fd4 <Verical_Scroll_Flow_withHOLD+0x120>)
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	701a      	strb	r2, [r3, #0]


	if(f_start_view==1)
 8000eca:	4b43      	ldr	r3, [pc, #268]	; (8000fd8 <Verical_Scroll_Flow_withHOLD+0x124>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	2b01      	cmp	r3, #1
 8000ed0:	d12d      	bne.n	8000f2e <Verical_Scroll_Flow_withHOLD+0x7a>
	{
		zT_View =HAL_GetTick();
 8000ed2:	f006 ff61 	bl	8007d98 <HAL_GetTick>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	4a40      	ldr	r2, [pc, #256]	; (8000fdc <Verical_Scroll_Flow_withHOLD+0x128>)
 8000eda:	6013      	str	r3, [r2, #0]
		f_start_view=2;
 8000edc:	4b3e      	ldr	r3, [pc, #248]	; (8000fd8 <Verical_Scroll_Flow_withHOLD+0x124>)
 8000ede:	2202      	movs	r2, #2
 8000ee0:	601a      	str	r2, [r3, #0]

		   for(int i=0; i<32; i++)
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	617b      	str	r3, [r7, #20]
 8000ee6:	e01c      	b.n	8000f22 <Verical_Scroll_Flow_withHOLD+0x6e>
		  	{
		  		  for(int j=0; j<64; j++)
 8000ee8:	2300      	movs	r3, #0
 8000eea:	613b      	str	r3, [r7, #16]
 8000eec:	e013      	b.n	8000f16 <Verical_Scroll_Flow_withHOLD+0x62>
		  		  {
		  			Conv_BP[j+(i*64)]=BIT_MAP[ (k*64) +j+ (i*64) ];
 8000eee:	4b3c      	ldr	r3, [pc, #240]	; (8000fe0 <Verical_Scroll_Flow_withHOLD+0x12c>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	019b      	lsls	r3, r3, #6
 8000ef4:	697a      	ldr	r2, [r7, #20]
 8000ef6:	0192      	lsls	r2, r2, #6
 8000ef8:	441a      	add	r2, r3
 8000efa:	693b      	ldr	r3, [r7, #16]
 8000efc:	4413      	add	r3, r2
 8000efe:	68fa      	ldr	r2, [r7, #12]
 8000f00:	441a      	add	r2, r3
 8000f02:	697b      	ldr	r3, [r7, #20]
 8000f04:	0199      	lsls	r1, r3, #6
 8000f06:	693b      	ldr	r3, [r7, #16]
 8000f08:	440b      	add	r3, r1
 8000f0a:	7811      	ldrb	r1, [r2, #0]
 8000f0c:	4a35      	ldr	r2, [pc, #212]	; (8000fe4 <Verical_Scroll_Flow_withHOLD+0x130>)
 8000f0e:	54d1      	strb	r1, [r2, r3]
		  		  for(int j=0; j<64; j++)
 8000f10:	693b      	ldr	r3, [r7, #16]
 8000f12:	3301      	adds	r3, #1
 8000f14:	613b      	str	r3, [r7, #16]
 8000f16:	693b      	ldr	r3, [r7, #16]
 8000f18:	2b3f      	cmp	r3, #63	; 0x3f
 8000f1a:	dde8      	ble.n	8000eee <Verical_Scroll_Flow_withHOLD+0x3a>
		   for(int i=0; i<32; i++)
 8000f1c:	697b      	ldr	r3, [r7, #20]
 8000f1e:	3301      	adds	r3, #1
 8000f20:	617b      	str	r3, [r7, #20]
 8000f22:	697b      	ldr	r3, [r7, #20]
 8000f24:	2b1f      	cmp	r3, #31
 8000f26:	dddf      	ble.n	8000ee8 <Verical_Scroll_Flow_withHOLD+0x34>
		  		  }
		  	}
		   Select_Send_Buf(Conv_BP);
 8000f28:	482e      	ldr	r0, [pc, #184]	; (8000fe4 <Verical_Scroll_Flow_withHOLD+0x130>)
 8000f2a:	f7ff ff95 	bl	8000e58 <Select_Send_Buf>
	}
	if(zT_View+Time_hold_Start <HAL_GetTick() && f_start_view==2)
 8000f2e:	4b2b      	ldr	r3, [pc, #172]	; (8000fdc <Verical_Scroll_Flow_withHOLD+0x128>)
 8000f30:	681a      	ldr	r2, [r3, #0]
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	18d4      	adds	r4, r2, r3
 8000f36:	f006 ff2f 	bl	8007d98 <HAL_GetTick>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	429c      	cmp	r4, r3
 8000f3e:	d20b      	bcs.n	8000f58 <Verical_Scroll_Flow_withHOLD+0xa4>
 8000f40:	4b25      	ldr	r3, [pc, #148]	; (8000fd8 <Verical_Scroll_Flow_withHOLD+0x124>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	2b02      	cmp	r3, #2
 8000f46:	d107      	bne.n	8000f58 <Verical_Scroll_Flow_withHOLD+0xa4>
			{
		zT_View =HAL_GetTick();
 8000f48:	f006 ff26 	bl	8007d98 <HAL_GetTick>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	4a23      	ldr	r2, [pc, #140]	; (8000fdc <Verical_Scroll_Flow_withHOLD+0x128>)
 8000f50:	6013      	str	r3, [r2, #0]
		f_start_view=3;
 8000f52:	4b21      	ldr	r3, [pc, #132]	; (8000fd8 <Verical_Scroll_Flow_withHOLD+0x124>)
 8000f54:	2203      	movs	r2, #3
 8000f56:	601a      	str	r2, [r3, #0]
			}

	if(f_start_view==3)
 8000f58:	4b1f      	ldr	r3, [pc, #124]	; (8000fd8 <Verical_Scroll_Flow_withHOLD+0x124>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	2b03      	cmp	r3, #3
 8000f5e:	d118      	bne.n	8000f92 <Verical_Scroll_Flow_withHOLD+0xde>
	{

		Vertical_Scroll_Flow(BIT_MAP,Row_Count,Czas_P, HALF);
 8000f60:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000f64:	7af9      	ldrb	r1, [r7, #11]
 8000f66:	687a      	ldr	r2, [r7, #4]
 8000f68:	68f8      	ldr	r0, [r7, #12]
 8000f6a:	f000 f83d 	bl	8000fe8 <Vertical_Scroll_Flow>
		 if( SCR_PROCESS==SCR_VIEWING_PROCESS_DONE) { SCR_PROCESS=SCR_VIEWING_PROCESS_BUSY; f_start_view=4; }
 8000f6e:	4b19      	ldr	r3, [pc, #100]	; (8000fd4 <Verical_Scroll_Flow_withHOLD+0x120>)
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	2b02      	cmp	r3, #2
 8000f74:	d106      	bne.n	8000f84 <Verical_Scroll_Flow_withHOLD+0xd0>
 8000f76:	4b17      	ldr	r3, [pc, #92]	; (8000fd4 <Verical_Scroll_Flow_withHOLD+0x120>)
 8000f78:	2201      	movs	r2, #1
 8000f7a:	701a      	strb	r2, [r3, #0]
 8000f7c:	4b16      	ldr	r3, [pc, #88]	; (8000fd8 <Verical_Scroll_Flow_withHOLD+0x124>)
 8000f7e:	2204      	movs	r2, #4
 8000f80:	601a      	str	r2, [r3, #0]
 8000f82:	e006      	b.n	8000f92 <Verical_Scroll_Flow_withHOLD+0xde>

		 else{
			 zT_View =HAL_GetTick();
 8000f84:	f006 ff08 	bl	8007d98 <HAL_GetTick>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	4a14      	ldr	r2, [pc, #80]	; (8000fdc <Verical_Scroll_Flow_withHOLD+0x128>)
 8000f8c:	6013      	str	r3, [r2, #0]

			 return Conv_BP;
 8000f8e:	4b15      	ldr	r3, [pc, #84]	; (8000fe4 <Verical_Scroll_Flow_withHOLD+0x130>)
 8000f90:	e01b      	b.n	8000fca <Verical_Scroll_Flow_withHOLD+0x116>
		 }
	}

	if(zT_View+Time_hold_Stop <HAL_GetTick() && f_start_view==4 )
 8000f92:	4b12      	ldr	r3, [pc, #72]	; (8000fdc <Verical_Scroll_Flow_withHOLD+0x128>)
 8000f94:	681a      	ldr	r2, [r3, #0]
 8000f96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f98:	18d4      	adds	r4, r2, r3
 8000f9a:	f006 fefd 	bl	8007d98 <HAL_GetTick>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	429c      	cmp	r4, r3
 8000fa2:	d211      	bcs.n	8000fc8 <Verical_Scroll_Flow_withHOLD+0x114>
 8000fa4:	4b0c      	ldr	r3, [pc, #48]	; (8000fd8 <Verical_Scroll_Flow_withHOLD+0x124>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	2b04      	cmp	r3, #4
 8000faa:	d10d      	bne.n	8000fc8 <Verical_Scroll_Flow_withHOLD+0x114>
			{
		zT_View =HAL_GetTick();
 8000fac:	f006 fef4 	bl	8007d98 <HAL_GetTick>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	4a0a      	ldr	r2, [pc, #40]	; (8000fdc <Verical_Scroll_Flow_withHOLD+0x128>)
 8000fb4:	6013      	str	r3, [r2, #0]
		f_start_view=1;
 8000fb6:	4b08      	ldr	r3, [pc, #32]	; (8000fd8 <Verical_Scroll_Flow_withHOLD+0x124>)
 8000fb8:	2201      	movs	r2, #1
 8000fba:	601a      	str	r2, [r3, #0]
		Select_Send_Buf(Conv_BP);
 8000fbc:	4809      	ldr	r0, [pc, #36]	; (8000fe4 <Verical_Scroll_Flow_withHOLD+0x130>)
 8000fbe:	f7ff ff4b 	bl	8000e58 <Select_Send_Buf>
		SCR_PROCESS=SCR_VIEWING_PROCESS_DONE;
 8000fc2:	4b04      	ldr	r3, [pc, #16]	; (8000fd4 <Verical_Scroll_Flow_withHOLD+0x120>)
 8000fc4:	2202      	movs	r2, #2
 8000fc6:	701a      	strb	r2, [r3, #0]
			}

return Conv_BP;
 8000fc8:	4b06      	ldr	r3, [pc, #24]	; (8000fe4 <Verical_Scroll_Flow_withHOLD+0x130>)
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	371c      	adds	r7, #28
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd90      	pop	{r4, r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	2400f424 	.word	0x2400f424
 8000fd8:	24000000 	.word	0x24000000
 8000fdc:	2400cce4 	.word	0x2400cce4
 8000fe0:	2400ccd4 	.word	0x2400ccd4
 8000fe4:	240091d4 	.word	0x240091d4

08000fe8 <Vertical_Scroll_Flow>:
uint8_t* Vertical_Scroll_Flow(uint8_t *BIT_MAP, uint8_t Row_Count, uint32_t Czas_P, uint8_t HALF) //plynne przesuwanie w pionie
{
 8000fe8:	b590      	push	{r4, r7, lr}
 8000fea:	b089      	sub	sp, #36	; 0x24
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	60f8      	str	r0, [r7, #12]
 8000ff0:	607a      	str	r2, [r7, #4]
 8000ff2:	461a      	mov	r2, r3
 8000ff4:	460b      	mov	r3, r1
 8000ff6:	72fb      	strb	r3, [r7, #11]
 8000ff8:	4613      	mov	r3, r2
 8000ffa:	72bb      	strb	r3, [r7, #10]
	//this function execution maks 350us
	SCR_PROCESS=SCR_VIEWING_PROCESS_BUSY;
 8000ffc:	4b49      	ldr	r3, [pc, #292]	; (8001124 <Vertical_Scroll_Flow+0x13c>)
 8000ffe:	2201      	movs	r2, #1
 8001000:	701a      	strb	r2, [r3, #0]

 if(zT_SCROLL+Czas_P < HAL_GetTick())
 8001002:	4b49      	ldr	r3, [pc, #292]	; (8001128 <Vertical_Scroll_Flow+0x140>)
 8001004:	681a      	ldr	r2, [r3, #0]
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	18d4      	adds	r4, r2, r3
 800100a:	f006 fec5 	bl	8007d98 <HAL_GetTick>
 800100e:	4603      	mov	r3, r0
 8001010:	429c      	cmp	r4, r3
 8001012:	f080 8082 	bcs.w	800111a <Vertical_Scroll_Flow+0x132>
 {

	   for(int i=0; i<32; i++)
 8001016:	2300      	movs	r3, #0
 8001018:	61fb      	str	r3, [r7, #28]
 800101a:	e01c      	b.n	8001056 <Vertical_Scroll_Flow+0x6e>
	  	{
	  		  for(int j=0; j<64; j++)
 800101c:	2300      	movs	r3, #0
 800101e:	61bb      	str	r3, [r7, #24]
 8001020:	e013      	b.n	800104a <Vertical_Scroll_Flow+0x62>
	  		  {
	  			 Conv_BP[j+(i*64)]=BIT_MAP[ (k*64) +j+ (i*64) ];
 8001022:	4b42      	ldr	r3, [pc, #264]	; (800112c <Vertical_Scroll_Flow+0x144>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	019b      	lsls	r3, r3, #6
 8001028:	69fa      	ldr	r2, [r7, #28]
 800102a:	0192      	lsls	r2, r2, #6
 800102c:	441a      	add	r2, r3
 800102e:	69bb      	ldr	r3, [r7, #24]
 8001030:	4413      	add	r3, r2
 8001032:	68fa      	ldr	r2, [r7, #12]
 8001034:	441a      	add	r2, r3
 8001036:	69fb      	ldr	r3, [r7, #28]
 8001038:	0199      	lsls	r1, r3, #6
 800103a:	69bb      	ldr	r3, [r7, #24]
 800103c:	440b      	add	r3, r1
 800103e:	7811      	ldrb	r1, [r2, #0]
 8001040:	4a3b      	ldr	r2, [pc, #236]	; (8001130 <Vertical_Scroll_Flow+0x148>)
 8001042:	54d1      	strb	r1, [r2, r3]
	  		  for(int j=0; j<64; j++)
 8001044:	69bb      	ldr	r3, [r7, #24]
 8001046:	3301      	adds	r3, #1
 8001048:	61bb      	str	r3, [r7, #24]
 800104a:	69bb      	ldr	r3, [r7, #24]
 800104c:	2b3f      	cmp	r3, #63	; 0x3f
 800104e:	dde8      	ble.n	8001022 <Vertical_Scroll_Flow+0x3a>
	   for(int i=0; i<32; i++)
 8001050:	69fb      	ldr	r3, [r7, #28]
 8001052:	3301      	adds	r3, #1
 8001054:	61fb      	str	r3, [r7, #28]
 8001056:	69fb      	ldr	r3, [r7, #28]
 8001058:	2b1f      	cmp	r3, #31
 800105a:	dddf      	ble.n	800101c <Vertical_Scroll_Flow+0x34>
	  		  }
	  	}
	   k++;
 800105c:	4b33      	ldr	r3, [pc, #204]	; (800112c <Vertical_Scroll_Flow+0x144>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	3301      	adds	r3, #1
 8001062:	4a32      	ldr	r2, [pc, #200]	; (800112c <Vertical_Scroll_Flow+0x144>)
 8001064:	6013      	str	r3, [r2, #0]

	   if(k> (Row_Count/2) )
 8001066:	7afb      	ldrb	r3, [r7, #11]
 8001068:	085b      	lsrs	r3, r3, #1
 800106a:	b2db      	uxtb	r3, r3
 800106c:	461a      	mov	r2, r3
 800106e:	4b2f      	ldr	r3, [pc, #188]	; (800112c <Vertical_Scroll_Flow+0x144>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	429a      	cmp	r2, r3
 8001074:	d22f      	bcs.n	80010d6 <Vertical_Scroll_Flow+0xee>
	   {
		   for(int f=0; f<l; f++)
 8001076:	2300      	movs	r3, #0
 8001078:	617b      	str	r3, [r7, #20]
 800107a:	e022      	b.n	80010c2 <Vertical_Scroll_Flow+0xda>
		  	{
		  		  for(int d=0; d<64; d++)
 800107c:	2300      	movs	r3, #0
 800107e:	613b      	str	r3, [r7, #16]
 8001080:	e019      	b.n	80010b6 <Vertical_Scroll_Flow+0xce>
		  		  {
		  			 Conv_BP[ (( (Row_Count/2) -l) *64 ) + d+(f*64)]=BIT_MAP[ d+(f*64) ];
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	019a      	lsls	r2, r3, #6
 8001086:	693b      	ldr	r3, [r7, #16]
 8001088:	4413      	add	r3, r2
 800108a:	461a      	mov	r2, r3
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	441a      	add	r2, r3
 8001090:	7afb      	ldrb	r3, [r7, #11]
 8001092:	085b      	lsrs	r3, r3, #1
 8001094:	b2db      	uxtb	r3, r3
 8001096:	4619      	mov	r1, r3
 8001098:	4b26      	ldr	r3, [pc, #152]	; (8001134 <Vertical_Scroll_Flow+0x14c>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	1acb      	subs	r3, r1, r3
 800109e:	019b      	lsls	r3, r3, #6
 80010a0:	6979      	ldr	r1, [r7, #20]
 80010a2:	0189      	lsls	r1, r1, #6
 80010a4:	4419      	add	r1, r3
 80010a6:	693b      	ldr	r3, [r7, #16]
 80010a8:	440b      	add	r3, r1
 80010aa:	7811      	ldrb	r1, [r2, #0]
 80010ac:	4a20      	ldr	r2, [pc, #128]	; (8001130 <Vertical_Scroll_Flow+0x148>)
 80010ae:	54d1      	strb	r1, [r2, r3]
		  		  for(int d=0; d<64; d++)
 80010b0:	693b      	ldr	r3, [r7, #16]
 80010b2:	3301      	adds	r3, #1
 80010b4:	613b      	str	r3, [r7, #16]
 80010b6:	693b      	ldr	r3, [r7, #16]
 80010b8:	2b3f      	cmp	r3, #63	; 0x3f
 80010ba:	dde2      	ble.n	8001082 <Vertical_Scroll_Flow+0x9a>
		   for(int f=0; f<l; f++)
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	3301      	adds	r3, #1
 80010c0:	617b      	str	r3, [r7, #20]
 80010c2:	697a      	ldr	r2, [r7, #20]
 80010c4:	4b1b      	ldr	r3, [pc, #108]	; (8001134 <Vertical_Scroll_Flow+0x14c>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	d3d7      	bcc.n	800107c <Vertical_Scroll_Flow+0x94>
		  		  }
		  	}

		   l++;
 80010cc:	4b19      	ldr	r3, [pc, #100]	; (8001134 <Vertical_Scroll_Flow+0x14c>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	3301      	adds	r3, #1
 80010d2:	4a18      	ldr	r2, [pc, #96]	; (8001134 <Vertical_Scroll_Flow+0x14c>)
 80010d4:	6013      	str	r3, [r2, #0]
	   }

	   if( k== (Row_Count+1) || (HALF &&   k==( Row_Count/2) + 1 ) )
 80010d6:	7afb      	ldrb	r3, [r7, #11]
 80010d8:	3301      	adds	r3, #1
 80010da:	4a14      	ldr	r2, [pc, #80]	; (800112c <Vertical_Scroll_Flow+0x144>)
 80010dc:	6812      	ldr	r2, [r2, #0]
 80010de:	4293      	cmp	r3, r2
 80010e0:	d00a      	beq.n	80010f8 <Vertical_Scroll_Flow+0x110>
 80010e2:	7abb      	ldrb	r3, [r7, #10]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d010      	beq.n	800110a <Vertical_Scroll_Flow+0x122>
 80010e8:	7afb      	ldrb	r3, [r7, #11]
 80010ea:	085b      	lsrs	r3, r3, #1
 80010ec:	b2db      	uxtb	r3, r3
 80010ee:	3301      	adds	r3, #1
 80010f0:	4a0e      	ldr	r2, [pc, #56]	; (800112c <Vertical_Scroll_Flow+0x144>)
 80010f2:	6812      	ldr	r2, [r2, #0]
 80010f4:	4293      	cmp	r3, r2
 80010f6:	d108      	bne.n	800110a <Vertical_Scroll_Flow+0x122>
	   {
		   k=0; l=0;
 80010f8:	4b0c      	ldr	r3, [pc, #48]	; (800112c <Vertical_Scroll_Flow+0x144>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	601a      	str	r2, [r3, #0]
 80010fe:	4b0d      	ldr	r3, [pc, #52]	; (8001134 <Vertical_Scroll_Flow+0x14c>)
 8001100:	2200      	movs	r2, #0
 8001102:	601a      	str	r2, [r3, #0]
		   SCR_PROCESS=SCR_VIEWING_PROCESS_DONE;
 8001104:	4b07      	ldr	r3, [pc, #28]	; (8001124 <Vertical_Scroll_Flow+0x13c>)
 8001106:	2202      	movs	r2, #2
 8001108:	701a      	strb	r2, [r3, #0]
	   }

	   Select_Send_Buf(Conv_BP);
 800110a:	4809      	ldr	r0, [pc, #36]	; (8001130 <Vertical_Scroll_Flow+0x148>)
 800110c:	f7ff fea4 	bl	8000e58 <Select_Send_Buf>

	   zT_SCROLL=HAL_GetTick();
 8001110:	f006 fe42 	bl	8007d98 <HAL_GetTick>
 8001114:	4603      	mov	r3, r0
 8001116:	4a04      	ldr	r2, [pc, #16]	; (8001128 <Vertical_Scroll_Flow+0x140>)
 8001118:	6013      	str	r3, [r2, #0]
}
 return Conv_BP;
 800111a:	4b05      	ldr	r3, [pc, #20]	; (8001130 <Vertical_Scroll_Flow+0x148>)
}
 800111c:	4618      	mov	r0, r3
 800111e:	3724      	adds	r7, #36	; 0x24
 8001120:	46bd      	mov	sp, r7
 8001122:	bd90      	pop	{r4, r7, pc}
 8001124:	2400f424 	.word	0x2400f424
 8001128:	2400cce0 	.word	0x2400cce0
 800112c:	2400ccd4 	.word	0x2400ccd4
 8001130:	240091d4 	.word	0x240091d4
 8001134:	2400ccd8 	.word	0x2400ccd8

08001138 <Viewing_BitMapBy_Time>:
uint8_t* Viewing_BitMapBy_Time(uint8_t *BIT_MAP, uint32_t Time)
{
 8001138:	b590      	push	{r4, r7, lr}
 800113a:	b083      	sub	sp, #12
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	6039      	str	r1, [r7, #0]
	SCR_PROCESS=SCR_VIEWING_PROCESS_BUSY;
 8001142:	4b15      	ldr	r3, [pc, #84]	; (8001198 <Viewing_BitMapBy_Time+0x60>)
 8001144:	2201      	movs	r2, #1
 8001146:	701a      	strb	r2, [r3, #0]
if(start_view_by_time==1)
 8001148:	4b14      	ldr	r3, [pc, #80]	; (800119c <Viewing_BitMapBy_Time+0x64>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	2b01      	cmp	r3, #1
 800114e:	d10a      	bne.n	8001166 <Viewing_BitMapBy_Time+0x2e>
{
	zT_View =HAL_GetTick();
 8001150:	f006 fe22 	bl	8007d98 <HAL_GetTick>
 8001154:	4603      	mov	r3, r0
 8001156:	4a12      	ldr	r2, [pc, #72]	; (80011a0 <Viewing_BitMapBy_Time+0x68>)
 8001158:	6013      	str	r3, [r2, #0]
	start_view_by_time=0;
 800115a:	4b10      	ldr	r3, [pc, #64]	; (800119c <Viewing_BitMapBy_Time+0x64>)
 800115c:	2200      	movs	r2, #0
 800115e:	601a      	str	r2, [r3, #0]
	Select_Send_Buf(BIT_MAP);
 8001160:	6878      	ldr	r0, [r7, #4]
 8001162:	f7ff fe79 	bl	8000e58 <Select_Send_Buf>
}

if(zT_View+Time <HAL_GetTick() )
 8001166:	4b0e      	ldr	r3, [pc, #56]	; (80011a0 <Viewing_BitMapBy_Time+0x68>)
 8001168:	681a      	ldr	r2, [r3, #0]
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	18d4      	adds	r4, r2, r3
 800116e:	f006 fe13 	bl	8007d98 <HAL_GetTick>
 8001172:	4603      	mov	r3, r0
 8001174:	429c      	cmp	r4, r3
 8001176:	d20a      	bcs.n	800118e <Viewing_BitMapBy_Time+0x56>
		{
	zT_View =HAL_GetTick();
 8001178:	f006 fe0e 	bl	8007d98 <HAL_GetTick>
 800117c:	4603      	mov	r3, r0
 800117e:	4a08      	ldr	r2, [pc, #32]	; (80011a0 <Viewing_BitMapBy_Time+0x68>)
 8001180:	6013      	str	r3, [r2, #0]
	start_view_by_time=1;
 8001182:	4b06      	ldr	r3, [pc, #24]	; (800119c <Viewing_BitMapBy_Time+0x64>)
 8001184:	2201      	movs	r2, #1
 8001186:	601a      	str	r2, [r3, #0]
	SCR_PROCESS=SCR_VIEWING_PROCESS_DONE;
 8001188:	4b03      	ldr	r3, [pc, #12]	; (8001198 <Viewing_BitMapBy_Time+0x60>)
 800118a:	2202      	movs	r2, #2
 800118c:	701a      	strb	r2, [r3, #0]
		}

return BIT_MAP;
 800118e:	687b      	ldr	r3, [r7, #4]
}
 8001190:	4618      	mov	r0, r3
 8001192:	370c      	adds	r7, #12
 8001194:	46bd      	mov	sp, r7
 8001196:	bd90      	pop	{r4, r7, pc}
 8001198:	2400f424 	.word	0x2400f424
 800119c:	2400f428 	.word	0x2400f428
 80011a0:	2400cce4 	.word	0x2400cce4

080011a4 <Horizontal_SCROLL>:
uint8_t* Horizontal_SCROLL(uint8_t *BIT_MAP, uint16_t Hor_Pixel_Count,uint32_t Time_hold, uint32_t Czas_P)
{																   //^^ czas postoju na poczatku  //Co ile przesuniecie o jeden pixel
 80011a4:	b590      	push	{r4, r7, lr}
 80011a6:	b087      	sub	sp, #28
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	60f8      	str	r0, [r7, #12]
 80011ac:	607a      	str	r2, [r7, #4]
 80011ae:	603b      	str	r3, [r7, #0]
 80011b0:	460b      	mov	r3, r1
 80011b2:	817b      	strh	r3, [r7, #10]
	SCR_PROCESS=SCR_VIEWING_PROCESS_BUSY;
 80011b4:	4b43      	ldr	r3, [pc, #268]	; (80012c4 <Horizontal_SCROLL+0x120>)
 80011b6:	2201      	movs	r2, #1
 80011b8:	701a      	strb	r2, [r3, #0]
if(f_start_view==1)
 80011ba:	4b43      	ldr	r3, [pc, #268]	; (80012c8 <Horizontal_SCROLL+0x124>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	2b01      	cmp	r3, #1
 80011c0:	d12f      	bne.n	8001222 <Horizontal_SCROLL+0x7e>
{
	zT_View =HAL_GetTick();
 80011c2:	f006 fde9 	bl	8007d98 <HAL_GetTick>
 80011c6:	4603      	mov	r3, r0
 80011c8:	4a40      	ldr	r2, [pc, #256]	; (80012cc <Horizontal_SCROLL+0x128>)
 80011ca:	6013      	str	r3, [r2, #0]
	   for(int i=0; i<32; i++)
 80011cc:	2300      	movs	r3, #0
 80011ce:	617b      	str	r3, [r7, #20]
 80011d0:	e01e      	b.n	8001210 <Horizontal_SCROLL+0x6c>
	  	{
	  		  for(int j=0; j<64; j++)
 80011d2:	2300      	movs	r3, #0
 80011d4:	613b      	str	r3, [r7, #16]
 80011d6:	e015      	b.n	8001204 <Horizontal_SCROLL+0x60>
	  		  {
	  			 Conv_BP[j+(i*64)]= BIT_MAP[ j+(i*(Hor_Pixel_Count/2)) ];
 80011d8:	897b      	ldrh	r3, [r7, #10]
 80011da:	085b      	lsrs	r3, r3, #1
 80011dc:	b29b      	uxth	r3, r3
 80011de:	461a      	mov	r2, r3
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	fb03 f202 	mul.w	r2, r3, r2
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	4413      	add	r3, r2
 80011ea:	461a      	mov	r2, r3
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	441a      	add	r2, r3
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	0199      	lsls	r1, r3, #6
 80011f4:	693b      	ldr	r3, [r7, #16]
 80011f6:	440b      	add	r3, r1
 80011f8:	7811      	ldrb	r1, [r2, #0]
 80011fa:	4a35      	ldr	r2, [pc, #212]	; (80012d0 <Horizontal_SCROLL+0x12c>)
 80011fc:	54d1      	strb	r1, [r2, r3]
	  		  for(int j=0; j<64; j++)
 80011fe:	693b      	ldr	r3, [r7, #16]
 8001200:	3301      	adds	r3, #1
 8001202:	613b      	str	r3, [r7, #16]
 8001204:	693b      	ldr	r3, [r7, #16]
 8001206:	2b3f      	cmp	r3, #63	; 0x3f
 8001208:	dde6      	ble.n	80011d8 <Horizontal_SCROLL+0x34>
	   for(int i=0; i<32; i++)
 800120a:	697b      	ldr	r3, [r7, #20]
 800120c:	3301      	adds	r3, #1
 800120e:	617b      	str	r3, [r7, #20]
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	2b1f      	cmp	r3, #31
 8001214:	dddd      	ble.n	80011d2 <Horizontal_SCROLL+0x2e>
	  		  }
	  	}
	   Select_Send_Buf(Conv_BP);
 8001216:	482e      	ldr	r0, [pc, #184]	; (80012d0 <Horizontal_SCROLL+0x12c>)
 8001218:	f7ff fe1e 	bl	8000e58 <Select_Send_Buf>
	f_start_view=2;
 800121c:	4b2a      	ldr	r3, [pc, #168]	; (80012c8 <Horizontal_SCROLL+0x124>)
 800121e:	2202      	movs	r2, #2
 8001220:	601a      	str	r2, [r3, #0]
}
if(zT_View+Time_hold <HAL_GetTick() && f_start_view==2)
 8001222:	4b2a      	ldr	r3, [pc, #168]	; (80012cc <Horizontal_SCROLL+0x128>)
 8001224:	681a      	ldr	r2, [r3, #0]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	18d4      	adds	r4, r2, r3
 800122a:	f006 fdb5 	bl	8007d98 <HAL_GetTick>
 800122e:	4603      	mov	r3, r0
 8001230:	429c      	cmp	r4, r3
 8001232:	d20b      	bcs.n	800124c <Horizontal_SCROLL+0xa8>
 8001234:	4b24      	ldr	r3, [pc, #144]	; (80012c8 <Horizontal_SCROLL+0x124>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	2b02      	cmp	r3, #2
 800123a:	d107      	bne.n	800124c <Horizontal_SCROLL+0xa8>
		{
	zT_View =HAL_GetTick();
 800123c:	f006 fdac 	bl	8007d98 <HAL_GetTick>
 8001240:	4603      	mov	r3, r0
 8001242:	4a22      	ldr	r2, [pc, #136]	; (80012cc <Horizontal_SCROLL+0x128>)
 8001244:	6013      	str	r3, [r2, #0]
	f_start_view=3;
 8001246:	4b20      	ldr	r3, [pc, #128]	; (80012c8 <Horizontal_SCROLL+0x124>)
 8001248:	2203      	movs	r2, #3
 800124a:	601a      	str	r2, [r3, #0]
		}
if(f_start_view==3)
 800124c:	4b1e      	ldr	r3, [pc, #120]	; (80012c8 <Horizontal_SCROLL+0x124>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	2b03      	cmp	r3, #3
 8001252:	d117      	bne.n	8001284 <Horizontal_SCROLL+0xe0>
	{
	 HOR_SCROLL_PROCES(BIT_MAP, Czas_P,Hor_Pixel_Count);
 8001254:	897b      	ldrh	r3, [r7, #10]
 8001256:	461a      	mov	r2, r3
 8001258:	6839      	ldr	r1, [r7, #0]
 800125a:	68f8      	ldr	r0, [r7, #12]
 800125c:	f000 f83a 	bl	80012d4 <HOR_SCROLL_PROCES>
	 if( SCR_PROCESS==SCR_VIEWING_PROCESS_DONE) { SCR_PROCESS=SCR_VIEWING_PROCESS_BUSY; f_start_view=4; }
 8001260:	4b18      	ldr	r3, [pc, #96]	; (80012c4 <Horizontal_SCROLL+0x120>)
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	2b02      	cmp	r3, #2
 8001266:	d106      	bne.n	8001276 <Horizontal_SCROLL+0xd2>
 8001268:	4b16      	ldr	r3, [pc, #88]	; (80012c4 <Horizontal_SCROLL+0x120>)
 800126a:	2201      	movs	r2, #1
 800126c:	701a      	strb	r2, [r3, #0]
 800126e:	4b16      	ldr	r3, [pc, #88]	; (80012c8 <Horizontal_SCROLL+0x124>)
 8001270:	2204      	movs	r2, #4
 8001272:	601a      	str	r2, [r3, #0]
 8001274:	e006      	b.n	8001284 <Horizontal_SCROLL+0xe0>
	 else{
		 zT_View =HAL_GetTick();
 8001276:	f006 fd8f 	bl	8007d98 <HAL_GetTick>
 800127a:	4603      	mov	r3, r0
 800127c:	4a13      	ldr	r2, [pc, #76]	; (80012cc <Horizontal_SCROLL+0x128>)
 800127e:	6013      	str	r3, [r2, #0]
		 return Conv_BP;
 8001280:	4b13      	ldr	r3, [pc, #76]	; (80012d0 <Horizontal_SCROLL+0x12c>)
 8001282:	e01b      	b.n	80012bc <Horizontal_SCROLL+0x118>
	 }
	}
if(zT_View+Time_hold <HAL_GetTick() && f_start_view==4 )
 8001284:	4b11      	ldr	r3, [pc, #68]	; (80012cc <Horizontal_SCROLL+0x128>)
 8001286:	681a      	ldr	r2, [r3, #0]
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	18d4      	adds	r4, r2, r3
 800128c:	f006 fd84 	bl	8007d98 <HAL_GetTick>
 8001290:	4603      	mov	r3, r0
 8001292:	429c      	cmp	r4, r3
 8001294:	d211      	bcs.n	80012ba <Horizontal_SCROLL+0x116>
 8001296:	4b0c      	ldr	r3, [pc, #48]	; (80012c8 <Horizontal_SCROLL+0x124>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	2b04      	cmp	r3, #4
 800129c:	d10d      	bne.n	80012ba <Horizontal_SCROLL+0x116>
		{
	zT_View =HAL_GetTick();
 800129e:	f006 fd7b 	bl	8007d98 <HAL_GetTick>
 80012a2:	4603      	mov	r3, r0
 80012a4:	4a09      	ldr	r2, [pc, #36]	; (80012cc <Horizontal_SCROLL+0x128>)
 80012a6:	6013      	str	r3, [r2, #0]
	f_start_view=1;
 80012a8:	4b07      	ldr	r3, [pc, #28]	; (80012c8 <Horizontal_SCROLL+0x124>)
 80012aa:	2201      	movs	r2, #1
 80012ac:	601a      	str	r2, [r3, #0]
	 Select_Send_Buf(Conv_BP);
 80012ae:	4808      	ldr	r0, [pc, #32]	; (80012d0 <Horizontal_SCROLL+0x12c>)
 80012b0:	f7ff fdd2 	bl	8000e58 <Select_Send_Buf>
	SCR_PROCESS=SCR_VIEWING_PROCESS_DONE;
 80012b4:	4b03      	ldr	r3, [pc, #12]	; (80012c4 <Horizontal_SCROLL+0x120>)
 80012b6:	2202      	movs	r2, #2
 80012b8:	701a      	strb	r2, [r3, #0]
		}
 return Conv_BP;
 80012ba:	4b05      	ldr	r3, [pc, #20]	; (80012d0 <Horizontal_SCROLL+0x12c>)
}
 80012bc:	4618      	mov	r0, r3
 80012be:	371c      	adds	r7, #28
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd90      	pop	{r4, r7, pc}
 80012c4:	2400f424 	.word	0x2400f424
 80012c8:	24000000 	.word	0x24000000
 80012cc:	2400cce4 	.word	0x2400cce4
 80012d0:	240091d4 	.word	0x240091d4

080012d4 <HOR_SCROLL_PROCES>:
uint8_t* HOR_SCROLL_PROCES(uint8_t *BIT_MAP, uint32_t Time_Pr, uint16_t Hor_Pixel_Count)
{
 80012d4:	b590      	push	{r4, r7, lr}
 80012d6:	b087      	sub	sp, #28
 80012d8:	af00      	add	r7, sp, #0
 80012da:	60f8      	str	r0, [r7, #12]
 80012dc:	60b9      	str	r1, [r7, #8]
 80012de:	4613      	mov	r3, r2
 80012e0:	80fb      	strh	r3, [r7, #6]
	SCR_PROCESS=SCR_VIEWING_PROCESS_BUSY;
 80012e2:	4b2c      	ldr	r3, [pc, #176]	; (8001394 <HOR_SCROLL_PROCES+0xc0>)
 80012e4:	2201      	movs	r2, #1
 80012e6:	701a      	strb	r2, [r3, #0]

	 if(zT_SCROLL+Time_Pr < HAL_GetTick())
 80012e8:	4b2b      	ldr	r3, [pc, #172]	; (8001398 <HOR_SCROLL_PROCES+0xc4>)
 80012ea:	681a      	ldr	r2, [r3, #0]
 80012ec:	68bb      	ldr	r3, [r7, #8]
 80012ee:	18d4      	adds	r4, r2, r3
 80012f0:	f006 fd52 	bl	8007d98 <HAL_GetTick>
 80012f4:	4603      	mov	r3, r0
 80012f6:	429c      	cmp	r4, r3
 80012f8:	d247      	bcs.n	800138a <HOR_SCROLL_PROCES+0xb6>
	 {
		   for(int i=0; i<32; i++)
 80012fa:	2300      	movs	r3, #0
 80012fc:	617b      	str	r3, [r7, #20]
 80012fe:	e020      	b.n	8001342 <HOR_SCROLL_PROCES+0x6e>
		  	{
		  		  for(int j=0; j<65; j++)
 8001300:	2300      	movs	r3, #0
 8001302:	613b      	str	r3, [r7, #16]
 8001304:	e017      	b.n	8001336 <HOR_SCROLL_PROCES+0x62>
		  		  {
		  			 Conv_BP[j+(i*64)]= BIT_MAP[ k+ j+(i* (Hor_Pixel_Count/2)) ];
 8001306:	4b25      	ldr	r3, [pc, #148]	; (800139c <HOR_SCROLL_PROCES+0xc8>)
 8001308:	681a      	ldr	r2, [r3, #0]
 800130a:	693b      	ldr	r3, [r7, #16]
 800130c:	4413      	add	r3, r2
 800130e:	88fa      	ldrh	r2, [r7, #6]
 8001310:	0852      	lsrs	r2, r2, #1
 8001312:	b292      	uxth	r2, r2
 8001314:	4611      	mov	r1, r2
 8001316:	697a      	ldr	r2, [r7, #20]
 8001318:	fb02 f201 	mul.w	r2, r2, r1
 800131c:	4413      	add	r3, r2
 800131e:	68fa      	ldr	r2, [r7, #12]
 8001320:	441a      	add	r2, r3
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	0199      	lsls	r1, r3, #6
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	440b      	add	r3, r1
 800132a:	7811      	ldrb	r1, [r2, #0]
 800132c:	4a1c      	ldr	r2, [pc, #112]	; (80013a0 <HOR_SCROLL_PROCES+0xcc>)
 800132e:	54d1      	strb	r1, [r2, r3]
		  		  for(int j=0; j<65; j++)
 8001330:	693b      	ldr	r3, [r7, #16]
 8001332:	3301      	adds	r3, #1
 8001334:	613b      	str	r3, [r7, #16]
 8001336:	693b      	ldr	r3, [r7, #16]
 8001338:	2b40      	cmp	r3, #64	; 0x40
 800133a:	dde4      	ble.n	8001306 <HOR_SCROLL_PROCES+0x32>
		   for(int i=0; i<32; i++)
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	3301      	adds	r3, #1
 8001340:	617b      	str	r3, [r7, #20]
 8001342:	697b      	ldr	r3, [r7, #20]
 8001344:	2b1f      	cmp	r3, #31
 8001346:	dddb      	ble.n	8001300 <HOR_SCROLL_PROCES+0x2c>
		  		  }
		  	}
		   k++;
 8001348:	4b14      	ldr	r3, [pc, #80]	; (800139c <HOR_SCROLL_PROCES+0xc8>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	3301      	adds	r3, #1
 800134e:	4a13      	ldr	r2, [pc, #76]	; (800139c <HOR_SCROLL_PROCES+0xc8>)
 8001350:	6013      	str	r3, [r2, #0]
		   if( k== ( (Hor_Pixel_Count-128) /2 )+1   )  //Przesuwa sie o 2 bo takie mam bity mapy trzeba bylo by lower higher itd itp... ;)
 8001352:	88fb      	ldrh	r3, [r7, #6]
 8001354:	3b80      	subs	r3, #128	; 0x80
 8001356:	2b00      	cmp	r3, #0
 8001358:	da00      	bge.n	800135c <HOR_SCROLL_PROCES+0x88>
 800135a:	3301      	adds	r3, #1
 800135c:	105b      	asrs	r3, r3, #1
 800135e:	3301      	adds	r3, #1
 8001360:	4a0e      	ldr	r2, [pc, #56]	; (800139c <HOR_SCROLL_PROCES+0xc8>)
 8001362:	6812      	ldr	r2, [r2, #0]
 8001364:	4293      	cmp	r3, r2
 8001366:	d108      	bne.n	800137a <HOR_SCROLL_PROCES+0xa6>
		   {
			   k=0; l=0;
 8001368:	4b0c      	ldr	r3, [pc, #48]	; (800139c <HOR_SCROLL_PROCES+0xc8>)
 800136a:	2200      	movs	r2, #0
 800136c:	601a      	str	r2, [r3, #0]
 800136e:	4b0d      	ldr	r3, [pc, #52]	; (80013a4 <HOR_SCROLL_PROCES+0xd0>)
 8001370:	2200      	movs	r2, #0
 8001372:	601a      	str	r2, [r3, #0]
			   SCR_PROCESS=SCR_VIEWING_PROCESS_DONE;
 8001374:	4b07      	ldr	r3, [pc, #28]	; (8001394 <HOR_SCROLL_PROCES+0xc0>)
 8001376:	2202      	movs	r2, #2
 8001378:	701a      	strb	r2, [r3, #0]
		   }
		   zT_SCROLL=HAL_GetTick();
 800137a:	f006 fd0d 	bl	8007d98 <HAL_GetTick>
 800137e:	4603      	mov	r3, r0
 8001380:	4a05      	ldr	r2, [pc, #20]	; (8001398 <HOR_SCROLL_PROCES+0xc4>)
 8001382:	6013      	str	r3, [r2, #0]
		   Select_Send_Buf(Conv_BP);
 8001384:	4806      	ldr	r0, [pc, #24]	; (80013a0 <HOR_SCROLL_PROCES+0xcc>)
 8001386:	f7ff fd67 	bl	8000e58 <Select_Send_Buf>
	}
	 return Conv_BP;
 800138a:	4b05      	ldr	r3, [pc, #20]	; (80013a0 <HOR_SCROLL_PROCES+0xcc>)
}
 800138c:	4618      	mov	r0, r3
 800138e:	371c      	adds	r7, #28
 8001390:	46bd      	mov	sp, r7
 8001392:	bd90      	pop	{r4, r7, pc}
 8001394:	2400f424 	.word	0x2400f424
 8001398:	2400cce0 	.word	0x2400cce0
 800139c:	2400ccd4 	.word	0x2400ccd4
 80013a0:	240091d4 	.word	0x240091d4
 80013a4:	2400ccd8 	.word	0x2400ccd8

080013a8 <LL_USART_IsActiveFlag_RXNE_RXFNE>:
  * @rmtoll ISR          RXNE_RXFNE    LL_USART_IsActiveFlag_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE_RXFNE(USART_TypeDef *USARTx)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	69db      	ldr	r3, [r3, #28]
 80013b4:	f003 0320 	and.w	r3, r3, #32
 80013b8:	2b20      	cmp	r3, #32
 80013ba:	d101      	bne.n	80013c0 <LL_USART_IsActiveFlag_RXNE_RXFNE+0x18>
 80013bc:	2301      	movs	r3, #1
 80013be:	e000      	b.n	80013c2 <LL_USART_IsActiveFlag_RXNE_RXFNE+0x1a>
 80013c0:	2300      	movs	r3, #0
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	370c      	adds	r7, #12
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr

080013ce <LL_USART_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
 80013ce:	b480      	push	{r7}
 80013d0:	b083      	sub	sp, #12
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	69db      	ldr	r3, [r3, #28]
 80013da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80013de:	2b40      	cmp	r3, #64	; 0x40
 80013e0:	d101      	bne.n	80013e6 <LL_USART_IsActiveFlag_TC+0x18>
 80013e2:	2301      	movs	r3, #1
 80013e4:	e000      	b.n	80013e8 <LL_USART_IsActiveFlag_TC+0x1a>
 80013e6:	2300      	movs	r3, #0
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	370c      	adds	r7, #12
 80013ec:	46bd      	mov	sp, r7
 80013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f2:	4770      	bx	lr

080013f4 <LL_USART_IsActiveFlag_TXE_TXFNF>:
  * @rmtoll ISR          TXE_TXFNF     LL_USART_IsActiveFlag_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE_TXFNF(USART_TypeDef *USARTx)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b083      	sub	sp, #12
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	69db      	ldr	r3, [r3, #28]
 8001400:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001404:	2b80      	cmp	r3, #128	; 0x80
 8001406:	d101      	bne.n	800140c <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 8001408:	2301      	movs	r3, #1
 800140a:	e000      	b.n	800140e <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 800140c:	2300      	movs	r3, #0
}
 800140e:	4618      	mov	r0, r3
 8001410:	370c      	adds	r7, #12
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr

0800141a <LL_USART_ClearFlag_ORE>:
  * @rmtoll ICR          ORECF         LL_USART_ClearFlag_ORE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx)
{
 800141a:	b480      	push	{r7}
 800141c:	b083      	sub	sp, #12
 800141e:	af00      	add	r7, sp, #0
 8001420:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2208      	movs	r2, #8
 8001426:	621a      	str	r2, [r3, #32]
}
 8001428:	bf00      	nop
 800142a:	370c      	adds	r7, #12
 800142c:	46bd      	mov	sp, r7
 800142e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001432:	4770      	bx	lr

08001434 <LL_USART_ClearFlag_TC>:
  * @rmtoll ICR          TCCF          LL_USART_ClearFlag_TC
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
{
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	2240      	movs	r2, #64	; 0x40
 8001440:	621a      	str	r2, [r3, #32]
}
 8001442:	bf00      	nop
 8001444:	370c      	adds	r7, #12
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr

0800144e <LL_USART_EnableIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_EnableIT_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE_RXFNE(USART_TypeDef *USARTx)
{
 800144e:	b480      	push	{r7}
 8001450:	b083      	sub	sp, #12
 8001452:	af00      	add	r7, sp, #0
 8001454:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f043 0220 	orr.w	r2, r3, #32
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	601a      	str	r2, [r3, #0]
}
 8001462:	bf00      	nop
 8001464:	370c      	adds	r7, #12
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr

0800146e <LL_USART_EnableIT_TC>:
  * @rmtoll CR1          TCIE          LL_USART_EnableIT_TC
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_TC(USART_TypeDef *USARTx)
{
 800146e:	b480      	push	{r7}
 8001470:	b083      	sub	sp, #12
 8001472:	af00      	add	r7, sp, #0
 8001474:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_TCIE);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	601a      	str	r2, [r3, #0]
}
 8001482:	bf00      	nop
 8001484:	370c      	adds	r7, #12
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr

0800148e <LL_USART_EnableIT_TXE_TXFNF>:
  * @rmtoll CR1         TXEIE_TXFNFIE  LL_USART_EnableIT_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_TXE_TXFNF(USART_TypeDef *USARTx)
{
 800148e:	b480      	push	{r7}
 8001490:	b083      	sub	sp, #12
 8001492:	af00      	add	r7, sp, #0
 8001494:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	601a      	str	r2, [r3, #0]
}
 80014a2:	bf00      	nop
 80014a4:	370c      	adds	r7, #12
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr

080014ae <LL_USART_EnableIT_ERROR>:
  * @rmtoll CR3          EIE           LL_USART_EnableIT_ERROR
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_ERROR(USART_TypeDef *USARTx)
{
 80014ae:	b480      	push	{r7}
 80014b0:	b083      	sub	sp, #12
 80014b2:	af00      	add	r7, sp, #0
 80014b4:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_EIE);
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	689b      	ldr	r3, [r3, #8]
 80014ba:	f043 0201 	orr.w	r2, r3, #1
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	609a      	str	r2, [r3, #8]
}
 80014c2:	bf00      	nop
 80014c4:	370c      	adds	r7, #12
 80014c6:	46bd      	mov	sp, r7
 80014c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014cc:	4770      	bx	lr

080014ce <LL_USART_DisableIT_TXE_TXFNF>:
  * @rmtoll CR1        TXEIE_TXFNFIE  LL_USART_DisableIT_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_TXE_TXFNF(USART_TypeDef *USARTx)
{
 80014ce:	b480      	push	{r7}
 80014d0:	b083      	sub	sp, #12
 80014d2:	af00      	add	r7, sp, #0
 80014d4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	601a      	str	r2, [r3, #0]
}
 80014e2:	bf00      	nop
 80014e4:	370c      	adds	r7, #12
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr

080014ee <LL_USART_IsEnabledIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_IsEnabledIT_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE_RXFNE(USART_TypeDef *USARTx)
{
 80014ee:	b480      	push	{r7}
 80014f0:	b083      	sub	sp, #12
 80014f2:	af00      	add	r7, sp, #0
 80014f4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1UL : 0UL);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f003 0320 	and.w	r3, r3, #32
 80014fe:	2b20      	cmp	r3, #32
 8001500:	d101      	bne.n	8001506 <LL_USART_IsEnabledIT_RXNE_RXFNE+0x18>
 8001502:	2301      	movs	r3, #1
 8001504:	e000      	b.n	8001508 <LL_USART_IsEnabledIT_RXNE_RXFNE+0x1a>
 8001506:	2300      	movs	r3, #0
}
 8001508:	4618      	mov	r0, r3
 800150a:	370c      	adds	r7, #12
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr

08001514 <LL_USART_IsEnabledIT_TC>:
  * @rmtoll CR1          TCIE          LL_USART_IsEnabledIT_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TC(USART_TypeDef *USARTx)
{
 8001514:	b480      	push	{r7}
 8001516:	b083      	sub	sp, #12
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_TCIE) == (USART_CR1_TCIE)) ? 1UL : 0UL);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001524:	2b40      	cmp	r3, #64	; 0x40
 8001526:	d101      	bne.n	800152c <LL_USART_IsEnabledIT_TC+0x18>
 8001528:	2301      	movs	r3, #1
 800152a:	e000      	b.n	800152e <LL_USART_IsEnabledIT_TC+0x1a>
 800152c:	2300      	movs	r3, #0
}
 800152e:	4618      	mov	r0, r3
 8001530:	370c      	adds	r7, #12
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr

0800153a <LL_USART_IsEnabledIT_TXE_TXFNF>:
  * @rmtoll CR1         TXEIE_TXFNFIE  LL_USART_IsEnabledIT_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXE_TXFNF(USART_TypeDef *USARTx)
{
 800153a:	b480      	push	{r7}
 800153c:	b083      	sub	sp, #12
 800153e:	af00      	add	r7, sp, #0
 8001540:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE) == (USART_CR1_TXEIE_TXFNFIE)) ? 1UL : 0UL);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800154a:	2b80      	cmp	r3, #128	; 0x80
 800154c:	d101      	bne.n	8001552 <LL_USART_IsEnabledIT_TXE_TXFNF+0x18>
 800154e:	2301      	movs	r3, #1
 8001550:	e000      	b.n	8001554 <LL_USART_IsEnabledIT_TXE_TXFNF+0x1a>
 8001552:	2300      	movs	r3, #0
}
 8001554:	4618      	mov	r0, r3
 8001556:	370c      	adds	r7, #12
 8001558:	46bd      	mov	sp, r7
 800155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155e:	4770      	bx	lr

08001560 <LL_USART_ReceiveData8>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
 8001560:	b480      	push	{r7}
 8001562:	b083      	sub	sp, #12
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800156c:	b2db      	uxtb	r3, r3
}
 800156e:	4618      	mov	r0, r3
 8001570:	370c      	adds	r7, #12
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr

0800157a <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 800157a:	b480      	push	{r7}
 800157c:	b083      	sub	sp, #12
 800157e:	af00      	add	r7, sp, #0
 8001580:	6078      	str	r0, [r7, #4]
 8001582:	460b      	mov	r3, r1
 8001584:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8001586:	78fa      	ldrb	r2, [r7, #3]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800158c:	bf00      	nop
 800158e:	370c      	adds	r7, #12
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr

08001598 <INIT_UART3>:

uint8_t Rx_USART3[RX_BUFFER_SIZE];
uint8_t Tx_USART3[TX_BUFFER_SIZE];

void INIT_UART3()
{
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0
	  Thuart3.Instance=USART3;
 800159c:	4b13      	ldr	r3, [pc, #76]	; (80015ec <INIT_UART3+0x54>)
 800159e:	4a14      	ldr	r2, [pc, #80]	; (80015f0 <INIT_UART3+0x58>)
 80015a0:	601a      	str	r2, [r3, #0]
	  Thuart3.pTxBuffPtr=Tx_USART3;
 80015a2:	4b12      	ldr	r3, [pc, #72]	; (80015ec <INIT_UART3+0x54>)
 80015a4:	4a13      	ldr	r2, [pc, #76]	; (80015f4 <INIT_UART3+0x5c>)
 80015a6:	605a      	str	r2, [r3, #4]
	  Thuart3.TxXferSize=sizeof(Tx_USART3);
 80015a8:	4b10      	ldr	r3, [pc, #64]	; (80015ec <INIT_UART3+0x54>)
 80015aa:	22dc      	movs	r2, #220	; 0xdc
 80015ac:	811a      	strh	r2, [r3, #8]
	  Thuart3.TxXferCount=0;
 80015ae:	4b0f      	ldr	r3, [pc, #60]	; (80015ec <INIT_UART3+0x54>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	815a      	strh	r2, [r3, #10]
	  Thuart3.TxXSendCount=0;
 80015b4:	4b0d      	ldr	r3, [pc, #52]	; (80015ec <INIT_UART3+0x54>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	819a      	strh	r2, [r3, #12]
	  Thuart3.pRxBuffPtr=Rx_USART3;
 80015ba:	4b0c      	ldr	r3, [pc, #48]	; (80015ec <INIT_UART3+0x54>)
 80015bc:	4a0e      	ldr	r2, [pc, #56]	; (80015f8 <INIT_UART3+0x60>)
 80015be:	611a      	str	r2, [r3, #16]
	  Thuart3.RxXferSize=sizeof(Rx_USART3);
 80015c0:	4b0a      	ldr	r3, [pc, #40]	; (80015ec <INIT_UART3+0x54>)
 80015c2:	22c8      	movs	r2, #200	; 0xc8
 80015c4:	829a      	strh	r2, [r3, #20]
	  Thuart3.RxXPrevferCount=0;
 80015c6:	4b09      	ldr	r3, [pc, #36]	; (80015ec <INIT_UART3+0x54>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	831a      	strh	r2, [r3, #24]
	  Thuart3.RecTimeout=ReceiveTimeout;
 80015cc:	4b07      	ldr	r3, [pc, #28]	; (80015ec <INIT_UART3+0x54>)
 80015ce:	221e      	movs	r2, #30
 80015d0:	621a      	str	r2, [r3, #32]
	  Thuart3.zT=0;
 80015d2:	4b06      	ldr	r3, [pc, #24]	; (80015ec <INIT_UART3+0x54>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	61da      	str	r2, [r3, #28]
	  Thuart3.RecSomething=false;
 80015d8:	4b04      	ldr	r3, [pc, #16]	; (80015ec <INIT_UART3+0x54>)
 80015da:	2200      	movs	r2, #0
 80015dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	  InitEcho(&Thuart3);
 80015e0:	4802      	ldr	r0, [pc, #8]	; (80015ec <INIT_UART3+0x54>)
 80015e2:	f000 f80b 	bl	80015fc <InitEcho>
}
 80015e6:	bf00      	nop
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	2400f464 	.word	0x2400f464
 80015f0:	40004800 	.word	0x40004800
 80015f4:	2400f48c 	.word	0x2400f48c
 80015f8:	2400f568 	.word	0x2400f568

080015fc <InitEcho>:

void InitEcho(UART_Handle_Td *USARTx)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  LL_USART_ClearFlag_ORE(USARTx->Instance);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	4618      	mov	r0, r3
 800160a:	f7ff ff06 	bl	800141a <LL_USART_ClearFlag_ORE>
  LL_USART_EnableIT_RXNE(USARTx->Instance);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4618      	mov	r0, r3
 8001614:	f7ff ff1b 	bl	800144e <LL_USART_EnableIT_RXNE_RXFNE>
  LL_USART_EnableIT_ERROR(USARTx->Instance);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4618      	mov	r0, r3
 800161e:	f7ff ff46 	bl	80014ae <LL_USART_EnableIT_ERROR>
}
 8001622:	bf00      	nop
 8001624:	3708      	adds	r7, #8
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
	...

0800162c <HandleEcho>:

void HandleEcho(UART_Handle_Td *USARTx)
{
 800162c:	b590      	push	{r4, r7, lr}
 800162e:	b087      	sub	sp, #28
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
	if(USARTx->RxXferCount!=0)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	8adb      	ldrh	r3, [r3, #22]
 8001638:	b29b      	uxth	r3, r3
 800163a:	2b00      	cmp	r3, #0
 800163c:	d003      	beq.n	8001646 <HandleEcho+0x1a>
	{
		USARTx->RecSomething=true;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2201      	movs	r2, #1
 8001642:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	}
	if(USARTx->RxXferCount!=USARTx->RxXPrevferCount)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	8adb      	ldrh	r3, [r3, #22]
 800164a:	b29a      	uxth	r2, r3
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	8b1b      	ldrh	r3, [r3, #24]
 8001650:	b29b      	uxth	r3, r3
 8001652:	429a      	cmp	r2, r3
 8001654:	d009      	beq.n	800166a <HandleEcho+0x3e>
	{
		USARTx->RxXPrevferCount= USARTx->RxXferCount ;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	8adb      	ldrh	r3, [r3, #22]
 800165a:	b29a      	uxth	r2, r3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	831a      	strh	r2, [r3, #24]
		USARTx->zT=HAL_GetTick();
 8001660:	f006 fb9a 	bl	8007d98 <HAL_GetTick>
 8001664:	4602      	mov	r2, r0
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	61da      	str	r2, [r3, #28]
	}
	if( (USARTx->zT + USARTx->RecTimeout  < HAL_GetTick() )  && USARTx->RecSomething )
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	69da      	ldr	r2, [r3, #28]
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6a1b      	ldr	r3, [r3, #32]
 8001672:	18d4      	adds	r4, r2, r3
 8001674:	f006 fb90 	bl	8007d98 <HAL_GetTick>
 8001678:	4603      	mov	r3, r0
 800167a:	429c      	cmp	r4, r3
 800167c:	d268      	bcs.n	8001750 <HandleEcho+0x124>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001684:	2b00      	cmp	r3, #0
 8001686:	d063      	beq.n	8001750 <HandleEcho+0x124>
	{
		USARTx->RecSomething=false;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2200      	movs	r2, #0
 800168c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		USARTx->zT=HAL_GetTick();
 8001690:	f006 fb82 	bl	8007d98 <HAL_GetTick>
 8001694:	4602      	mov	r2, r0
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	61da      	str	r2, [r3, #28]


		int status=Conv_String_From_UART_BMP( USARTx->pRxBuffPtr ,  USARTx->RxXferCount) ;   // musi byc wywolana znim z zeruje ten RxXferCount!
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	691a      	ldr	r2, [r3, #16]
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	8adb      	ldrh	r3, [r3, #22]
 80016a2:	b29b      	uxth	r3, r3
 80016a4:	4619      	mov	r1, r3
 80016a6:	4610      	mov	r0, r2
 80016a8:	f004 fdc0 	bl	800622c <Conv_String_From_UART_BMP>
 80016ac:	60f8      	str	r0, [r7, #12]

		 USARTx->RxXferCount=0;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2200      	movs	r2, #0
 80016b2:	82da      	strh	r2, [r3, #22]

		for(int i=0; i<USARTx->TxXferSize; i++)
 80016b4:	2300      	movs	r3, #0
 80016b6:	617b      	str	r3, [r7, #20]
 80016b8:	e008      	b.n	80016cc <HandleEcho+0xa0>
					 {
						 USARTx->pTxBuffPtr[i]=0;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	685a      	ldr	r2, [r3, #4]
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	4413      	add	r3, r2
 80016c2:	2200      	movs	r2, #0
 80016c4:	701a      	strb	r2, [r3, #0]
		for(int i=0; i<USARTx->TxXferSize; i++)
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	3301      	adds	r3, #1
 80016ca:	617b      	str	r3, [r7, #20]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	891b      	ldrh	r3, [r3, #8]
 80016d0:	461a      	mov	r2, r3
 80016d2:	697b      	ldr	r3, [r7, #20]
 80016d4:	4293      	cmp	r3, r2
 80016d6:	dbf0      	blt.n	80016ba <HandleEcho+0x8e>
					 }




		if(status==20)  //status==0 non error
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	2b14      	cmp	r3, #20
 80016dc:	d10a      	bne.n	80016f4 <HandleEcho+0xc8>
		{
			USARTx->TxXferCount=sprintf(  (char*)  USARTx->pTxBuffPtr ,"Przyjoem, 2 linie powinny by wyw. poprawnie\r");
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	491d      	ldr	r1, [pc, #116]	; (8001758 <HandleEcho+0x12c>)
 80016e4:	4618      	mov	r0, r3
 80016e6:	f00c fc9d 	bl	800e024 <siprintf>
 80016ea:	4603      	mov	r3, r0
 80016ec:	b29a      	uxth	r2, r3
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	815a      	strh	r2, [r3, #10]
 80016f2:	e018      	b.n	8001726 <HandleEcho+0xfa>
		}
		else if(status==40)  //status==0 non error
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	2b28      	cmp	r3, #40	; 0x28
 80016f8:	d10a      	bne.n	8001710 <HandleEcho+0xe4>
		{
			USARTx->TxXferCount=sprintf(  (char*)  USARTx->pTxBuffPtr ,"Przyjoem, 4 linie powinny by wyw. poprawnie\r");
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	4917      	ldr	r1, [pc, #92]	; (800175c <HandleEcho+0x130>)
 8001700:	4618      	mov	r0, r3
 8001702:	f00c fc8f 	bl	800e024 <siprintf>
 8001706:	4603      	mov	r3, r0
 8001708:	b29a      	uxth	r2, r3
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	815a      	strh	r2, [r3, #10]
 800170e:	e00a      	b.n	8001726 <HandleEcho+0xfa>
		}
		else
		{
			USARTx->TxXferCount=sprintf(  (char*)  USARTx->pTxBuffPtr ,"Linia %i jest za duga lub wystpi inny bd \r", status);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	68fa      	ldr	r2, [r7, #12]
 8001716:	4912      	ldr	r1, [pc, #72]	; (8001760 <HandleEcho+0x134>)
 8001718:	4618      	mov	r0, r3
 800171a:	f00c fc83 	bl	800e024 <siprintf>
 800171e:	4603      	mov	r3, r0
 8001720:	b29a      	uxth	r2, r3
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	815a      	strh	r2, [r3, #10]
		}



		 for(int i=0; i< (USARTx->RxXferSize) ; i++)
 8001726:	2300      	movs	r3, #0
 8001728:	613b      	str	r3, [r7, #16]
 800172a:	e008      	b.n	800173e <HandleEcho+0x112>
		 {
			 USARTx->pRxBuffPtr[i]=0;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	691a      	ldr	r2, [r3, #16]
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	4413      	add	r3, r2
 8001734:	2200      	movs	r2, #0
 8001736:	701a      	strb	r2, [r3, #0]
		 for(int i=0; i< (USARTx->RxXferSize) ; i++)
 8001738:	693b      	ldr	r3, [r7, #16]
 800173a:	3301      	adds	r3, #1
 800173c:	613b      	str	r3, [r7, #16]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	8a9b      	ldrh	r3, [r3, #20]
 8001742:	461a      	mov	r2, r3
 8001744:	693b      	ldr	r3, [r7, #16]
 8001746:	4293      	cmp	r3, r2
 8001748:	dbf0      	blt.n	800172c <HandleEcho+0x100>
		 }
			 Print_Data(USARTx);
 800174a:	6878      	ldr	r0, [r7, #4]
 800174c:	f000 f822 	bl	8001794 <Print_Data>
	}
}
 8001750:	bf00      	nop
 8001752:	371c      	adds	r7, #28
 8001754:	46bd      	mov	sp, r7
 8001756:	bd90      	pop	{r4, r7, pc}
 8001758:	0800e898 	.word	0x0800e898
 800175c:	0800e8cc 	.word	0x0800e8cc
 8001760:	0800e900 	.word	0x0800e900

08001764 <USART_CharReception_Callback>:

void USART_CharReception_Callback(UART_Handle_Td *USARTx)
{
 8001764:	b590      	push	{r4, r7, lr}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
	USARTx->pRxBuffPtr[USARTx->RxXferCount++] = LL_USART_ReceiveData8(USARTx->Instance);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6818      	ldr	r0, [r3, #0]
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	691a      	ldr	r2, [r3, #16]
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	8adb      	ldrh	r3, [r3, #22]
 8001778:	b29b      	uxth	r3, r3
 800177a:	1c59      	adds	r1, r3, #1
 800177c:	b28c      	uxth	r4, r1
 800177e:	6879      	ldr	r1, [r7, #4]
 8001780:	82cc      	strh	r4, [r1, #22]
 8001782:	18d4      	adds	r4, r2, r3
 8001784:	f7ff feec 	bl	8001560 <LL_USART_ReceiveData8>
 8001788:	4603      	mov	r3, r0
 800178a:	7023      	strb	r3, [r4, #0]
}
 800178c:	bf00      	nop
 800178e:	370c      	adds	r7, #12
 8001790:	46bd      	mov	sp, r7
 8001792:	bd90      	pop	{r4, r7, pc}

08001794 <Print_Data>:

void Print_Data(UART_Handle_Td *USARTx)
{
 8001794:	b590      	push	{r4, r7, lr}
 8001796:	b083      	sub	sp, #12
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
    LL_USART_TransmitData8(USARTx->Instance, USARTx->pTxBuffPtr[ USARTx->TxXSendCount++ ]);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	6818      	ldr	r0, [r3, #0]
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	685a      	ldr	r2, [r3, #4]
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	899b      	ldrh	r3, [r3, #12]
 80017a8:	b29b      	uxth	r3, r3
 80017aa:	1c59      	adds	r1, r3, #1
 80017ac:	b28c      	uxth	r4, r1
 80017ae:	6879      	ldr	r1, [r7, #4]
 80017b0:	818c      	strh	r4, [r1, #12]
 80017b2:	4413      	add	r3, r2
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	4619      	mov	r1, r3
 80017b8:	f7ff fedf 	bl	800157a <LL_USART_TransmitData8>

        LL_USART_EnableIT_TXE(USARTx->Instance);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7ff fe64 	bl	800148e <LL_USART_EnableIT_TXE_TXFNF>
    	LL_USART_EnableIT_TC(USARTx->Instance);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4618      	mov	r0, r3
 80017cc:	f7ff fe4f 	bl	800146e <LL_USART_EnableIT_TC>
}
 80017d0:	bf00      	nop
 80017d2:	370c      	adds	r7, #12
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd90      	pop	{r4, r7, pc}

080017d8 <USART_TXEmpty_Callback>:
void USART_TXEmpty_Callback(UART_Handle_Td *USARTx)
{
 80017d8:	b590      	push	{r4, r7, lr}
 80017da:	b083      	sub	sp, #12
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  if( USARTx->TxXSendCount == ( USARTx->TxXferCount - 1))
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	899b      	ldrh	r3, [r3, #12]
 80017e4:	b29b      	uxth	r3, r3
 80017e6:	461a      	mov	r2, r3
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	895b      	ldrh	r3, [r3, #10]
 80017ec:	b29b      	uxth	r3, r3
 80017ee:	3b01      	subs	r3, #1
 80017f0:	429a      	cmp	r2, r3
 80017f2:	d109      	bne.n	8001808 <USART_TXEmpty_Callback+0x30>
  {

    LL_USART_DisableIT_TXE(USARTx->Instance);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4618      	mov	r0, r3
 80017fa:	f7ff fe68 	bl	80014ce <LL_USART_DisableIT_TXE_TXFNF>

    LL_USART_EnableIT_TC(USARTx->Instance);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	4618      	mov	r0, r3
 8001804:	f7ff fe33 	bl	800146e <LL_USART_EnableIT_TC>
  }
  LL_USART_TransmitData8(USARTx->Instance, USARTx->pTxBuffPtr[ USARTx->TxXSendCount++ ]);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6818      	ldr	r0, [r3, #0]
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	685a      	ldr	r2, [r3, #4]
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	899b      	ldrh	r3, [r3, #12]
 8001814:	b29b      	uxth	r3, r3
 8001816:	1c59      	adds	r1, r3, #1
 8001818:	b28c      	uxth	r4, r1
 800181a:	6879      	ldr	r1, [r7, #4]
 800181c:	818c      	strh	r4, [r1, #12]
 800181e:	4413      	add	r3, r2
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	4619      	mov	r1, r3
 8001824:	f7ff fea9 	bl	800157a <LL_USART_TransmitData8>
}
 8001828:	bf00      	nop
 800182a:	370c      	adds	r7, #12
 800182c:	46bd      	mov	sp, r7
 800182e:	bd90      	pop	{r4, r7, pc}

08001830 <USART_CharTransmitComplete_Callback>:

void USART_CharTransmitComplete_Callback(UART_Handle_Td *USARTx)
{
 8001830:	b480      	push	{r7}
 8001832:	b083      	sub	sp, #12
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  if(USARTx->TxXSendCount == USARTx->TxXferCount)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	899b      	ldrh	r3, [r3, #12]
 800183c:	b29a      	uxth	r2, r3
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	895b      	ldrh	r3, [r3, #10]
 8001842:	b29b      	uxth	r3, r3
 8001844:	429a      	cmp	r2, r3
 8001846:	d102      	bne.n	800184e <USART_CharTransmitComplete_Callback+0x1e>
  {
	  USARTx->TxXSendCount=0;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	2200      	movs	r2, #0
 800184c:	819a      	strh	r2, [r3, #12]
  }
}
 800184e:	bf00      	nop
 8001850:	370c      	adds	r7, #12
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr

0800185a <TUART_CallBack_IRQ>:

void TUART_CallBack_IRQ(UART_Handle_Td *USARTx)
{
 800185a:	b580      	push	{r7, lr}
 800185c:	b082      	sub	sp, #8
 800185e:	af00      	add	r7, sp, #0
 8001860:	6078      	str	r0, [r7, #4]
	 if(LL_USART_IsActiveFlag_RXNE(USARTx->Instance) && LL_USART_IsEnabledIT_RXNE(USARTx->Instance))
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	4618      	mov	r0, r3
 8001868:	f7ff fd9e 	bl	80013a8 <LL_USART_IsActiveFlag_RXNE_RXFNE>
 800186c:	4603      	mov	r3, r0
 800186e:	2b00      	cmp	r3, #0
 8001870:	d00a      	beq.n	8001888 <TUART_CallBack_IRQ+0x2e>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4618      	mov	r0, r3
 8001878:	f7ff fe39 	bl	80014ee <LL_USART_IsEnabledIT_RXNE_RXFNE>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d002      	beq.n	8001888 <TUART_CallBack_IRQ+0x2e>
		  {
		    USART_CharReception_Callback(USARTx);
 8001882:	6878      	ldr	r0, [r7, #4]
 8001884:	f7ff ff6e 	bl	8001764 <USART_CharReception_Callback>
		  }

		  if(LL_USART_IsEnabledIT_TXE(USARTx->Instance) && LL_USART_IsActiveFlag_TXE(USARTx->Instance))
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4618      	mov	r0, r3
 800188e:	f7ff fe54 	bl	800153a <LL_USART_IsEnabledIT_TXE_TXFNF>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d00a      	beq.n	80018ae <TUART_CallBack_IRQ+0x54>
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4618      	mov	r0, r3
 800189e:	f7ff fda9 	bl	80013f4 <LL_USART_IsActiveFlag_TXE_TXFNF>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d002      	beq.n	80018ae <TUART_CallBack_IRQ+0x54>
		  {
		    USART_TXEmpty_Callback(USARTx);
 80018a8:	6878      	ldr	r0, [r7, #4]
 80018aa:	f7ff ff95 	bl	80017d8 <USART_TXEmpty_Callback>
		  }
		  if(LL_USART_IsEnabledIT_TC(USARTx->Instance) && LL_USART_IsActiveFlag_TC(USARTx->Instance))
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4618      	mov	r0, r3
 80018b4:	f7ff fe2e 	bl	8001514 <LL_USART_IsEnabledIT_TC>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d00f      	beq.n	80018de <TUART_CallBack_IRQ+0x84>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7ff fd83 	bl	80013ce <LL_USART_IsActiveFlag_TC>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d007      	beq.n	80018de <TUART_CallBack_IRQ+0x84>
		  {
		    LL_USART_ClearFlag_TC(USARTx->Instance);
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4618      	mov	r0, r3
 80018d4:	f7ff fdae 	bl	8001434 <LL_USART_ClearFlag_TC>
		    USART_CharTransmitComplete_Callback(USARTx);
 80018d8:	6878      	ldr	r0, [r7, #4]
 80018da:	f7ff ffa9 	bl	8001830 <USART_CharTransmitComplete_Callback>
		  }
}
 80018de:	bf00      	nop
 80018e0:	3708      	adds	r7, #8
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
	...

080018e8 <Create_String_buffer>:
		  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
		  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
		};

int Create_String_buffer (uint8_t *Word, uint8_t Size, uint8_t Rzad, uint8_t *Cr_String_Buf, uint8_t Color) //Umieszcza w buforze poziomo kolejne napisy
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b088      	sub	sp, #32
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	60f8      	str	r0, [r7, #12]
 80018f0:	607b      	str	r3, [r7, #4]
 80018f2:	460b      	mov	r3, r1
 80018f4:	72fb      	strb	r3, [r7, #11]
 80018f6:	4613      	mov	r3, r2
 80018f8:	72bb      	strb	r3, [r7, #10]
	uint16_t char_val=0;
 80018fa:	2300      	movs	r3, #0
 80018fc:	83fb      	strh	r3, [r7, #30]
	miejsce_znaku=0;
 80018fe:	4b2d      	ldr	r3, [pc, #180]	; (80019b4 <Create_String_buffer+0xcc>)
 8001900:	2200      	movs	r2, #0
 8001902:	601a      	str	r2, [r3, #0]

	for(int N_l=0; N_l<Size; N_l++ )
 8001904:	2300      	movs	r3, #0
 8001906:	61bb      	str	r3, [r7, #24]
 8001908:	e04a      	b.n	80019a0 <Create_String_buffer+0xb8>
	{
		//UCF-8 Decode (2 bytes)
		char_val=0;
 800190a:	2300      	movs	r3, #0
 800190c:	83fb      	strh	r3, [r7, #30]
		if( *(Word+N_l) < 127) //1 byte
 800190e:	69bb      	ldr	r3, [r7, #24]
 8001910:	68fa      	ldr	r2, [r7, #12]
 8001912:	4413      	add	r3, r2
 8001914:	781b      	ldrb	r3, [r3, #0]
 8001916:	2b7e      	cmp	r3, #126	; 0x7e
 8001918:	d804      	bhi.n	8001924 <Create_String_buffer+0x3c>
		{
			char_val= *(Word+N_l);
 800191a:	69bb      	ldr	r3, [r7, #24]
 800191c:	68fa      	ldr	r2, [r7, #12]
 800191e:	4413      	add	r3, r2
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	83fb      	strh	r3, [r7, #30]
		}

		if(*(Word+N_l) > 127) //2 byte
 8001924:	69bb      	ldr	r3, [r7, #24]
 8001926:	68fa      	ldr	r2, [r7, #12]
 8001928:	4413      	add	r3, r2
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	b25b      	sxtb	r3, r3
 800192e:	2b00      	cmp	r3, #0
 8001930:	da1f      	bge.n	8001972 <Create_String_buffer+0x8a>
		{
			uint16_t MaskH=0b00111111 & *(Word+N_l) ;
 8001932:	69bb      	ldr	r3, [r7, #24]
 8001934:	68fa      	ldr	r2, [r7, #12]
 8001936:	4413      	add	r3, r2
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	b29b      	uxth	r3, r3
 800193c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001940:	82fb      	strh	r3, [r7, #22]
			uint16_t MaskL=0b01111111 & (*(Word+N_l +1)) ;
 8001942:	69bb      	ldr	r3, [r7, #24]
 8001944:	3301      	adds	r3, #1
 8001946:	68fa      	ldr	r2, [r7, #12]
 8001948:	4413      	add	r3, r2
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	b29b      	uxth	r3, r3
 800194e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001952:	82bb      	strh	r3, [r7, #20]

			char_val|= (MaskH <<6);
 8001954:	8afb      	ldrh	r3, [r7, #22]
 8001956:	019b      	lsls	r3, r3, #6
 8001958:	b21a      	sxth	r2, r3
 800195a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800195e:	4313      	orrs	r3, r2
 8001960:	b21b      	sxth	r3, r3
 8001962:	83fb      	strh	r3, [r7, #30]
			char_val|= (MaskL);
 8001964:	8bfa      	ldrh	r2, [r7, #30]
 8001966:	8abb      	ldrh	r3, [r7, #20]
 8001968:	4313      	orrs	r3, r2
 800196a:	83fb      	strh	r3, [r7, #30]

			N_l++;
 800196c:	69bb      	ldr	r3, [r7, #24]
 800196e:	3301      	adds	r3, #1
 8001970:	61bb      	str	r3, [r7, #24]
		}


		Insert_Font_in_BUF(char_val,Rzad,Cr_String_Buf,Color);
 8001972:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001976:	7ab9      	ldrb	r1, [r7, #10]
 8001978:	8bf8      	ldrh	r0, [r7, #30]
 800197a:	687a      	ldr	r2, [r7, #4]
 800197c:	f000 f81e 	bl	80019bc <Insert_Font_in_BUF>

		//miejsce_znaku=miejsce_znaku+ (xadvance/2) + (xadvance%2);
		miejsce_znaku=miejsce_znaku+ (xadvance);
 8001980:	4b0c      	ldr	r3, [pc, #48]	; (80019b4 <Create_String_buffer+0xcc>)
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	4b0c      	ldr	r3, [pc, #48]	; (80019b8 <Create_String_buffer+0xd0>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4413      	add	r3, r2
 800198a:	4a0a      	ldr	r2, [pc, #40]	; (80019b4 <Create_String_buffer+0xcc>)
 800198c:	6013      	str	r3, [r2, #0]


		if(miejsce_znaku>128)
 800198e:	4b09      	ldr	r3, [pc, #36]	; (80019b4 <Create_String_buffer+0xcc>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	2b80      	cmp	r3, #128	; 0x80
 8001994:	dd01      	ble.n	800199a <Create_String_buffer+0xb2>
		{
			return 1; //error
 8001996:	2301      	movs	r3, #1
 8001998:	e007      	b.n	80019aa <Create_String_buffer+0xc2>
	for(int N_l=0; N_l<Size; N_l++ )
 800199a:	69bb      	ldr	r3, [r7, #24]
 800199c:	3301      	adds	r3, #1
 800199e:	61bb      	str	r3, [r7, #24]
 80019a0:	7afb      	ldrb	r3, [r7, #11]
 80019a2:	69ba      	ldr	r2, [r7, #24]
 80019a4:	429a      	cmp	r2, r3
 80019a6:	dbb0      	blt.n	800190a <Create_String_buffer+0x22>
		}
	}
return 0; //non eror
 80019a8:	2300      	movs	r3, #0
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	3720      	adds	r7, #32
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	2400ccf0 	.word	0x2400ccf0
 80019b8:	2401468c 	.word	0x2401468c

080019bc <Insert_Font_in_BUF>:
uint8_t* Insert_Font_in_BUF(uint16_t char_num,uint8_t Row_num ,uint8_t *Cr_String_Buf, uint8_t Color)  //Umieszcza Litere w Buforze
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b086      	sub	sp, #24
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	603a      	str	r2, [r7, #0]
 80019c4:	461a      	mov	r2, r3
 80019c6:	4603      	mov	r3, r0
 80019c8:	80fb      	strh	r3, [r7, #6]
 80019ca:	460b      	mov	r3, r1
 80019cc:	717b      	strb	r3, [r7, #5]
 80019ce:	4613      	mov	r3, r2
 80019d0:	713b      	strb	r3, [r7, #4]
/*
 *Kazdy bajt bitmapy napisow zawiera pixel natomaist w mojej libce z hub75
 * mam ze w bajcie sa 2 pixle.. (16 kolorwa ) uzyta do napisow jest monochromatyczna czyli w bajcie jest 8 pixli
 */
	uint8_t BIT=0;
 80019d2:	2300      	movs	r3, #0
 80019d4:	73fb      	strb	r3, [r7, #15]

	if(char_num==32) //-- Znak Spacji
 80019d6:	88fb      	ldrh	r3, [r7, #6]
 80019d8:	2b20      	cmp	r3, #32
 80019da:	d104      	bne.n	80019e6 <Insert_Font_in_BUF+0x2a>
	{
		xadvance=7;
 80019dc:	4b5b      	ldr	r3, [pc, #364]	; (8001b4c <Insert_Font_in_BUF+0x190>)
 80019de:	2207      	movs	r2, #7
 80019e0:	601a      	str	r2, [r3, #0]
		return 0;
 80019e2:	2300      	movs	r3, #0
 80019e4:	e0ad      	b.n	8001b42 <Insert_Font_in_BUF+0x186>
	}

	get_font(char_num);   //Grafika  pojedynczegoznaku jest zapisywana w globalnym buforze Font
 80019e6:	88fb      	ldrh	r3, [r7, #6]
 80019e8:	4618      	mov	r0, r3
 80019ea:	f000 f8d5 	bl	8001b98 <get_font>

			change_font_color(Color);
 80019ee:	793b      	ldrb	r3, [r7, #4]
 80019f0:	4618      	mov	r0, r3
 80019f2:	f000 f9e1 	bl	8001db8 <change_font_color>

	  if( (miejsce_znaku)%2==1)
 80019f6:	4b56      	ldr	r3, [pc, #344]	; (8001b50 <Insert_Font_in_BUF+0x194>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	f003 0301 	and.w	r3, r3, #1
 8001a00:	bfb8      	it	lt
 8001a02:	425b      	neglt	r3, r3
 8001a04:	2b01      	cmp	r3, #1
 8001a06:	d103      	bne.n	8001a10 <Insert_Font_in_BUF+0x54>
	  {
		  Zacznij_Wpr_Od=1;  //Wyzszej czesci bajtu
 8001a08:	4b52      	ldr	r3, [pc, #328]	; (8001b54 <Insert_Font_in_BUF+0x198>)
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	601a      	str	r2, [r3, #0]
 8001a0e:	e002      	b.n	8001a16 <Insert_Font_in_BUF+0x5a>
	  }
	  else
	  {
		  Zacznij_Wpr_Od=0;  //Nizszej czesci bajtu
 8001a10:	4b50      	ldr	r3, [pc, #320]	; (8001b54 <Insert_Font_in_BUF+0x198>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	601a      	str	r2, [r3, #0]
	  }
	  int Z_P_Wpr_Cz_Bajtu=Zacznij_Wpr_Od;
 8001a16:	4b4f      	ldr	r3, [pc, #316]	; (8001b54 <Insert_Font_in_BUF+0x198>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	60bb      	str	r3, [r7, #8]


	  for(int V=0; V<(height+yoffset); V++)    //V - Vertical
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	617b      	str	r3, [r7, #20]
 8001a20:	e085      	b.n	8001b2e <Insert_Font_in_BUF+0x172>
	  {
		  p_mark=0;
 8001a22:	4b4d      	ldr	r3, [pc, #308]	; (8001b58 <Insert_Font_in_BUF+0x19c>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	601a      	str	r2, [r3, #0]
		  Zacznij_Wpr_Od=Z_P_Wpr_Cz_Bajtu;
 8001a28:	4a4a      	ldr	r2, [pc, #296]	; (8001b54 <Insert_Font_in_BUF+0x198>)
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	6013      	str	r3, [r2, #0]

		  for(int H=0; H< (width) ; H++)
 8001a2e:	2300      	movs	r3, #0
 8001a30:	613b      	str	r3, [r7, #16]
 8001a32:	e074      	b.n	8001b1e <Insert_Font_in_BUF+0x162>
		  	{
		  		BIT= 0;
 8001a34:	2300      	movs	r3, #0
 8001a36:	73fb      	strb	r3, [r7, #15]
	  			BIT = Font[ (V*(width) +  H ) ] & 0xFF;
 8001a38:	4b48      	ldr	r3, [pc, #288]	; (8001b5c <Insert_Font_in_BUF+0x1a0>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	697a      	ldr	r2, [r7, #20]
 8001a3e:	fb02 f203 	mul.w	r2, r2, r3
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	4413      	add	r3, r2
 8001a46:	4a46      	ldr	r2, [pc, #280]	; (8001b60 <Insert_Font_in_BUF+0x1a4>)
 8001a48:	5cd3      	ldrb	r3, [r2, r3]
 8001a4a:	73fb      	strb	r3, [r7, #15]
	  					if(Zacznij_Wpr_Od==0)
 8001a4c:	4b41      	ldr	r3, [pc, #260]	; (8001b54 <Insert_Font_in_BUF+0x198>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d12d      	bne.n	8001ab0 <Insert_Font_in_BUF+0xf4>
	  						{
	  							if( BIT!=0)  { Cr_String_Buf[ (miejsce_znaku/2) +(Row_num* (128/2) *16 ) + ( (V) * (128/2) )   +p_mark ] |= (BIT<<4) ; }
 8001a54:	7bfb      	ldrb	r3, [r7, #15]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d026      	beq.n	8001aa8 <Insert_Font_in_BUF+0xec>
 8001a5a:	4b3d      	ldr	r3, [pc, #244]	; (8001b50 <Insert_Font_in_BUF+0x194>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	da00      	bge.n	8001a64 <Insert_Font_in_BUF+0xa8>
 8001a62:	3301      	adds	r3, #1
 8001a64:	105b      	asrs	r3, r3, #1
 8001a66:	797a      	ldrb	r2, [r7, #5]
 8001a68:	0292      	lsls	r2, r2, #10
 8001a6a:	1899      	adds	r1, r3, r2
 8001a6c:	697a      	ldr	r2, [r7, #20]
 8001a6e:	0192      	lsls	r2, r2, #6
 8001a70:	4411      	add	r1, r2
 8001a72:	4a39      	ldr	r2, [pc, #228]	; (8001b58 <Insert_Font_in_BUF+0x19c>)
 8001a74:	6812      	ldr	r2, [r2, #0]
 8001a76:	440a      	add	r2, r1
 8001a78:	4611      	mov	r1, r2
 8001a7a:	683a      	ldr	r2, [r7, #0]
 8001a7c:	440a      	add	r2, r1
 8001a7e:	7812      	ldrb	r2, [r2, #0]
 8001a80:	b251      	sxtb	r1, r2
 8001a82:	7bfa      	ldrb	r2, [r7, #15]
 8001a84:	0112      	lsls	r2, r2, #4
 8001a86:	b252      	sxtb	r2, r2
 8001a88:	430a      	orrs	r2, r1
 8001a8a:	b251      	sxtb	r1, r2
 8001a8c:	797a      	ldrb	r2, [r7, #5]
 8001a8e:	0292      	lsls	r2, r2, #10
 8001a90:	441a      	add	r2, r3
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	019b      	lsls	r3, r3, #6
 8001a96:	441a      	add	r2, r3
 8001a98:	4b2f      	ldr	r3, [pc, #188]	; (8001b58 <Insert_Font_in_BUF+0x19c>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4413      	add	r3, r2
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	4413      	add	r3, r2
 8001aa4:	b2ca      	uxtb	r2, r1
 8001aa6:	701a      	strb	r2, [r3, #0]
	  							Zacznij_Wpr_Od=1;
 8001aa8:	4b2a      	ldr	r3, [pc, #168]	; (8001b54 <Insert_Font_in_BUF+0x198>)
 8001aaa:	2201      	movs	r2, #1
 8001aac:	601a      	str	r2, [r3, #0]
							goto END_IT;
 8001aae:	e033      	b.n	8001b18 <Insert_Font_in_BUF+0x15c>
	  						}
	  					if(Zacznij_Wpr_Od==1)
 8001ab0:	4b28      	ldr	r3, [pc, #160]	; (8001b54 <Insert_Font_in_BUF+0x198>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	2b01      	cmp	r3, #1
 8001ab6:	d12e      	bne.n	8001b16 <Insert_Font_in_BUF+0x15a>
	  					{
	  						if( BIT !=0 )  { Cr_String_Buf[ (miejsce_znaku/2) +(Row_num*(128/2)*16 ) + ( (V) * (128/2) )   +p_mark ] |=  BIT; }
 8001ab8:	7bfb      	ldrb	r3, [r7, #15]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d022      	beq.n	8001b04 <Insert_Font_in_BUF+0x148>
 8001abe:	4b24      	ldr	r3, [pc, #144]	; (8001b50 <Insert_Font_in_BUF+0x194>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	da00      	bge.n	8001ac8 <Insert_Font_in_BUF+0x10c>
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	105b      	asrs	r3, r3, #1
 8001aca:	797a      	ldrb	r2, [r7, #5]
 8001acc:	0292      	lsls	r2, r2, #10
 8001ace:	1899      	adds	r1, r3, r2
 8001ad0:	697a      	ldr	r2, [r7, #20]
 8001ad2:	0192      	lsls	r2, r2, #6
 8001ad4:	4411      	add	r1, r2
 8001ad6:	4a20      	ldr	r2, [pc, #128]	; (8001b58 <Insert_Font_in_BUF+0x19c>)
 8001ad8:	6812      	ldr	r2, [r2, #0]
 8001ada:	440a      	add	r2, r1
 8001adc:	4611      	mov	r1, r2
 8001ade:	683a      	ldr	r2, [r7, #0]
 8001ae0:	440a      	add	r2, r1
 8001ae2:	7811      	ldrb	r1, [r2, #0]
 8001ae4:	797a      	ldrb	r2, [r7, #5]
 8001ae6:	0292      	lsls	r2, r2, #10
 8001ae8:	441a      	add	r2, r3
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	019b      	lsls	r3, r3, #6
 8001aee:	441a      	add	r2, r3
 8001af0:	4b19      	ldr	r3, [pc, #100]	; (8001b58 <Insert_Font_in_BUF+0x19c>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4413      	add	r3, r2
 8001af6:	461a      	mov	r2, r3
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	4413      	add	r3, r2
 8001afc:	7bfa      	ldrb	r2, [r7, #15]
 8001afe:	430a      	orrs	r2, r1
 8001b00:	b2d2      	uxtb	r2, r2
 8001b02:	701a      	strb	r2, [r3, #0]

	  				  		p_mark++;
 8001b04:	4b14      	ldr	r3, [pc, #80]	; (8001b58 <Insert_Font_in_BUF+0x19c>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	3301      	adds	r3, #1
 8001b0a:	4a13      	ldr	r2, [pc, #76]	; (8001b58 <Insert_Font_in_BUF+0x19c>)
 8001b0c:	6013      	str	r3, [r2, #0]
	  				  		Zacznij_Wpr_Od=0;
 8001b0e:	4b11      	ldr	r3, [pc, #68]	; (8001b54 <Insert_Font_in_BUF+0x198>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	601a      	str	r2, [r3, #0]
 8001b14:	e000      	b.n	8001b18 <Insert_Font_in_BUF+0x15c>
	  					}
	  				END_IT:;
 8001b16:	bf00      	nop
		  for(int H=0; H< (width) ; H++)
 8001b18:	693b      	ldr	r3, [r7, #16]
 8001b1a:	3301      	adds	r3, #1
 8001b1c:	613b      	str	r3, [r7, #16]
 8001b1e:	4b0f      	ldr	r3, [pc, #60]	; (8001b5c <Insert_Font_in_BUF+0x1a0>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	693a      	ldr	r2, [r7, #16]
 8001b24:	429a      	cmp	r2, r3
 8001b26:	db85      	blt.n	8001a34 <Insert_Font_in_BUF+0x78>
	  for(int V=0; V<(height+yoffset); V++)    //V - Vertical
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	3301      	adds	r3, #1
 8001b2c:	617b      	str	r3, [r7, #20]
 8001b2e:	4b0d      	ldr	r3, [pc, #52]	; (8001b64 <Insert_Font_in_BUF+0x1a8>)
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	4b0d      	ldr	r3, [pc, #52]	; (8001b68 <Insert_Font_in_BUF+0x1ac>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4413      	add	r3, r2
 8001b38:	697a      	ldr	r2, [r7, #20]
 8001b3a:	429a      	cmp	r2, r3
 8001b3c:	f6ff af71 	blt.w	8001a22 <Insert_Font_in_BUF+0x66>
		  	}
		}
	  return 0;
 8001b40:	2300      	movs	r3, #0
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	3718      	adds	r7, #24
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	2401468c 	.word	0x2401468c
 8001b50:	2400ccf0 	.word	0x2400ccf0
 8001b54:	2400ccf8 	.word	0x2400ccf8
 8001b58:	2400ccf4 	.word	0x2400ccf4
 8001b5c:	24014690 	.word	0x24014690
 8001b60:	24014464 	.word	0x24014464
 8001b64:	24014460 	.word	0x24014460
 8001b68:	2400f638 	.word	0x2400f638

08001b6c <get_bit>:
uint8_t get_bit(uint8_t value,uint8_t nr_bit)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	4603      	mov	r3, r0
 8001b74:	460a      	mov	r2, r1
 8001b76:	71fb      	strb	r3, [r7, #7]
 8001b78:	4613      	mov	r3, r2
 8001b7a:	71bb      	strb	r3, [r7, #6]
	return (value >> nr_bit) & 1;
 8001b7c:	79fa      	ldrb	r2, [r7, #7]
 8001b7e:	79bb      	ldrb	r3, [r7, #6]
 8001b80:	fa42 f303 	asr.w	r3, r2, r3
 8001b84:	b2db      	uxtb	r3, r3
 8001b86:	f003 0301 	and.w	r3, r3, #1
 8001b8a:	b2db      	uxtb	r3, r3
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	370c      	adds	r7, #12
 8001b90:	46bd      	mov	sp, r7
 8001b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b96:	4770      	bx	lr

08001b98 <get_font>:
uint8_t get_font(uint16_t char_num)   //z bit mapy monochromatycznej
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b08a      	sub	sp, #40	; 0x28
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	80fb      	strh	r3, [r7, #6]
	//Wyjmuje pojedynczy znak z bitmapy i
	//rozbijam go tak zeby kazdy pixel mial przypisany swoj bajt --- latwiej manewrowac danymi dalej

	for(int i=0; i<256; i++)
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	627b      	str	r3, [r7, #36]	; 0x24
 8001ba6:	e007      	b.n	8001bb8 <get_font+0x20>
	{
		Font[i]=0;
 8001ba8:	4a3f      	ldr	r2, [pc, #252]	; (8001ca8 <get_font+0x110>)
 8001baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bac:	4413      	add	r3, r2
 8001bae:	2200      	movs	r2, #0
 8001bb0:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<256; i++)
 8001bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bb4:	3301      	adds	r3, #1
 8001bb6:	627b      	str	r3, [r7, #36]	; 0x24
 8001bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bba:	2bff      	cmp	r3, #255	; 0xff
 8001bbc:	ddf4      	ble.n	8001ba8 <get_font+0x10>
	}

	Odczytaj_znak_S16_uc8(char_num);
 8001bbe:	88fb      	ldrh	r3, [r7, #6]
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f000 f91d 	bl	8001e00 <Odczytaj_znak_S16_uc8>

	int x_base=0;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	613b      	str	r3, [r7, #16]
	int r_x=0;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	623b      	str	r3, [r7, #32]
	int next_x=0;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	61fb      	str	r3, [r7, #28]

	int bit_val_xybit=0;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	60fb      	str	r3, [r7, #12]

				x_base=x/8;
 8001bd6:	4b35      	ldr	r3, [pc, #212]	; (8001cac <get_font+0x114>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	da00      	bge.n	8001be0 <get_font+0x48>
 8001bde:	3307      	adds	r3, #7
 8001be0:	10db      	asrs	r3, r3, #3
 8001be2:	613b      	str	r3, [r7, #16]
				r_x=x%8;
 8001be4:	4b31      	ldr	r3, [pc, #196]	; (8001cac <get_font+0x114>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	425a      	negs	r2, r3
 8001bea:	f003 0307 	and.w	r3, r3, #7
 8001bee:	f002 0207 	and.w	r2, r2, #7
 8001bf2:	bf58      	it	pl
 8001bf4:	4253      	negpl	r3, r2
 8001bf6:	623b      	str	r3, [r7, #32]

					for(int i=0; i<height; i++)
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	61bb      	str	r3, [r7, #24]
 8001bfc:	e048      	b.n	8001c90 <get_font+0xf8>
					{
						next_x=0;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	61fb      	str	r3, [r7, #28]
						r_x=x%8;
 8001c02:	4b2a      	ldr	r3, [pc, #168]	; (8001cac <get_font+0x114>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	425a      	negs	r2, r3
 8001c08:	f003 0307 	and.w	r3, r3, #7
 8001c0c:	f002 0207 	and.w	r2, r2, #7
 8001c10:	bf58      	it	pl
 8001c12:	4253      	negpl	r3, r2
 8001c14:	623b      	str	r3, [r7, #32]
						r_x=7-r_x;
 8001c16:	6a3b      	ldr	r3, [r7, #32]
 8001c18:	f1c3 0307 	rsb	r3, r3, #7
 8001c1c:	623b      	str	r3, [r7, #32]

						for(int j=0; j<width; j++)
 8001c1e:	2300      	movs	r3, #0
 8001c20:	617b      	str	r3, [r7, #20]
 8001c22:	e02d      	b.n	8001c80 <get_font+0xe8>
						{
															//linia 			rzad
							bit_val_xybit=get_bit(Fonts_16[x_base+next_x+   (y*64) + (i*64)  ],r_x);
 8001c24:	693a      	ldr	r2, [r7, #16]
 8001c26:	69fb      	ldr	r3, [r7, #28]
 8001c28:	441a      	add	r2, r3
 8001c2a:	4b21      	ldr	r3, [pc, #132]	; (8001cb0 <get_font+0x118>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	019b      	lsls	r3, r3, #6
 8001c30:	441a      	add	r2, r3
 8001c32:	69bb      	ldr	r3, [r7, #24]
 8001c34:	019b      	lsls	r3, r3, #6
 8001c36:	4413      	add	r3, r2
 8001c38:	4a1e      	ldr	r2, [pc, #120]	; (8001cb4 <get_font+0x11c>)
 8001c3a:	5cd3      	ldrb	r3, [r2, r3]
 8001c3c:	6a3a      	ldr	r2, [r7, #32]
 8001c3e:	b2d2      	uxtb	r2, r2
 8001c40:	4611      	mov	r1, r2
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7ff ff92 	bl	8001b6c <get_bit>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	60fb      	str	r3, [r7, #12]

							Font[ j+ (i*width) ]=bit_val_xybit;
 8001c4c:	4b1a      	ldr	r3, [pc, #104]	; (8001cb8 <get_font+0x120>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	69ba      	ldr	r2, [r7, #24]
 8001c52:	fb02 f203 	mul.w	r2, r2, r3
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	4413      	add	r3, r2
 8001c5a:	68fa      	ldr	r2, [r7, #12]
 8001c5c:	b2d1      	uxtb	r1, r2
 8001c5e:	4a12      	ldr	r2, [pc, #72]	; (8001ca8 <get_font+0x110>)
 8001c60:	54d1      	strb	r1, [r2, r3]

							r_x--;
 8001c62:	6a3b      	ldr	r3, [r7, #32]
 8001c64:	3b01      	subs	r3, #1
 8001c66:	623b      	str	r3, [r7, #32]
							if(r_x==-1)
 8001c68:	6a3b      	ldr	r3, [r7, #32]
 8001c6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c6e:	d104      	bne.n	8001c7a <get_font+0xe2>
							{
								r_x=7;
 8001c70:	2307      	movs	r3, #7
 8001c72:	623b      	str	r3, [r7, #32]
								next_x++;
 8001c74:	69fb      	ldr	r3, [r7, #28]
 8001c76:	3301      	adds	r3, #1
 8001c78:	61fb      	str	r3, [r7, #28]
						for(int j=0; j<width; j++)
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	3301      	adds	r3, #1
 8001c7e:	617b      	str	r3, [r7, #20]
 8001c80:	4b0d      	ldr	r3, [pc, #52]	; (8001cb8 <get_font+0x120>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	697a      	ldr	r2, [r7, #20]
 8001c86:	429a      	cmp	r2, r3
 8001c88:	dbcc      	blt.n	8001c24 <get_font+0x8c>
					for(int i=0; i<height; i++)
 8001c8a:	69bb      	ldr	r3, [r7, #24]
 8001c8c:	3301      	adds	r3, #1
 8001c8e:	61bb      	str	r3, [r7, #24]
 8001c90:	4b0a      	ldr	r3, [pc, #40]	; (8001cbc <get_font+0x124>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	69ba      	ldr	r2, [r7, #24]
 8001c96:	429a      	cmp	r2, r3
 8001c98:	dbb1      	blt.n	8001bfe <get_font+0x66>
						}


					}

	siding_font();
 8001c9a:	f000 f811 	bl	8001cc0 <siding_font>
	return 0;
 8001c9e:	2300      	movs	r3, #0
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	3728      	adds	r7, #40	; 0x28
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	24014464 	.word	0x24014464
 8001cac:	2400f634 	.word	0x2400f634
 8001cb0:	2401445c 	.word	0x2401445c
 8001cb4:	24000004 	.word	0x24000004
 8001cb8:	24014690 	.word	0x24014690
 8001cbc:	24014460 	.word	0x24014460

08001cc0 <siding_font>:
uint8_t siding_font()   // przesuwanie odpowiednio litery
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 8001cc6:	af00      	add	r7, sp, #0
	uint8_t Siding_Font[550];  //musi byc wiekszy aby dane sie nie nadpisaly przy przesuwaniu, co moze wykrzaczyc nawet i calego procka
	for(int i=0; i<256; i++)
 8001cc8:	2300      	movs	r3, #0
 8001cca:	f8c7 3234 	str.w	r3, [r7, #564]	; 0x234
 8001cce:	e00a      	b.n	8001ce6 <siding_font+0x26>
	{
		Siding_Font[i]=0;
 8001cd0:	463a      	mov	r2, r7
 8001cd2:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8001cd6:	4413      	add	r3, r2
 8001cd8:	2200      	movs	r2, #0
 8001cda:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<256; i++)
 8001cdc:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8001ce0:	3301      	adds	r3, #1
 8001ce2:	f8c7 3234 	str.w	r3, [r7, #564]	; 0x234
 8001ce6:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8001cea:	2bff      	cmp	r3, #255	; 0xff
 8001cec:	ddf0      	ble.n	8001cd0 <siding_font+0x10>
	}

	for(int i=0; i<(18) ; i++)
 8001cee:	2300      	movs	r3, #0
 8001cf0:	f8c7 3230 	str.w	r3, [r7, #560]	; 0x230
 8001cf4:	e033      	b.n	8001d5e <siding_font+0x9e>
	{
		for(int j=0; j<(width); j++)
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c
 8001cfc:	e024      	b.n	8001d48 <siding_font+0x88>
		{

			Siding_Font[ j+ xoffset +     ( (yoffset)*width) + (i*width)  ] =   Font[ j+ (i*width)];
 8001cfe:	4b2a      	ldr	r3, [pc, #168]	; (8001da8 <siding_font+0xe8>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f8d7 2230 	ldr.w	r2, [r7, #560]	; 0x230
 8001d06:	fb02 f203 	mul.w	r2, r2, r3
 8001d0a:	f8d7 322c 	ldr.w	r3, [r7, #556]	; 0x22c
 8001d0e:	441a      	add	r2, r3
 8001d10:	4b26      	ldr	r3, [pc, #152]	; (8001dac <siding_font+0xec>)
 8001d12:	6819      	ldr	r1, [r3, #0]
 8001d14:	f8d7 322c 	ldr.w	r3, [r7, #556]	; 0x22c
 8001d18:	4419      	add	r1, r3
 8001d1a:	4b25      	ldr	r3, [pc, #148]	; (8001db0 <siding_font+0xf0>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4822      	ldr	r0, [pc, #136]	; (8001da8 <siding_font+0xe8>)
 8001d20:	6800      	ldr	r0, [r0, #0]
 8001d22:	fb00 f303 	mul.w	r3, r0, r3
 8001d26:	4419      	add	r1, r3
 8001d28:	4b1f      	ldr	r3, [pc, #124]	; (8001da8 <siding_font+0xe8>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f8d7 0230 	ldr.w	r0, [r7, #560]	; 0x230
 8001d30:	fb00 f303 	mul.w	r3, r0, r3
 8001d34:	440b      	add	r3, r1
 8001d36:	491f      	ldr	r1, [pc, #124]	; (8001db4 <siding_font+0xf4>)
 8001d38:	5c89      	ldrb	r1, [r1, r2]
 8001d3a:	463a      	mov	r2, r7
 8001d3c:	54d1      	strb	r1, [r2, r3]
		for(int j=0; j<(width); j++)
 8001d3e:	f8d7 322c 	ldr.w	r3, [r7, #556]	; 0x22c
 8001d42:	3301      	adds	r3, #1
 8001d44:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c
 8001d48:	4b17      	ldr	r3, [pc, #92]	; (8001da8 <siding_font+0xe8>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f8d7 222c 	ldr.w	r2, [r7, #556]	; 0x22c
 8001d50:	429a      	cmp	r2, r3
 8001d52:	dbd4      	blt.n	8001cfe <siding_font+0x3e>
	for(int i=0; i<(18) ; i++)
 8001d54:	f8d7 3230 	ldr.w	r3, [r7, #560]	; 0x230
 8001d58:	3301      	adds	r3, #1
 8001d5a:	f8c7 3230 	str.w	r3, [r7, #560]	; 0x230
 8001d5e:	f8d7 3230 	ldr.w	r3, [r7, #560]	; 0x230
 8001d62:	2b11      	cmp	r3, #17
 8001d64:	ddc7      	ble.n	8001cf6 <siding_font+0x36>
		}
	}
	for(int i=0; i<255; i++)
 8001d66:	2300      	movs	r3, #0
 8001d68:	f8c7 3228 	str.w	r3, [r7, #552]	; 0x228
 8001d6c:	e00f      	b.n	8001d8e <siding_font+0xce>
	{
		Font[i]=Siding_Font[i];
 8001d6e:	463a      	mov	r2, r7
 8001d70:	f8d7 3228 	ldr.w	r3, [r7, #552]	; 0x228
 8001d74:	4413      	add	r3, r2
 8001d76:	7819      	ldrb	r1, [r3, #0]
 8001d78:	4a0e      	ldr	r2, [pc, #56]	; (8001db4 <siding_font+0xf4>)
 8001d7a:	f8d7 3228 	ldr.w	r3, [r7, #552]	; 0x228
 8001d7e:	4413      	add	r3, r2
 8001d80:	460a      	mov	r2, r1
 8001d82:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<255; i++)
 8001d84:	f8d7 3228 	ldr.w	r3, [r7, #552]	; 0x228
 8001d88:	3301      	adds	r3, #1
 8001d8a:	f8c7 3228 	str.w	r3, [r7, #552]	; 0x228
 8001d8e:	f8d7 3228 	ldr.w	r3, [r7, #552]	; 0x228
 8001d92:	2bfe      	cmp	r3, #254	; 0xfe
 8001d94:	ddeb      	ble.n	8001d6e <siding_font+0xae>
	}
	return 0;
 8001d96:	2300      	movs	r3, #0
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f507 770f 	add.w	r7, r7, #572	; 0x23c
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop
 8001da8:	24014690 	.word	0x24014690
 8001dac:	2400f630 	.word	0x2400f630
 8001db0:	2400f638 	.word	0x2400f638
 8001db4:	24014464 	.word	0x24014464

08001db8 <change_font_color>:
void change_font_color(uint8_t Color)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b085      	sub	sp, #20
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	71fb      	strb	r3, [r7, #7]
	for(int i=0; i<300; i++)
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	60fb      	str	r3, [r7, #12]
 8001dc6:	e00d      	b.n	8001de4 <change_font_color+0x2c>
	{

		if(Font[i]!=0)
 8001dc8:	4a0c      	ldr	r2, [pc, #48]	; (8001dfc <change_font_color+0x44>)
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	4413      	add	r3, r2
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d004      	beq.n	8001dde <change_font_color+0x26>
		{
			Font[i]=Color;
 8001dd4:	4a09      	ldr	r2, [pc, #36]	; (8001dfc <change_font_color+0x44>)
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	4413      	add	r3, r2
 8001dda:	79fa      	ldrb	r2, [r7, #7]
 8001ddc:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<300; i++)
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	3301      	adds	r3, #1
 8001de2:	60fb      	str	r3, [r7, #12]
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001dea:	dbed      	blt.n	8001dc8 <change_font_color+0x10>
		}
	}
}
 8001dec:	bf00      	nop
 8001dee:	bf00      	nop
 8001df0:	3714      	adds	r7, #20
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr
 8001dfa:	bf00      	nop
 8001dfc:	24014464 	.word	0x24014464

08001e00 <Odczytaj_znak_S16_uc8>:
void Odczytaj_znak_S16_uc8 (uint16_t  char_num)   //tabela wygenerowana za pomoca runnable-hiero.jar
{
 8001e00:	b480      	push	{r7}
 8001e02:	b083      	sub	sp, #12
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	4603      	mov	r3, r0
 8001e08:	80fb      	strh	r3, [r7, #6]

	switch(char_num)
 8001e0a:	88fb      	ldrh	r3, [r7, #6]
 8001e0c:	f240 127f 	movw	r2, #383	; 0x17f
 8001e10:	4293      	cmp	r3, r2
 8001e12:	f204 81e1 	bhi.w	80061d8 <Odczytaj_znak_S16_uc8+0x43d8>
 8001e16:	a101      	add	r1, pc, #4	; (adr r1, 8001e1c <Odczytaj_znak_S16_uc8+0x1c>)
 8001e18:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001e1c:	0800241d 	.word	0x0800241d
 8001e20:	080061d9 	.word	0x080061d9
 8001e24:	080061d9 	.word	0x080061d9
 8001e28:	080061d9 	.word	0x080061d9
 8001e2c:	080061d9 	.word	0x080061d9
 8001e30:	080061d9 	.word	0x080061d9
 8001e34:	080061d9 	.word	0x080061d9
 8001e38:	080061d9 	.word	0x080061d9
 8001e3c:	080061d9 	.word	0x080061d9
 8001e40:	080061d9 	.word	0x080061d9
 8001e44:	080061d9 	.word	0x080061d9
 8001e48:	080061d9 	.word	0x080061d9
 8001e4c:	080061d9 	.word	0x080061d9
 8001e50:	0800244d 	.word	0x0800244d
 8001e54:	080061d9 	.word	0x080061d9
 8001e58:	080061d9 	.word	0x080061d9
 8001e5c:	080061d9 	.word	0x080061d9
 8001e60:	080061d9 	.word	0x080061d9
 8001e64:	080061d9 	.word	0x080061d9
 8001e68:	080061d9 	.word	0x080061d9
 8001e6c:	080061d9 	.word	0x080061d9
 8001e70:	080061d9 	.word	0x080061d9
 8001e74:	080061d9 	.word	0x080061d9
 8001e78:	080061d9 	.word	0x080061d9
 8001e7c:	080061d9 	.word	0x080061d9
 8001e80:	080061d9 	.word	0x080061d9
 8001e84:	080061d9 	.word	0x080061d9
 8001e88:	080061d9 	.word	0x080061d9
 8001e8c:	080061d9 	.word	0x080061d9
 8001e90:	080061d9 	.word	0x080061d9
 8001e94:	080061d9 	.word	0x080061d9
 8001e98:	080061d9 	.word	0x080061d9
 8001e9c:	080061d9 	.word	0x080061d9
 8001ea0:	0800247d 	.word	0x0800247d
 8001ea4:	080024ad 	.word	0x080024ad
 8001ea8:	080024db 	.word	0x080024db
 8001eac:	0800250b 	.word	0x0800250b
 8001eb0:	0800253b 	.word	0x0800253b
 8001eb4:	0800256b 	.word	0x0800256b
 8001eb8:	0800259b 	.word	0x0800259b
 8001ebc:	080025c9 	.word	0x080025c9
 8001ec0:	080025f9 	.word	0x080025f9
 8001ec4:	0800262b 	.word	0x0800262b
 8001ec8:	0800265b 	.word	0x0800265b
 8001ecc:	080026a9 	.word	0x080026a9
 8001ed0:	080026d9 	.word	0x080026d9
 8001ed4:	08002707 	.word	0x08002707
 8001ed8:	08002735 	.word	0x08002735
 8001edc:	08002767 	.word	0x08002767
 8001ee0:	08002797 	.word	0x08002797
 8001ee4:	080027c5 	.word	0x080027c5
 8001ee8:	080027f3 	.word	0x080027f3
 8001eec:	08002823 	.word	0x08002823
 8001ef0:	08002851 	.word	0x08002851
 8001ef4:	0800287f 	.word	0x0800287f
 8001ef8:	080028ad 	.word	0x080028ad
 8001efc:	080028db 	.word	0x080028db
 8001f00:	08002925 	.word	0x08002925
 8001f04:	08002953 	.word	0x08002953
 8001f08:	08002983 	.word	0x08002983
 8001f0c:	080029b1 	.word	0x080029b1
 8001f10:	080029e1 	.word	0x080029e1
 8001f14:	08002a0f 	.word	0x08002a0f
 8001f18:	08002a3f 	.word	0x08002a3f
 8001f1c:	08002a6d 	.word	0x08002a6d
 8001f20:	08002a9d 	.word	0x08002a9d
 8001f24:	08002acd 	.word	0x08002acd
 8001f28:	08002afb 	.word	0x08002afb
 8001f2c:	08002b29 	.word	0x08002b29
 8001f30:	08002b57 	.word	0x08002b57
 8001f34:	08002ba1 	.word	0x08002ba1
 8001f38:	08002bcf 	.word	0x08002bcf
 8001f3c:	08002bfd 	.word	0x08002bfd
 8001f40:	08002c2b 	.word	0x08002c2b
 8001f44:	08002c59 	.word	0x08002c59
 8001f48:	08002c87 	.word	0x08002c87
 8001f4c:	08002cb5 	.word	0x08002cb5
 8001f50:	08002ce3 	.word	0x08002ce3
 8001f54:	08002d11 	.word	0x08002d11
 8001f58:	08002d3f 	.word	0x08002d3f
 8001f5c:	08002d6d 	.word	0x08002d6d
 8001f60:	08002d9d 	.word	0x08002d9d
 8001f64:	08002dcd 	.word	0x08002dcd
 8001f68:	08002e19 	.word	0x08002e19
 8001f6c:	08002e49 	.word	0x08002e49
 8001f70:	08002e79 	.word	0x08002e79
 8001f74:	08002ea9 	.word	0x08002ea9
 8001f78:	08002edb 	.word	0x08002edb
 8001f7c:	08002f0d 	.word	0x08002f0d
 8001f80:	08002f3f 	.word	0x08002f3f
 8001f84:	08002f71 	.word	0x08002f71
 8001f88:	08002fa1 	.word	0x08002fa1
 8001f8c:	08002fd1 	.word	0x08002fd1
 8001f90:	08003003 	.word	0x08003003
 8001f94:	08003033 	.word	0x08003033
 8001f98:	08003061 	.word	0x08003061
 8001f9c:	080030ad 	.word	0x080030ad
 8001fa0:	080030dd 	.word	0x080030dd
 8001fa4:	0800310d 	.word	0x0800310d
 8001fa8:	0800313d 	.word	0x0800313d
 8001fac:	0800316d 	.word	0x0800316d
 8001fb0:	0800319d 	.word	0x0800319d
 8001fb4:	080031cd 	.word	0x080031cd
 8001fb8:	080031fd 	.word	0x080031fd
 8001fbc:	0800322d 	.word	0x0800322d
 8001fc0:	0800325d 	.word	0x0800325d
 8001fc4:	0800328d 	.word	0x0800328d
 8001fc8:	080032bf 	.word	0x080032bf
 8001fcc:	080032ef 	.word	0x080032ef
 8001fd0:	08003339 	.word	0x08003339
 8001fd4:	08003369 	.word	0x08003369
 8001fd8:	08003397 	.word	0x08003397
 8001fdc:	080033c5 	.word	0x080033c5
 8001fe0:	080033f5 	.word	0x080033f5
 8001fe4:	08003425 	.word	0x08003425
 8001fe8:	08003453 	.word	0x08003453
 8001fec:	08003481 	.word	0x08003481
 8001ff0:	080034b1 	.word	0x080034b1
 8001ff4:	080034df 	.word	0x080034df
 8001ff8:	0800350f 	.word	0x0800350f
 8001ffc:	0800353f 	.word	0x0800353f
 8002000:	0800356f 	.word	0x0800356f
 8002004:	080035bd 	.word	0x080035bd
 8002008:	080035eb 	.word	0x080035eb
 800200c:	0800361b 	.word	0x0800361b
 8002010:	0800364b 	.word	0x0800364b
 8002014:	0800367b 	.word	0x0800367b
 8002018:	080061d9 	.word	0x080061d9
 800201c:	080061d9 	.word	0x080061d9
 8002020:	080061d9 	.word	0x080061d9
 8002024:	080061d9 	.word	0x080061d9
 8002028:	080061d9 	.word	0x080061d9
 800202c:	080061d9 	.word	0x080061d9
 8002030:	080061d9 	.word	0x080061d9
 8002034:	080061d9 	.word	0x080061d9
 8002038:	080061d9 	.word	0x080061d9
 800203c:	080061d9 	.word	0x080061d9
 8002040:	080061d9 	.word	0x080061d9
 8002044:	080061d9 	.word	0x080061d9
 8002048:	080061d9 	.word	0x080061d9
 800204c:	080061d9 	.word	0x080061d9
 8002050:	080061d9 	.word	0x080061d9
 8002054:	080061d9 	.word	0x080061d9
 8002058:	080061d9 	.word	0x080061d9
 800205c:	080061d9 	.word	0x080061d9
 8002060:	080061d9 	.word	0x080061d9
 8002064:	080061d9 	.word	0x080061d9
 8002068:	080061d9 	.word	0x080061d9
 800206c:	080061d9 	.word	0x080061d9
 8002070:	080061d9 	.word	0x080061d9
 8002074:	080061d9 	.word	0x080061d9
 8002078:	080061d9 	.word	0x080061d9
 800207c:	080061d9 	.word	0x080061d9
 8002080:	080061d9 	.word	0x080061d9
 8002084:	080061d9 	.word	0x080061d9
 8002088:	080061d9 	.word	0x080061d9
 800208c:	080061d9 	.word	0x080061d9
 8002090:	080061d9 	.word	0x080061d9
 8002094:	080061d9 	.word	0x080061d9
 8002098:	080061d9 	.word	0x080061d9
 800209c:	080036a9 	.word	0x080036a9
 80020a0:	080036d9 	.word	0x080036d9
 80020a4:	08003709 	.word	0x08003709
 80020a8:	08003737 	.word	0x08003737
 80020ac:	08003767 	.word	0x08003767
 80020b0:	08003797 	.word	0x08003797
 80020b4:	080037c7 	.word	0x080037c7
 80020b8:	080037f5 	.word	0x080037f5
 80020bc:	08003841 	.word	0x08003841
 80020c0:	0800386f 	.word	0x0800386f
 80020c4:	0800389f 	.word	0x0800389f
 80020c8:	080038cd 	.word	0x080038cd
 80020cc:	080038fd 	.word	0x080038fd
 80020d0:	080061d9 	.word	0x080061d9
 80020d4:	0800392b 	.word	0x0800392b
 80020d8:	0800395d 	.word	0x0800395d
 80020dc:	0800398f 	.word	0x0800398f
 80020e0:	080039bd 	.word	0x080039bd
 80020e4:	080039eb 	.word	0x080039eb
 80020e8:	08003a1b 	.word	0x08003a1b
 80020ec:	08003a4b 	.word	0x08003a4b
 80020f0:	08003a79 	.word	0x08003a79
 80020f4:	08003ac5 	.word	0x08003ac5
 80020f8:	08003af5 	.word	0x08003af5
 80020fc:	08003b23 	.word	0x08003b23
 8002100:	08003b51 	.word	0x08003b51
 8002104:	08003b81 	.word	0x08003b81
 8002108:	08003baf 	.word	0x08003baf
 800210c:	08003bdf 	.word	0x08003bdf
 8002110:	08003c0f 	.word	0x08003c0f
 8002114:	08003c3f 	.word	0x08003c3f
 8002118:	08003c71 	.word	0x08003c71
 800211c:	08003c9f 	.word	0x08003c9f
 8002120:	08003cd1 	.word	0x08003cd1
 8002124:	08003d03 	.word	0x08003d03
 8002128:	08003d51 	.word	0x08003d51
 800212c:	08003d83 	.word	0x08003d83
 8002130:	08003db5 	.word	0x08003db5
 8002134:	08003de7 	.word	0x08003de7
 8002138:	08003e17 	.word	0x08003e17
 800213c:	08003e45 	.word	0x08003e45
 8002140:	08003e75 	.word	0x08003e75
 8002144:	08003ea5 	.word	0x08003ea5
 8002148:	08003ed5 	.word	0x08003ed5
 800214c:	08003f05 	.word	0x08003f05
 8002150:	08003f37 	.word	0x08003f37
 8002154:	08003f67 	.word	0x08003f67
 8002158:	08003f99 	.word	0x08003f99
 800215c:	08003fe9 	.word	0x08003fe9
 8002160:	08004019 	.word	0x08004019
 8002164:	08004049 	.word	0x08004049
 8002168:	08004079 	.word	0x08004079
 800216c:	080040a9 	.word	0x080040a9
 8002170:	080040d9 	.word	0x080040d9
 8002174:	08004109 	.word	0x08004109
 8002178:	0800413b 	.word	0x0800413b
 800217c:	0800416b 	.word	0x0800416b
 8002180:	08004199 	.word	0x08004199
 8002184:	080041cb 	.word	0x080041cb
 8002188:	080041fd 	.word	0x080041fd
 800218c:	0800422f 	.word	0x0800422f
 8002190:	0800427d 	.word	0x0800427d
 8002194:	080042b1 	.word	0x080042b1
 8002198:	080042df 	.word	0x080042df
 800219c:	0800430d 	.word	0x0800430d
 80021a0:	0800433b 	.word	0x0800433b
 80021a4:	08004369 	.word	0x08004369
 80021a8:	08004397 	.word	0x08004397
 80021ac:	080043c5 	.word	0x080043c5
 80021b0:	080043f3 	.word	0x080043f3
 80021b4:	08004421 	.word	0x08004421
 80021b8:	0800444f 	.word	0x0800444f
 80021bc:	0800447d 	.word	0x0800447d
 80021c0:	080044ab 	.word	0x080044ab
 80021c4:	080044f5 	.word	0x080044f5
 80021c8:	08004523 	.word	0x08004523
 80021cc:	08004551 	.word	0x08004551
 80021d0:	08004581 	.word	0x08004581
 80021d4:	080045af 	.word	0x080045af
 80021d8:	080045df 	.word	0x080045df
 80021dc:	0800460f 	.word	0x0800460f
 80021e0:	0800463d 	.word	0x0800463d
 80021e4:	0800466b 	.word	0x0800466b
 80021e8:	08004699 	.word	0x08004699
 80021ec:	080046c9 	.word	0x080046c9
 80021f0:	080046f9 	.word	0x080046f9
 80021f4:	08004729 	.word	0x08004729
 80021f8:	08004775 	.word	0x08004775
 80021fc:	080047a3 	.word	0x080047a3
 8002200:	080047d1 	.word	0x080047d1
 8002204:	08004801 	.word	0x08004801
 8002208:	08004831 	.word	0x08004831
 800220c:	08004861 	.word	0x08004861
 8002210:	08004891 	.word	0x08004891
 8002214:	080048c3 	.word	0x080048c3
 8002218:	080048f3 	.word	0x080048f3
 800221c:	08004925 	.word	0x08004925
 8002220:	08004959 	.word	0x08004959
 8002224:	08004989 	.word	0x08004989
 8002228:	080049bd 	.word	0x080049bd
 800222c:	08004a09 	.word	0x08004a09
 8002230:	08004a3b 	.word	0x08004a3b
 8002234:	08004a6b 	.word	0x08004a6b
 8002238:	08004a9d 	.word	0x08004a9d
 800223c:	08004acd 	.word	0x08004acd
 8002240:	08004afd 	.word	0x08004afd
 8002244:	08004b2d 	.word	0x08004b2d
 8002248:	08004b5d 	.word	0x08004b5d
 800224c:	08004b8d 	.word	0x08004b8d
 8002250:	08004bbf 	.word	0x08004bbf
 8002254:	08004bef 	.word	0x08004bef
 8002258:	08004c21 	.word	0x08004c21
 800225c:	08004c51 	.word	0x08004c51
 8002260:	08004c9d 	.word	0x08004c9d
 8002264:	08004ccd 	.word	0x08004ccd
 8002268:	08004cff 	.word	0x08004cff
 800226c:	08004d2f 	.word	0x08004d2f
 8002270:	08004d5f 	.word	0x08004d5f
 8002274:	08004d8f 	.word	0x08004d8f
 8002278:	08004dc1 	.word	0x08004dc1
 800227c:	08004df1 	.word	0x08004df1
 8002280:	08004e21 	.word	0x08004e21
 8002284:	08004e51 	.word	0x08004e51
 8002288:	08004e83 	.word	0x08004e83
 800228c:	08004eb3 	.word	0x08004eb3
 8002290:	08004ee3 	.word	0x08004ee3
 8002294:	08004f31 	.word	0x08004f31
 8002298:	08004f61 	.word	0x08004f61
 800229c:	08004f91 	.word	0x08004f91
 80022a0:	08004fc1 	.word	0x08004fc1
 80022a4:	08004ff1 	.word	0x08004ff1
 80022a8:	0800501f 	.word	0x0800501f
 80022ac:	0800504d 	.word	0x0800504d
 80022b0:	0800507d 	.word	0x0800507d
 80022b4:	080050ad 	.word	0x080050ad
 80022b8:	080050dd 	.word	0x080050dd
 80022bc:	0800510d 	.word	0x0800510d
 80022c0:	0800513f 	.word	0x0800513f
 80022c4:	0800516f 	.word	0x0800516f
 80022c8:	080051bd 	.word	0x080051bd
 80022cc:	080051ed 	.word	0x080051ed
 80022d0:	0800521f 	.word	0x0800521f
 80022d4:	0800524f 	.word	0x0800524f
 80022d8:	0800527d 	.word	0x0800527d
 80022dc:	080052ab 	.word	0x080052ab
 80022e0:	080052db 	.word	0x080052db
 80022e4:	08005309 	.word	0x08005309
 80022e8:	08005337 	.word	0x08005337
 80022ec:	08005365 	.word	0x08005365
 80022f0:	08005395 	.word	0x08005395
 80022f4:	080053c5 	.word	0x080053c5
 80022f8:	080053f3 	.word	0x080053f3
 80022fc:	0800543d 	.word	0x0800543d
 8002300:	0800546b 	.word	0x0800546b
 8002304:	0800549b 	.word	0x0800549b
 8002308:	080054cb 	.word	0x080054cb
 800230c:	080054f9 	.word	0x080054f9
 8002310:	08005527 	.word	0x08005527
 8002314:	08005555 	.word	0x08005555
 8002318:	08005583 	.word	0x08005583
 800231c:	080055b1 	.word	0x080055b1
 8002320:	080055df 	.word	0x080055df
 8002324:	0800560d 	.word	0x0800560d
 8002328:	0800563d 	.word	0x0800563d
 800232c:	0800566d 	.word	0x0800566d
 8002330:	080056b9 	.word	0x080056b9
 8002334:	080056e7 	.word	0x080056e7
 8002338:	08005715 	.word	0x08005715
 800233c:	08005745 	.word	0x08005745
 8002340:	08005773 	.word	0x08005773
 8002344:	080057a3 	.word	0x080057a3
 8002348:	080057d1 	.word	0x080057d1
 800234c:	080057ff 	.word	0x080057ff
 8002350:	0800582f 	.word	0x0800582f
 8002354:	0800585d 	.word	0x0800585d
 8002358:	0800588f 	.word	0x0800588f
 800235c:	080058bd 	.word	0x080058bd
 8002360:	080058ed 	.word	0x080058ed
 8002364:	08005939 	.word	0x08005939
 8002368:	08005967 	.word	0x08005967
 800236c:	08005995 	.word	0x08005995
 8002370:	080059c5 	.word	0x080059c5
 8002374:	080059f3 	.word	0x080059f3
 8002378:	08005a1f 	.word	0x08005a1f
 800237c:	08005a4d 	.word	0x08005a4d
 8002380:	08005a7b 	.word	0x08005a7b
 8002384:	08005aa7 	.word	0x08005aa7
 8002388:	08005ad5 	.word	0x08005ad5
 800238c:	08005b01 	.word	0x08005b01
 8002390:	08005b31 	.word	0x08005b31
 8002394:	08005b5d 	.word	0x08005b5d
 8002398:	08005ba5 	.word	0x08005ba5
 800239c:	08005bd1 	.word	0x08005bd1
 80023a0:	08005bff 	.word	0x08005bff
 80023a4:	08005c2b 	.word	0x08005c2b
 80023a8:	08005c57 	.word	0x08005c57
 80023ac:	08005c83 	.word	0x08005c83
 80023b0:	08005cb1 	.word	0x08005cb1
 80023b4:	08005cdd 	.word	0x08005cdd
 80023b8:	08005d09 	.word	0x08005d09
 80023bc:	08005d35 	.word	0x08005d35
 80023c0:	08005d65 	.word	0x08005d65
 80023c4:	08005d93 	.word	0x08005d93
 80023c8:	08005dc1 	.word	0x08005dc1
 80023cc:	08005e0d 	.word	0x08005e0d
 80023d0:	08005e3d 	.word	0x08005e3d
 80023d4:	08005e6b 	.word	0x08005e6b
 80023d8:	08005e9b 	.word	0x08005e9b
 80023dc:	08005ec9 	.word	0x08005ec9
 80023e0:	08005ef7 	.word	0x08005ef7
 80023e4:	08005f25 	.word	0x08005f25
 80023e8:	08005f51 	.word	0x08005f51
 80023ec:	08005f7f 	.word	0x08005f7f
 80023f0:	08005faf 	.word	0x08005faf
 80023f4:	08005fdf 	.word	0x08005fdf
 80023f8:	08006011 	.word	0x08006011
 80023fc:	08006041 	.word	0x08006041
 8002400:	08006091 	.word	0x08006091
 8002404:	080060c1 	.word	0x080060c1
 8002408:	080060ef 	.word	0x080060ef
 800240c:	0800611f 	.word	0x0800611f
 8002410:	0800614d 	.word	0x0800614d
 8002414:	0800617d 	.word	0x0800617d
 8002418:	080061ab 	.word	0x080061ab
		{
	case  0   :    x=402 ;  y=187  ;  width=11  ;  height=12   ;  xoffset=1    ;  yoffset=4    ;  xadvance=12   ;
 800241c:	4b9b      	ldr	r3, [pc, #620]	; (800268c <Odczytaj_znak_S16_uc8+0x88c>)
 800241e:	f44f 72c9 	mov.w	r2, #402	; 0x192
 8002422:	601a      	str	r2, [r3, #0]
 8002424:	4b9a      	ldr	r3, [pc, #616]	; (8002690 <Odczytaj_znak_S16_uc8+0x890>)
 8002426:	22bb      	movs	r2, #187	; 0xbb
 8002428:	601a      	str	r2, [r3, #0]
 800242a:	4b9a      	ldr	r3, [pc, #616]	; (8002694 <Odczytaj_znak_S16_uc8+0x894>)
 800242c:	220b      	movs	r2, #11
 800242e:	601a      	str	r2, [r3, #0]
 8002430:	4b99      	ldr	r3, [pc, #612]	; (8002698 <Odczytaj_znak_S16_uc8+0x898>)
 8002432:	220c      	movs	r2, #12
 8002434:	601a      	str	r2, [r3, #0]
 8002436:	4b99      	ldr	r3, [pc, #612]	; (800269c <Odczytaj_znak_S16_uc8+0x89c>)
 8002438:	2201      	movs	r2, #1
 800243a:	601a      	str	r2, [r3, #0]
 800243c:	4b98      	ldr	r3, [pc, #608]	; (80026a0 <Odczytaj_znak_S16_uc8+0x8a0>)
 800243e:	2204      	movs	r2, #4
 8002440:	601a      	str	r2, [r3, #0]
 8002442:	4b98      	ldr	r3, [pc, #608]	; (80026a4 <Odczytaj_znak_S16_uc8+0x8a4>)
 8002444:	220c      	movs	r2, #12
 8002446:	601a      	str	r2, [r3, #0]
	 break;
 8002448:	f003 bedc 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  13  :    x=402 ;  y=187  ;  width=11  ;  height=12   ;  xoffset=1    ;  yoffset=4    ;  xadvance=12   ;
 800244c:	4b8f      	ldr	r3, [pc, #572]	; (800268c <Odczytaj_znak_S16_uc8+0x88c>)
 800244e:	f44f 72c9 	mov.w	r2, #402	; 0x192
 8002452:	601a      	str	r2, [r3, #0]
 8002454:	4b8e      	ldr	r3, [pc, #568]	; (8002690 <Odczytaj_znak_S16_uc8+0x890>)
 8002456:	22bb      	movs	r2, #187	; 0xbb
 8002458:	601a      	str	r2, [r3, #0]
 800245a:	4b8e      	ldr	r3, [pc, #568]	; (8002694 <Odczytaj_znak_S16_uc8+0x894>)
 800245c:	220b      	movs	r2, #11
 800245e:	601a      	str	r2, [r3, #0]
 8002460:	4b8d      	ldr	r3, [pc, #564]	; (8002698 <Odczytaj_znak_S16_uc8+0x898>)
 8002462:	220c      	movs	r2, #12
 8002464:	601a      	str	r2, [r3, #0]
 8002466:	4b8d      	ldr	r3, [pc, #564]	; (800269c <Odczytaj_znak_S16_uc8+0x89c>)
 8002468:	2201      	movs	r2, #1
 800246a:	601a      	str	r2, [r3, #0]
 800246c:	4b8c      	ldr	r3, [pc, #560]	; (80026a0 <Odczytaj_znak_S16_uc8+0x8a0>)
 800246e:	2204      	movs	r2, #4
 8002470:	601a      	str	r2, [r3, #0]
 8002472:	4b8c      	ldr	r3, [pc, #560]	; (80026a4 <Odczytaj_znak_S16_uc8+0x8a4>)
 8002474:	220c      	movs	r2, #12
 8002476:	601a      	str	r2, [r3, #0]
	 break;
 8002478:	f003 bec4 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  33  :    x=451 ;  y=72   ;  width=4   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=5    ;
 800247c:	4b83      	ldr	r3, [pc, #524]	; (800268c <Odczytaj_znak_S16_uc8+0x88c>)
 800247e:	f240 12c3 	movw	r2, #451	; 0x1c3
 8002482:	601a      	str	r2, [r3, #0]
 8002484:	4b82      	ldr	r3, [pc, #520]	; (8002690 <Odczytaj_znak_S16_uc8+0x890>)
 8002486:	2248      	movs	r2, #72	; 0x48
 8002488:	601a      	str	r2, [r3, #0]
 800248a:	4b82      	ldr	r3, [pc, #520]	; (8002694 <Odczytaj_znak_S16_uc8+0x894>)
 800248c:	2204      	movs	r2, #4
 800248e:	601a      	str	r2, [r3, #0]
 8002490:	4b81      	ldr	r3, [pc, #516]	; (8002698 <Odczytaj_znak_S16_uc8+0x898>)
 8002492:	220e      	movs	r2, #14
 8002494:	601a      	str	r2, [r3, #0]
 8002496:	4b81      	ldr	r3, [pc, #516]	; (800269c <Odczytaj_znak_S16_uc8+0x89c>)
 8002498:	2200      	movs	r2, #0
 800249a:	601a      	str	r2, [r3, #0]
 800249c:	4b80      	ldr	r3, [pc, #512]	; (80026a0 <Odczytaj_znak_S16_uc8+0x8a0>)
 800249e:	2201      	movs	r2, #1
 80024a0:	601a      	str	r2, [r3, #0]
 80024a2:	4b80      	ldr	r3, [pc, #512]	; (80026a4 <Odczytaj_znak_S16_uc8+0x8a4>)
 80024a4:	2205      	movs	r2, #5
 80024a6:	601a      	str	r2, [r3, #0]
	 break;
 80024a8:	f003 beac 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  34  :    x=136 ;  y=223  ;  width=8   ;  height=6    ;  xoffset=0    ;  yoffset=1    ;  xadvance=8    ;
 80024ac:	4b77      	ldr	r3, [pc, #476]	; (800268c <Odczytaj_znak_S16_uc8+0x88c>)
 80024ae:	2288      	movs	r2, #136	; 0x88
 80024b0:	601a      	str	r2, [r3, #0]
 80024b2:	4b77      	ldr	r3, [pc, #476]	; (8002690 <Odczytaj_znak_S16_uc8+0x890>)
 80024b4:	22df      	movs	r2, #223	; 0xdf
 80024b6:	601a      	str	r2, [r3, #0]
 80024b8:	4b76      	ldr	r3, [pc, #472]	; (8002694 <Odczytaj_znak_S16_uc8+0x894>)
 80024ba:	2208      	movs	r2, #8
 80024bc:	601a      	str	r2, [r3, #0]
 80024be:	4b76      	ldr	r3, [pc, #472]	; (8002698 <Odczytaj_znak_S16_uc8+0x898>)
 80024c0:	2206      	movs	r2, #6
 80024c2:	601a      	str	r2, [r3, #0]
 80024c4:	4b75      	ldr	r3, [pc, #468]	; (800269c <Odczytaj_znak_S16_uc8+0x89c>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	601a      	str	r2, [r3, #0]
 80024ca:	4b75      	ldr	r3, [pc, #468]	; (80026a0 <Odczytaj_znak_S16_uc8+0x8a0>)
 80024cc:	2201      	movs	r2, #1
 80024ce:	601a      	str	r2, [r3, #0]
 80024d0:	4b74      	ldr	r3, [pc, #464]	; (80026a4 <Odczytaj_znak_S16_uc8+0x8a4>)
 80024d2:	2208      	movs	r2, #8
 80024d4:	601a      	str	r2, [r3, #0]
	 break;
 80024d6:	f003 be95 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  35  :    x=455 ;  y=72   ;  width=11  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=11   ;
 80024da:	4b6c      	ldr	r3, [pc, #432]	; (800268c <Odczytaj_znak_S16_uc8+0x88c>)
 80024dc:	f240 12c7 	movw	r2, #455	; 0x1c7
 80024e0:	601a      	str	r2, [r3, #0]
 80024e2:	4b6b      	ldr	r3, [pc, #428]	; (8002690 <Odczytaj_znak_S16_uc8+0x890>)
 80024e4:	2248      	movs	r2, #72	; 0x48
 80024e6:	601a      	str	r2, [r3, #0]
 80024e8:	4b6a      	ldr	r3, [pc, #424]	; (8002694 <Odczytaj_znak_S16_uc8+0x894>)
 80024ea:	220b      	movs	r2, #11
 80024ec:	601a      	str	r2, [r3, #0]
 80024ee:	4b6a      	ldr	r3, [pc, #424]	; (8002698 <Odczytaj_znak_S16_uc8+0x898>)
 80024f0:	220e      	movs	r2, #14
 80024f2:	601a      	str	r2, [r3, #0]
 80024f4:	4b69      	ldr	r3, [pc, #420]	; (800269c <Odczytaj_znak_S16_uc8+0x89c>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	601a      	str	r2, [r3, #0]
 80024fa:	4b69      	ldr	r3, [pc, #420]	; (80026a0 <Odczytaj_znak_S16_uc8+0x8a0>)
 80024fc:	2201      	movs	r2, #1
 80024fe:	601a      	str	r2, [r3, #0]
 8002500:	4b68      	ldr	r3, [pc, #416]	; (80026a4 <Odczytaj_znak_S16_uc8+0x8a4>)
 8002502:	220b      	movs	r2, #11
 8002504:	601a      	str	r2, [r3, #0]
	 break;
 8002506:	f003 be7d 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  36  :    x=438 ;  y=0    ;  width=9   ;  height=17   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 800250a:	4b60      	ldr	r3, [pc, #384]	; (800268c <Odczytaj_znak_S16_uc8+0x88c>)
 800250c:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 8002510:	601a      	str	r2, [r3, #0]
 8002512:	4b5f      	ldr	r3, [pc, #380]	; (8002690 <Odczytaj_znak_S16_uc8+0x890>)
 8002514:	2200      	movs	r2, #0
 8002516:	601a      	str	r2, [r3, #0]
 8002518:	4b5e      	ldr	r3, [pc, #376]	; (8002694 <Odczytaj_znak_S16_uc8+0x894>)
 800251a:	2209      	movs	r2, #9
 800251c:	601a      	str	r2, [r3, #0]
 800251e:	4b5e      	ldr	r3, [pc, #376]	; (8002698 <Odczytaj_znak_S16_uc8+0x898>)
 8002520:	2211      	movs	r2, #17
 8002522:	601a      	str	r2, [r3, #0]
 8002524:	4b5d      	ldr	r3, [pc, #372]	; (800269c <Odczytaj_znak_S16_uc8+0x89c>)
 8002526:	2200      	movs	r2, #0
 8002528:	601a      	str	r2, [r3, #0]
 800252a:	4b5d      	ldr	r3, [pc, #372]	; (80026a0 <Odczytaj_znak_S16_uc8+0x8a0>)
 800252c:	2201      	movs	r2, #1
 800252e:	601a      	str	r2, [r3, #0]
 8002530:	4b5c      	ldr	r3, [pc, #368]	; (80026a4 <Odczytaj_znak_S16_uc8+0x8a4>)
 8002532:	2209      	movs	r2, #9
 8002534:	601a      	str	r2, [r3, #0]
	 break;
 8002536:	f003 be65 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  37  :    x=466 ;  y=72   ;  width=15  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=15   ;
 800253a:	4b54      	ldr	r3, [pc, #336]	; (800268c <Odczytaj_znak_S16_uc8+0x88c>)
 800253c:	f44f 72e9 	mov.w	r2, #466	; 0x1d2
 8002540:	601a      	str	r2, [r3, #0]
 8002542:	4b53      	ldr	r3, [pc, #332]	; (8002690 <Odczytaj_znak_S16_uc8+0x890>)
 8002544:	2248      	movs	r2, #72	; 0x48
 8002546:	601a      	str	r2, [r3, #0]
 8002548:	4b52      	ldr	r3, [pc, #328]	; (8002694 <Odczytaj_znak_S16_uc8+0x894>)
 800254a:	220f      	movs	r2, #15
 800254c:	601a      	str	r2, [r3, #0]
 800254e:	4b52      	ldr	r3, [pc, #328]	; (8002698 <Odczytaj_znak_S16_uc8+0x898>)
 8002550:	220e      	movs	r2, #14
 8002552:	601a      	str	r2, [r3, #0]
 8002554:	4b51      	ldr	r3, [pc, #324]	; (800269c <Odczytaj_znak_S16_uc8+0x89c>)
 8002556:	2200      	movs	r2, #0
 8002558:	601a      	str	r2, [r3, #0]
 800255a:	4b51      	ldr	r3, [pc, #324]	; (80026a0 <Odczytaj_znak_S16_uc8+0x8a0>)
 800255c:	2201      	movs	r2, #1
 800255e:	601a      	str	r2, [r3, #0]
 8002560:	4b50      	ldr	r3, [pc, #320]	; (80026a4 <Odczytaj_znak_S16_uc8+0x8a4>)
 8002562:	220f      	movs	r2, #15
 8002564:	601a      	str	r2, [r3, #0]
	 break;
 8002566:	f003 be4d 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  38  :    x=481 ;  y=72   ;  width=13  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=12   ;
 800256a:	4b48      	ldr	r3, [pc, #288]	; (800268c <Odczytaj_znak_S16_uc8+0x88c>)
 800256c:	f240 12e1 	movw	r2, #481	; 0x1e1
 8002570:	601a      	str	r2, [r3, #0]
 8002572:	4b47      	ldr	r3, [pc, #284]	; (8002690 <Odczytaj_znak_S16_uc8+0x890>)
 8002574:	2248      	movs	r2, #72	; 0x48
 8002576:	601a      	str	r2, [r3, #0]
 8002578:	4b46      	ldr	r3, [pc, #280]	; (8002694 <Odczytaj_znak_S16_uc8+0x894>)
 800257a:	220d      	movs	r2, #13
 800257c:	601a      	str	r2, [r3, #0]
 800257e:	4b46      	ldr	r3, [pc, #280]	; (8002698 <Odczytaj_znak_S16_uc8+0x898>)
 8002580:	220e      	movs	r2, #14
 8002582:	601a      	str	r2, [r3, #0]
 8002584:	4b45      	ldr	r3, [pc, #276]	; (800269c <Odczytaj_znak_S16_uc8+0x89c>)
 8002586:	2200      	movs	r2, #0
 8002588:	601a      	str	r2, [r3, #0]
 800258a:	4b45      	ldr	r3, [pc, #276]	; (80026a0 <Odczytaj_znak_S16_uc8+0x8a0>)
 800258c:	2201      	movs	r2, #1
 800258e:	601a      	str	r2, [r3, #0]
 8002590:	4b44      	ldr	r3, [pc, #272]	; (80026a4 <Odczytaj_znak_S16_uc8+0x8a4>)
 8002592:	220c      	movs	r2, #12
 8002594:	601a      	str	r2, [r3, #0]
	 break;
 8002596:	f003 be35 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  39  :    x=144 ;  y=223  ;  width=4   ;  height=6    ;  xoffset=0    ;  yoffset=1    ;  xadvance=4    ;
 800259a:	4b3c      	ldr	r3, [pc, #240]	; (800268c <Odczytaj_znak_S16_uc8+0x88c>)
 800259c:	2290      	movs	r2, #144	; 0x90
 800259e:	601a      	str	r2, [r3, #0]
 80025a0:	4b3b      	ldr	r3, [pc, #236]	; (8002690 <Odczytaj_znak_S16_uc8+0x890>)
 80025a2:	22df      	movs	r2, #223	; 0xdf
 80025a4:	601a      	str	r2, [r3, #0]
 80025a6:	4b3b      	ldr	r3, [pc, #236]	; (8002694 <Odczytaj_znak_S16_uc8+0x894>)
 80025a8:	2204      	movs	r2, #4
 80025aa:	601a      	str	r2, [r3, #0]
 80025ac:	4b3a      	ldr	r3, [pc, #232]	; (8002698 <Odczytaj_znak_S16_uc8+0x898>)
 80025ae:	2206      	movs	r2, #6
 80025b0:	601a      	str	r2, [r3, #0]
 80025b2:	4b3a      	ldr	r3, [pc, #232]	; (800269c <Odczytaj_znak_S16_uc8+0x89c>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	601a      	str	r2, [r3, #0]
 80025b8:	4b39      	ldr	r3, [pc, #228]	; (80026a0 <Odczytaj_znak_S16_uc8+0x8a0>)
 80025ba:	2201      	movs	r2, #1
 80025bc:	601a      	str	r2, [r3, #0]
 80025be:	4b39      	ldr	r3, [pc, #228]	; (80026a4 <Odczytaj_znak_S16_uc8+0x8a4>)
 80025c0:	2204      	movs	r2, #4
 80025c2:	601a      	str	r2, [r3, #0]
	 break;
 80025c4:	f003 be1e 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  40  :    x=447 ;  y=0    ;  width=6   ;  height=17   ;  xoffset=0    ;  yoffset=1    ;  xadvance=6    ;
 80025c8:	4b30      	ldr	r3, [pc, #192]	; (800268c <Odczytaj_znak_S16_uc8+0x88c>)
 80025ca:	f240 12bf 	movw	r2, #447	; 0x1bf
 80025ce:	601a      	str	r2, [r3, #0]
 80025d0:	4b2f      	ldr	r3, [pc, #188]	; (8002690 <Odczytaj_znak_S16_uc8+0x890>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	601a      	str	r2, [r3, #0]
 80025d6:	4b2f      	ldr	r3, [pc, #188]	; (8002694 <Odczytaj_znak_S16_uc8+0x894>)
 80025d8:	2206      	movs	r2, #6
 80025da:	601a      	str	r2, [r3, #0]
 80025dc:	4b2e      	ldr	r3, [pc, #184]	; (8002698 <Odczytaj_znak_S16_uc8+0x898>)
 80025de:	2211      	movs	r2, #17
 80025e0:	601a      	str	r2, [r3, #0]
 80025e2:	4b2e      	ldr	r3, [pc, #184]	; (800269c <Odczytaj_znak_S16_uc8+0x89c>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	601a      	str	r2, [r3, #0]
 80025e8:	4b2d      	ldr	r3, [pc, #180]	; (80026a0 <Odczytaj_znak_S16_uc8+0x8a0>)
 80025ea:	2201      	movs	r2, #1
 80025ec:	601a      	str	r2, [r3, #0]
 80025ee:	4b2d      	ldr	r3, [pc, #180]	; (80026a4 <Odczytaj_znak_S16_uc8+0x8a4>)
 80025f0:	2206      	movs	r2, #6
 80025f2:	601a      	str	r2, [r3, #0]
	 break;
 80025f4:	f003 be06 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  41  :    x=453 ;  y=0    ;  width=6   ;  height=17   ;  xoffset=-1   ;  yoffset=1    ;  xadvance=5    ;
 80025f8:	4b24      	ldr	r3, [pc, #144]	; (800268c <Odczytaj_znak_S16_uc8+0x88c>)
 80025fa:	f240 12c5 	movw	r2, #453	; 0x1c5
 80025fe:	601a      	str	r2, [r3, #0]
 8002600:	4b23      	ldr	r3, [pc, #140]	; (8002690 <Odczytaj_znak_S16_uc8+0x890>)
 8002602:	2200      	movs	r2, #0
 8002604:	601a      	str	r2, [r3, #0]
 8002606:	4b23      	ldr	r3, [pc, #140]	; (8002694 <Odczytaj_znak_S16_uc8+0x894>)
 8002608:	2206      	movs	r2, #6
 800260a:	601a      	str	r2, [r3, #0]
 800260c:	4b22      	ldr	r3, [pc, #136]	; (8002698 <Odczytaj_znak_S16_uc8+0x898>)
 800260e:	2211      	movs	r2, #17
 8002610:	601a      	str	r2, [r3, #0]
 8002612:	4b22      	ldr	r3, [pc, #136]	; (800269c <Odczytaj_znak_S16_uc8+0x89c>)
 8002614:	f04f 32ff 	mov.w	r2, #4294967295
 8002618:	601a      	str	r2, [r3, #0]
 800261a:	4b21      	ldr	r3, [pc, #132]	; (80026a0 <Odczytaj_znak_S16_uc8+0x8a0>)
 800261c:	2201      	movs	r2, #1
 800261e:	601a      	str	r2, [r3, #0]
 8002620:	4b20      	ldr	r3, [pc, #128]	; (80026a4 <Odczytaj_znak_S16_uc8+0x8a4>)
 8002622:	2205      	movs	r2, #5
 8002624:	601a      	str	r2, [r3, #0]
	 break;
 8002626:	f003 bded 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  42  :    x=9   ;  y=223  ;  width=7   ;  height=8    ;  xoffset=-1   ;  yoffset=1    ;  xadvance=6    ;
 800262a:	4b18      	ldr	r3, [pc, #96]	; (800268c <Odczytaj_znak_S16_uc8+0x88c>)
 800262c:	2209      	movs	r2, #9
 800262e:	601a      	str	r2, [r3, #0]
 8002630:	4b17      	ldr	r3, [pc, #92]	; (8002690 <Odczytaj_znak_S16_uc8+0x890>)
 8002632:	22df      	movs	r2, #223	; 0xdf
 8002634:	601a      	str	r2, [r3, #0]
 8002636:	4b17      	ldr	r3, [pc, #92]	; (8002694 <Odczytaj_znak_S16_uc8+0x894>)
 8002638:	2207      	movs	r2, #7
 800263a:	601a      	str	r2, [r3, #0]
 800263c:	4b16      	ldr	r3, [pc, #88]	; (8002698 <Odczytaj_znak_S16_uc8+0x898>)
 800263e:	2208      	movs	r2, #8
 8002640:	601a      	str	r2, [r3, #0]
 8002642:	4b16      	ldr	r3, [pc, #88]	; (800269c <Odczytaj_znak_S16_uc8+0x89c>)
 8002644:	f04f 32ff 	mov.w	r2, #4294967295
 8002648:	601a      	str	r2, [r3, #0]
 800264a:	4b15      	ldr	r3, [pc, #84]	; (80026a0 <Odczytaj_znak_S16_uc8+0x8a0>)
 800264c:	2201      	movs	r2, #1
 800264e:	601a      	str	r2, [r3, #0]
 8002650:	4b14      	ldr	r3, [pc, #80]	; (80026a4 <Odczytaj_znak_S16_uc8+0x8a4>)
 8002652:	2206      	movs	r2, #6
 8002654:	601a      	str	r2, [r3, #0]
	 break;
 8002656:	f003 bdd5 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  43  :    x=453 ;  y=187  ;  width=10  ;  height=11   ;  xoffset=0    ;  yoffset=3    ;  xadvance=10   ;
 800265a:	4b0c      	ldr	r3, [pc, #48]	; (800268c <Odczytaj_znak_S16_uc8+0x88c>)
 800265c:	f240 12c5 	movw	r2, #453	; 0x1c5
 8002660:	601a      	str	r2, [r3, #0]
 8002662:	4b0b      	ldr	r3, [pc, #44]	; (8002690 <Odczytaj_znak_S16_uc8+0x890>)
 8002664:	22bb      	movs	r2, #187	; 0xbb
 8002666:	601a      	str	r2, [r3, #0]
 8002668:	4b0a      	ldr	r3, [pc, #40]	; (8002694 <Odczytaj_znak_S16_uc8+0x894>)
 800266a:	220a      	movs	r2, #10
 800266c:	601a      	str	r2, [r3, #0]
 800266e:	4b0a      	ldr	r3, [pc, #40]	; (8002698 <Odczytaj_znak_S16_uc8+0x898>)
 8002670:	220b      	movs	r2, #11
 8002672:	601a      	str	r2, [r3, #0]
 8002674:	4b09      	ldr	r3, [pc, #36]	; (800269c <Odczytaj_znak_S16_uc8+0x89c>)
 8002676:	2200      	movs	r2, #0
 8002678:	601a      	str	r2, [r3, #0]
 800267a:	4b09      	ldr	r3, [pc, #36]	; (80026a0 <Odczytaj_znak_S16_uc8+0x8a0>)
 800267c:	2203      	movs	r2, #3
 800267e:	601a      	str	r2, [r3, #0]
 8002680:	4b08      	ldr	r3, [pc, #32]	; (80026a4 <Odczytaj_znak_S16_uc8+0x8a4>)
 8002682:	220a      	movs	r2, #10
 8002684:	601a      	str	r2, [r3, #0]
	 break;
 8002686:	f003 bdbd 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
 800268a:	bf00      	nop
 800268c:	2400f634 	.word	0x2400f634
 8002690:	2401445c 	.word	0x2401445c
 8002694:	24014690 	.word	0x24014690
 8002698:	24014460 	.word	0x24014460
 800269c:	2400f630 	.word	0x2400f630
 80026a0:	2400f638 	.word	0x2400f638
 80026a4:	2401468c 	.word	0x2401468c
	case  44  :    x=507 ;  y=201  ;  width=4   ;  height=7    ;  xoffset=0    ;  yoffset=12   ;  xadvance=4    ;
 80026a8:	4b97      	ldr	r3, [pc, #604]	; (8002908 <Odczytaj_znak_S16_uc8+0xb08>)
 80026aa:	f240 12fb 	movw	r2, #507	; 0x1fb
 80026ae:	601a      	str	r2, [r3, #0]
 80026b0:	4b96      	ldr	r3, [pc, #600]	; (800290c <Odczytaj_znak_S16_uc8+0xb0c>)
 80026b2:	22c9      	movs	r2, #201	; 0xc9
 80026b4:	601a      	str	r2, [r3, #0]
 80026b6:	4b96      	ldr	r3, [pc, #600]	; (8002910 <Odczytaj_znak_S16_uc8+0xb10>)
 80026b8:	2204      	movs	r2, #4
 80026ba:	601a      	str	r2, [r3, #0]
 80026bc:	4b95      	ldr	r3, [pc, #596]	; (8002914 <Odczytaj_znak_S16_uc8+0xb14>)
 80026be:	2207      	movs	r2, #7
 80026c0:	601a      	str	r2, [r3, #0]
 80026c2:	4b95      	ldr	r3, [pc, #596]	; (8002918 <Odczytaj_znak_S16_uc8+0xb18>)
 80026c4:	2200      	movs	r2, #0
 80026c6:	601a      	str	r2, [r3, #0]
 80026c8:	4b94      	ldr	r3, [pc, #592]	; (800291c <Odczytaj_znak_S16_uc8+0xb1c>)
 80026ca:	220c      	movs	r2, #12
 80026cc:	601a      	str	r2, [r3, #0]
 80026ce:	4b94      	ldr	r3, [pc, #592]	; (8002920 <Odczytaj_znak_S16_uc8+0xb20>)
 80026d0:	2204      	movs	r2, #4
 80026d2:	601a      	str	r2, [r3, #0]
	 break;
 80026d4:	f003 bd96 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  45  :    x=216 ;  y=223  ;  width=6   ;  height=4    ;  xoffset=0    ;  yoffset=9    ;  xadvance=6    ;
 80026d8:	4b8b      	ldr	r3, [pc, #556]	; (8002908 <Odczytaj_znak_S16_uc8+0xb08>)
 80026da:	22d8      	movs	r2, #216	; 0xd8
 80026dc:	601a      	str	r2, [r3, #0]
 80026de:	4b8b      	ldr	r3, [pc, #556]	; (800290c <Odczytaj_znak_S16_uc8+0xb0c>)
 80026e0:	22df      	movs	r2, #223	; 0xdf
 80026e2:	601a      	str	r2, [r3, #0]
 80026e4:	4b8a      	ldr	r3, [pc, #552]	; (8002910 <Odczytaj_znak_S16_uc8+0xb10>)
 80026e6:	2206      	movs	r2, #6
 80026e8:	601a      	str	r2, [r3, #0]
 80026ea:	4b8a      	ldr	r3, [pc, #552]	; (8002914 <Odczytaj_znak_S16_uc8+0xb14>)
 80026ec:	2204      	movs	r2, #4
 80026ee:	601a      	str	r2, [r3, #0]
 80026f0:	4b89      	ldr	r3, [pc, #548]	; (8002918 <Odczytaj_znak_S16_uc8+0xb18>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	601a      	str	r2, [r3, #0]
 80026f6:	4b89      	ldr	r3, [pc, #548]	; (800291c <Odczytaj_znak_S16_uc8+0xb1c>)
 80026f8:	2209      	movs	r2, #9
 80026fa:	601a      	str	r2, [r3, #0]
 80026fc:	4b88      	ldr	r3, [pc, #544]	; (8002920 <Odczytaj_znak_S16_uc8+0xb20>)
 80026fe:	2206      	movs	r2, #6
 8002700:	601a      	str	r2, [r3, #0]
	 break;
 8002702:	f003 bd7f 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  46  :    x=222 ;  y=223  ;  width=4   ;  height=4    ;  xoffset=0    ;  yoffset=12   ;  xadvance=4    ;
 8002706:	4b80      	ldr	r3, [pc, #512]	; (8002908 <Odczytaj_znak_S16_uc8+0xb08>)
 8002708:	22de      	movs	r2, #222	; 0xde
 800270a:	601a      	str	r2, [r3, #0]
 800270c:	4b7f      	ldr	r3, [pc, #508]	; (800290c <Odczytaj_znak_S16_uc8+0xb0c>)
 800270e:	22df      	movs	r2, #223	; 0xdf
 8002710:	601a      	str	r2, [r3, #0]
 8002712:	4b7f      	ldr	r3, [pc, #508]	; (8002910 <Odczytaj_znak_S16_uc8+0xb10>)
 8002714:	2204      	movs	r2, #4
 8002716:	601a      	str	r2, [r3, #0]
 8002718:	4b7e      	ldr	r3, [pc, #504]	; (8002914 <Odczytaj_znak_S16_uc8+0xb14>)
 800271a:	2204      	movs	r2, #4
 800271c:	601a      	str	r2, [r3, #0]
 800271e:	4b7e      	ldr	r3, [pc, #504]	; (8002918 <Odczytaj_znak_S16_uc8+0xb18>)
 8002720:	2200      	movs	r2, #0
 8002722:	601a      	str	r2, [r3, #0]
 8002724:	4b7d      	ldr	r3, [pc, #500]	; (800291c <Odczytaj_znak_S16_uc8+0xb1c>)
 8002726:	220c      	movs	r2, #12
 8002728:	601a      	str	r2, [r3, #0]
 800272a:	4b7d      	ldr	r3, [pc, #500]	; (8002920 <Odczytaj_znak_S16_uc8+0xb20>)
 800272c:	2204      	movs	r2, #4
 800272e:	601a      	str	r2, [r3, #0]
	 break;
 8002730:	f003 bd68 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  47  :    x=494 ;  y=72   ;  width=6   ;  height=14   ;  xoffset=-1   ;  yoffset=1    ;  xadvance=4    ;
 8002734:	4b74      	ldr	r3, [pc, #464]	; (8002908 <Odczytaj_znak_S16_uc8+0xb08>)
 8002736:	f44f 72f7 	mov.w	r2, #494	; 0x1ee
 800273a:	601a      	str	r2, [r3, #0]
 800273c:	4b73      	ldr	r3, [pc, #460]	; (800290c <Odczytaj_znak_S16_uc8+0xb0c>)
 800273e:	2248      	movs	r2, #72	; 0x48
 8002740:	601a      	str	r2, [r3, #0]
 8002742:	4b73      	ldr	r3, [pc, #460]	; (8002910 <Odczytaj_znak_S16_uc8+0xb10>)
 8002744:	2206      	movs	r2, #6
 8002746:	601a      	str	r2, [r3, #0]
 8002748:	4b72      	ldr	r3, [pc, #456]	; (8002914 <Odczytaj_znak_S16_uc8+0xb14>)
 800274a:	220e      	movs	r2, #14
 800274c:	601a      	str	r2, [r3, #0]
 800274e:	4b72      	ldr	r3, [pc, #456]	; (8002918 <Odczytaj_znak_S16_uc8+0xb18>)
 8002750:	f04f 32ff 	mov.w	r2, #4294967295
 8002754:	601a      	str	r2, [r3, #0]
 8002756:	4b71      	ldr	r3, [pc, #452]	; (800291c <Odczytaj_znak_S16_uc8+0xb1c>)
 8002758:	2201      	movs	r2, #1
 800275a:	601a      	str	r2, [r3, #0]
 800275c:	4b70      	ldr	r3, [pc, #448]	; (8002920 <Odczytaj_znak_S16_uc8+0xb20>)
 800275e:	2204      	movs	r2, #4
 8002760:	601a      	str	r2, [r3, #0]
	 break;
 8002762:	f003 bd4f 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  48  :    x=500 ;  y=72   ;  width=9   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 8002766:	4b68      	ldr	r3, [pc, #416]	; (8002908 <Odczytaj_znak_S16_uc8+0xb08>)
 8002768:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800276c:	601a      	str	r2, [r3, #0]
 800276e:	4b67      	ldr	r3, [pc, #412]	; (800290c <Odczytaj_znak_S16_uc8+0xb0c>)
 8002770:	2248      	movs	r2, #72	; 0x48
 8002772:	601a      	str	r2, [r3, #0]
 8002774:	4b66      	ldr	r3, [pc, #408]	; (8002910 <Odczytaj_znak_S16_uc8+0xb10>)
 8002776:	2209      	movs	r2, #9
 8002778:	601a      	str	r2, [r3, #0]
 800277a:	4b66      	ldr	r3, [pc, #408]	; (8002914 <Odczytaj_znak_S16_uc8+0xb14>)
 800277c:	220e      	movs	r2, #14
 800277e:	601a      	str	r2, [r3, #0]
 8002780:	4b65      	ldr	r3, [pc, #404]	; (8002918 <Odczytaj_znak_S16_uc8+0xb18>)
 8002782:	2200      	movs	r2, #0
 8002784:	601a      	str	r2, [r3, #0]
 8002786:	4b65      	ldr	r3, [pc, #404]	; (800291c <Odczytaj_znak_S16_uc8+0xb1c>)
 8002788:	2201      	movs	r2, #1
 800278a:	601a      	str	r2, [r3, #0]
 800278c:	4b64      	ldr	r3, [pc, #400]	; (8002920 <Odczytaj_znak_S16_uc8+0xb20>)
 800278e:	2209      	movs	r2, #9
 8002790:	601a      	str	r2, [r3, #0]
	 break;
 8002792:	f003 bd37 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  49  :    x=0   ;  y=89   ;  width=7   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 8002796:	4b5c      	ldr	r3, [pc, #368]	; (8002908 <Odczytaj_znak_S16_uc8+0xb08>)
 8002798:	2200      	movs	r2, #0
 800279a:	601a      	str	r2, [r3, #0]
 800279c:	4b5b      	ldr	r3, [pc, #364]	; (800290c <Odczytaj_znak_S16_uc8+0xb0c>)
 800279e:	2259      	movs	r2, #89	; 0x59
 80027a0:	601a      	str	r2, [r3, #0]
 80027a2:	4b5b      	ldr	r3, [pc, #364]	; (8002910 <Odczytaj_znak_S16_uc8+0xb10>)
 80027a4:	2207      	movs	r2, #7
 80027a6:	601a      	str	r2, [r3, #0]
 80027a8:	4b5a      	ldr	r3, [pc, #360]	; (8002914 <Odczytaj_znak_S16_uc8+0xb14>)
 80027aa:	220e      	movs	r2, #14
 80027ac:	601a      	str	r2, [r3, #0]
 80027ae:	4b5a      	ldr	r3, [pc, #360]	; (8002918 <Odczytaj_znak_S16_uc8+0xb18>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	601a      	str	r2, [r3, #0]
 80027b4:	4b59      	ldr	r3, [pc, #356]	; (800291c <Odczytaj_znak_S16_uc8+0xb1c>)
 80027b6:	2201      	movs	r2, #1
 80027b8:	601a      	str	r2, [r3, #0]
 80027ba:	4b59      	ldr	r3, [pc, #356]	; (8002920 <Odczytaj_znak_S16_uc8+0xb20>)
 80027bc:	2209      	movs	r2, #9
 80027be:	601a      	str	r2, [r3, #0]
	 break;
 80027c0:	f003 bd20 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  50  :    x=7   ;  y=89   ;  width=9   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 80027c4:	4b50      	ldr	r3, [pc, #320]	; (8002908 <Odczytaj_znak_S16_uc8+0xb08>)
 80027c6:	2207      	movs	r2, #7
 80027c8:	601a      	str	r2, [r3, #0]
 80027ca:	4b50      	ldr	r3, [pc, #320]	; (800290c <Odczytaj_znak_S16_uc8+0xb0c>)
 80027cc:	2259      	movs	r2, #89	; 0x59
 80027ce:	601a      	str	r2, [r3, #0]
 80027d0:	4b4f      	ldr	r3, [pc, #316]	; (8002910 <Odczytaj_znak_S16_uc8+0xb10>)
 80027d2:	2209      	movs	r2, #9
 80027d4:	601a      	str	r2, [r3, #0]
 80027d6:	4b4f      	ldr	r3, [pc, #316]	; (8002914 <Odczytaj_znak_S16_uc8+0xb14>)
 80027d8:	220e      	movs	r2, #14
 80027da:	601a      	str	r2, [r3, #0]
 80027dc:	4b4e      	ldr	r3, [pc, #312]	; (8002918 <Odczytaj_znak_S16_uc8+0xb18>)
 80027de:	2200      	movs	r2, #0
 80027e0:	601a      	str	r2, [r3, #0]
 80027e2:	4b4e      	ldr	r3, [pc, #312]	; (800291c <Odczytaj_znak_S16_uc8+0xb1c>)
 80027e4:	2201      	movs	r2, #1
 80027e6:	601a      	str	r2, [r3, #0]
 80027e8:	4b4d      	ldr	r3, [pc, #308]	; (8002920 <Odczytaj_znak_S16_uc8+0xb20>)
 80027ea:	2209      	movs	r2, #9
 80027ec:	601a      	str	r2, [r3, #0]
	 break;
 80027ee:	f003 bd09 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  51  :    x=16  ;  y=89   ;  width=10  ;  height=14   ;  xoffset=-1   ;  yoffset=1    ;  xadvance=9    ;
 80027f2:	4b45      	ldr	r3, [pc, #276]	; (8002908 <Odczytaj_znak_S16_uc8+0xb08>)
 80027f4:	2210      	movs	r2, #16
 80027f6:	601a      	str	r2, [r3, #0]
 80027f8:	4b44      	ldr	r3, [pc, #272]	; (800290c <Odczytaj_znak_S16_uc8+0xb0c>)
 80027fa:	2259      	movs	r2, #89	; 0x59
 80027fc:	601a      	str	r2, [r3, #0]
 80027fe:	4b44      	ldr	r3, [pc, #272]	; (8002910 <Odczytaj_znak_S16_uc8+0xb10>)
 8002800:	220a      	movs	r2, #10
 8002802:	601a      	str	r2, [r3, #0]
 8002804:	4b43      	ldr	r3, [pc, #268]	; (8002914 <Odczytaj_znak_S16_uc8+0xb14>)
 8002806:	220e      	movs	r2, #14
 8002808:	601a      	str	r2, [r3, #0]
 800280a:	4b43      	ldr	r3, [pc, #268]	; (8002918 <Odczytaj_znak_S16_uc8+0xb18>)
 800280c:	f04f 32ff 	mov.w	r2, #4294967295
 8002810:	601a      	str	r2, [r3, #0]
 8002812:	4b42      	ldr	r3, [pc, #264]	; (800291c <Odczytaj_znak_S16_uc8+0xb1c>)
 8002814:	2201      	movs	r2, #1
 8002816:	601a      	str	r2, [r3, #0]
 8002818:	4b41      	ldr	r3, [pc, #260]	; (8002920 <Odczytaj_znak_S16_uc8+0xb20>)
 800281a:	2209      	movs	r2, #9
 800281c:	601a      	str	r2, [r3, #0]
	 break;
 800281e:	f003 bcf1 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  52  :    x=26  ;  y=89   ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 8002822:	4b39      	ldr	r3, [pc, #228]	; (8002908 <Odczytaj_znak_S16_uc8+0xb08>)
 8002824:	221a      	movs	r2, #26
 8002826:	601a      	str	r2, [r3, #0]
 8002828:	4b38      	ldr	r3, [pc, #224]	; (800290c <Odczytaj_znak_S16_uc8+0xb0c>)
 800282a:	2259      	movs	r2, #89	; 0x59
 800282c:	601a      	str	r2, [r3, #0]
 800282e:	4b38      	ldr	r3, [pc, #224]	; (8002910 <Odczytaj_znak_S16_uc8+0xb10>)
 8002830:	220a      	movs	r2, #10
 8002832:	601a      	str	r2, [r3, #0]
 8002834:	4b37      	ldr	r3, [pc, #220]	; (8002914 <Odczytaj_znak_S16_uc8+0xb14>)
 8002836:	220e      	movs	r2, #14
 8002838:	601a      	str	r2, [r3, #0]
 800283a:	4b37      	ldr	r3, [pc, #220]	; (8002918 <Odczytaj_znak_S16_uc8+0xb18>)
 800283c:	2200      	movs	r2, #0
 800283e:	601a      	str	r2, [r3, #0]
 8002840:	4b36      	ldr	r3, [pc, #216]	; (800291c <Odczytaj_znak_S16_uc8+0xb1c>)
 8002842:	2201      	movs	r2, #1
 8002844:	601a      	str	r2, [r3, #0]
 8002846:	4b36      	ldr	r3, [pc, #216]	; (8002920 <Odczytaj_znak_S16_uc8+0xb20>)
 8002848:	220a      	movs	r2, #10
 800284a:	601a      	str	r2, [r3, #0]
	 break;
 800284c:	f003 bcda 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  53  :    x=36  ;  y=89   ;  width=9   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 8002850:	4b2d      	ldr	r3, [pc, #180]	; (8002908 <Odczytaj_znak_S16_uc8+0xb08>)
 8002852:	2224      	movs	r2, #36	; 0x24
 8002854:	601a      	str	r2, [r3, #0]
 8002856:	4b2d      	ldr	r3, [pc, #180]	; (800290c <Odczytaj_znak_S16_uc8+0xb0c>)
 8002858:	2259      	movs	r2, #89	; 0x59
 800285a:	601a      	str	r2, [r3, #0]
 800285c:	4b2c      	ldr	r3, [pc, #176]	; (8002910 <Odczytaj_znak_S16_uc8+0xb10>)
 800285e:	2209      	movs	r2, #9
 8002860:	601a      	str	r2, [r3, #0]
 8002862:	4b2c      	ldr	r3, [pc, #176]	; (8002914 <Odczytaj_znak_S16_uc8+0xb14>)
 8002864:	220e      	movs	r2, #14
 8002866:	601a      	str	r2, [r3, #0]
 8002868:	4b2b      	ldr	r3, [pc, #172]	; (8002918 <Odczytaj_znak_S16_uc8+0xb18>)
 800286a:	2200      	movs	r2, #0
 800286c:	601a      	str	r2, [r3, #0]
 800286e:	4b2b      	ldr	r3, [pc, #172]	; (800291c <Odczytaj_znak_S16_uc8+0xb1c>)
 8002870:	2201      	movs	r2, #1
 8002872:	601a      	str	r2, [r3, #0]
 8002874:	4b2a      	ldr	r3, [pc, #168]	; (8002920 <Odczytaj_znak_S16_uc8+0xb20>)
 8002876:	2209      	movs	r2, #9
 8002878:	601a      	str	r2, [r3, #0]
	 break;
 800287a:	f003 bcc3 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  54  :    x=45  ;  y=89   ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 800287e:	4b22      	ldr	r3, [pc, #136]	; (8002908 <Odczytaj_znak_S16_uc8+0xb08>)
 8002880:	222d      	movs	r2, #45	; 0x2d
 8002882:	601a      	str	r2, [r3, #0]
 8002884:	4b21      	ldr	r3, [pc, #132]	; (800290c <Odczytaj_znak_S16_uc8+0xb0c>)
 8002886:	2259      	movs	r2, #89	; 0x59
 8002888:	601a      	str	r2, [r3, #0]
 800288a:	4b21      	ldr	r3, [pc, #132]	; (8002910 <Odczytaj_znak_S16_uc8+0xb10>)
 800288c:	220a      	movs	r2, #10
 800288e:	601a      	str	r2, [r3, #0]
 8002890:	4b20      	ldr	r3, [pc, #128]	; (8002914 <Odczytaj_znak_S16_uc8+0xb14>)
 8002892:	220e      	movs	r2, #14
 8002894:	601a      	str	r2, [r3, #0]
 8002896:	4b20      	ldr	r3, [pc, #128]	; (8002918 <Odczytaj_znak_S16_uc8+0xb18>)
 8002898:	2200      	movs	r2, #0
 800289a:	601a      	str	r2, [r3, #0]
 800289c:	4b1f      	ldr	r3, [pc, #124]	; (800291c <Odczytaj_znak_S16_uc8+0xb1c>)
 800289e:	2201      	movs	r2, #1
 80028a0:	601a      	str	r2, [r3, #0]
 80028a2:	4b1f      	ldr	r3, [pc, #124]	; (8002920 <Odczytaj_znak_S16_uc8+0xb20>)
 80028a4:	220a      	movs	r2, #10
 80028a6:	601a      	str	r2, [r3, #0]
	 break;
 80028a8:	f003 bcac 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  55  :    x=55  ;  y=89   ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 80028ac:	4b16      	ldr	r3, [pc, #88]	; (8002908 <Odczytaj_znak_S16_uc8+0xb08>)
 80028ae:	2237      	movs	r2, #55	; 0x37
 80028b0:	601a      	str	r2, [r3, #0]
 80028b2:	4b16      	ldr	r3, [pc, #88]	; (800290c <Odczytaj_znak_S16_uc8+0xb0c>)
 80028b4:	2259      	movs	r2, #89	; 0x59
 80028b6:	601a      	str	r2, [r3, #0]
 80028b8:	4b15      	ldr	r3, [pc, #84]	; (8002910 <Odczytaj_znak_S16_uc8+0xb10>)
 80028ba:	220a      	movs	r2, #10
 80028bc:	601a      	str	r2, [r3, #0]
 80028be:	4b15      	ldr	r3, [pc, #84]	; (8002914 <Odczytaj_znak_S16_uc8+0xb14>)
 80028c0:	220e      	movs	r2, #14
 80028c2:	601a      	str	r2, [r3, #0]
 80028c4:	4b14      	ldr	r3, [pc, #80]	; (8002918 <Odczytaj_znak_S16_uc8+0xb18>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	601a      	str	r2, [r3, #0]
 80028ca:	4b14      	ldr	r3, [pc, #80]	; (800291c <Odczytaj_znak_S16_uc8+0xb1c>)
 80028cc:	2201      	movs	r2, #1
 80028ce:	601a      	str	r2, [r3, #0]
 80028d0:	4b13      	ldr	r3, [pc, #76]	; (8002920 <Odczytaj_znak_S16_uc8+0xb20>)
 80028d2:	220a      	movs	r2, #10
 80028d4:	601a      	str	r2, [r3, #0]
	 break;
 80028d6:	f003 bc95 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  56  :    x=65  ;  y=89   ;  width=9   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 80028da:	4b0b      	ldr	r3, [pc, #44]	; (8002908 <Odczytaj_znak_S16_uc8+0xb08>)
 80028dc:	2241      	movs	r2, #65	; 0x41
 80028de:	601a      	str	r2, [r3, #0]
 80028e0:	4b0a      	ldr	r3, [pc, #40]	; (800290c <Odczytaj_znak_S16_uc8+0xb0c>)
 80028e2:	2259      	movs	r2, #89	; 0x59
 80028e4:	601a      	str	r2, [r3, #0]
 80028e6:	4b0a      	ldr	r3, [pc, #40]	; (8002910 <Odczytaj_znak_S16_uc8+0xb10>)
 80028e8:	2209      	movs	r2, #9
 80028ea:	601a      	str	r2, [r3, #0]
 80028ec:	4b09      	ldr	r3, [pc, #36]	; (8002914 <Odczytaj_znak_S16_uc8+0xb14>)
 80028ee:	220e      	movs	r2, #14
 80028f0:	601a      	str	r2, [r3, #0]
 80028f2:	4b09      	ldr	r3, [pc, #36]	; (8002918 <Odczytaj_znak_S16_uc8+0xb18>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	601a      	str	r2, [r3, #0]
 80028f8:	4b08      	ldr	r3, [pc, #32]	; (800291c <Odczytaj_znak_S16_uc8+0xb1c>)
 80028fa:	2201      	movs	r2, #1
 80028fc:	601a      	str	r2, [r3, #0]
 80028fe:	4b08      	ldr	r3, [pc, #32]	; (8002920 <Odczytaj_znak_S16_uc8+0xb20>)
 8002900:	2209      	movs	r2, #9
 8002902:	601a      	str	r2, [r3, #0]
	 break;
 8002904:	f003 bc7e 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
 8002908:	2400f634 	.word	0x2400f634
 800290c:	2401445c 	.word	0x2401445c
 8002910:	24014690 	.word	0x24014690
 8002914:	24014460 	.word	0x24014460
 8002918:	2400f630 	.word	0x2400f630
 800291c:	2400f638 	.word	0x2400f638
 8002920:	2401468c 	.word	0x2401468c
	case  57  :    x=74  ;  y=89   ;  width=9   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 8002924:	4b97      	ldr	r3, [pc, #604]	; (8002b84 <Odczytaj_znak_S16_uc8+0xd84>)
 8002926:	224a      	movs	r2, #74	; 0x4a
 8002928:	601a      	str	r2, [r3, #0]
 800292a:	4b97      	ldr	r3, [pc, #604]	; (8002b88 <Odczytaj_znak_S16_uc8+0xd88>)
 800292c:	2259      	movs	r2, #89	; 0x59
 800292e:	601a      	str	r2, [r3, #0]
 8002930:	4b96      	ldr	r3, [pc, #600]	; (8002b8c <Odczytaj_znak_S16_uc8+0xd8c>)
 8002932:	2209      	movs	r2, #9
 8002934:	601a      	str	r2, [r3, #0]
 8002936:	4b96      	ldr	r3, [pc, #600]	; (8002b90 <Odczytaj_znak_S16_uc8+0xd90>)
 8002938:	220e      	movs	r2, #14
 800293a:	601a      	str	r2, [r3, #0]
 800293c:	4b95      	ldr	r3, [pc, #596]	; (8002b94 <Odczytaj_znak_S16_uc8+0xd94>)
 800293e:	2200      	movs	r2, #0
 8002940:	601a      	str	r2, [r3, #0]
 8002942:	4b95      	ldr	r3, [pc, #596]	; (8002b98 <Odczytaj_znak_S16_uc8+0xd98>)
 8002944:	2201      	movs	r2, #1
 8002946:	601a      	str	r2, [r3, #0]
 8002948:	4b94      	ldr	r3, [pc, #592]	; (8002b9c <Odczytaj_znak_S16_uc8+0xd9c>)
 800294a:	2209      	movs	r2, #9
 800294c:	601a      	str	r2, [r3, #0]
	 break;
 800294e:	f003 bc59 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  58  :    x=463 ;  y=187  ;  width=4   ;  height=11   ;  xoffset=1    ;  yoffset=5    ;  xadvance=6    ;
 8002952:	4b8c      	ldr	r3, [pc, #560]	; (8002b84 <Odczytaj_znak_S16_uc8+0xd84>)
 8002954:	f240 12cf 	movw	r2, #463	; 0x1cf
 8002958:	601a      	str	r2, [r3, #0]
 800295a:	4b8b      	ldr	r3, [pc, #556]	; (8002b88 <Odczytaj_znak_S16_uc8+0xd88>)
 800295c:	22bb      	movs	r2, #187	; 0xbb
 800295e:	601a      	str	r2, [r3, #0]
 8002960:	4b8a      	ldr	r3, [pc, #552]	; (8002b8c <Odczytaj_znak_S16_uc8+0xd8c>)
 8002962:	2204      	movs	r2, #4
 8002964:	601a      	str	r2, [r3, #0]
 8002966:	4b8a      	ldr	r3, [pc, #552]	; (8002b90 <Odczytaj_znak_S16_uc8+0xd90>)
 8002968:	220b      	movs	r2, #11
 800296a:	601a      	str	r2, [r3, #0]
 800296c:	4b89      	ldr	r3, [pc, #548]	; (8002b94 <Odczytaj_znak_S16_uc8+0xd94>)
 800296e:	2201      	movs	r2, #1
 8002970:	601a      	str	r2, [r3, #0]
 8002972:	4b89      	ldr	r3, [pc, #548]	; (8002b98 <Odczytaj_znak_S16_uc8+0xd98>)
 8002974:	2205      	movs	r2, #5
 8002976:	601a      	str	r2, [r3, #0]
 8002978:	4b88      	ldr	r3, [pc, #544]	; (8002b9c <Odczytaj_znak_S16_uc8+0xd9c>)
 800297a:	2206      	movs	r2, #6
 800297c:	601a      	str	r2, [r3, #0]
	 break;
 800297e:	f003 bc41 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  59  :    x=83  ;  y=89   ;  width=4   ;  height=14   ;  xoffset=1    ;  yoffset=5    ;  xadvance=6    ;
 8002982:	4b80      	ldr	r3, [pc, #512]	; (8002b84 <Odczytaj_znak_S16_uc8+0xd84>)
 8002984:	2253      	movs	r2, #83	; 0x53
 8002986:	601a      	str	r2, [r3, #0]
 8002988:	4b7f      	ldr	r3, [pc, #508]	; (8002b88 <Odczytaj_znak_S16_uc8+0xd88>)
 800298a:	2259      	movs	r2, #89	; 0x59
 800298c:	601a      	str	r2, [r3, #0]
 800298e:	4b7f      	ldr	r3, [pc, #508]	; (8002b8c <Odczytaj_znak_S16_uc8+0xd8c>)
 8002990:	2204      	movs	r2, #4
 8002992:	601a      	str	r2, [r3, #0]
 8002994:	4b7e      	ldr	r3, [pc, #504]	; (8002b90 <Odczytaj_znak_S16_uc8+0xd90>)
 8002996:	220e      	movs	r2, #14
 8002998:	601a      	str	r2, [r3, #0]
 800299a:	4b7e      	ldr	r3, [pc, #504]	; (8002b94 <Odczytaj_znak_S16_uc8+0xd94>)
 800299c:	2201      	movs	r2, #1
 800299e:	601a      	str	r2, [r3, #0]
 80029a0:	4b7d      	ldr	r3, [pc, #500]	; (8002b98 <Odczytaj_znak_S16_uc8+0xd98>)
 80029a2:	2205      	movs	r2, #5
 80029a4:	601a      	str	r2, [r3, #0]
 80029a6:	4b7d      	ldr	r3, [pc, #500]	; (8002b9c <Odczytaj_znak_S16_uc8+0xd9c>)
 80029a8:	2206      	movs	r2, #6
 80029aa:	601a      	str	r2, [r3, #0]
	 break;
 80029ac:	f003 bc2a 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  60  :    x=413 ;  y=187  ;  width=10  ;  height=12   ;  xoffset=0    ;  yoffset=3    ;  xadvance=10   ;
 80029b0:	4b74      	ldr	r3, [pc, #464]	; (8002b84 <Odczytaj_znak_S16_uc8+0xd84>)
 80029b2:	f240 129d 	movw	r2, #413	; 0x19d
 80029b6:	601a      	str	r2, [r3, #0]
 80029b8:	4b73      	ldr	r3, [pc, #460]	; (8002b88 <Odczytaj_znak_S16_uc8+0xd88>)
 80029ba:	22bb      	movs	r2, #187	; 0xbb
 80029bc:	601a      	str	r2, [r3, #0]
 80029be:	4b73      	ldr	r3, [pc, #460]	; (8002b8c <Odczytaj_znak_S16_uc8+0xd8c>)
 80029c0:	220a      	movs	r2, #10
 80029c2:	601a      	str	r2, [r3, #0]
 80029c4:	4b72      	ldr	r3, [pc, #456]	; (8002b90 <Odczytaj_znak_S16_uc8+0xd90>)
 80029c6:	220c      	movs	r2, #12
 80029c8:	601a      	str	r2, [r3, #0]
 80029ca:	4b72      	ldr	r3, [pc, #456]	; (8002b94 <Odczytaj_znak_S16_uc8+0xd94>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	601a      	str	r2, [r3, #0]
 80029d0:	4b71      	ldr	r3, [pc, #452]	; (8002b98 <Odczytaj_znak_S16_uc8+0xd98>)
 80029d2:	2203      	movs	r2, #3
 80029d4:	601a      	str	r2, [r3, #0]
 80029d6:	4b71      	ldr	r3, [pc, #452]	; (8002b9c <Odczytaj_znak_S16_uc8+0xd9c>)
 80029d8:	220a      	movs	r2, #10
 80029da:	601a      	str	r2, [r3, #0]
	 break;
 80029dc:	f003 bc12 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  61  :    x=58  ;  y=223  ;  width=10  ;  height=7    ;  xoffset=0    ;  yoffset=5    ;  xadvance=10   ;
 80029e0:	4b68      	ldr	r3, [pc, #416]	; (8002b84 <Odczytaj_znak_S16_uc8+0xd84>)
 80029e2:	223a      	movs	r2, #58	; 0x3a
 80029e4:	601a      	str	r2, [r3, #0]
 80029e6:	4b68      	ldr	r3, [pc, #416]	; (8002b88 <Odczytaj_znak_S16_uc8+0xd88>)
 80029e8:	22df      	movs	r2, #223	; 0xdf
 80029ea:	601a      	str	r2, [r3, #0]
 80029ec:	4b67      	ldr	r3, [pc, #412]	; (8002b8c <Odczytaj_znak_S16_uc8+0xd8c>)
 80029ee:	220a      	movs	r2, #10
 80029f0:	601a      	str	r2, [r3, #0]
 80029f2:	4b67      	ldr	r3, [pc, #412]	; (8002b90 <Odczytaj_znak_S16_uc8+0xd90>)
 80029f4:	2207      	movs	r2, #7
 80029f6:	601a      	str	r2, [r3, #0]
 80029f8:	4b66      	ldr	r3, [pc, #408]	; (8002b94 <Odczytaj_znak_S16_uc8+0xd94>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	601a      	str	r2, [r3, #0]
 80029fe:	4b66      	ldr	r3, [pc, #408]	; (8002b98 <Odczytaj_znak_S16_uc8+0xd98>)
 8002a00:	2205      	movs	r2, #5
 8002a02:	601a      	str	r2, [r3, #0]
 8002a04:	4b65      	ldr	r3, [pc, #404]	; (8002b9c <Odczytaj_znak_S16_uc8+0xd9c>)
 8002a06:	220a      	movs	r2, #10
 8002a08:	601a      	str	r2, [r3, #0]
	 break;
 8002a0a:	f003 bbfb 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  62  :    x=423 ;  y=187  ;  width=10  ;  height=12   ;  xoffset=0    ;  yoffset=3    ;  xadvance=10   ;
 8002a0e:	4b5d      	ldr	r3, [pc, #372]	; (8002b84 <Odczytaj_znak_S16_uc8+0xd84>)
 8002a10:	f240 12a7 	movw	r2, #423	; 0x1a7
 8002a14:	601a      	str	r2, [r3, #0]
 8002a16:	4b5c      	ldr	r3, [pc, #368]	; (8002b88 <Odczytaj_znak_S16_uc8+0xd88>)
 8002a18:	22bb      	movs	r2, #187	; 0xbb
 8002a1a:	601a      	str	r2, [r3, #0]
 8002a1c:	4b5b      	ldr	r3, [pc, #364]	; (8002b8c <Odczytaj_znak_S16_uc8+0xd8c>)
 8002a1e:	220a      	movs	r2, #10
 8002a20:	601a      	str	r2, [r3, #0]
 8002a22:	4b5b      	ldr	r3, [pc, #364]	; (8002b90 <Odczytaj_znak_S16_uc8+0xd90>)
 8002a24:	220c      	movs	r2, #12
 8002a26:	601a      	str	r2, [r3, #0]
 8002a28:	4b5a      	ldr	r3, [pc, #360]	; (8002b94 <Odczytaj_znak_S16_uc8+0xd94>)
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	601a      	str	r2, [r3, #0]
 8002a2e:	4b5a      	ldr	r3, [pc, #360]	; (8002b98 <Odczytaj_znak_S16_uc8+0xd98>)
 8002a30:	2203      	movs	r2, #3
 8002a32:	601a      	str	r2, [r3, #0]
 8002a34:	4b59      	ldr	r3, [pc, #356]	; (8002b9c <Odczytaj_znak_S16_uc8+0xd9c>)
 8002a36:	220a      	movs	r2, #10
 8002a38:	601a      	str	r2, [r3, #0]
	 break;
 8002a3a:	f003 bbe3 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  63  :    x=87  ;  y=89   ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 8002a3e:	4b51      	ldr	r3, [pc, #324]	; (8002b84 <Odczytaj_znak_S16_uc8+0xd84>)
 8002a40:	2257      	movs	r2, #87	; 0x57
 8002a42:	601a      	str	r2, [r3, #0]
 8002a44:	4b50      	ldr	r3, [pc, #320]	; (8002b88 <Odczytaj_znak_S16_uc8+0xd88>)
 8002a46:	2259      	movs	r2, #89	; 0x59
 8002a48:	601a      	str	r2, [r3, #0]
 8002a4a:	4b50      	ldr	r3, [pc, #320]	; (8002b8c <Odczytaj_znak_S16_uc8+0xd8c>)
 8002a4c:	220a      	movs	r2, #10
 8002a4e:	601a      	str	r2, [r3, #0]
 8002a50:	4b4f      	ldr	r3, [pc, #316]	; (8002b90 <Odczytaj_znak_S16_uc8+0xd90>)
 8002a52:	220e      	movs	r2, #14
 8002a54:	601a      	str	r2, [r3, #0]
 8002a56:	4b4f      	ldr	r3, [pc, #316]	; (8002b94 <Odczytaj_znak_S16_uc8+0xd94>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	601a      	str	r2, [r3, #0]
 8002a5c:	4b4e      	ldr	r3, [pc, #312]	; (8002b98 <Odczytaj_znak_S16_uc8+0xd98>)
 8002a5e:	2201      	movs	r2, #1
 8002a60:	601a      	str	r2, [r3, #0]
 8002a62:	4b4e      	ldr	r3, [pc, #312]	; (8002b9c <Odczytaj_znak_S16_uc8+0xd9c>)
 8002a64:	220a      	movs	r2, #10
 8002a66:	601a      	str	r2, [r3, #0]
	 break;
 8002a68:	f003 bbcc 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  64  :    x=459 ;  y=0    ;  width=16  ;  height=17   ;  xoffset=0    ;  yoffset=0    ;  xadvance=15   ;
 8002a6c:	4b45      	ldr	r3, [pc, #276]	; (8002b84 <Odczytaj_znak_S16_uc8+0xd84>)
 8002a6e:	f240 12cb 	movw	r2, #459	; 0x1cb
 8002a72:	601a      	str	r2, [r3, #0]
 8002a74:	4b44      	ldr	r3, [pc, #272]	; (8002b88 <Odczytaj_znak_S16_uc8+0xd88>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	601a      	str	r2, [r3, #0]
 8002a7a:	4b44      	ldr	r3, [pc, #272]	; (8002b8c <Odczytaj_znak_S16_uc8+0xd8c>)
 8002a7c:	2210      	movs	r2, #16
 8002a7e:	601a      	str	r2, [r3, #0]
 8002a80:	4b43      	ldr	r3, [pc, #268]	; (8002b90 <Odczytaj_znak_S16_uc8+0xd90>)
 8002a82:	2211      	movs	r2, #17
 8002a84:	601a      	str	r2, [r3, #0]
 8002a86:	4b43      	ldr	r3, [pc, #268]	; (8002b94 <Odczytaj_znak_S16_uc8+0xd94>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	601a      	str	r2, [r3, #0]
 8002a8c:	4b42      	ldr	r3, [pc, #264]	; (8002b98 <Odczytaj_znak_S16_uc8+0xd98>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	601a      	str	r2, [r3, #0]
 8002a92:	4b42      	ldr	r3, [pc, #264]	; (8002b9c <Odczytaj_znak_S16_uc8+0xd9c>)
 8002a94:	220f      	movs	r2, #15
 8002a96:	601a      	str	r2, [r3, #0]
	 break;
 8002a98:	f003 bbb4 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  65  :    x=97  ;  y=89   ;  width=14  ;  height=14   ;  xoffset=-1   ;  yoffset=1    ;  xadvance=12   ;
 8002a9c:	4b39      	ldr	r3, [pc, #228]	; (8002b84 <Odczytaj_znak_S16_uc8+0xd84>)
 8002a9e:	2261      	movs	r2, #97	; 0x61
 8002aa0:	601a      	str	r2, [r3, #0]
 8002aa2:	4b39      	ldr	r3, [pc, #228]	; (8002b88 <Odczytaj_znak_S16_uc8+0xd88>)
 8002aa4:	2259      	movs	r2, #89	; 0x59
 8002aa6:	601a      	str	r2, [r3, #0]
 8002aa8:	4b38      	ldr	r3, [pc, #224]	; (8002b8c <Odczytaj_znak_S16_uc8+0xd8c>)
 8002aaa:	220e      	movs	r2, #14
 8002aac:	601a      	str	r2, [r3, #0]
 8002aae:	4b38      	ldr	r3, [pc, #224]	; (8002b90 <Odczytaj_znak_S16_uc8+0xd90>)
 8002ab0:	220e      	movs	r2, #14
 8002ab2:	601a      	str	r2, [r3, #0]
 8002ab4:	4b37      	ldr	r3, [pc, #220]	; (8002b94 <Odczytaj_znak_S16_uc8+0xd94>)
 8002ab6:	f04f 32ff 	mov.w	r2, #4294967295
 8002aba:	601a      	str	r2, [r3, #0]
 8002abc:	4b36      	ldr	r3, [pc, #216]	; (8002b98 <Odczytaj_znak_S16_uc8+0xd98>)
 8002abe:	2201      	movs	r2, #1
 8002ac0:	601a      	str	r2, [r3, #0]
 8002ac2:	4b36      	ldr	r3, [pc, #216]	; (8002b9c <Odczytaj_znak_S16_uc8+0xd9c>)
 8002ac4:	220c      	movs	r2, #12
 8002ac6:	601a      	str	r2, [r3, #0]
	 break;
 8002ac8:	f003 bb9c 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  66  :    x=111 ;  y=89   ;  width=11  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=11   ;
 8002acc:	4b2d      	ldr	r3, [pc, #180]	; (8002b84 <Odczytaj_znak_S16_uc8+0xd84>)
 8002ace:	226f      	movs	r2, #111	; 0x6f
 8002ad0:	601a      	str	r2, [r3, #0]
 8002ad2:	4b2d      	ldr	r3, [pc, #180]	; (8002b88 <Odczytaj_znak_S16_uc8+0xd88>)
 8002ad4:	2259      	movs	r2, #89	; 0x59
 8002ad6:	601a      	str	r2, [r3, #0]
 8002ad8:	4b2c      	ldr	r3, [pc, #176]	; (8002b8c <Odczytaj_znak_S16_uc8+0xd8c>)
 8002ada:	220b      	movs	r2, #11
 8002adc:	601a      	str	r2, [r3, #0]
 8002ade:	4b2c      	ldr	r3, [pc, #176]	; (8002b90 <Odczytaj_znak_S16_uc8+0xd90>)
 8002ae0:	220e      	movs	r2, #14
 8002ae2:	601a      	str	r2, [r3, #0]
 8002ae4:	4b2b      	ldr	r3, [pc, #172]	; (8002b94 <Odczytaj_znak_S16_uc8+0xd94>)
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	601a      	str	r2, [r3, #0]
 8002aea:	4b2b      	ldr	r3, [pc, #172]	; (8002b98 <Odczytaj_znak_S16_uc8+0xd98>)
 8002aec:	2201      	movs	r2, #1
 8002aee:	601a      	str	r2, [r3, #0]
 8002af0:	4b2a      	ldr	r3, [pc, #168]	; (8002b9c <Odczytaj_znak_S16_uc8+0xd9c>)
 8002af2:	220b      	movs	r2, #11
 8002af4:	601a      	str	r2, [r3, #0]
	 break;
 8002af6:	f003 bb85 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  67  :    x=122 ;  y=89   ;  width=12  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=12   ;
 8002afa:	4b22      	ldr	r3, [pc, #136]	; (8002b84 <Odczytaj_znak_S16_uc8+0xd84>)
 8002afc:	227a      	movs	r2, #122	; 0x7a
 8002afe:	601a      	str	r2, [r3, #0]
 8002b00:	4b21      	ldr	r3, [pc, #132]	; (8002b88 <Odczytaj_znak_S16_uc8+0xd88>)
 8002b02:	2259      	movs	r2, #89	; 0x59
 8002b04:	601a      	str	r2, [r3, #0]
 8002b06:	4b21      	ldr	r3, [pc, #132]	; (8002b8c <Odczytaj_znak_S16_uc8+0xd8c>)
 8002b08:	220c      	movs	r2, #12
 8002b0a:	601a      	str	r2, [r3, #0]
 8002b0c:	4b20      	ldr	r3, [pc, #128]	; (8002b90 <Odczytaj_znak_S16_uc8+0xd90>)
 8002b0e:	220e      	movs	r2, #14
 8002b10:	601a      	str	r2, [r3, #0]
 8002b12:	4b20      	ldr	r3, [pc, #128]	; (8002b94 <Odczytaj_znak_S16_uc8+0xd94>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	601a      	str	r2, [r3, #0]
 8002b18:	4b1f      	ldr	r3, [pc, #124]	; (8002b98 <Odczytaj_znak_S16_uc8+0xd98>)
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	601a      	str	r2, [r3, #0]
 8002b1e:	4b1f      	ldr	r3, [pc, #124]	; (8002b9c <Odczytaj_znak_S16_uc8+0xd9c>)
 8002b20:	220c      	movs	r2, #12
 8002b22:	601a      	str	r2, [r3, #0]
	 break;
 8002b24:	f003 bb6e 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  68  :    x=134 ;  y=89   ;  width=11  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=11   ;
 8002b28:	4b16      	ldr	r3, [pc, #88]	; (8002b84 <Odczytaj_znak_S16_uc8+0xd84>)
 8002b2a:	2286      	movs	r2, #134	; 0x86
 8002b2c:	601a      	str	r2, [r3, #0]
 8002b2e:	4b16      	ldr	r3, [pc, #88]	; (8002b88 <Odczytaj_znak_S16_uc8+0xd88>)
 8002b30:	2259      	movs	r2, #89	; 0x59
 8002b32:	601a      	str	r2, [r3, #0]
 8002b34:	4b15      	ldr	r3, [pc, #84]	; (8002b8c <Odczytaj_znak_S16_uc8+0xd8c>)
 8002b36:	220b      	movs	r2, #11
 8002b38:	601a      	str	r2, [r3, #0]
 8002b3a:	4b15      	ldr	r3, [pc, #84]	; (8002b90 <Odczytaj_znak_S16_uc8+0xd90>)
 8002b3c:	220e      	movs	r2, #14
 8002b3e:	601a      	str	r2, [r3, #0]
 8002b40:	4b14      	ldr	r3, [pc, #80]	; (8002b94 <Odczytaj_znak_S16_uc8+0xd94>)
 8002b42:	2200      	movs	r2, #0
 8002b44:	601a      	str	r2, [r3, #0]
 8002b46:	4b14      	ldr	r3, [pc, #80]	; (8002b98 <Odczytaj_znak_S16_uc8+0xd98>)
 8002b48:	2201      	movs	r2, #1
 8002b4a:	601a      	str	r2, [r3, #0]
 8002b4c:	4b13      	ldr	r3, [pc, #76]	; (8002b9c <Odczytaj_znak_S16_uc8+0xd9c>)
 8002b4e:	220b      	movs	r2, #11
 8002b50:	601a      	str	r2, [r3, #0]
	 break;
 8002b52:	f003 bb57 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  69  :    x=145 ;  y=89   ;  width=11  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=11   ;
 8002b56:	4b0b      	ldr	r3, [pc, #44]	; (8002b84 <Odczytaj_znak_S16_uc8+0xd84>)
 8002b58:	2291      	movs	r2, #145	; 0x91
 8002b5a:	601a      	str	r2, [r3, #0]
 8002b5c:	4b0a      	ldr	r3, [pc, #40]	; (8002b88 <Odczytaj_znak_S16_uc8+0xd88>)
 8002b5e:	2259      	movs	r2, #89	; 0x59
 8002b60:	601a      	str	r2, [r3, #0]
 8002b62:	4b0a      	ldr	r3, [pc, #40]	; (8002b8c <Odczytaj_znak_S16_uc8+0xd8c>)
 8002b64:	220b      	movs	r2, #11
 8002b66:	601a      	str	r2, [r3, #0]
 8002b68:	4b09      	ldr	r3, [pc, #36]	; (8002b90 <Odczytaj_znak_S16_uc8+0xd90>)
 8002b6a:	220e      	movs	r2, #14
 8002b6c:	601a      	str	r2, [r3, #0]
 8002b6e:	4b09      	ldr	r3, [pc, #36]	; (8002b94 <Odczytaj_znak_S16_uc8+0xd94>)
 8002b70:	2200      	movs	r2, #0
 8002b72:	601a      	str	r2, [r3, #0]
 8002b74:	4b08      	ldr	r3, [pc, #32]	; (8002b98 <Odczytaj_znak_S16_uc8+0xd98>)
 8002b76:	2201      	movs	r2, #1
 8002b78:	601a      	str	r2, [r3, #0]
 8002b7a:	4b08      	ldr	r3, [pc, #32]	; (8002b9c <Odczytaj_znak_S16_uc8+0xd9c>)
 8002b7c:	220b      	movs	r2, #11
 8002b7e:	601a      	str	r2, [r3, #0]
	 break;
 8002b80:	f003 bb40 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
 8002b84:	2400f634 	.word	0x2400f634
 8002b88:	2401445c 	.word	0x2401445c
 8002b8c:	24014690 	.word	0x24014690
 8002b90:	24014460 	.word	0x24014460
 8002b94:	2400f630 	.word	0x2400f630
 8002b98:	2400f638 	.word	0x2400f638
 8002b9c:	2401468c 	.word	0x2401468c
	case  70  :    x=156 ;  y=89   ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 8002ba0:	4b96      	ldr	r3, [pc, #600]	; (8002dfc <Odczytaj_znak_S16_uc8+0xffc>)
 8002ba2:	229c      	movs	r2, #156	; 0x9c
 8002ba4:	601a      	str	r2, [r3, #0]
 8002ba6:	4b96      	ldr	r3, [pc, #600]	; (8002e00 <Odczytaj_znak_S16_uc8+0x1000>)
 8002ba8:	2259      	movs	r2, #89	; 0x59
 8002baa:	601a      	str	r2, [r3, #0]
 8002bac:	4b95      	ldr	r3, [pc, #596]	; (8002e04 <Odczytaj_znak_S16_uc8+0x1004>)
 8002bae:	220a      	movs	r2, #10
 8002bb0:	601a      	str	r2, [r3, #0]
 8002bb2:	4b95      	ldr	r3, [pc, #596]	; (8002e08 <Odczytaj_znak_S16_uc8+0x1008>)
 8002bb4:	220e      	movs	r2, #14
 8002bb6:	601a      	str	r2, [r3, #0]
 8002bb8:	4b94      	ldr	r3, [pc, #592]	; (8002e0c <Odczytaj_znak_S16_uc8+0x100c>)
 8002bba:	2200      	movs	r2, #0
 8002bbc:	601a      	str	r2, [r3, #0]
 8002bbe:	4b94      	ldr	r3, [pc, #592]	; (8002e10 <Odczytaj_znak_S16_uc8+0x1010>)
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	601a      	str	r2, [r3, #0]
 8002bc4:	4b93      	ldr	r3, [pc, #588]	; (8002e14 <Odczytaj_znak_S16_uc8+0x1014>)
 8002bc6:	220a      	movs	r2, #10
 8002bc8:	601a      	str	r2, [r3, #0]
	 break;
 8002bca:	f003 bb1b 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  71  :    x=166 ;  y=89   ;  width=13  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=13   ;
 8002bce:	4b8b      	ldr	r3, [pc, #556]	; (8002dfc <Odczytaj_znak_S16_uc8+0xffc>)
 8002bd0:	22a6      	movs	r2, #166	; 0xa6
 8002bd2:	601a      	str	r2, [r3, #0]
 8002bd4:	4b8a      	ldr	r3, [pc, #552]	; (8002e00 <Odczytaj_znak_S16_uc8+0x1000>)
 8002bd6:	2259      	movs	r2, #89	; 0x59
 8002bd8:	601a      	str	r2, [r3, #0]
 8002bda:	4b8a      	ldr	r3, [pc, #552]	; (8002e04 <Odczytaj_znak_S16_uc8+0x1004>)
 8002bdc:	220d      	movs	r2, #13
 8002bde:	601a      	str	r2, [r3, #0]
 8002be0:	4b89      	ldr	r3, [pc, #548]	; (8002e08 <Odczytaj_znak_S16_uc8+0x1008>)
 8002be2:	220e      	movs	r2, #14
 8002be4:	601a      	str	r2, [r3, #0]
 8002be6:	4b89      	ldr	r3, [pc, #548]	; (8002e0c <Odczytaj_znak_S16_uc8+0x100c>)
 8002be8:	2200      	movs	r2, #0
 8002bea:	601a      	str	r2, [r3, #0]
 8002bec:	4b88      	ldr	r3, [pc, #544]	; (8002e10 <Odczytaj_znak_S16_uc8+0x1010>)
 8002bee:	2201      	movs	r2, #1
 8002bf0:	601a      	str	r2, [r3, #0]
 8002bf2:	4b88      	ldr	r3, [pc, #544]	; (8002e14 <Odczytaj_znak_S16_uc8+0x1014>)
 8002bf4:	220d      	movs	r2, #13
 8002bf6:	601a      	str	r2, [r3, #0]
	 break;
 8002bf8:	f003 bb04 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  72  :    x=179 ;  y=89   ;  width=11  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=11   ;
 8002bfc:	4b7f      	ldr	r3, [pc, #508]	; (8002dfc <Odczytaj_znak_S16_uc8+0xffc>)
 8002bfe:	22b3      	movs	r2, #179	; 0xb3
 8002c00:	601a      	str	r2, [r3, #0]
 8002c02:	4b7f      	ldr	r3, [pc, #508]	; (8002e00 <Odczytaj_znak_S16_uc8+0x1000>)
 8002c04:	2259      	movs	r2, #89	; 0x59
 8002c06:	601a      	str	r2, [r3, #0]
 8002c08:	4b7e      	ldr	r3, [pc, #504]	; (8002e04 <Odczytaj_znak_S16_uc8+0x1004>)
 8002c0a:	220b      	movs	r2, #11
 8002c0c:	601a      	str	r2, [r3, #0]
 8002c0e:	4b7e      	ldr	r3, [pc, #504]	; (8002e08 <Odczytaj_znak_S16_uc8+0x1008>)
 8002c10:	220e      	movs	r2, #14
 8002c12:	601a      	str	r2, [r3, #0]
 8002c14:	4b7d      	ldr	r3, [pc, #500]	; (8002e0c <Odczytaj_znak_S16_uc8+0x100c>)
 8002c16:	2200      	movs	r2, #0
 8002c18:	601a      	str	r2, [r3, #0]
 8002c1a:	4b7d      	ldr	r3, [pc, #500]	; (8002e10 <Odczytaj_znak_S16_uc8+0x1010>)
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	601a      	str	r2, [r3, #0]
 8002c20:	4b7c      	ldr	r3, [pc, #496]	; (8002e14 <Odczytaj_znak_S16_uc8+0x1014>)
 8002c22:	220b      	movs	r2, #11
 8002c24:	601a      	str	r2, [r3, #0]
	 break;
 8002c26:	f003 baed 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  73  :    x=190 ;  y=89   ;  width=4   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=4    ;
 8002c2a:	4b74      	ldr	r3, [pc, #464]	; (8002dfc <Odczytaj_znak_S16_uc8+0xffc>)
 8002c2c:	22be      	movs	r2, #190	; 0xbe
 8002c2e:	601a      	str	r2, [r3, #0]
 8002c30:	4b73      	ldr	r3, [pc, #460]	; (8002e00 <Odczytaj_znak_S16_uc8+0x1000>)
 8002c32:	2259      	movs	r2, #89	; 0x59
 8002c34:	601a      	str	r2, [r3, #0]
 8002c36:	4b73      	ldr	r3, [pc, #460]	; (8002e04 <Odczytaj_znak_S16_uc8+0x1004>)
 8002c38:	2204      	movs	r2, #4
 8002c3a:	601a      	str	r2, [r3, #0]
 8002c3c:	4b72      	ldr	r3, [pc, #456]	; (8002e08 <Odczytaj_znak_S16_uc8+0x1008>)
 8002c3e:	220e      	movs	r2, #14
 8002c40:	601a      	str	r2, [r3, #0]
 8002c42:	4b72      	ldr	r3, [pc, #456]	; (8002e0c <Odczytaj_znak_S16_uc8+0x100c>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	601a      	str	r2, [r3, #0]
 8002c48:	4b71      	ldr	r3, [pc, #452]	; (8002e10 <Odczytaj_znak_S16_uc8+0x1010>)
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	601a      	str	r2, [r3, #0]
 8002c4e:	4b71      	ldr	r3, [pc, #452]	; (8002e14 <Odczytaj_znak_S16_uc8+0x1014>)
 8002c50:	2204      	movs	r2, #4
 8002c52:	601a      	str	r2, [r3, #0]
	 break;
 8002c54:	f003 bad6 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  74  :    x=194 ;  y=89   ;  width=9   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 8002c58:	4b68      	ldr	r3, [pc, #416]	; (8002dfc <Odczytaj_znak_S16_uc8+0xffc>)
 8002c5a:	22c2      	movs	r2, #194	; 0xc2
 8002c5c:	601a      	str	r2, [r3, #0]
 8002c5e:	4b68      	ldr	r3, [pc, #416]	; (8002e00 <Odczytaj_znak_S16_uc8+0x1000>)
 8002c60:	2259      	movs	r2, #89	; 0x59
 8002c62:	601a      	str	r2, [r3, #0]
 8002c64:	4b67      	ldr	r3, [pc, #412]	; (8002e04 <Odczytaj_znak_S16_uc8+0x1004>)
 8002c66:	2209      	movs	r2, #9
 8002c68:	601a      	str	r2, [r3, #0]
 8002c6a:	4b67      	ldr	r3, [pc, #412]	; (8002e08 <Odczytaj_znak_S16_uc8+0x1008>)
 8002c6c:	220e      	movs	r2, #14
 8002c6e:	601a      	str	r2, [r3, #0]
 8002c70:	4b66      	ldr	r3, [pc, #408]	; (8002e0c <Odczytaj_znak_S16_uc8+0x100c>)
 8002c72:	2200      	movs	r2, #0
 8002c74:	601a      	str	r2, [r3, #0]
 8002c76:	4b66      	ldr	r3, [pc, #408]	; (8002e10 <Odczytaj_znak_S16_uc8+0x1010>)
 8002c78:	2201      	movs	r2, #1
 8002c7a:	601a      	str	r2, [r3, #0]
 8002c7c:	4b65      	ldr	r3, [pc, #404]	; (8002e14 <Odczytaj_znak_S16_uc8+0x1014>)
 8002c7e:	220a      	movs	r2, #10
 8002c80:	601a      	str	r2, [r3, #0]
	 break;
 8002c82:	f003 babf 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  75  :    x=203 ;  y=89   ;  width=12  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=11   ;
 8002c86:	4b5d      	ldr	r3, [pc, #372]	; (8002dfc <Odczytaj_znak_S16_uc8+0xffc>)
 8002c88:	22cb      	movs	r2, #203	; 0xcb
 8002c8a:	601a      	str	r2, [r3, #0]
 8002c8c:	4b5c      	ldr	r3, [pc, #368]	; (8002e00 <Odczytaj_znak_S16_uc8+0x1000>)
 8002c8e:	2259      	movs	r2, #89	; 0x59
 8002c90:	601a      	str	r2, [r3, #0]
 8002c92:	4b5c      	ldr	r3, [pc, #368]	; (8002e04 <Odczytaj_znak_S16_uc8+0x1004>)
 8002c94:	220c      	movs	r2, #12
 8002c96:	601a      	str	r2, [r3, #0]
 8002c98:	4b5b      	ldr	r3, [pc, #364]	; (8002e08 <Odczytaj_znak_S16_uc8+0x1008>)
 8002c9a:	220e      	movs	r2, #14
 8002c9c:	601a      	str	r2, [r3, #0]
 8002c9e:	4b5b      	ldr	r3, [pc, #364]	; (8002e0c <Odczytaj_znak_S16_uc8+0x100c>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	601a      	str	r2, [r3, #0]
 8002ca4:	4b5a      	ldr	r3, [pc, #360]	; (8002e10 <Odczytaj_znak_S16_uc8+0x1010>)
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	601a      	str	r2, [r3, #0]
 8002caa:	4b5a      	ldr	r3, [pc, #360]	; (8002e14 <Odczytaj_znak_S16_uc8+0x1014>)
 8002cac:	220b      	movs	r2, #11
 8002cae:	601a      	str	r2, [r3, #0]
	 break;
 8002cb0:	f003 baa8 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  76  :    x=215 ;  y=89   ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 8002cb4:	4b51      	ldr	r3, [pc, #324]	; (8002dfc <Odczytaj_znak_S16_uc8+0xffc>)
 8002cb6:	22d7      	movs	r2, #215	; 0xd7
 8002cb8:	601a      	str	r2, [r3, #0]
 8002cba:	4b51      	ldr	r3, [pc, #324]	; (8002e00 <Odczytaj_znak_S16_uc8+0x1000>)
 8002cbc:	2259      	movs	r2, #89	; 0x59
 8002cbe:	601a      	str	r2, [r3, #0]
 8002cc0:	4b50      	ldr	r3, [pc, #320]	; (8002e04 <Odczytaj_znak_S16_uc8+0x1004>)
 8002cc2:	220a      	movs	r2, #10
 8002cc4:	601a      	str	r2, [r3, #0]
 8002cc6:	4b50      	ldr	r3, [pc, #320]	; (8002e08 <Odczytaj_znak_S16_uc8+0x1008>)
 8002cc8:	220e      	movs	r2, #14
 8002cca:	601a      	str	r2, [r3, #0]
 8002ccc:	4b4f      	ldr	r3, [pc, #316]	; (8002e0c <Odczytaj_znak_S16_uc8+0x100c>)
 8002cce:	2200      	movs	r2, #0
 8002cd0:	601a      	str	r2, [r3, #0]
 8002cd2:	4b4f      	ldr	r3, [pc, #316]	; (8002e10 <Odczytaj_znak_S16_uc8+0x1010>)
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	601a      	str	r2, [r3, #0]
 8002cd8:	4b4e      	ldr	r3, [pc, #312]	; (8002e14 <Odczytaj_znak_S16_uc8+0x1014>)
 8002cda:	220a      	movs	r2, #10
 8002cdc:	601a      	str	r2, [r3, #0]
	 break;
 8002cde:	f003 ba91 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  77  :    x=225 ;  y=89   ;  width=13  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=13   ;
 8002ce2:	4b46      	ldr	r3, [pc, #280]	; (8002dfc <Odczytaj_znak_S16_uc8+0xffc>)
 8002ce4:	22e1      	movs	r2, #225	; 0xe1
 8002ce6:	601a      	str	r2, [r3, #0]
 8002ce8:	4b45      	ldr	r3, [pc, #276]	; (8002e00 <Odczytaj_znak_S16_uc8+0x1000>)
 8002cea:	2259      	movs	r2, #89	; 0x59
 8002cec:	601a      	str	r2, [r3, #0]
 8002cee:	4b45      	ldr	r3, [pc, #276]	; (8002e04 <Odczytaj_znak_S16_uc8+0x1004>)
 8002cf0:	220d      	movs	r2, #13
 8002cf2:	601a      	str	r2, [r3, #0]
 8002cf4:	4b44      	ldr	r3, [pc, #272]	; (8002e08 <Odczytaj_znak_S16_uc8+0x1008>)
 8002cf6:	220e      	movs	r2, #14
 8002cf8:	601a      	str	r2, [r3, #0]
 8002cfa:	4b44      	ldr	r3, [pc, #272]	; (8002e0c <Odczytaj_znak_S16_uc8+0x100c>)
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	601a      	str	r2, [r3, #0]
 8002d00:	4b43      	ldr	r3, [pc, #268]	; (8002e10 <Odczytaj_znak_S16_uc8+0x1010>)
 8002d02:	2201      	movs	r2, #1
 8002d04:	601a      	str	r2, [r3, #0]
 8002d06:	4b43      	ldr	r3, [pc, #268]	; (8002e14 <Odczytaj_znak_S16_uc8+0x1014>)
 8002d08:	220d      	movs	r2, #13
 8002d0a:	601a      	str	r2, [r3, #0]
	 break;
 8002d0c:	f003 ba7a 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  78  :    x=238 ;  y=89   ;  width=11  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=12   ;
 8002d10:	4b3a      	ldr	r3, [pc, #232]	; (8002dfc <Odczytaj_znak_S16_uc8+0xffc>)
 8002d12:	22ee      	movs	r2, #238	; 0xee
 8002d14:	601a      	str	r2, [r3, #0]
 8002d16:	4b3a      	ldr	r3, [pc, #232]	; (8002e00 <Odczytaj_znak_S16_uc8+0x1000>)
 8002d18:	2259      	movs	r2, #89	; 0x59
 8002d1a:	601a      	str	r2, [r3, #0]
 8002d1c:	4b39      	ldr	r3, [pc, #228]	; (8002e04 <Odczytaj_znak_S16_uc8+0x1004>)
 8002d1e:	220b      	movs	r2, #11
 8002d20:	601a      	str	r2, [r3, #0]
 8002d22:	4b39      	ldr	r3, [pc, #228]	; (8002e08 <Odczytaj_znak_S16_uc8+0x1008>)
 8002d24:	220e      	movs	r2, #14
 8002d26:	601a      	str	r2, [r3, #0]
 8002d28:	4b38      	ldr	r3, [pc, #224]	; (8002e0c <Odczytaj_znak_S16_uc8+0x100c>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	601a      	str	r2, [r3, #0]
 8002d2e:	4b38      	ldr	r3, [pc, #224]	; (8002e10 <Odczytaj_znak_S16_uc8+0x1010>)
 8002d30:	2201      	movs	r2, #1
 8002d32:	601a      	str	r2, [r3, #0]
 8002d34:	4b37      	ldr	r3, [pc, #220]	; (8002e14 <Odczytaj_znak_S16_uc8+0x1014>)
 8002d36:	220c      	movs	r2, #12
 8002d38:	601a      	str	r2, [r3, #0]
	 break;
 8002d3a:	f003 ba63 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  79  :    x=249 ;  y=89   ;  width=13  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=13   ;
 8002d3e:	4b2f      	ldr	r3, [pc, #188]	; (8002dfc <Odczytaj_znak_S16_uc8+0xffc>)
 8002d40:	22f9      	movs	r2, #249	; 0xf9
 8002d42:	601a      	str	r2, [r3, #0]
 8002d44:	4b2e      	ldr	r3, [pc, #184]	; (8002e00 <Odczytaj_znak_S16_uc8+0x1000>)
 8002d46:	2259      	movs	r2, #89	; 0x59
 8002d48:	601a      	str	r2, [r3, #0]
 8002d4a:	4b2e      	ldr	r3, [pc, #184]	; (8002e04 <Odczytaj_znak_S16_uc8+0x1004>)
 8002d4c:	220d      	movs	r2, #13
 8002d4e:	601a      	str	r2, [r3, #0]
 8002d50:	4b2d      	ldr	r3, [pc, #180]	; (8002e08 <Odczytaj_znak_S16_uc8+0x1008>)
 8002d52:	220e      	movs	r2, #14
 8002d54:	601a      	str	r2, [r3, #0]
 8002d56:	4b2d      	ldr	r3, [pc, #180]	; (8002e0c <Odczytaj_znak_S16_uc8+0x100c>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	601a      	str	r2, [r3, #0]
 8002d5c:	4b2c      	ldr	r3, [pc, #176]	; (8002e10 <Odczytaj_znak_S16_uc8+0x1010>)
 8002d5e:	2201      	movs	r2, #1
 8002d60:	601a      	str	r2, [r3, #0]
 8002d62:	4b2c      	ldr	r3, [pc, #176]	; (8002e14 <Odczytaj_znak_S16_uc8+0x1014>)
 8002d64:	220d      	movs	r2, #13
 8002d66:	601a      	str	r2, [r3, #0]
	 break;
 8002d68:	f003 ba4c 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  80  :    x=262 ;  y=89   ;  width=11  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=11   ;
 8002d6c:	4b23      	ldr	r3, [pc, #140]	; (8002dfc <Odczytaj_znak_S16_uc8+0xffc>)
 8002d6e:	f44f 7283 	mov.w	r2, #262	; 0x106
 8002d72:	601a      	str	r2, [r3, #0]
 8002d74:	4b22      	ldr	r3, [pc, #136]	; (8002e00 <Odczytaj_znak_S16_uc8+0x1000>)
 8002d76:	2259      	movs	r2, #89	; 0x59
 8002d78:	601a      	str	r2, [r3, #0]
 8002d7a:	4b22      	ldr	r3, [pc, #136]	; (8002e04 <Odczytaj_znak_S16_uc8+0x1004>)
 8002d7c:	220b      	movs	r2, #11
 8002d7e:	601a      	str	r2, [r3, #0]
 8002d80:	4b21      	ldr	r3, [pc, #132]	; (8002e08 <Odczytaj_znak_S16_uc8+0x1008>)
 8002d82:	220e      	movs	r2, #14
 8002d84:	601a      	str	r2, [r3, #0]
 8002d86:	4b21      	ldr	r3, [pc, #132]	; (8002e0c <Odczytaj_znak_S16_uc8+0x100c>)
 8002d88:	2200      	movs	r2, #0
 8002d8a:	601a      	str	r2, [r3, #0]
 8002d8c:	4b20      	ldr	r3, [pc, #128]	; (8002e10 <Odczytaj_znak_S16_uc8+0x1010>)
 8002d8e:	2201      	movs	r2, #1
 8002d90:	601a      	str	r2, [r3, #0]
 8002d92:	4b20      	ldr	r3, [pc, #128]	; (8002e14 <Odczytaj_znak_S16_uc8+0x1014>)
 8002d94:	220b      	movs	r2, #11
 8002d96:	601a      	str	r2, [r3, #0]
	 break;
 8002d98:	f003 ba34 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  81  :    x=363 ;  y=72   ;  width=13  ;  height=15   ;  xoffset=0    ;  yoffset=1    ;  xadvance=13   ;
 8002d9c:	4b17      	ldr	r3, [pc, #92]	; (8002dfc <Odczytaj_znak_S16_uc8+0xffc>)
 8002d9e:	f240 126b 	movw	r2, #363	; 0x16b
 8002da2:	601a      	str	r2, [r3, #0]
 8002da4:	4b16      	ldr	r3, [pc, #88]	; (8002e00 <Odczytaj_znak_S16_uc8+0x1000>)
 8002da6:	2248      	movs	r2, #72	; 0x48
 8002da8:	601a      	str	r2, [r3, #0]
 8002daa:	4b16      	ldr	r3, [pc, #88]	; (8002e04 <Odczytaj_znak_S16_uc8+0x1004>)
 8002dac:	220d      	movs	r2, #13
 8002dae:	601a      	str	r2, [r3, #0]
 8002db0:	4b15      	ldr	r3, [pc, #84]	; (8002e08 <Odczytaj_znak_S16_uc8+0x1008>)
 8002db2:	220f      	movs	r2, #15
 8002db4:	601a      	str	r2, [r3, #0]
 8002db6:	4b15      	ldr	r3, [pc, #84]	; (8002e0c <Odczytaj_znak_S16_uc8+0x100c>)
 8002db8:	2200      	movs	r2, #0
 8002dba:	601a      	str	r2, [r3, #0]
 8002dbc:	4b14      	ldr	r3, [pc, #80]	; (8002e10 <Odczytaj_znak_S16_uc8+0x1010>)
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	601a      	str	r2, [r3, #0]
 8002dc2:	4b14      	ldr	r3, [pc, #80]	; (8002e14 <Odczytaj_znak_S16_uc8+0x1014>)
 8002dc4:	220d      	movs	r2, #13
 8002dc6:	601a      	str	r2, [r3, #0]
	 break;
 8002dc8:	f003 ba1c 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  82  :    x=273 ;  y=89   ;  width=12  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=11   ;
 8002dcc:	4b0b      	ldr	r3, [pc, #44]	; (8002dfc <Odczytaj_znak_S16_uc8+0xffc>)
 8002dce:	f240 1211 	movw	r2, #273	; 0x111
 8002dd2:	601a      	str	r2, [r3, #0]
 8002dd4:	4b0a      	ldr	r3, [pc, #40]	; (8002e00 <Odczytaj_znak_S16_uc8+0x1000>)
 8002dd6:	2259      	movs	r2, #89	; 0x59
 8002dd8:	601a      	str	r2, [r3, #0]
 8002dda:	4b0a      	ldr	r3, [pc, #40]	; (8002e04 <Odczytaj_znak_S16_uc8+0x1004>)
 8002ddc:	220c      	movs	r2, #12
 8002dde:	601a      	str	r2, [r3, #0]
 8002de0:	4b09      	ldr	r3, [pc, #36]	; (8002e08 <Odczytaj_znak_S16_uc8+0x1008>)
 8002de2:	220e      	movs	r2, #14
 8002de4:	601a      	str	r2, [r3, #0]
 8002de6:	4b09      	ldr	r3, [pc, #36]	; (8002e0c <Odczytaj_znak_S16_uc8+0x100c>)
 8002de8:	2200      	movs	r2, #0
 8002dea:	601a      	str	r2, [r3, #0]
 8002dec:	4b08      	ldr	r3, [pc, #32]	; (8002e10 <Odczytaj_znak_S16_uc8+0x1010>)
 8002dee:	2201      	movs	r2, #1
 8002df0:	601a      	str	r2, [r3, #0]
 8002df2:	4b08      	ldr	r3, [pc, #32]	; (8002e14 <Odczytaj_znak_S16_uc8+0x1014>)
 8002df4:	220b      	movs	r2, #11
 8002df6:	601a      	str	r2, [r3, #0]
	 break;
 8002df8:	f003 ba04 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
 8002dfc:	2400f634 	.word	0x2400f634
 8002e00:	2401445c 	.word	0x2401445c
 8002e04:	24014690 	.word	0x24014690
 8002e08:	24014460 	.word	0x24014460
 8002e0c:	2400f630 	.word	0x2400f630
 8002e10:	2400f638 	.word	0x2400f638
 8002e14:	2401468c 	.word	0x2401468c
	case  83  :    x=285 ;  y=89   ;  width=11  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=11   ;
 8002e18:	4b9d      	ldr	r3, [pc, #628]	; (8003090 <Odczytaj_znak_S16_uc8+0x1290>)
 8002e1a:	f240 121d 	movw	r2, #285	; 0x11d
 8002e1e:	601a      	str	r2, [r3, #0]
 8002e20:	4b9c      	ldr	r3, [pc, #624]	; (8003094 <Odczytaj_znak_S16_uc8+0x1294>)
 8002e22:	2259      	movs	r2, #89	; 0x59
 8002e24:	601a      	str	r2, [r3, #0]
 8002e26:	4b9c      	ldr	r3, [pc, #624]	; (8003098 <Odczytaj_znak_S16_uc8+0x1298>)
 8002e28:	220b      	movs	r2, #11
 8002e2a:	601a      	str	r2, [r3, #0]
 8002e2c:	4b9b      	ldr	r3, [pc, #620]	; (800309c <Odczytaj_znak_S16_uc8+0x129c>)
 8002e2e:	220e      	movs	r2, #14
 8002e30:	601a      	str	r2, [r3, #0]
 8002e32:	4b9b      	ldr	r3, [pc, #620]	; (80030a0 <Odczytaj_znak_S16_uc8+0x12a0>)
 8002e34:	2200      	movs	r2, #0
 8002e36:	601a      	str	r2, [r3, #0]
 8002e38:	4b9a      	ldr	r3, [pc, #616]	; (80030a4 <Odczytaj_znak_S16_uc8+0x12a4>)
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	601a      	str	r2, [r3, #0]
 8002e3e:	4b9a      	ldr	r3, [pc, #616]	; (80030a8 <Odczytaj_znak_S16_uc8+0x12a8>)
 8002e40:	220b      	movs	r2, #11
 8002e42:	601a      	str	r2, [r3, #0]
	 break;
 8002e44:	f003 b9de 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  84  :    x=296 ;  y=89   ;  width=11  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=11   ;
 8002e48:	4b91      	ldr	r3, [pc, #580]	; (8003090 <Odczytaj_znak_S16_uc8+0x1290>)
 8002e4a:	f44f 7294 	mov.w	r2, #296	; 0x128
 8002e4e:	601a      	str	r2, [r3, #0]
 8002e50:	4b90      	ldr	r3, [pc, #576]	; (8003094 <Odczytaj_znak_S16_uc8+0x1294>)
 8002e52:	2259      	movs	r2, #89	; 0x59
 8002e54:	601a      	str	r2, [r3, #0]
 8002e56:	4b90      	ldr	r3, [pc, #576]	; (8003098 <Odczytaj_znak_S16_uc8+0x1298>)
 8002e58:	220b      	movs	r2, #11
 8002e5a:	601a      	str	r2, [r3, #0]
 8002e5c:	4b8f      	ldr	r3, [pc, #572]	; (800309c <Odczytaj_znak_S16_uc8+0x129c>)
 8002e5e:	220e      	movs	r2, #14
 8002e60:	601a      	str	r2, [r3, #0]
 8002e62:	4b8f      	ldr	r3, [pc, #572]	; (80030a0 <Odczytaj_znak_S16_uc8+0x12a0>)
 8002e64:	2200      	movs	r2, #0
 8002e66:	601a      	str	r2, [r3, #0]
 8002e68:	4b8e      	ldr	r3, [pc, #568]	; (80030a4 <Odczytaj_znak_S16_uc8+0x12a4>)
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	601a      	str	r2, [r3, #0]
 8002e6e:	4b8e      	ldr	r3, [pc, #568]	; (80030a8 <Odczytaj_znak_S16_uc8+0x12a8>)
 8002e70:	220b      	movs	r2, #11
 8002e72:	601a      	str	r2, [r3, #0]
	 break;
 8002e74:	f003 b9c6 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  85  :    x=307 ;  y=89   ;  width=11  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=11   ;
 8002e78:	4b85      	ldr	r3, [pc, #532]	; (8003090 <Odczytaj_znak_S16_uc8+0x1290>)
 8002e7a:	f240 1233 	movw	r2, #307	; 0x133
 8002e7e:	601a      	str	r2, [r3, #0]
 8002e80:	4b84      	ldr	r3, [pc, #528]	; (8003094 <Odczytaj_znak_S16_uc8+0x1294>)
 8002e82:	2259      	movs	r2, #89	; 0x59
 8002e84:	601a      	str	r2, [r3, #0]
 8002e86:	4b84      	ldr	r3, [pc, #528]	; (8003098 <Odczytaj_znak_S16_uc8+0x1298>)
 8002e88:	220b      	movs	r2, #11
 8002e8a:	601a      	str	r2, [r3, #0]
 8002e8c:	4b83      	ldr	r3, [pc, #524]	; (800309c <Odczytaj_znak_S16_uc8+0x129c>)
 8002e8e:	220e      	movs	r2, #14
 8002e90:	601a      	str	r2, [r3, #0]
 8002e92:	4b83      	ldr	r3, [pc, #524]	; (80030a0 <Odczytaj_znak_S16_uc8+0x12a0>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	601a      	str	r2, [r3, #0]
 8002e98:	4b82      	ldr	r3, [pc, #520]	; (80030a4 <Odczytaj_znak_S16_uc8+0x12a4>)
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	601a      	str	r2, [r3, #0]
 8002e9e:	4b82      	ldr	r3, [pc, #520]	; (80030a8 <Odczytaj_znak_S16_uc8+0x12a8>)
 8002ea0:	220b      	movs	r2, #11
 8002ea2:	601a      	str	r2, [r3, #0]
	 break;
 8002ea4:	f003 b9ae 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  86  :    x=318 ;  y=89   ;  width=13  ;  height=14   ;  xoffset=-1   ;  yoffset=1    ;  xadvance=11   ;
 8002ea8:	4b79      	ldr	r3, [pc, #484]	; (8003090 <Odczytaj_znak_S16_uc8+0x1290>)
 8002eaa:	f44f 729f 	mov.w	r2, #318	; 0x13e
 8002eae:	601a      	str	r2, [r3, #0]
 8002eb0:	4b78      	ldr	r3, [pc, #480]	; (8003094 <Odczytaj_znak_S16_uc8+0x1294>)
 8002eb2:	2259      	movs	r2, #89	; 0x59
 8002eb4:	601a      	str	r2, [r3, #0]
 8002eb6:	4b78      	ldr	r3, [pc, #480]	; (8003098 <Odczytaj_znak_S16_uc8+0x1298>)
 8002eb8:	220d      	movs	r2, #13
 8002eba:	601a      	str	r2, [r3, #0]
 8002ebc:	4b77      	ldr	r3, [pc, #476]	; (800309c <Odczytaj_znak_S16_uc8+0x129c>)
 8002ebe:	220e      	movs	r2, #14
 8002ec0:	601a      	str	r2, [r3, #0]
 8002ec2:	4b77      	ldr	r3, [pc, #476]	; (80030a0 <Odczytaj_znak_S16_uc8+0x12a0>)
 8002ec4:	f04f 32ff 	mov.w	r2, #4294967295
 8002ec8:	601a      	str	r2, [r3, #0]
 8002eca:	4b76      	ldr	r3, [pc, #472]	; (80030a4 <Odczytaj_znak_S16_uc8+0x12a4>)
 8002ecc:	2201      	movs	r2, #1
 8002ece:	601a      	str	r2, [r3, #0]
 8002ed0:	4b75      	ldr	r3, [pc, #468]	; (80030a8 <Odczytaj_znak_S16_uc8+0x12a8>)
 8002ed2:	220b      	movs	r2, #11
 8002ed4:	601a      	str	r2, [r3, #0]
	 break;
 8002ed6:	f003 b995 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  87  :    x=331 ;  y=89   ;  width=17  ;  height=14   ;  xoffset=-1   ;  yoffset=1    ;  xadvance=15   ;
 8002eda:	4b6d      	ldr	r3, [pc, #436]	; (8003090 <Odczytaj_znak_S16_uc8+0x1290>)
 8002edc:	f240 124b 	movw	r2, #331	; 0x14b
 8002ee0:	601a      	str	r2, [r3, #0]
 8002ee2:	4b6c      	ldr	r3, [pc, #432]	; (8003094 <Odczytaj_znak_S16_uc8+0x1294>)
 8002ee4:	2259      	movs	r2, #89	; 0x59
 8002ee6:	601a      	str	r2, [r3, #0]
 8002ee8:	4b6b      	ldr	r3, [pc, #428]	; (8003098 <Odczytaj_znak_S16_uc8+0x1298>)
 8002eea:	2211      	movs	r2, #17
 8002eec:	601a      	str	r2, [r3, #0]
 8002eee:	4b6b      	ldr	r3, [pc, #428]	; (800309c <Odczytaj_znak_S16_uc8+0x129c>)
 8002ef0:	220e      	movs	r2, #14
 8002ef2:	601a      	str	r2, [r3, #0]
 8002ef4:	4b6a      	ldr	r3, [pc, #424]	; (80030a0 <Odczytaj_znak_S16_uc8+0x12a0>)
 8002ef6:	f04f 32ff 	mov.w	r2, #4294967295
 8002efa:	601a      	str	r2, [r3, #0]
 8002efc:	4b69      	ldr	r3, [pc, #420]	; (80030a4 <Odczytaj_znak_S16_uc8+0x12a4>)
 8002efe:	2201      	movs	r2, #1
 8002f00:	601a      	str	r2, [r3, #0]
 8002f02:	4b69      	ldr	r3, [pc, #420]	; (80030a8 <Odczytaj_znak_S16_uc8+0x12a8>)
 8002f04:	220f      	movs	r2, #15
 8002f06:	601a      	str	r2, [r3, #0]
	 break;
 8002f08:	f003 b97c 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  88  :    x=348 ;  y=89   ;  width=13  ;  height=14   ;  xoffset=-1   ;  yoffset=1    ;  xadvance=11   ;
 8002f0c:	4b60      	ldr	r3, [pc, #384]	; (8003090 <Odczytaj_znak_S16_uc8+0x1290>)
 8002f0e:	f44f 72ae 	mov.w	r2, #348	; 0x15c
 8002f12:	601a      	str	r2, [r3, #0]
 8002f14:	4b5f      	ldr	r3, [pc, #380]	; (8003094 <Odczytaj_znak_S16_uc8+0x1294>)
 8002f16:	2259      	movs	r2, #89	; 0x59
 8002f18:	601a      	str	r2, [r3, #0]
 8002f1a:	4b5f      	ldr	r3, [pc, #380]	; (8003098 <Odczytaj_znak_S16_uc8+0x1298>)
 8002f1c:	220d      	movs	r2, #13
 8002f1e:	601a      	str	r2, [r3, #0]
 8002f20:	4b5e      	ldr	r3, [pc, #376]	; (800309c <Odczytaj_znak_S16_uc8+0x129c>)
 8002f22:	220e      	movs	r2, #14
 8002f24:	601a      	str	r2, [r3, #0]
 8002f26:	4b5e      	ldr	r3, [pc, #376]	; (80030a0 <Odczytaj_znak_S16_uc8+0x12a0>)
 8002f28:	f04f 32ff 	mov.w	r2, #4294967295
 8002f2c:	601a      	str	r2, [r3, #0]
 8002f2e:	4b5d      	ldr	r3, [pc, #372]	; (80030a4 <Odczytaj_znak_S16_uc8+0x12a4>)
 8002f30:	2201      	movs	r2, #1
 8002f32:	601a      	str	r2, [r3, #0]
 8002f34:	4b5c      	ldr	r3, [pc, #368]	; (80030a8 <Odczytaj_znak_S16_uc8+0x12a8>)
 8002f36:	220b      	movs	r2, #11
 8002f38:	601a      	str	r2, [r3, #0]
	 break;
 8002f3a:	f003 b963 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  89  :    x=361 ;  y=89   ;  width=12  ;  height=14   ;  xoffset=-1   ;  yoffset=1    ;  xadvance=10   ;
 8002f3e:	4b54      	ldr	r3, [pc, #336]	; (8003090 <Odczytaj_znak_S16_uc8+0x1290>)
 8002f40:	f240 1269 	movw	r2, #361	; 0x169
 8002f44:	601a      	str	r2, [r3, #0]
 8002f46:	4b53      	ldr	r3, [pc, #332]	; (8003094 <Odczytaj_znak_S16_uc8+0x1294>)
 8002f48:	2259      	movs	r2, #89	; 0x59
 8002f4a:	601a      	str	r2, [r3, #0]
 8002f4c:	4b52      	ldr	r3, [pc, #328]	; (8003098 <Odczytaj_znak_S16_uc8+0x1298>)
 8002f4e:	220c      	movs	r2, #12
 8002f50:	601a      	str	r2, [r3, #0]
 8002f52:	4b52      	ldr	r3, [pc, #328]	; (800309c <Odczytaj_znak_S16_uc8+0x129c>)
 8002f54:	220e      	movs	r2, #14
 8002f56:	601a      	str	r2, [r3, #0]
 8002f58:	4b51      	ldr	r3, [pc, #324]	; (80030a0 <Odczytaj_znak_S16_uc8+0x12a0>)
 8002f5a:	f04f 32ff 	mov.w	r2, #4294967295
 8002f5e:	601a      	str	r2, [r3, #0]
 8002f60:	4b50      	ldr	r3, [pc, #320]	; (80030a4 <Odczytaj_znak_S16_uc8+0x12a4>)
 8002f62:	2201      	movs	r2, #1
 8002f64:	601a      	str	r2, [r3, #0]
 8002f66:	4b50      	ldr	r3, [pc, #320]	; (80030a8 <Odczytaj_znak_S16_uc8+0x12a8>)
 8002f68:	220a      	movs	r2, #10
 8002f6a:	601a      	str	r2, [r3, #0]
	 break;
 8002f6c:	f003 b94a 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  90  :    x=373 ;  y=89   ;  width=11  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=11   ;
 8002f70:	4b47      	ldr	r3, [pc, #284]	; (8003090 <Odczytaj_znak_S16_uc8+0x1290>)
 8002f72:	f240 1275 	movw	r2, #373	; 0x175
 8002f76:	601a      	str	r2, [r3, #0]
 8002f78:	4b46      	ldr	r3, [pc, #280]	; (8003094 <Odczytaj_znak_S16_uc8+0x1294>)
 8002f7a:	2259      	movs	r2, #89	; 0x59
 8002f7c:	601a      	str	r2, [r3, #0]
 8002f7e:	4b46      	ldr	r3, [pc, #280]	; (8003098 <Odczytaj_znak_S16_uc8+0x1298>)
 8002f80:	220b      	movs	r2, #11
 8002f82:	601a      	str	r2, [r3, #0]
 8002f84:	4b45      	ldr	r3, [pc, #276]	; (800309c <Odczytaj_znak_S16_uc8+0x129c>)
 8002f86:	220e      	movs	r2, #14
 8002f88:	601a      	str	r2, [r3, #0]
 8002f8a:	4b45      	ldr	r3, [pc, #276]	; (80030a0 <Odczytaj_znak_S16_uc8+0x12a0>)
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	601a      	str	r2, [r3, #0]
 8002f90:	4b44      	ldr	r3, [pc, #272]	; (80030a4 <Odczytaj_znak_S16_uc8+0x12a4>)
 8002f92:	2201      	movs	r2, #1
 8002f94:	601a      	str	r2, [r3, #0]
 8002f96:	4b44      	ldr	r3, [pc, #272]	; (80030a8 <Odczytaj_znak_S16_uc8+0x12a8>)
 8002f98:	220b      	movs	r2, #11
 8002f9a:	601a      	str	r2, [r3, #0]
	 break;
 8002f9c:	f003 b932 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  91  :    x=475 ;  y=0    ;  width=6   ;  height=17   ;  xoffset=0    ;  yoffset=1    ;  xadvance=6    ;
 8002fa0:	4b3b      	ldr	r3, [pc, #236]	; (8003090 <Odczytaj_znak_S16_uc8+0x1290>)
 8002fa2:	f240 12db 	movw	r2, #475	; 0x1db
 8002fa6:	601a      	str	r2, [r3, #0]
 8002fa8:	4b3a      	ldr	r3, [pc, #232]	; (8003094 <Odczytaj_znak_S16_uc8+0x1294>)
 8002faa:	2200      	movs	r2, #0
 8002fac:	601a      	str	r2, [r3, #0]
 8002fae:	4b3a      	ldr	r3, [pc, #232]	; (8003098 <Odczytaj_znak_S16_uc8+0x1298>)
 8002fb0:	2206      	movs	r2, #6
 8002fb2:	601a      	str	r2, [r3, #0]
 8002fb4:	4b39      	ldr	r3, [pc, #228]	; (800309c <Odczytaj_znak_S16_uc8+0x129c>)
 8002fb6:	2211      	movs	r2, #17
 8002fb8:	601a      	str	r2, [r3, #0]
 8002fba:	4b39      	ldr	r3, [pc, #228]	; (80030a0 <Odczytaj_znak_S16_uc8+0x12a0>)
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	601a      	str	r2, [r3, #0]
 8002fc0:	4b38      	ldr	r3, [pc, #224]	; (80030a4 <Odczytaj_znak_S16_uc8+0x12a4>)
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	601a      	str	r2, [r3, #0]
 8002fc6:	4b38      	ldr	r3, [pc, #224]	; (80030a8 <Odczytaj_znak_S16_uc8+0x12a8>)
 8002fc8:	2206      	movs	r2, #6
 8002fca:	601a      	str	r2, [r3, #0]
	 break;
 8002fcc:	f003 b91a 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  92  :    x=384 ;  y=89   ;  width=6   ;  height=14   ;  xoffset=-1   ;  yoffset=1    ;  xadvance=4    ;
 8002fd0:	4b2f      	ldr	r3, [pc, #188]	; (8003090 <Odczytaj_znak_S16_uc8+0x1290>)
 8002fd2:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8002fd6:	601a      	str	r2, [r3, #0]
 8002fd8:	4b2e      	ldr	r3, [pc, #184]	; (8003094 <Odczytaj_znak_S16_uc8+0x1294>)
 8002fda:	2259      	movs	r2, #89	; 0x59
 8002fdc:	601a      	str	r2, [r3, #0]
 8002fde:	4b2e      	ldr	r3, [pc, #184]	; (8003098 <Odczytaj_znak_S16_uc8+0x1298>)
 8002fe0:	2206      	movs	r2, #6
 8002fe2:	601a      	str	r2, [r3, #0]
 8002fe4:	4b2d      	ldr	r3, [pc, #180]	; (800309c <Odczytaj_znak_S16_uc8+0x129c>)
 8002fe6:	220e      	movs	r2, #14
 8002fe8:	601a      	str	r2, [r3, #0]
 8002fea:	4b2d      	ldr	r3, [pc, #180]	; (80030a0 <Odczytaj_znak_S16_uc8+0x12a0>)
 8002fec:	f04f 32ff 	mov.w	r2, #4294967295
 8002ff0:	601a      	str	r2, [r3, #0]
 8002ff2:	4b2c      	ldr	r3, [pc, #176]	; (80030a4 <Odczytaj_znak_S16_uc8+0x12a4>)
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	601a      	str	r2, [r3, #0]
 8002ff8:	4b2b      	ldr	r3, [pc, #172]	; (80030a8 <Odczytaj_znak_S16_uc8+0x12a8>)
 8002ffa:	2204      	movs	r2, #4
 8002ffc:	601a      	str	r2, [r3, #0]
	 break;
 8002ffe:	f003 b901 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  93  :    x=481 ;  y=0    ;  width=6   ;  height=17   ;  xoffset=0    ;  yoffset=1    ;  xadvance=6    ;
 8003002:	4b23      	ldr	r3, [pc, #140]	; (8003090 <Odczytaj_znak_S16_uc8+0x1290>)
 8003004:	f240 12e1 	movw	r2, #481	; 0x1e1
 8003008:	601a      	str	r2, [r3, #0]
 800300a:	4b22      	ldr	r3, [pc, #136]	; (8003094 <Odczytaj_znak_S16_uc8+0x1294>)
 800300c:	2200      	movs	r2, #0
 800300e:	601a      	str	r2, [r3, #0]
 8003010:	4b21      	ldr	r3, [pc, #132]	; (8003098 <Odczytaj_znak_S16_uc8+0x1298>)
 8003012:	2206      	movs	r2, #6
 8003014:	601a      	str	r2, [r3, #0]
 8003016:	4b21      	ldr	r3, [pc, #132]	; (800309c <Odczytaj_znak_S16_uc8+0x129c>)
 8003018:	2211      	movs	r2, #17
 800301a:	601a      	str	r2, [r3, #0]
 800301c:	4b20      	ldr	r3, [pc, #128]	; (80030a0 <Odczytaj_znak_S16_uc8+0x12a0>)
 800301e:	2200      	movs	r2, #0
 8003020:	601a      	str	r2, [r3, #0]
 8003022:	4b20      	ldr	r3, [pc, #128]	; (80030a4 <Odczytaj_znak_S16_uc8+0x12a4>)
 8003024:	2201      	movs	r2, #1
 8003026:	601a      	str	r2, [r3, #0]
 8003028:	4b1f      	ldr	r3, [pc, #124]	; (80030a8 <Odczytaj_znak_S16_uc8+0x12a8>)
 800302a:	2206      	movs	r2, #6
 800302c:	601a      	str	r2, [r3, #0]
	 break;
 800302e:	f003 b8e9 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  94  :    x=0   ;  y=223  ;  width=9   ;  height=9    ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 8003032:	4b17      	ldr	r3, [pc, #92]	; (8003090 <Odczytaj_znak_S16_uc8+0x1290>)
 8003034:	2200      	movs	r2, #0
 8003036:	601a      	str	r2, [r3, #0]
 8003038:	4b16      	ldr	r3, [pc, #88]	; (8003094 <Odczytaj_znak_S16_uc8+0x1294>)
 800303a:	22df      	movs	r2, #223	; 0xdf
 800303c:	601a      	str	r2, [r3, #0]
 800303e:	4b16      	ldr	r3, [pc, #88]	; (8003098 <Odczytaj_znak_S16_uc8+0x1298>)
 8003040:	2209      	movs	r2, #9
 8003042:	601a      	str	r2, [r3, #0]
 8003044:	4b15      	ldr	r3, [pc, #84]	; (800309c <Odczytaj_znak_S16_uc8+0x129c>)
 8003046:	2209      	movs	r2, #9
 8003048:	601a      	str	r2, [r3, #0]
 800304a:	4b15      	ldr	r3, [pc, #84]	; (80030a0 <Odczytaj_znak_S16_uc8+0x12a0>)
 800304c:	2200      	movs	r2, #0
 800304e:	601a      	str	r2, [r3, #0]
 8003050:	4b14      	ldr	r3, [pc, #80]	; (80030a4 <Odczytaj_znak_S16_uc8+0x12a4>)
 8003052:	2201      	movs	r2, #1
 8003054:	601a      	str	r2, [r3, #0]
 8003056:	4b14      	ldr	r3, [pc, #80]	; (80030a8 <Odczytaj_znak_S16_uc8+0x12a8>)
 8003058:	2209      	movs	r2, #9
 800305a:	601a      	str	r2, [r3, #0]
	 break;
 800305c:	f003 b8d2 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  95  :    x=226 ;  y=223  ;  width=11  ;  height=4    ;  xoffset=-1   ;  yoffset=15   ;  xadvance=9    ;
 8003060:	4b0b      	ldr	r3, [pc, #44]	; (8003090 <Odczytaj_znak_S16_uc8+0x1290>)
 8003062:	22e2      	movs	r2, #226	; 0xe2
 8003064:	601a      	str	r2, [r3, #0]
 8003066:	4b0b      	ldr	r3, [pc, #44]	; (8003094 <Odczytaj_znak_S16_uc8+0x1294>)
 8003068:	22df      	movs	r2, #223	; 0xdf
 800306a:	601a      	str	r2, [r3, #0]
 800306c:	4b0a      	ldr	r3, [pc, #40]	; (8003098 <Odczytaj_znak_S16_uc8+0x1298>)
 800306e:	220b      	movs	r2, #11
 8003070:	601a      	str	r2, [r3, #0]
 8003072:	4b0a      	ldr	r3, [pc, #40]	; (800309c <Odczytaj_znak_S16_uc8+0x129c>)
 8003074:	2204      	movs	r2, #4
 8003076:	601a      	str	r2, [r3, #0]
 8003078:	4b09      	ldr	r3, [pc, #36]	; (80030a0 <Odczytaj_znak_S16_uc8+0x12a0>)
 800307a:	f04f 32ff 	mov.w	r2, #4294967295
 800307e:	601a      	str	r2, [r3, #0]
 8003080:	4b08      	ldr	r3, [pc, #32]	; (80030a4 <Odczytaj_znak_S16_uc8+0x12a4>)
 8003082:	220f      	movs	r2, #15
 8003084:	601a      	str	r2, [r3, #0]
 8003086:	4b08      	ldr	r3, [pc, #32]	; (80030a8 <Odczytaj_znak_S16_uc8+0x12a8>)
 8003088:	2209      	movs	r2, #9
 800308a:	601a      	str	r2, [r3, #0]
	 break;
 800308c:	f003 b8ba 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
 8003090:	2400f634 	.word	0x2400f634
 8003094:	2401445c 	.word	0x2401445c
 8003098:	24014690 	.word	0x24014690
 800309c:	24014460 	.word	0x24014460
 80030a0:	2400f630 	.word	0x2400f630
 80030a4:	2400f638 	.word	0x2400f638
 80030a8:	2401468c 	.word	0x2401468c
	case  96  :    x=237 ;  y=223  ;  width=6   ;  height=4    ;  xoffset=-1   ;  yoffset=1    ;  xadvance=5    ;
 80030ac:	4b9b      	ldr	r3, [pc, #620]	; (800331c <Odczytaj_znak_S16_uc8+0x151c>)
 80030ae:	22ed      	movs	r2, #237	; 0xed
 80030b0:	601a      	str	r2, [r3, #0]
 80030b2:	4b9b      	ldr	r3, [pc, #620]	; (8003320 <Odczytaj_znak_S16_uc8+0x1520>)
 80030b4:	22df      	movs	r2, #223	; 0xdf
 80030b6:	601a      	str	r2, [r3, #0]
 80030b8:	4b9a      	ldr	r3, [pc, #616]	; (8003324 <Odczytaj_znak_S16_uc8+0x1524>)
 80030ba:	2206      	movs	r2, #6
 80030bc:	601a      	str	r2, [r3, #0]
 80030be:	4b9a      	ldr	r3, [pc, #616]	; (8003328 <Odczytaj_znak_S16_uc8+0x1528>)
 80030c0:	2204      	movs	r2, #4
 80030c2:	601a      	str	r2, [r3, #0]
 80030c4:	4b99      	ldr	r3, [pc, #612]	; (800332c <Odczytaj_znak_S16_uc8+0x152c>)
 80030c6:	f04f 32ff 	mov.w	r2, #4294967295
 80030ca:	601a      	str	r2, [r3, #0]
 80030cc:	4b98      	ldr	r3, [pc, #608]	; (8003330 <Odczytaj_znak_S16_uc8+0x1530>)
 80030ce:	2201      	movs	r2, #1
 80030d0:	601a      	str	r2, [r3, #0]
 80030d2:	4b98      	ldr	r3, [pc, #608]	; (8003334 <Odczytaj_znak_S16_uc8+0x1534>)
 80030d4:	2205      	movs	r2, #5
 80030d6:	601a      	str	r2, [r3, #0]
	 break;
 80030d8:	f003 b894 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  97  :    x=467 ;  y=187  ;  width=10  ;  height=11   ;  xoffset=0    ;  yoffset=5    ;  xadvance=9    ;
 80030dc:	4b8f      	ldr	r3, [pc, #572]	; (800331c <Odczytaj_znak_S16_uc8+0x151c>)
 80030de:	f240 12d3 	movw	r2, #467	; 0x1d3
 80030e2:	601a      	str	r2, [r3, #0]
 80030e4:	4b8e      	ldr	r3, [pc, #568]	; (8003320 <Odczytaj_znak_S16_uc8+0x1520>)
 80030e6:	22bb      	movs	r2, #187	; 0xbb
 80030e8:	601a      	str	r2, [r3, #0]
 80030ea:	4b8e      	ldr	r3, [pc, #568]	; (8003324 <Odczytaj_znak_S16_uc8+0x1524>)
 80030ec:	220a      	movs	r2, #10
 80030ee:	601a      	str	r2, [r3, #0]
 80030f0:	4b8d      	ldr	r3, [pc, #564]	; (8003328 <Odczytaj_znak_S16_uc8+0x1528>)
 80030f2:	220b      	movs	r2, #11
 80030f4:	601a      	str	r2, [r3, #0]
 80030f6:	4b8d      	ldr	r3, [pc, #564]	; (800332c <Odczytaj_znak_S16_uc8+0x152c>)
 80030f8:	2200      	movs	r2, #0
 80030fa:	601a      	str	r2, [r3, #0]
 80030fc:	4b8c      	ldr	r3, [pc, #560]	; (8003330 <Odczytaj_znak_S16_uc8+0x1530>)
 80030fe:	2205      	movs	r2, #5
 8003100:	601a      	str	r2, [r3, #0]
 8003102:	4b8c      	ldr	r3, [pc, #560]	; (8003334 <Odczytaj_znak_S16_uc8+0x1534>)
 8003104:	2209      	movs	r2, #9
 8003106:	601a      	str	r2, [r3, #0]
	 break;
 8003108:	f003 b87c 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  98  :    x=390 ;  y=89   ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 800310c:	4b83      	ldr	r3, [pc, #524]	; (800331c <Odczytaj_znak_S16_uc8+0x151c>)
 800310e:	f44f 72c3 	mov.w	r2, #390	; 0x186
 8003112:	601a      	str	r2, [r3, #0]
 8003114:	4b82      	ldr	r3, [pc, #520]	; (8003320 <Odczytaj_znak_S16_uc8+0x1520>)
 8003116:	2259      	movs	r2, #89	; 0x59
 8003118:	601a      	str	r2, [r3, #0]
 800311a:	4b82      	ldr	r3, [pc, #520]	; (8003324 <Odczytaj_znak_S16_uc8+0x1524>)
 800311c:	220a      	movs	r2, #10
 800311e:	601a      	str	r2, [r3, #0]
 8003120:	4b81      	ldr	r3, [pc, #516]	; (8003328 <Odczytaj_znak_S16_uc8+0x1528>)
 8003122:	220e      	movs	r2, #14
 8003124:	601a      	str	r2, [r3, #0]
 8003126:	4b81      	ldr	r3, [pc, #516]	; (800332c <Odczytaj_znak_S16_uc8+0x152c>)
 8003128:	2200      	movs	r2, #0
 800312a:	601a      	str	r2, [r3, #0]
 800312c:	4b80      	ldr	r3, [pc, #512]	; (8003330 <Odczytaj_znak_S16_uc8+0x1530>)
 800312e:	2201      	movs	r2, #1
 8003130:	601a      	str	r2, [r3, #0]
 8003132:	4b80      	ldr	r3, [pc, #512]	; (8003334 <Odczytaj_znak_S16_uc8+0x1534>)
 8003134:	220a      	movs	r2, #10
 8003136:	601a      	str	r2, [r3, #0]
	 break;
 8003138:	f003 b864 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  99  :    x=477 ;  y=187  ;  width=10  ;  height=11   ;  xoffset=0    ;  yoffset=5    ;  xadvance=9    ;
 800313c:	4b77      	ldr	r3, [pc, #476]	; (800331c <Odczytaj_znak_S16_uc8+0x151c>)
 800313e:	f240 12dd 	movw	r2, #477	; 0x1dd
 8003142:	601a      	str	r2, [r3, #0]
 8003144:	4b76      	ldr	r3, [pc, #472]	; (8003320 <Odczytaj_znak_S16_uc8+0x1520>)
 8003146:	22bb      	movs	r2, #187	; 0xbb
 8003148:	601a      	str	r2, [r3, #0]
 800314a:	4b76      	ldr	r3, [pc, #472]	; (8003324 <Odczytaj_znak_S16_uc8+0x1524>)
 800314c:	220a      	movs	r2, #10
 800314e:	601a      	str	r2, [r3, #0]
 8003150:	4b75      	ldr	r3, [pc, #468]	; (8003328 <Odczytaj_znak_S16_uc8+0x1528>)
 8003152:	220b      	movs	r2, #11
 8003154:	601a      	str	r2, [r3, #0]
 8003156:	4b75      	ldr	r3, [pc, #468]	; (800332c <Odczytaj_znak_S16_uc8+0x152c>)
 8003158:	2200      	movs	r2, #0
 800315a:	601a      	str	r2, [r3, #0]
 800315c:	4b74      	ldr	r3, [pc, #464]	; (8003330 <Odczytaj_znak_S16_uc8+0x1530>)
 800315e:	2205      	movs	r2, #5
 8003160:	601a      	str	r2, [r3, #0]
 8003162:	4b74      	ldr	r3, [pc, #464]	; (8003334 <Odczytaj_znak_S16_uc8+0x1534>)
 8003164:	2209      	movs	r2, #9
 8003166:	601a      	str	r2, [r3, #0]
	 break;
 8003168:	f003 b84c 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  100 :    x=400 ;  y=89   ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 800316c:	4b6b      	ldr	r3, [pc, #428]	; (800331c <Odczytaj_znak_S16_uc8+0x151c>)
 800316e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8003172:	601a      	str	r2, [r3, #0]
 8003174:	4b6a      	ldr	r3, [pc, #424]	; (8003320 <Odczytaj_znak_S16_uc8+0x1520>)
 8003176:	2259      	movs	r2, #89	; 0x59
 8003178:	601a      	str	r2, [r3, #0]
 800317a:	4b6a      	ldr	r3, [pc, #424]	; (8003324 <Odczytaj_znak_S16_uc8+0x1524>)
 800317c:	220a      	movs	r2, #10
 800317e:	601a      	str	r2, [r3, #0]
 8003180:	4b69      	ldr	r3, [pc, #420]	; (8003328 <Odczytaj_znak_S16_uc8+0x1528>)
 8003182:	220e      	movs	r2, #14
 8003184:	601a      	str	r2, [r3, #0]
 8003186:	4b69      	ldr	r3, [pc, #420]	; (800332c <Odczytaj_znak_S16_uc8+0x152c>)
 8003188:	2200      	movs	r2, #0
 800318a:	601a      	str	r2, [r3, #0]
 800318c:	4b68      	ldr	r3, [pc, #416]	; (8003330 <Odczytaj_znak_S16_uc8+0x1530>)
 800318e:	2201      	movs	r2, #1
 8003190:	601a      	str	r2, [r3, #0]
 8003192:	4b68      	ldr	r3, [pc, #416]	; (8003334 <Odczytaj_znak_S16_uc8+0x1534>)
 8003194:	220a      	movs	r2, #10
 8003196:	601a      	str	r2, [r3, #0]
	 break;
 8003198:	f003 b834 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  101 :    x=487 ;  y=187  ;  width=10  ;  height=11   ;  xoffset=0    ;  yoffset=5    ;  xadvance=10   ;
 800319c:	4b5f      	ldr	r3, [pc, #380]	; (800331c <Odczytaj_znak_S16_uc8+0x151c>)
 800319e:	f240 12e7 	movw	r2, #487	; 0x1e7
 80031a2:	601a      	str	r2, [r3, #0]
 80031a4:	4b5e      	ldr	r3, [pc, #376]	; (8003320 <Odczytaj_znak_S16_uc8+0x1520>)
 80031a6:	22bb      	movs	r2, #187	; 0xbb
 80031a8:	601a      	str	r2, [r3, #0]
 80031aa:	4b5e      	ldr	r3, [pc, #376]	; (8003324 <Odczytaj_znak_S16_uc8+0x1524>)
 80031ac:	220a      	movs	r2, #10
 80031ae:	601a      	str	r2, [r3, #0]
 80031b0:	4b5d      	ldr	r3, [pc, #372]	; (8003328 <Odczytaj_znak_S16_uc8+0x1528>)
 80031b2:	220b      	movs	r2, #11
 80031b4:	601a      	str	r2, [r3, #0]
 80031b6:	4b5d      	ldr	r3, [pc, #372]	; (800332c <Odczytaj_znak_S16_uc8+0x152c>)
 80031b8:	2200      	movs	r2, #0
 80031ba:	601a      	str	r2, [r3, #0]
 80031bc:	4b5c      	ldr	r3, [pc, #368]	; (8003330 <Odczytaj_znak_S16_uc8+0x1530>)
 80031be:	2205      	movs	r2, #5
 80031c0:	601a      	str	r2, [r3, #0]
 80031c2:	4b5c      	ldr	r3, [pc, #368]	; (8003334 <Odczytaj_znak_S16_uc8+0x1534>)
 80031c4:	220a      	movs	r2, #10
 80031c6:	601a      	str	r2, [r3, #0]
	 break;
 80031c8:	f003 b81c 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  102 :    x=410 ;  y=89   ;  width=8   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=7    ;
 80031cc:	4b53      	ldr	r3, [pc, #332]	; (800331c <Odczytaj_znak_S16_uc8+0x151c>)
 80031ce:	f44f 72cd 	mov.w	r2, #410	; 0x19a
 80031d2:	601a      	str	r2, [r3, #0]
 80031d4:	4b52      	ldr	r3, [pc, #328]	; (8003320 <Odczytaj_znak_S16_uc8+0x1520>)
 80031d6:	2259      	movs	r2, #89	; 0x59
 80031d8:	601a      	str	r2, [r3, #0]
 80031da:	4b52      	ldr	r3, [pc, #328]	; (8003324 <Odczytaj_znak_S16_uc8+0x1524>)
 80031dc:	2208      	movs	r2, #8
 80031de:	601a      	str	r2, [r3, #0]
 80031e0:	4b51      	ldr	r3, [pc, #324]	; (8003328 <Odczytaj_znak_S16_uc8+0x1528>)
 80031e2:	220e      	movs	r2, #14
 80031e4:	601a      	str	r2, [r3, #0]
 80031e6:	4b51      	ldr	r3, [pc, #324]	; (800332c <Odczytaj_znak_S16_uc8+0x152c>)
 80031e8:	2200      	movs	r2, #0
 80031ea:	601a      	str	r2, [r3, #0]
 80031ec:	4b50      	ldr	r3, [pc, #320]	; (8003330 <Odczytaj_znak_S16_uc8+0x1530>)
 80031ee:	2201      	movs	r2, #1
 80031f0:	601a      	str	r2, [r3, #0]
 80031f2:	4b50      	ldr	r3, [pc, #320]	; (8003334 <Odczytaj_znak_S16_uc8+0x1534>)
 80031f4:	2207      	movs	r2, #7
 80031f6:	601a      	str	r2, [r3, #0]
	 break;
 80031f8:	f003 b804 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  103 :    x=418 ;  y=89   ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=5    ;  xadvance=10   ;
 80031fc:	4b47      	ldr	r3, [pc, #284]	; (800331c <Odczytaj_znak_S16_uc8+0x151c>)
 80031fe:	f44f 72d1 	mov.w	r2, #418	; 0x1a2
 8003202:	601a      	str	r2, [r3, #0]
 8003204:	4b46      	ldr	r3, [pc, #280]	; (8003320 <Odczytaj_znak_S16_uc8+0x1520>)
 8003206:	2259      	movs	r2, #89	; 0x59
 8003208:	601a      	str	r2, [r3, #0]
 800320a:	4b46      	ldr	r3, [pc, #280]	; (8003324 <Odczytaj_znak_S16_uc8+0x1524>)
 800320c:	220a      	movs	r2, #10
 800320e:	601a      	str	r2, [r3, #0]
 8003210:	4b45      	ldr	r3, [pc, #276]	; (8003328 <Odczytaj_znak_S16_uc8+0x1528>)
 8003212:	220e      	movs	r2, #14
 8003214:	601a      	str	r2, [r3, #0]
 8003216:	4b45      	ldr	r3, [pc, #276]	; (800332c <Odczytaj_znak_S16_uc8+0x152c>)
 8003218:	2200      	movs	r2, #0
 800321a:	601a      	str	r2, [r3, #0]
 800321c:	4b44      	ldr	r3, [pc, #272]	; (8003330 <Odczytaj_znak_S16_uc8+0x1530>)
 800321e:	2205      	movs	r2, #5
 8003220:	601a      	str	r2, [r3, #0]
 8003222:	4b44      	ldr	r3, [pc, #272]	; (8003334 <Odczytaj_znak_S16_uc8+0x1534>)
 8003224:	220a      	movs	r2, #10
 8003226:	601a      	str	r2, [r3, #0]
	 break;
 8003228:	f002 bfec 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  104 :    x=428 ;  y=89   ;  width=9   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 800322c:	4b3b      	ldr	r3, [pc, #236]	; (800331c <Odczytaj_znak_S16_uc8+0x151c>)
 800322e:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
 8003232:	601a      	str	r2, [r3, #0]
 8003234:	4b3a      	ldr	r3, [pc, #232]	; (8003320 <Odczytaj_znak_S16_uc8+0x1520>)
 8003236:	2259      	movs	r2, #89	; 0x59
 8003238:	601a      	str	r2, [r3, #0]
 800323a:	4b3a      	ldr	r3, [pc, #232]	; (8003324 <Odczytaj_znak_S16_uc8+0x1524>)
 800323c:	2209      	movs	r2, #9
 800323e:	601a      	str	r2, [r3, #0]
 8003240:	4b39      	ldr	r3, [pc, #228]	; (8003328 <Odczytaj_znak_S16_uc8+0x1528>)
 8003242:	220e      	movs	r2, #14
 8003244:	601a      	str	r2, [r3, #0]
 8003246:	4b39      	ldr	r3, [pc, #228]	; (800332c <Odczytaj_znak_S16_uc8+0x152c>)
 8003248:	2200      	movs	r2, #0
 800324a:	601a      	str	r2, [r3, #0]
 800324c:	4b38      	ldr	r3, [pc, #224]	; (8003330 <Odczytaj_znak_S16_uc8+0x1530>)
 800324e:	2201      	movs	r2, #1
 8003250:	601a      	str	r2, [r3, #0]
 8003252:	4b38      	ldr	r3, [pc, #224]	; (8003334 <Odczytaj_znak_S16_uc8+0x1534>)
 8003254:	2209      	movs	r2, #9
 8003256:	601a      	str	r2, [r3, #0]
	 break;
 8003258:	f002 bfd4 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  105 :    x=437 ;  y=89   ;  width=4   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=4    ;
 800325c:	4b2f      	ldr	r3, [pc, #188]	; (800331c <Odczytaj_znak_S16_uc8+0x151c>)
 800325e:	f240 12b5 	movw	r2, #437	; 0x1b5
 8003262:	601a      	str	r2, [r3, #0]
 8003264:	4b2e      	ldr	r3, [pc, #184]	; (8003320 <Odczytaj_znak_S16_uc8+0x1520>)
 8003266:	2259      	movs	r2, #89	; 0x59
 8003268:	601a      	str	r2, [r3, #0]
 800326a:	4b2e      	ldr	r3, [pc, #184]	; (8003324 <Odczytaj_znak_S16_uc8+0x1524>)
 800326c:	2204      	movs	r2, #4
 800326e:	601a      	str	r2, [r3, #0]
 8003270:	4b2d      	ldr	r3, [pc, #180]	; (8003328 <Odczytaj_znak_S16_uc8+0x1528>)
 8003272:	220e      	movs	r2, #14
 8003274:	601a      	str	r2, [r3, #0]
 8003276:	4b2d      	ldr	r3, [pc, #180]	; (800332c <Odczytaj_znak_S16_uc8+0x152c>)
 8003278:	2200      	movs	r2, #0
 800327a:	601a      	str	r2, [r3, #0]
 800327c:	4b2c      	ldr	r3, [pc, #176]	; (8003330 <Odczytaj_znak_S16_uc8+0x1530>)
 800327e:	2201      	movs	r2, #1
 8003280:	601a      	str	r2, [r3, #0]
 8003282:	4b2c      	ldr	r3, [pc, #176]	; (8003334 <Odczytaj_znak_S16_uc8+0x1534>)
 8003284:	2204      	movs	r2, #4
 8003286:	601a      	str	r2, [r3, #0]
	 break;
 8003288:	f002 bfbc 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  106 :    x=487 ;  y=0    ;  width=6   ;  height=17   ;  xoffset=-2   ;  yoffset=1    ;  xadvance=4    ;
 800328c:	4b23      	ldr	r3, [pc, #140]	; (800331c <Odczytaj_znak_S16_uc8+0x151c>)
 800328e:	f240 12e7 	movw	r2, #487	; 0x1e7
 8003292:	601a      	str	r2, [r3, #0]
 8003294:	4b22      	ldr	r3, [pc, #136]	; (8003320 <Odczytaj_znak_S16_uc8+0x1520>)
 8003296:	2200      	movs	r2, #0
 8003298:	601a      	str	r2, [r3, #0]
 800329a:	4b22      	ldr	r3, [pc, #136]	; (8003324 <Odczytaj_znak_S16_uc8+0x1524>)
 800329c:	2206      	movs	r2, #6
 800329e:	601a      	str	r2, [r3, #0]
 80032a0:	4b21      	ldr	r3, [pc, #132]	; (8003328 <Odczytaj_znak_S16_uc8+0x1528>)
 80032a2:	2211      	movs	r2, #17
 80032a4:	601a      	str	r2, [r3, #0]
 80032a6:	4b21      	ldr	r3, [pc, #132]	; (800332c <Odczytaj_znak_S16_uc8+0x152c>)
 80032a8:	f06f 0201 	mvn.w	r2, #1
 80032ac:	601a      	str	r2, [r3, #0]
 80032ae:	4b20      	ldr	r3, [pc, #128]	; (8003330 <Odczytaj_znak_S16_uc8+0x1530>)
 80032b0:	2201      	movs	r2, #1
 80032b2:	601a      	str	r2, [r3, #0]
 80032b4:	4b1f      	ldr	r3, [pc, #124]	; (8003334 <Odczytaj_znak_S16_uc8+0x1534>)
 80032b6:	2204      	movs	r2, #4
 80032b8:	601a      	str	r2, [r3, #0]
	 break;
 80032ba:	f002 bfa3 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  107 :    x=441 ;  y=89   ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 80032be:	4b17      	ldr	r3, [pc, #92]	; (800331c <Odczytaj_znak_S16_uc8+0x151c>)
 80032c0:	f240 12b9 	movw	r2, #441	; 0x1b9
 80032c4:	601a      	str	r2, [r3, #0]
 80032c6:	4b16      	ldr	r3, [pc, #88]	; (8003320 <Odczytaj_znak_S16_uc8+0x1520>)
 80032c8:	2259      	movs	r2, #89	; 0x59
 80032ca:	601a      	str	r2, [r3, #0]
 80032cc:	4b15      	ldr	r3, [pc, #84]	; (8003324 <Odczytaj_znak_S16_uc8+0x1524>)
 80032ce:	220a      	movs	r2, #10
 80032d0:	601a      	str	r2, [r3, #0]
 80032d2:	4b15      	ldr	r3, [pc, #84]	; (8003328 <Odczytaj_znak_S16_uc8+0x1528>)
 80032d4:	220e      	movs	r2, #14
 80032d6:	601a      	str	r2, [r3, #0]
 80032d8:	4b14      	ldr	r3, [pc, #80]	; (800332c <Odczytaj_znak_S16_uc8+0x152c>)
 80032da:	2200      	movs	r2, #0
 80032dc:	601a      	str	r2, [r3, #0]
 80032de:	4b14      	ldr	r3, [pc, #80]	; (8003330 <Odczytaj_znak_S16_uc8+0x1530>)
 80032e0:	2201      	movs	r2, #1
 80032e2:	601a      	str	r2, [r3, #0]
 80032e4:	4b13      	ldr	r3, [pc, #76]	; (8003334 <Odczytaj_znak_S16_uc8+0x1534>)
 80032e6:	2209      	movs	r2, #9
 80032e8:	601a      	str	r2, [r3, #0]
	 break;
 80032ea:	f002 bf8b 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  108 :    x=190 ;  y=89   ;  width=4   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=4    ;
 80032ee:	4b0b      	ldr	r3, [pc, #44]	; (800331c <Odczytaj_znak_S16_uc8+0x151c>)
 80032f0:	22be      	movs	r2, #190	; 0xbe
 80032f2:	601a      	str	r2, [r3, #0]
 80032f4:	4b0a      	ldr	r3, [pc, #40]	; (8003320 <Odczytaj_znak_S16_uc8+0x1520>)
 80032f6:	2259      	movs	r2, #89	; 0x59
 80032f8:	601a      	str	r2, [r3, #0]
 80032fa:	4b0a      	ldr	r3, [pc, #40]	; (8003324 <Odczytaj_znak_S16_uc8+0x1524>)
 80032fc:	2204      	movs	r2, #4
 80032fe:	601a      	str	r2, [r3, #0]
 8003300:	4b09      	ldr	r3, [pc, #36]	; (8003328 <Odczytaj_znak_S16_uc8+0x1528>)
 8003302:	220e      	movs	r2, #14
 8003304:	601a      	str	r2, [r3, #0]
 8003306:	4b09      	ldr	r3, [pc, #36]	; (800332c <Odczytaj_znak_S16_uc8+0x152c>)
 8003308:	2200      	movs	r2, #0
 800330a:	601a      	str	r2, [r3, #0]
 800330c:	4b08      	ldr	r3, [pc, #32]	; (8003330 <Odczytaj_znak_S16_uc8+0x1530>)
 800330e:	2201      	movs	r2, #1
 8003310:	601a      	str	r2, [r3, #0]
 8003312:	4b08      	ldr	r3, [pc, #32]	; (8003334 <Odczytaj_znak_S16_uc8+0x1534>)
 8003314:	2204      	movs	r2, #4
 8003316:	601a      	str	r2, [r3, #0]
	 break;
 8003318:	f002 bf74 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
 800331c:	2400f634 	.word	0x2400f634
 8003320:	2401445c 	.word	0x2401445c
 8003324:	24014690 	.word	0x24014690
 8003328:	24014460 	.word	0x24014460
 800332c:	2400f630 	.word	0x2400f630
 8003330:	2400f638 	.word	0x2400f638
 8003334:	2401468c 	.word	0x2401468c
	case  109 :    x=497 ;  y=187  ;  width=14  ;  height=11   ;  xoffset=0    ;  yoffset=5    ;  xadvance=14   ;
 8003338:	4b99      	ldr	r3, [pc, #612]	; (80035a0 <Odczytaj_znak_S16_uc8+0x17a0>)
 800333a:	f240 12f1 	movw	r2, #497	; 0x1f1
 800333e:	601a      	str	r2, [r3, #0]
 8003340:	4b98      	ldr	r3, [pc, #608]	; (80035a4 <Odczytaj_znak_S16_uc8+0x17a4>)
 8003342:	22bb      	movs	r2, #187	; 0xbb
 8003344:	601a      	str	r2, [r3, #0]
 8003346:	4b98      	ldr	r3, [pc, #608]	; (80035a8 <Odczytaj_znak_S16_uc8+0x17a8>)
 8003348:	220e      	movs	r2, #14
 800334a:	601a      	str	r2, [r3, #0]
 800334c:	4b97      	ldr	r3, [pc, #604]	; (80035ac <Odczytaj_znak_S16_uc8+0x17ac>)
 800334e:	220b      	movs	r2, #11
 8003350:	601a      	str	r2, [r3, #0]
 8003352:	4b97      	ldr	r3, [pc, #604]	; (80035b0 <Odczytaj_znak_S16_uc8+0x17b0>)
 8003354:	2200      	movs	r2, #0
 8003356:	601a      	str	r2, [r3, #0]
 8003358:	4b96      	ldr	r3, [pc, #600]	; (80035b4 <Odczytaj_znak_S16_uc8+0x17b4>)
 800335a:	2205      	movs	r2, #5
 800335c:	601a      	str	r2, [r3, #0]
 800335e:	4b96      	ldr	r3, [pc, #600]	; (80035b8 <Odczytaj_znak_S16_uc8+0x17b8>)
 8003360:	220e      	movs	r2, #14
 8003362:	601a      	str	r2, [r3, #0]
	 break;
 8003364:	f002 bf4e 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  110 :    x=0   ;  y=201  ;  width=9   ;  height=11   ;  xoffset=0    ;  yoffset=5    ;  xadvance=9    ;
 8003368:	4b8d      	ldr	r3, [pc, #564]	; (80035a0 <Odczytaj_znak_S16_uc8+0x17a0>)
 800336a:	2200      	movs	r2, #0
 800336c:	601a      	str	r2, [r3, #0]
 800336e:	4b8d      	ldr	r3, [pc, #564]	; (80035a4 <Odczytaj_znak_S16_uc8+0x17a4>)
 8003370:	22c9      	movs	r2, #201	; 0xc9
 8003372:	601a      	str	r2, [r3, #0]
 8003374:	4b8c      	ldr	r3, [pc, #560]	; (80035a8 <Odczytaj_znak_S16_uc8+0x17a8>)
 8003376:	2209      	movs	r2, #9
 8003378:	601a      	str	r2, [r3, #0]
 800337a:	4b8c      	ldr	r3, [pc, #560]	; (80035ac <Odczytaj_znak_S16_uc8+0x17ac>)
 800337c:	220b      	movs	r2, #11
 800337e:	601a      	str	r2, [r3, #0]
 8003380:	4b8b      	ldr	r3, [pc, #556]	; (80035b0 <Odczytaj_znak_S16_uc8+0x17b0>)
 8003382:	2200      	movs	r2, #0
 8003384:	601a      	str	r2, [r3, #0]
 8003386:	4b8b      	ldr	r3, [pc, #556]	; (80035b4 <Odczytaj_znak_S16_uc8+0x17b4>)
 8003388:	2205      	movs	r2, #5
 800338a:	601a      	str	r2, [r3, #0]
 800338c:	4b8a      	ldr	r3, [pc, #552]	; (80035b8 <Odczytaj_znak_S16_uc8+0x17b8>)
 800338e:	2209      	movs	r2, #9
 8003390:	601a      	str	r2, [r3, #0]
	 break;
 8003392:	f002 bf37 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  111 :    x=9   ;  y=201  ;  width=10  ;  height=11   ;  xoffset=0    ;  yoffset=5    ;  xadvance=10   ;
 8003396:	4b82      	ldr	r3, [pc, #520]	; (80035a0 <Odczytaj_znak_S16_uc8+0x17a0>)
 8003398:	2209      	movs	r2, #9
 800339a:	601a      	str	r2, [r3, #0]
 800339c:	4b81      	ldr	r3, [pc, #516]	; (80035a4 <Odczytaj_znak_S16_uc8+0x17a4>)
 800339e:	22c9      	movs	r2, #201	; 0xc9
 80033a0:	601a      	str	r2, [r3, #0]
 80033a2:	4b81      	ldr	r3, [pc, #516]	; (80035a8 <Odczytaj_znak_S16_uc8+0x17a8>)
 80033a4:	220a      	movs	r2, #10
 80033a6:	601a      	str	r2, [r3, #0]
 80033a8:	4b80      	ldr	r3, [pc, #512]	; (80035ac <Odczytaj_znak_S16_uc8+0x17ac>)
 80033aa:	220b      	movs	r2, #11
 80033ac:	601a      	str	r2, [r3, #0]
 80033ae:	4b80      	ldr	r3, [pc, #512]	; (80035b0 <Odczytaj_znak_S16_uc8+0x17b0>)
 80033b0:	2200      	movs	r2, #0
 80033b2:	601a      	str	r2, [r3, #0]
 80033b4:	4b7f      	ldr	r3, [pc, #508]	; (80035b4 <Odczytaj_znak_S16_uc8+0x17b4>)
 80033b6:	2205      	movs	r2, #5
 80033b8:	601a      	str	r2, [r3, #0]
 80033ba:	4b7f      	ldr	r3, [pc, #508]	; (80035b8 <Odczytaj_znak_S16_uc8+0x17b8>)
 80033bc:	220a      	movs	r2, #10
 80033be:	601a      	str	r2, [r3, #0]
	 break;
 80033c0:	f002 bf20 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  112 :    x=451 ;  y=89   ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=5    ;  xadvance=10   ;
 80033c4:	4b76      	ldr	r3, [pc, #472]	; (80035a0 <Odczytaj_znak_S16_uc8+0x17a0>)
 80033c6:	f240 12c3 	movw	r2, #451	; 0x1c3
 80033ca:	601a      	str	r2, [r3, #0]
 80033cc:	4b75      	ldr	r3, [pc, #468]	; (80035a4 <Odczytaj_znak_S16_uc8+0x17a4>)
 80033ce:	2259      	movs	r2, #89	; 0x59
 80033d0:	601a      	str	r2, [r3, #0]
 80033d2:	4b75      	ldr	r3, [pc, #468]	; (80035a8 <Odczytaj_znak_S16_uc8+0x17a8>)
 80033d4:	220a      	movs	r2, #10
 80033d6:	601a      	str	r2, [r3, #0]
 80033d8:	4b74      	ldr	r3, [pc, #464]	; (80035ac <Odczytaj_znak_S16_uc8+0x17ac>)
 80033da:	220e      	movs	r2, #14
 80033dc:	601a      	str	r2, [r3, #0]
 80033de:	4b74      	ldr	r3, [pc, #464]	; (80035b0 <Odczytaj_znak_S16_uc8+0x17b0>)
 80033e0:	2200      	movs	r2, #0
 80033e2:	601a      	str	r2, [r3, #0]
 80033e4:	4b73      	ldr	r3, [pc, #460]	; (80035b4 <Odczytaj_znak_S16_uc8+0x17b4>)
 80033e6:	2205      	movs	r2, #5
 80033e8:	601a      	str	r2, [r3, #0]
 80033ea:	4b73      	ldr	r3, [pc, #460]	; (80035b8 <Odczytaj_znak_S16_uc8+0x17b8>)
 80033ec:	220a      	movs	r2, #10
 80033ee:	601a      	str	r2, [r3, #0]
	 break;
 80033f0:	f002 bf08 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  113 :    x=461 ;  y=89   ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=5    ;  xadvance=10   ;
 80033f4:	4b6a      	ldr	r3, [pc, #424]	; (80035a0 <Odczytaj_znak_S16_uc8+0x17a0>)
 80033f6:	f240 12cd 	movw	r2, #461	; 0x1cd
 80033fa:	601a      	str	r2, [r3, #0]
 80033fc:	4b69      	ldr	r3, [pc, #420]	; (80035a4 <Odczytaj_znak_S16_uc8+0x17a4>)
 80033fe:	2259      	movs	r2, #89	; 0x59
 8003400:	601a      	str	r2, [r3, #0]
 8003402:	4b69      	ldr	r3, [pc, #420]	; (80035a8 <Odczytaj_znak_S16_uc8+0x17a8>)
 8003404:	220a      	movs	r2, #10
 8003406:	601a      	str	r2, [r3, #0]
 8003408:	4b68      	ldr	r3, [pc, #416]	; (80035ac <Odczytaj_znak_S16_uc8+0x17ac>)
 800340a:	220e      	movs	r2, #14
 800340c:	601a      	str	r2, [r3, #0]
 800340e:	4b68      	ldr	r3, [pc, #416]	; (80035b0 <Odczytaj_znak_S16_uc8+0x17b0>)
 8003410:	2200      	movs	r2, #0
 8003412:	601a      	str	r2, [r3, #0]
 8003414:	4b67      	ldr	r3, [pc, #412]	; (80035b4 <Odczytaj_znak_S16_uc8+0x17b4>)
 8003416:	2205      	movs	r2, #5
 8003418:	601a      	str	r2, [r3, #0]
 800341a:	4b67      	ldr	r3, [pc, #412]	; (80035b8 <Odczytaj_znak_S16_uc8+0x17b8>)
 800341c:	220a      	movs	r2, #10
 800341e:	601a      	str	r2, [r3, #0]
	 break;
 8003420:	f002 bef0 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  114 :    x=19  ;  y=201  ;  width=7   ;  height=11   ;  xoffset=0    ;  yoffset=5    ;  xadvance=6    ;
 8003424:	4b5e      	ldr	r3, [pc, #376]	; (80035a0 <Odczytaj_znak_S16_uc8+0x17a0>)
 8003426:	2213      	movs	r2, #19
 8003428:	601a      	str	r2, [r3, #0]
 800342a:	4b5e      	ldr	r3, [pc, #376]	; (80035a4 <Odczytaj_znak_S16_uc8+0x17a4>)
 800342c:	22c9      	movs	r2, #201	; 0xc9
 800342e:	601a      	str	r2, [r3, #0]
 8003430:	4b5d      	ldr	r3, [pc, #372]	; (80035a8 <Odczytaj_znak_S16_uc8+0x17a8>)
 8003432:	2207      	movs	r2, #7
 8003434:	601a      	str	r2, [r3, #0]
 8003436:	4b5d      	ldr	r3, [pc, #372]	; (80035ac <Odczytaj_znak_S16_uc8+0x17ac>)
 8003438:	220b      	movs	r2, #11
 800343a:	601a      	str	r2, [r3, #0]
 800343c:	4b5c      	ldr	r3, [pc, #368]	; (80035b0 <Odczytaj_znak_S16_uc8+0x17b0>)
 800343e:	2200      	movs	r2, #0
 8003440:	601a      	str	r2, [r3, #0]
 8003442:	4b5c      	ldr	r3, [pc, #368]	; (80035b4 <Odczytaj_znak_S16_uc8+0x17b4>)
 8003444:	2205      	movs	r2, #5
 8003446:	601a      	str	r2, [r3, #0]
 8003448:	4b5b      	ldr	r3, [pc, #364]	; (80035b8 <Odczytaj_znak_S16_uc8+0x17b8>)
 800344a:	2206      	movs	r2, #6
 800344c:	601a      	str	r2, [r3, #0]
	 break;
 800344e:	f002 bed9 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  115 :    x=26  ;  y=201  ;  width=10  ;  height=11   ;  xoffset=0    ;  yoffset=5    ;  xadvance=9    ;
 8003452:	4b53      	ldr	r3, [pc, #332]	; (80035a0 <Odczytaj_znak_S16_uc8+0x17a0>)
 8003454:	221a      	movs	r2, #26
 8003456:	601a      	str	r2, [r3, #0]
 8003458:	4b52      	ldr	r3, [pc, #328]	; (80035a4 <Odczytaj_znak_S16_uc8+0x17a4>)
 800345a:	22c9      	movs	r2, #201	; 0xc9
 800345c:	601a      	str	r2, [r3, #0]
 800345e:	4b52      	ldr	r3, [pc, #328]	; (80035a8 <Odczytaj_znak_S16_uc8+0x17a8>)
 8003460:	220a      	movs	r2, #10
 8003462:	601a      	str	r2, [r3, #0]
 8003464:	4b51      	ldr	r3, [pc, #324]	; (80035ac <Odczytaj_znak_S16_uc8+0x17ac>)
 8003466:	220b      	movs	r2, #11
 8003468:	601a      	str	r2, [r3, #0]
 800346a:	4b51      	ldr	r3, [pc, #324]	; (80035b0 <Odczytaj_znak_S16_uc8+0x17b0>)
 800346c:	2200      	movs	r2, #0
 800346e:	601a      	str	r2, [r3, #0]
 8003470:	4b50      	ldr	r3, [pc, #320]	; (80035b4 <Odczytaj_znak_S16_uc8+0x17b4>)
 8003472:	2205      	movs	r2, #5
 8003474:	601a      	str	r2, [r3, #0]
 8003476:	4b50      	ldr	r3, [pc, #320]	; (80035b8 <Odczytaj_znak_S16_uc8+0x17b8>)
 8003478:	2209      	movs	r2, #9
 800347a:	601a      	str	r2, [r3, #0]
	 break;
 800347c:	f002 bec2 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  116 :    x=471 ;  y=89   ;  width=7   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=7    ;
 8003480:	4b47      	ldr	r3, [pc, #284]	; (80035a0 <Odczytaj_znak_S16_uc8+0x17a0>)
 8003482:	f240 12d7 	movw	r2, #471	; 0x1d7
 8003486:	601a      	str	r2, [r3, #0]
 8003488:	4b46      	ldr	r3, [pc, #280]	; (80035a4 <Odczytaj_znak_S16_uc8+0x17a4>)
 800348a:	2259      	movs	r2, #89	; 0x59
 800348c:	601a      	str	r2, [r3, #0]
 800348e:	4b46      	ldr	r3, [pc, #280]	; (80035a8 <Odczytaj_znak_S16_uc8+0x17a8>)
 8003490:	2207      	movs	r2, #7
 8003492:	601a      	str	r2, [r3, #0]
 8003494:	4b45      	ldr	r3, [pc, #276]	; (80035ac <Odczytaj_znak_S16_uc8+0x17ac>)
 8003496:	220e      	movs	r2, #14
 8003498:	601a      	str	r2, [r3, #0]
 800349a:	4b45      	ldr	r3, [pc, #276]	; (80035b0 <Odczytaj_znak_S16_uc8+0x17b0>)
 800349c:	2200      	movs	r2, #0
 800349e:	601a      	str	r2, [r3, #0]
 80034a0:	4b44      	ldr	r3, [pc, #272]	; (80035b4 <Odczytaj_znak_S16_uc8+0x17b4>)
 80034a2:	2201      	movs	r2, #1
 80034a4:	601a      	str	r2, [r3, #0]
 80034a6:	4b44      	ldr	r3, [pc, #272]	; (80035b8 <Odczytaj_znak_S16_uc8+0x17b8>)
 80034a8:	2207      	movs	r2, #7
 80034aa:	601a      	str	r2, [r3, #0]
	 break;
 80034ac:	f002 beaa 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  117 :    x=36  ;  y=201  ;  width=9   ;  height=11   ;  xoffset=0    ;  yoffset=5    ;  xadvance=9    ;
 80034b0:	4b3b      	ldr	r3, [pc, #236]	; (80035a0 <Odczytaj_znak_S16_uc8+0x17a0>)
 80034b2:	2224      	movs	r2, #36	; 0x24
 80034b4:	601a      	str	r2, [r3, #0]
 80034b6:	4b3b      	ldr	r3, [pc, #236]	; (80035a4 <Odczytaj_znak_S16_uc8+0x17a4>)
 80034b8:	22c9      	movs	r2, #201	; 0xc9
 80034ba:	601a      	str	r2, [r3, #0]
 80034bc:	4b3a      	ldr	r3, [pc, #232]	; (80035a8 <Odczytaj_znak_S16_uc8+0x17a8>)
 80034be:	2209      	movs	r2, #9
 80034c0:	601a      	str	r2, [r3, #0]
 80034c2:	4b3a      	ldr	r3, [pc, #232]	; (80035ac <Odczytaj_znak_S16_uc8+0x17ac>)
 80034c4:	220b      	movs	r2, #11
 80034c6:	601a      	str	r2, [r3, #0]
 80034c8:	4b39      	ldr	r3, [pc, #228]	; (80035b0 <Odczytaj_znak_S16_uc8+0x17b0>)
 80034ca:	2200      	movs	r2, #0
 80034cc:	601a      	str	r2, [r3, #0]
 80034ce:	4b39      	ldr	r3, [pc, #228]	; (80035b4 <Odczytaj_znak_S16_uc8+0x17b4>)
 80034d0:	2205      	movs	r2, #5
 80034d2:	601a      	str	r2, [r3, #0]
 80034d4:	4b38      	ldr	r3, [pc, #224]	; (80035b8 <Odczytaj_znak_S16_uc8+0x17b8>)
 80034d6:	2209      	movs	r2, #9
 80034d8:	601a      	str	r2, [r3, #0]
	 break;
 80034da:	f002 be93 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  118 :    x=45  ;  y=201  ;  width=11  ;  height=11   ;  xoffset=-1   ;  yoffset=5    ;  xadvance=9    ;
 80034de:	4b30      	ldr	r3, [pc, #192]	; (80035a0 <Odczytaj_znak_S16_uc8+0x17a0>)
 80034e0:	222d      	movs	r2, #45	; 0x2d
 80034e2:	601a      	str	r2, [r3, #0]
 80034e4:	4b2f      	ldr	r3, [pc, #188]	; (80035a4 <Odczytaj_znak_S16_uc8+0x17a4>)
 80034e6:	22c9      	movs	r2, #201	; 0xc9
 80034e8:	601a      	str	r2, [r3, #0]
 80034ea:	4b2f      	ldr	r3, [pc, #188]	; (80035a8 <Odczytaj_znak_S16_uc8+0x17a8>)
 80034ec:	220b      	movs	r2, #11
 80034ee:	601a      	str	r2, [r3, #0]
 80034f0:	4b2e      	ldr	r3, [pc, #184]	; (80035ac <Odczytaj_znak_S16_uc8+0x17ac>)
 80034f2:	220b      	movs	r2, #11
 80034f4:	601a      	str	r2, [r3, #0]
 80034f6:	4b2e      	ldr	r3, [pc, #184]	; (80035b0 <Odczytaj_znak_S16_uc8+0x17b0>)
 80034f8:	f04f 32ff 	mov.w	r2, #4294967295
 80034fc:	601a      	str	r2, [r3, #0]
 80034fe:	4b2d      	ldr	r3, [pc, #180]	; (80035b4 <Odczytaj_znak_S16_uc8+0x17b4>)
 8003500:	2205      	movs	r2, #5
 8003502:	601a      	str	r2, [r3, #0]
 8003504:	4b2c      	ldr	r3, [pc, #176]	; (80035b8 <Odczytaj_znak_S16_uc8+0x17b8>)
 8003506:	2209      	movs	r2, #9
 8003508:	601a      	str	r2, [r3, #0]
	 break;
 800350a:	f002 be7b 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  119 :    x=56  ;  y=201  ;  width=14  ;  height=11   ;  xoffset=-1   ;  yoffset=5    ;  xadvance=12   ;
 800350e:	4b24      	ldr	r3, [pc, #144]	; (80035a0 <Odczytaj_znak_S16_uc8+0x17a0>)
 8003510:	2238      	movs	r2, #56	; 0x38
 8003512:	601a      	str	r2, [r3, #0]
 8003514:	4b23      	ldr	r3, [pc, #140]	; (80035a4 <Odczytaj_znak_S16_uc8+0x17a4>)
 8003516:	22c9      	movs	r2, #201	; 0xc9
 8003518:	601a      	str	r2, [r3, #0]
 800351a:	4b23      	ldr	r3, [pc, #140]	; (80035a8 <Odczytaj_znak_S16_uc8+0x17a8>)
 800351c:	220e      	movs	r2, #14
 800351e:	601a      	str	r2, [r3, #0]
 8003520:	4b22      	ldr	r3, [pc, #136]	; (80035ac <Odczytaj_znak_S16_uc8+0x17ac>)
 8003522:	220b      	movs	r2, #11
 8003524:	601a      	str	r2, [r3, #0]
 8003526:	4b22      	ldr	r3, [pc, #136]	; (80035b0 <Odczytaj_znak_S16_uc8+0x17b0>)
 8003528:	f04f 32ff 	mov.w	r2, #4294967295
 800352c:	601a      	str	r2, [r3, #0]
 800352e:	4b21      	ldr	r3, [pc, #132]	; (80035b4 <Odczytaj_znak_S16_uc8+0x17b4>)
 8003530:	2205      	movs	r2, #5
 8003532:	601a      	str	r2, [r3, #0]
 8003534:	4b20      	ldr	r3, [pc, #128]	; (80035b8 <Odczytaj_znak_S16_uc8+0x17b8>)
 8003536:	220c      	movs	r2, #12
 8003538:	601a      	str	r2, [r3, #0]
	 break;
 800353a:	f002 be63 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  120 :    x=70  ;  y=201  ;  width=11  ;  height=11   ;  xoffset=-1   ;  yoffset=5    ;  xadvance=9    ;
 800353e:	4b18      	ldr	r3, [pc, #96]	; (80035a0 <Odczytaj_znak_S16_uc8+0x17a0>)
 8003540:	2246      	movs	r2, #70	; 0x46
 8003542:	601a      	str	r2, [r3, #0]
 8003544:	4b17      	ldr	r3, [pc, #92]	; (80035a4 <Odczytaj_znak_S16_uc8+0x17a4>)
 8003546:	22c9      	movs	r2, #201	; 0xc9
 8003548:	601a      	str	r2, [r3, #0]
 800354a:	4b17      	ldr	r3, [pc, #92]	; (80035a8 <Odczytaj_znak_S16_uc8+0x17a8>)
 800354c:	220b      	movs	r2, #11
 800354e:	601a      	str	r2, [r3, #0]
 8003550:	4b16      	ldr	r3, [pc, #88]	; (80035ac <Odczytaj_znak_S16_uc8+0x17ac>)
 8003552:	220b      	movs	r2, #11
 8003554:	601a      	str	r2, [r3, #0]
 8003556:	4b16      	ldr	r3, [pc, #88]	; (80035b0 <Odczytaj_znak_S16_uc8+0x17b0>)
 8003558:	f04f 32ff 	mov.w	r2, #4294967295
 800355c:	601a      	str	r2, [r3, #0]
 800355e:	4b15      	ldr	r3, [pc, #84]	; (80035b4 <Odczytaj_znak_S16_uc8+0x17b4>)
 8003560:	2205      	movs	r2, #5
 8003562:	601a      	str	r2, [r3, #0]
 8003564:	4b14      	ldr	r3, [pc, #80]	; (80035b8 <Odczytaj_znak_S16_uc8+0x17b8>)
 8003566:	2209      	movs	r2, #9
 8003568:	601a      	str	r2, [r3, #0]
	 break;
 800356a:	f002 be4b 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  121 :    x=478 ;  y=89   ;  width=11  ;  height=14   ;  xoffset=-1   ;  yoffset=5    ;  xadvance=9    ;
 800356e:	4b0c      	ldr	r3, [pc, #48]	; (80035a0 <Odczytaj_znak_S16_uc8+0x17a0>)
 8003570:	f44f 72ef 	mov.w	r2, #478	; 0x1de
 8003574:	601a      	str	r2, [r3, #0]
 8003576:	4b0b      	ldr	r3, [pc, #44]	; (80035a4 <Odczytaj_znak_S16_uc8+0x17a4>)
 8003578:	2259      	movs	r2, #89	; 0x59
 800357a:	601a      	str	r2, [r3, #0]
 800357c:	4b0a      	ldr	r3, [pc, #40]	; (80035a8 <Odczytaj_znak_S16_uc8+0x17a8>)
 800357e:	220b      	movs	r2, #11
 8003580:	601a      	str	r2, [r3, #0]
 8003582:	4b0a      	ldr	r3, [pc, #40]	; (80035ac <Odczytaj_znak_S16_uc8+0x17ac>)
 8003584:	220e      	movs	r2, #14
 8003586:	601a      	str	r2, [r3, #0]
 8003588:	4b09      	ldr	r3, [pc, #36]	; (80035b0 <Odczytaj_znak_S16_uc8+0x17b0>)
 800358a:	f04f 32ff 	mov.w	r2, #4294967295
 800358e:	601a      	str	r2, [r3, #0]
 8003590:	4b08      	ldr	r3, [pc, #32]	; (80035b4 <Odczytaj_znak_S16_uc8+0x17b4>)
 8003592:	2205      	movs	r2, #5
 8003594:	601a      	str	r2, [r3, #0]
 8003596:	4b08      	ldr	r3, [pc, #32]	; (80035b8 <Odczytaj_znak_S16_uc8+0x17b8>)
 8003598:	2209      	movs	r2, #9
 800359a:	601a      	str	r2, [r3, #0]
	 break;
 800359c:	f002 be32 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
 80035a0:	2400f634 	.word	0x2400f634
 80035a4:	2401445c 	.word	0x2401445c
 80035a8:	24014690 	.word	0x24014690
 80035ac:	24014460 	.word	0x24014460
 80035b0:	2400f630 	.word	0x2400f630
 80035b4:	2400f638 	.word	0x2400f638
 80035b8:	2401468c 	.word	0x2401468c
	case  122 :    x=81  ;  y=201  ;  width=9   ;  height=11   ;  xoffset=0    ;  yoffset=5    ;  xadvance=9    ;
 80035bc:	4b99      	ldr	r3, [pc, #612]	; (8003824 <Odczytaj_znak_S16_uc8+0x1a24>)
 80035be:	2251      	movs	r2, #81	; 0x51
 80035c0:	601a      	str	r2, [r3, #0]
 80035c2:	4b99      	ldr	r3, [pc, #612]	; (8003828 <Odczytaj_znak_S16_uc8+0x1a28>)
 80035c4:	22c9      	movs	r2, #201	; 0xc9
 80035c6:	601a      	str	r2, [r3, #0]
 80035c8:	4b98      	ldr	r3, [pc, #608]	; (800382c <Odczytaj_znak_S16_uc8+0x1a2c>)
 80035ca:	2209      	movs	r2, #9
 80035cc:	601a      	str	r2, [r3, #0]
 80035ce:	4b98      	ldr	r3, [pc, #608]	; (8003830 <Odczytaj_znak_S16_uc8+0x1a30>)
 80035d0:	220b      	movs	r2, #11
 80035d2:	601a      	str	r2, [r3, #0]
 80035d4:	4b97      	ldr	r3, [pc, #604]	; (8003834 <Odczytaj_znak_S16_uc8+0x1a34>)
 80035d6:	2200      	movs	r2, #0
 80035d8:	601a      	str	r2, [r3, #0]
 80035da:	4b97      	ldr	r3, [pc, #604]	; (8003838 <Odczytaj_znak_S16_uc8+0x1a38>)
 80035dc:	2205      	movs	r2, #5
 80035de:	601a      	str	r2, [r3, #0]
 80035e0:	4b96      	ldr	r3, [pc, #600]	; (800383c <Odczytaj_znak_S16_uc8+0x1a3c>)
 80035e2:	2209      	movs	r2, #9
 80035e4:	601a      	str	r2, [r3, #0]
	 break;
 80035e6:	f002 be0d 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  123 :    x=493 ;  y=0    ;  width=7   ;  height=17   ;  xoffset=0    ;  yoffset=1    ;  xadvance=6    ;
 80035ea:	4b8e      	ldr	r3, [pc, #568]	; (8003824 <Odczytaj_znak_S16_uc8+0x1a24>)
 80035ec:	f240 12ed 	movw	r2, #493	; 0x1ed
 80035f0:	601a      	str	r2, [r3, #0]
 80035f2:	4b8d      	ldr	r3, [pc, #564]	; (8003828 <Odczytaj_znak_S16_uc8+0x1a28>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	601a      	str	r2, [r3, #0]
 80035f8:	4b8c      	ldr	r3, [pc, #560]	; (800382c <Odczytaj_znak_S16_uc8+0x1a2c>)
 80035fa:	2207      	movs	r2, #7
 80035fc:	601a      	str	r2, [r3, #0]
 80035fe:	4b8c      	ldr	r3, [pc, #560]	; (8003830 <Odczytaj_znak_S16_uc8+0x1a30>)
 8003600:	2211      	movs	r2, #17
 8003602:	601a      	str	r2, [r3, #0]
 8003604:	4b8b      	ldr	r3, [pc, #556]	; (8003834 <Odczytaj_znak_S16_uc8+0x1a34>)
 8003606:	2200      	movs	r2, #0
 8003608:	601a      	str	r2, [r3, #0]
 800360a:	4b8b      	ldr	r3, [pc, #556]	; (8003838 <Odczytaj_znak_S16_uc8+0x1a38>)
 800360c:	2201      	movs	r2, #1
 800360e:	601a      	str	r2, [r3, #0]
 8003610:	4b8a      	ldr	r3, [pc, #552]	; (800383c <Odczytaj_znak_S16_uc8+0x1a3c>)
 8003612:	2206      	movs	r2, #6
 8003614:	601a      	str	r2, [r3, #0]
	 break;
 8003616:	f002 bdf5 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  124 :    x=500 ;  y=0    ;  width=4   ;  height=17   ;  xoffset=0    ;  yoffset=1    ;  xadvance=5    ;
 800361a:	4b82      	ldr	r3, [pc, #520]	; (8003824 <Odczytaj_znak_S16_uc8+0x1a24>)
 800361c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003620:	601a      	str	r2, [r3, #0]
 8003622:	4b81      	ldr	r3, [pc, #516]	; (8003828 <Odczytaj_znak_S16_uc8+0x1a28>)
 8003624:	2200      	movs	r2, #0
 8003626:	601a      	str	r2, [r3, #0]
 8003628:	4b80      	ldr	r3, [pc, #512]	; (800382c <Odczytaj_znak_S16_uc8+0x1a2c>)
 800362a:	2204      	movs	r2, #4
 800362c:	601a      	str	r2, [r3, #0]
 800362e:	4b80      	ldr	r3, [pc, #512]	; (8003830 <Odczytaj_znak_S16_uc8+0x1a30>)
 8003630:	2211      	movs	r2, #17
 8003632:	601a      	str	r2, [r3, #0]
 8003634:	4b7f      	ldr	r3, [pc, #508]	; (8003834 <Odczytaj_znak_S16_uc8+0x1a34>)
 8003636:	2200      	movs	r2, #0
 8003638:	601a      	str	r2, [r3, #0]
 800363a:	4b7f      	ldr	r3, [pc, #508]	; (8003838 <Odczytaj_znak_S16_uc8+0x1a38>)
 800363c:	2201      	movs	r2, #1
 800363e:	601a      	str	r2, [r3, #0]
 8003640:	4b7e      	ldr	r3, [pc, #504]	; (800383c <Odczytaj_znak_S16_uc8+0x1a3c>)
 8003642:	2205      	movs	r2, #5
 8003644:	601a      	str	r2, [r3, #0]
	 break;
 8003646:	f002 bddd 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  125 :    x=504 ;  y=0    ;  width=7   ;  height=17   ;  xoffset=0    ;  yoffset=1    ;  xadvance=6    ;
 800364a:	4b76      	ldr	r3, [pc, #472]	; (8003824 <Odczytaj_znak_S16_uc8+0x1a24>)
 800364c:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 8003650:	601a      	str	r2, [r3, #0]
 8003652:	4b75      	ldr	r3, [pc, #468]	; (8003828 <Odczytaj_znak_S16_uc8+0x1a28>)
 8003654:	2200      	movs	r2, #0
 8003656:	601a      	str	r2, [r3, #0]
 8003658:	4b74      	ldr	r3, [pc, #464]	; (800382c <Odczytaj_znak_S16_uc8+0x1a2c>)
 800365a:	2207      	movs	r2, #7
 800365c:	601a      	str	r2, [r3, #0]
 800365e:	4b74      	ldr	r3, [pc, #464]	; (8003830 <Odczytaj_znak_S16_uc8+0x1a30>)
 8003660:	2211      	movs	r2, #17
 8003662:	601a      	str	r2, [r3, #0]
 8003664:	4b73      	ldr	r3, [pc, #460]	; (8003834 <Odczytaj_znak_S16_uc8+0x1a34>)
 8003666:	2200      	movs	r2, #0
 8003668:	601a      	str	r2, [r3, #0]
 800366a:	4b73      	ldr	r3, [pc, #460]	; (8003838 <Odczytaj_znak_S16_uc8+0x1a38>)
 800366c:	2201      	movs	r2, #1
 800366e:	601a      	str	r2, [r3, #0]
 8003670:	4b72      	ldr	r3, [pc, #456]	; (800383c <Odczytaj_znak_S16_uc8+0x1a3c>)
 8003672:	2206      	movs	r2, #6
 8003674:	601a      	str	r2, [r3, #0]
	 break;
 8003676:	f002 bdc5 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  126 :    x=180 ;  y=223  ;  width=10  ;  height=5    ;  xoffset=0    ;  yoffset=7    ;  xadvance=10   ;
 800367a:	4b6a      	ldr	r3, [pc, #424]	; (8003824 <Odczytaj_znak_S16_uc8+0x1a24>)
 800367c:	22b4      	movs	r2, #180	; 0xb4
 800367e:	601a      	str	r2, [r3, #0]
 8003680:	4b69      	ldr	r3, [pc, #420]	; (8003828 <Odczytaj_znak_S16_uc8+0x1a28>)
 8003682:	22df      	movs	r2, #223	; 0xdf
 8003684:	601a      	str	r2, [r3, #0]
 8003686:	4b69      	ldr	r3, [pc, #420]	; (800382c <Odczytaj_znak_S16_uc8+0x1a2c>)
 8003688:	220a      	movs	r2, #10
 800368a:	601a      	str	r2, [r3, #0]
 800368c:	4b68      	ldr	r3, [pc, #416]	; (8003830 <Odczytaj_znak_S16_uc8+0x1a30>)
 800368e:	2205      	movs	r2, #5
 8003690:	601a      	str	r2, [r3, #0]
 8003692:	4b68      	ldr	r3, [pc, #416]	; (8003834 <Odczytaj_znak_S16_uc8+0x1a34>)
 8003694:	2200      	movs	r2, #0
 8003696:	601a      	str	r2, [r3, #0]
 8003698:	4b67      	ldr	r3, [pc, #412]	; (8003838 <Odczytaj_znak_S16_uc8+0x1a38>)
 800369a:	2207      	movs	r2, #7
 800369c:	601a      	str	r2, [r3, #0]
 800369e:	4b67      	ldr	r3, [pc, #412]	; (800383c <Odczytaj_znak_S16_uc8+0x1a3c>)
 80036a0:	220a      	movs	r2, #10
 80036a2:	601a      	str	r2, [r3, #0]
	 break;
 80036a4:	f002 bdae 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  160 :    x=0   ;  y=0    ;  width=0   ;  height=0    ;  xoffset=-1   ;  yoffset=14   ;  xadvance=4    ;
 80036a8:	4b5e      	ldr	r3, [pc, #376]	; (8003824 <Odczytaj_znak_S16_uc8+0x1a24>)
 80036aa:	2200      	movs	r2, #0
 80036ac:	601a      	str	r2, [r3, #0]
 80036ae:	4b5e      	ldr	r3, [pc, #376]	; (8003828 <Odczytaj_znak_S16_uc8+0x1a28>)
 80036b0:	2200      	movs	r2, #0
 80036b2:	601a      	str	r2, [r3, #0]
 80036b4:	4b5d      	ldr	r3, [pc, #372]	; (800382c <Odczytaj_znak_S16_uc8+0x1a2c>)
 80036b6:	2200      	movs	r2, #0
 80036b8:	601a      	str	r2, [r3, #0]
 80036ba:	4b5d      	ldr	r3, [pc, #372]	; (8003830 <Odczytaj_znak_S16_uc8+0x1a30>)
 80036bc:	2200      	movs	r2, #0
 80036be:	601a      	str	r2, [r3, #0]
 80036c0:	4b5c      	ldr	r3, [pc, #368]	; (8003834 <Odczytaj_znak_S16_uc8+0x1a34>)
 80036c2:	f04f 32ff 	mov.w	r2, #4294967295
 80036c6:	601a      	str	r2, [r3, #0]
 80036c8:	4b5b      	ldr	r3, [pc, #364]	; (8003838 <Odczytaj_znak_S16_uc8+0x1a38>)
 80036ca:	220e      	movs	r2, #14
 80036cc:	601a      	str	r2, [r3, #0]
 80036ce:	4b5b      	ldr	r3, [pc, #364]	; (800383c <Odczytaj_znak_S16_uc8+0x1a3c>)
 80036d0:	2204      	movs	r2, #4
 80036d2:	601a      	str	r2, [r3, #0]
	 break;
 80036d4:	f002 bd96 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  161 :    x=437 ;  y=89   ;  width=4   ;  height=14   ;  xoffset=1    ;  yoffset=5    ;  xadvance=6    ;
 80036d8:	4b52      	ldr	r3, [pc, #328]	; (8003824 <Odczytaj_znak_S16_uc8+0x1a24>)
 80036da:	f240 12b5 	movw	r2, #437	; 0x1b5
 80036de:	601a      	str	r2, [r3, #0]
 80036e0:	4b51      	ldr	r3, [pc, #324]	; (8003828 <Odczytaj_znak_S16_uc8+0x1a28>)
 80036e2:	2259      	movs	r2, #89	; 0x59
 80036e4:	601a      	str	r2, [r3, #0]
 80036e6:	4b51      	ldr	r3, [pc, #324]	; (800382c <Odczytaj_znak_S16_uc8+0x1a2c>)
 80036e8:	2204      	movs	r2, #4
 80036ea:	601a      	str	r2, [r3, #0]
 80036ec:	4b50      	ldr	r3, [pc, #320]	; (8003830 <Odczytaj_znak_S16_uc8+0x1a30>)
 80036ee:	220e      	movs	r2, #14
 80036f0:	601a      	str	r2, [r3, #0]
 80036f2:	4b50      	ldr	r3, [pc, #320]	; (8003834 <Odczytaj_znak_S16_uc8+0x1a34>)
 80036f4:	2201      	movs	r2, #1
 80036f6:	601a      	str	r2, [r3, #0]
 80036f8:	4b4f      	ldr	r3, [pc, #316]	; (8003838 <Odczytaj_znak_S16_uc8+0x1a38>)
 80036fa:	2205      	movs	r2, #5
 80036fc:	601a      	str	r2, [r3, #0]
 80036fe:	4b4f      	ldr	r3, [pc, #316]	; (800383c <Odczytaj_znak_S16_uc8+0x1a3c>)
 8003700:	2206      	movs	r2, #6
 8003702:	601a      	str	r2, [r3, #0]
	 break;
 8003704:	f002 bd7e 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  162 :    x=0   ;  y=21   ;  width=10  ;  height=17   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 8003708:	4b46      	ldr	r3, [pc, #280]	; (8003824 <Odczytaj_znak_S16_uc8+0x1a24>)
 800370a:	2200      	movs	r2, #0
 800370c:	601a      	str	r2, [r3, #0]
 800370e:	4b46      	ldr	r3, [pc, #280]	; (8003828 <Odczytaj_znak_S16_uc8+0x1a28>)
 8003710:	2215      	movs	r2, #21
 8003712:	601a      	str	r2, [r3, #0]
 8003714:	4b45      	ldr	r3, [pc, #276]	; (800382c <Odczytaj_znak_S16_uc8+0x1a2c>)
 8003716:	220a      	movs	r2, #10
 8003718:	601a      	str	r2, [r3, #0]
 800371a:	4b45      	ldr	r3, [pc, #276]	; (8003830 <Odczytaj_znak_S16_uc8+0x1a30>)
 800371c:	2211      	movs	r2, #17
 800371e:	601a      	str	r2, [r3, #0]
 8003720:	4b44      	ldr	r3, [pc, #272]	; (8003834 <Odczytaj_znak_S16_uc8+0x1a34>)
 8003722:	2200      	movs	r2, #0
 8003724:	601a      	str	r2, [r3, #0]
 8003726:	4b44      	ldr	r3, [pc, #272]	; (8003838 <Odczytaj_znak_S16_uc8+0x1a38>)
 8003728:	2201      	movs	r2, #1
 800372a:	601a      	str	r2, [r3, #0]
 800372c:	4b43      	ldr	r3, [pc, #268]	; (800383c <Odczytaj_znak_S16_uc8+0x1a3c>)
 800372e:	2209      	movs	r2, #9
 8003730:	601a      	str	r2, [r3, #0]
	 break;
 8003732:	f002 bd67 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  163 :    x=489 ;  y=89   ;  width=11  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 8003736:	4b3b      	ldr	r3, [pc, #236]	; (8003824 <Odczytaj_znak_S16_uc8+0x1a24>)
 8003738:	f240 12e9 	movw	r2, #489	; 0x1e9
 800373c:	601a      	str	r2, [r3, #0]
 800373e:	4b3a      	ldr	r3, [pc, #232]	; (8003828 <Odczytaj_znak_S16_uc8+0x1a28>)
 8003740:	2259      	movs	r2, #89	; 0x59
 8003742:	601a      	str	r2, [r3, #0]
 8003744:	4b39      	ldr	r3, [pc, #228]	; (800382c <Odczytaj_znak_S16_uc8+0x1a2c>)
 8003746:	220b      	movs	r2, #11
 8003748:	601a      	str	r2, [r3, #0]
 800374a:	4b39      	ldr	r3, [pc, #228]	; (8003830 <Odczytaj_znak_S16_uc8+0x1a30>)
 800374c:	220e      	movs	r2, #14
 800374e:	601a      	str	r2, [r3, #0]
 8003750:	4b38      	ldr	r3, [pc, #224]	; (8003834 <Odczytaj_znak_S16_uc8+0x1a34>)
 8003752:	2200      	movs	r2, #0
 8003754:	601a      	str	r2, [r3, #0]
 8003756:	4b38      	ldr	r3, [pc, #224]	; (8003838 <Odczytaj_znak_S16_uc8+0x1a38>)
 8003758:	2201      	movs	r2, #1
 800375a:	601a      	str	r2, [r3, #0]
 800375c:	4b37      	ldr	r3, [pc, #220]	; (800383c <Odczytaj_znak_S16_uc8+0x1a3c>)
 800375e:	220a      	movs	r2, #10
 8003760:	601a      	str	r2, [r3, #0]
	 break;
 8003762:	f002 bd4f 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  164 :    x=90  ;  y=201  ;  width=11  ;  height=11   ;  xoffset=-1   ;  yoffset=4    ;  xadvance=9    ;
 8003766:	4b2f      	ldr	r3, [pc, #188]	; (8003824 <Odczytaj_znak_S16_uc8+0x1a24>)
 8003768:	225a      	movs	r2, #90	; 0x5a
 800376a:	601a      	str	r2, [r3, #0]
 800376c:	4b2e      	ldr	r3, [pc, #184]	; (8003828 <Odczytaj_znak_S16_uc8+0x1a28>)
 800376e:	22c9      	movs	r2, #201	; 0xc9
 8003770:	601a      	str	r2, [r3, #0]
 8003772:	4b2e      	ldr	r3, [pc, #184]	; (800382c <Odczytaj_znak_S16_uc8+0x1a2c>)
 8003774:	220b      	movs	r2, #11
 8003776:	601a      	str	r2, [r3, #0]
 8003778:	4b2d      	ldr	r3, [pc, #180]	; (8003830 <Odczytaj_znak_S16_uc8+0x1a30>)
 800377a:	220b      	movs	r2, #11
 800377c:	601a      	str	r2, [r3, #0]
 800377e:	4b2d      	ldr	r3, [pc, #180]	; (8003834 <Odczytaj_znak_S16_uc8+0x1a34>)
 8003780:	f04f 32ff 	mov.w	r2, #4294967295
 8003784:	601a      	str	r2, [r3, #0]
 8003786:	4b2c      	ldr	r3, [pc, #176]	; (8003838 <Odczytaj_znak_S16_uc8+0x1a38>)
 8003788:	2204      	movs	r2, #4
 800378a:	601a      	str	r2, [r3, #0]
 800378c:	4b2b      	ldr	r3, [pc, #172]	; (800383c <Odczytaj_znak_S16_uc8+0x1a3c>)
 800378e:	2209      	movs	r2, #9
 8003790:	601a      	str	r2, [r3, #0]
	 break;
 8003792:	f002 bd37 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  165 :    x=500 ;  y=89   ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 8003796:	4b23      	ldr	r3, [pc, #140]	; (8003824 <Odczytaj_znak_S16_uc8+0x1a24>)
 8003798:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800379c:	601a      	str	r2, [r3, #0]
 800379e:	4b22      	ldr	r3, [pc, #136]	; (8003828 <Odczytaj_znak_S16_uc8+0x1a28>)
 80037a0:	2259      	movs	r2, #89	; 0x59
 80037a2:	601a      	str	r2, [r3, #0]
 80037a4:	4b21      	ldr	r3, [pc, #132]	; (800382c <Odczytaj_znak_S16_uc8+0x1a2c>)
 80037a6:	220a      	movs	r2, #10
 80037a8:	601a      	str	r2, [r3, #0]
 80037aa:	4b21      	ldr	r3, [pc, #132]	; (8003830 <Odczytaj_znak_S16_uc8+0x1a30>)
 80037ac:	220e      	movs	r2, #14
 80037ae:	601a      	str	r2, [r3, #0]
 80037b0:	4b20      	ldr	r3, [pc, #128]	; (8003834 <Odczytaj_znak_S16_uc8+0x1a34>)
 80037b2:	2200      	movs	r2, #0
 80037b4:	601a      	str	r2, [r3, #0]
 80037b6:	4b20      	ldr	r3, [pc, #128]	; (8003838 <Odczytaj_znak_S16_uc8+0x1a38>)
 80037b8:	2201      	movs	r2, #1
 80037ba:	601a      	str	r2, [r3, #0]
 80037bc:	4b1f      	ldr	r3, [pc, #124]	; (800383c <Odczytaj_znak_S16_uc8+0x1a3c>)
 80037be:	220a      	movs	r2, #10
 80037c0:	601a      	str	r2, [r3, #0]
	 break;
 80037c2:	f002 bd1f 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  166 :    x=10  ;  y=21   ;  width=4   ;  height=17   ;  xoffset=0    ;  yoffset=1    ;  xadvance=5    ;
 80037c6:	4b17      	ldr	r3, [pc, #92]	; (8003824 <Odczytaj_znak_S16_uc8+0x1a24>)
 80037c8:	220a      	movs	r2, #10
 80037ca:	601a      	str	r2, [r3, #0]
 80037cc:	4b16      	ldr	r3, [pc, #88]	; (8003828 <Odczytaj_znak_S16_uc8+0x1a28>)
 80037ce:	2215      	movs	r2, #21
 80037d0:	601a      	str	r2, [r3, #0]
 80037d2:	4b16      	ldr	r3, [pc, #88]	; (800382c <Odczytaj_znak_S16_uc8+0x1a2c>)
 80037d4:	2204      	movs	r2, #4
 80037d6:	601a      	str	r2, [r3, #0]
 80037d8:	4b15      	ldr	r3, [pc, #84]	; (8003830 <Odczytaj_znak_S16_uc8+0x1a30>)
 80037da:	2211      	movs	r2, #17
 80037dc:	601a      	str	r2, [r3, #0]
 80037de:	4b15      	ldr	r3, [pc, #84]	; (8003834 <Odczytaj_znak_S16_uc8+0x1a34>)
 80037e0:	2200      	movs	r2, #0
 80037e2:	601a      	str	r2, [r3, #0]
 80037e4:	4b14      	ldr	r3, [pc, #80]	; (8003838 <Odczytaj_znak_S16_uc8+0x1a38>)
 80037e6:	2201      	movs	r2, #1
 80037e8:	601a      	str	r2, [r3, #0]
 80037ea:	4b14      	ldr	r3, [pc, #80]	; (800383c <Odczytaj_znak_S16_uc8+0x1a3c>)
 80037ec:	2205      	movs	r2, #5
 80037ee:	601a      	str	r2, [r3, #0]
	 break;
 80037f0:	f002 bd08 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  167 :    x=14  ;  y=21   ;  width=10  ;  height=17   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 80037f4:	4b0b      	ldr	r3, [pc, #44]	; (8003824 <Odczytaj_znak_S16_uc8+0x1a24>)
 80037f6:	220e      	movs	r2, #14
 80037f8:	601a      	str	r2, [r3, #0]
 80037fa:	4b0b      	ldr	r3, [pc, #44]	; (8003828 <Odczytaj_znak_S16_uc8+0x1a28>)
 80037fc:	2215      	movs	r2, #21
 80037fe:	601a      	str	r2, [r3, #0]
 8003800:	4b0a      	ldr	r3, [pc, #40]	; (800382c <Odczytaj_znak_S16_uc8+0x1a2c>)
 8003802:	220a      	movs	r2, #10
 8003804:	601a      	str	r2, [r3, #0]
 8003806:	4b0a      	ldr	r3, [pc, #40]	; (8003830 <Odczytaj_znak_S16_uc8+0x1a30>)
 8003808:	2211      	movs	r2, #17
 800380a:	601a      	str	r2, [r3, #0]
 800380c:	4b09      	ldr	r3, [pc, #36]	; (8003834 <Odczytaj_znak_S16_uc8+0x1a34>)
 800380e:	2200      	movs	r2, #0
 8003810:	601a      	str	r2, [r3, #0]
 8003812:	4b09      	ldr	r3, [pc, #36]	; (8003838 <Odczytaj_znak_S16_uc8+0x1a38>)
 8003814:	2201      	movs	r2, #1
 8003816:	601a      	str	r2, [r3, #0]
 8003818:	4b08      	ldr	r3, [pc, #32]	; (800383c <Odczytaj_znak_S16_uc8+0x1a3c>)
 800381a:	220a      	movs	r2, #10
 800381c:	601a      	str	r2, [r3, #0]
	 break;
 800381e:	f002 bcf1 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
 8003822:	bf00      	nop
 8003824:	2400f634 	.word	0x2400f634
 8003828:	2401445c 	.word	0x2401445c
 800382c:	24014690 	.word	0x24014690
 8003830:	24014460 	.word	0x24014460
 8003834:	2400f630 	.word	0x2400f630
 8003838:	2400f638 	.word	0x2400f638
 800383c:	2401468c 	.word	0x2401468c
	case  168 :    x=243 ;  y=223  ;  width=7   ;  height=4    ;  xoffset=0    ;  yoffset=1    ;  xadvance=7    ;
 8003840:	4b99      	ldr	r3, [pc, #612]	; (8003aa8 <Odczytaj_znak_S16_uc8+0x1ca8>)
 8003842:	22f3      	movs	r2, #243	; 0xf3
 8003844:	601a      	str	r2, [r3, #0]
 8003846:	4b99      	ldr	r3, [pc, #612]	; (8003aac <Odczytaj_znak_S16_uc8+0x1cac>)
 8003848:	22df      	movs	r2, #223	; 0xdf
 800384a:	601a      	str	r2, [r3, #0]
 800384c:	4b98      	ldr	r3, [pc, #608]	; (8003ab0 <Odczytaj_znak_S16_uc8+0x1cb0>)
 800384e:	2207      	movs	r2, #7
 8003850:	601a      	str	r2, [r3, #0]
 8003852:	4b98      	ldr	r3, [pc, #608]	; (8003ab4 <Odczytaj_znak_S16_uc8+0x1cb4>)
 8003854:	2204      	movs	r2, #4
 8003856:	601a      	str	r2, [r3, #0]
 8003858:	4b97      	ldr	r3, [pc, #604]	; (8003ab8 <Odczytaj_znak_S16_uc8+0x1cb8>)
 800385a:	2200      	movs	r2, #0
 800385c:	601a      	str	r2, [r3, #0]
 800385e:	4b97      	ldr	r3, [pc, #604]	; (8003abc <Odczytaj_znak_S16_uc8+0x1cbc>)
 8003860:	2201      	movs	r2, #1
 8003862:	601a      	str	r2, [r3, #0]
 8003864:	4b96      	ldr	r3, [pc, #600]	; (8003ac0 <Odczytaj_znak_S16_uc8+0x1cc0>)
 8003866:	2207      	movs	r2, #7
 8003868:	601a      	str	r2, [r3, #0]
	 break;
 800386a:	f002 bccb 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  169 :    x=0   ;  y=103  ;  width=14  ;  height=14   ;  xoffset=-1   ;  yoffset=1    ;  xadvance=12   ;
 800386e:	4b8e      	ldr	r3, [pc, #568]	; (8003aa8 <Odczytaj_znak_S16_uc8+0x1ca8>)
 8003870:	2200      	movs	r2, #0
 8003872:	601a      	str	r2, [r3, #0]
 8003874:	4b8d      	ldr	r3, [pc, #564]	; (8003aac <Odczytaj_znak_S16_uc8+0x1cac>)
 8003876:	2267      	movs	r2, #103	; 0x67
 8003878:	601a      	str	r2, [r3, #0]
 800387a:	4b8d      	ldr	r3, [pc, #564]	; (8003ab0 <Odczytaj_znak_S16_uc8+0x1cb0>)
 800387c:	220e      	movs	r2, #14
 800387e:	601a      	str	r2, [r3, #0]
 8003880:	4b8c      	ldr	r3, [pc, #560]	; (8003ab4 <Odczytaj_znak_S16_uc8+0x1cb4>)
 8003882:	220e      	movs	r2, #14
 8003884:	601a      	str	r2, [r3, #0]
 8003886:	4b8c      	ldr	r3, [pc, #560]	; (8003ab8 <Odczytaj_znak_S16_uc8+0x1cb8>)
 8003888:	f04f 32ff 	mov.w	r2, #4294967295
 800388c:	601a      	str	r2, [r3, #0]
 800388e:	4b8b      	ldr	r3, [pc, #556]	; (8003abc <Odczytaj_znak_S16_uc8+0x1cbc>)
 8003890:	2201      	movs	r2, #1
 8003892:	601a      	str	r2, [r3, #0]
 8003894:	4b8a      	ldr	r3, [pc, #552]	; (8003ac0 <Odczytaj_znak_S16_uc8+0x1cc0>)
 8003896:	220c      	movs	r2, #12
 8003898:	601a      	str	r2, [r3, #0]
	 break;
 800389a:	f002 bcb3 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  170 :    x=16  ;  y=223  ;  width=7   ;  height=8    ;  xoffset=0    ;  yoffset=1    ;  xadvance=6    ;
 800389e:	4b82      	ldr	r3, [pc, #520]	; (8003aa8 <Odczytaj_znak_S16_uc8+0x1ca8>)
 80038a0:	2210      	movs	r2, #16
 80038a2:	601a      	str	r2, [r3, #0]
 80038a4:	4b81      	ldr	r3, [pc, #516]	; (8003aac <Odczytaj_znak_S16_uc8+0x1cac>)
 80038a6:	22df      	movs	r2, #223	; 0xdf
 80038a8:	601a      	str	r2, [r3, #0]
 80038aa:	4b81      	ldr	r3, [pc, #516]	; (8003ab0 <Odczytaj_znak_S16_uc8+0x1cb0>)
 80038ac:	2207      	movs	r2, #7
 80038ae:	601a      	str	r2, [r3, #0]
 80038b0:	4b80      	ldr	r3, [pc, #512]	; (8003ab4 <Odczytaj_znak_S16_uc8+0x1cb4>)
 80038b2:	2208      	movs	r2, #8
 80038b4:	601a      	str	r2, [r3, #0]
 80038b6:	4b80      	ldr	r3, [pc, #512]	; (8003ab8 <Odczytaj_znak_S16_uc8+0x1cb8>)
 80038b8:	2200      	movs	r2, #0
 80038ba:	601a      	str	r2, [r3, #0]
 80038bc:	4b7f      	ldr	r3, [pc, #508]	; (8003abc <Odczytaj_znak_S16_uc8+0x1cbc>)
 80038be:	2201      	movs	r2, #1
 80038c0:	601a      	str	r2, [r3, #0]
 80038c2:	4b7f      	ldr	r3, [pc, #508]	; (8003ac0 <Odczytaj_znak_S16_uc8+0x1cc0>)
 80038c4:	2206      	movs	r2, #6
 80038c6:	601a      	str	r2, [r3, #0]
	 break;
 80038c8:	f002 bc9c 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  171 :    x=468 ;  y=212  ;  width=9   ;  height=10   ;  xoffset=0    ;  yoffset=5    ;  xadvance=9    ;
 80038cc:	4b76      	ldr	r3, [pc, #472]	; (8003aa8 <Odczytaj_znak_S16_uc8+0x1ca8>)
 80038ce:	f44f 72ea 	mov.w	r2, #468	; 0x1d4
 80038d2:	601a      	str	r2, [r3, #0]
 80038d4:	4b75      	ldr	r3, [pc, #468]	; (8003aac <Odczytaj_znak_S16_uc8+0x1cac>)
 80038d6:	22d4      	movs	r2, #212	; 0xd4
 80038d8:	601a      	str	r2, [r3, #0]
 80038da:	4b75      	ldr	r3, [pc, #468]	; (8003ab0 <Odczytaj_znak_S16_uc8+0x1cb0>)
 80038dc:	2209      	movs	r2, #9
 80038de:	601a      	str	r2, [r3, #0]
 80038e0:	4b74      	ldr	r3, [pc, #464]	; (8003ab4 <Odczytaj_znak_S16_uc8+0x1cb4>)
 80038e2:	220a      	movs	r2, #10
 80038e4:	601a      	str	r2, [r3, #0]
 80038e6:	4b74      	ldr	r3, [pc, #464]	; (8003ab8 <Odczytaj_znak_S16_uc8+0x1cb8>)
 80038e8:	2200      	movs	r2, #0
 80038ea:	601a      	str	r2, [r3, #0]
 80038ec:	4b73      	ldr	r3, [pc, #460]	; (8003abc <Odczytaj_znak_S16_uc8+0x1cbc>)
 80038ee:	2205      	movs	r2, #5
 80038f0:	601a      	str	r2, [r3, #0]
 80038f2:	4b73      	ldr	r3, [pc, #460]	; (8003ac0 <Odczytaj_znak_S16_uc8+0x1cc0>)
 80038f4:	2209      	movs	r2, #9
 80038f6:	601a      	str	r2, [r3, #0]
	 break;
 80038f8:	f002 bc84 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  172 :    x=68  ;  y=223  ;  width=10  ;  height=7    ;  xoffset=0    ;  yoffset=5    ;  xadvance=10   ;
 80038fc:	4b6a      	ldr	r3, [pc, #424]	; (8003aa8 <Odczytaj_znak_S16_uc8+0x1ca8>)
 80038fe:	2244      	movs	r2, #68	; 0x44
 8003900:	601a      	str	r2, [r3, #0]
 8003902:	4b6a      	ldr	r3, [pc, #424]	; (8003aac <Odczytaj_znak_S16_uc8+0x1cac>)
 8003904:	22df      	movs	r2, #223	; 0xdf
 8003906:	601a      	str	r2, [r3, #0]
 8003908:	4b69      	ldr	r3, [pc, #420]	; (8003ab0 <Odczytaj_znak_S16_uc8+0x1cb0>)
 800390a:	220a      	movs	r2, #10
 800390c:	601a      	str	r2, [r3, #0]
 800390e:	4b69      	ldr	r3, [pc, #420]	; (8003ab4 <Odczytaj_znak_S16_uc8+0x1cb4>)
 8003910:	2207      	movs	r2, #7
 8003912:	601a      	str	r2, [r3, #0]
 8003914:	4b68      	ldr	r3, [pc, #416]	; (8003ab8 <Odczytaj_znak_S16_uc8+0x1cb8>)
 8003916:	2200      	movs	r2, #0
 8003918:	601a      	str	r2, [r3, #0]
 800391a:	4b68      	ldr	r3, [pc, #416]	; (8003abc <Odczytaj_znak_S16_uc8+0x1cbc>)
 800391c:	2205      	movs	r2, #5
 800391e:	601a      	str	r2, [r3, #0]
 8003920:	4b67      	ldr	r3, [pc, #412]	; (8003ac0 <Odczytaj_znak_S16_uc8+0x1cc0>)
 8003922:	220a      	movs	r2, #10
 8003924:	601a      	str	r2, [r3, #0]
	 break;
 8003926:	f002 bc6d 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  174 :    x=376 ;  y=72   ;  width=14  ;  height=15   ;  xoffset=-1   ;  yoffset=1    ;  xadvance=12   ;
 800392a:	4b5f      	ldr	r3, [pc, #380]	; (8003aa8 <Odczytaj_znak_S16_uc8+0x1ca8>)
 800392c:	f44f 72bc 	mov.w	r2, #376	; 0x178
 8003930:	601a      	str	r2, [r3, #0]
 8003932:	4b5e      	ldr	r3, [pc, #376]	; (8003aac <Odczytaj_znak_S16_uc8+0x1cac>)
 8003934:	2248      	movs	r2, #72	; 0x48
 8003936:	601a      	str	r2, [r3, #0]
 8003938:	4b5d      	ldr	r3, [pc, #372]	; (8003ab0 <Odczytaj_znak_S16_uc8+0x1cb0>)
 800393a:	220e      	movs	r2, #14
 800393c:	601a      	str	r2, [r3, #0]
 800393e:	4b5d      	ldr	r3, [pc, #372]	; (8003ab4 <Odczytaj_znak_S16_uc8+0x1cb4>)
 8003940:	220f      	movs	r2, #15
 8003942:	601a      	str	r2, [r3, #0]
 8003944:	4b5c      	ldr	r3, [pc, #368]	; (8003ab8 <Odczytaj_znak_S16_uc8+0x1cb8>)
 8003946:	f04f 32ff 	mov.w	r2, #4294967295
 800394a:	601a      	str	r2, [r3, #0]
 800394c:	4b5b      	ldr	r3, [pc, #364]	; (8003abc <Odczytaj_znak_S16_uc8+0x1cbc>)
 800394e:	2201      	movs	r2, #1
 8003950:	601a      	str	r2, [r3, #0]
 8003952:	4b5b      	ldr	r3, [pc, #364]	; (8003ac0 <Odczytaj_znak_S16_uc8+0x1cc0>)
 8003954:	220c      	movs	r2, #12
 8003956:	601a      	str	r2, [r3, #0]
	 break;
 8003958:	f002 bc54 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  175 :    x=226 ;  y=223  ;  width=11  ;  height=4    ;  xoffset=-1   ;  yoffset=-1   ;  xadvance=9    ;
 800395c:	4b52      	ldr	r3, [pc, #328]	; (8003aa8 <Odczytaj_znak_S16_uc8+0x1ca8>)
 800395e:	22e2      	movs	r2, #226	; 0xe2
 8003960:	601a      	str	r2, [r3, #0]
 8003962:	4b52      	ldr	r3, [pc, #328]	; (8003aac <Odczytaj_znak_S16_uc8+0x1cac>)
 8003964:	22df      	movs	r2, #223	; 0xdf
 8003966:	601a      	str	r2, [r3, #0]
 8003968:	4b51      	ldr	r3, [pc, #324]	; (8003ab0 <Odczytaj_znak_S16_uc8+0x1cb0>)
 800396a:	220b      	movs	r2, #11
 800396c:	601a      	str	r2, [r3, #0]
 800396e:	4b51      	ldr	r3, [pc, #324]	; (8003ab4 <Odczytaj_znak_S16_uc8+0x1cb4>)
 8003970:	2204      	movs	r2, #4
 8003972:	601a      	str	r2, [r3, #0]
 8003974:	4b50      	ldr	r3, [pc, #320]	; (8003ab8 <Odczytaj_znak_S16_uc8+0x1cb8>)
 8003976:	f04f 32ff 	mov.w	r2, #4294967295
 800397a:	601a      	str	r2, [r3, #0]
 800397c:	4b4f      	ldr	r3, [pc, #316]	; (8003abc <Odczytaj_znak_S16_uc8+0x1cbc>)
 800397e:	f04f 32ff 	mov.w	r2, #4294967295
 8003982:	601a      	str	r2, [r3, #0]
 8003984:	4b4e      	ldr	r3, [pc, #312]	; (8003ac0 <Odczytaj_znak_S16_uc8+0x1cc0>)
 8003986:	2209      	movs	r2, #9
 8003988:	601a      	str	r2, [r3, #0]
	 break;
 800398a:	f002 bc3b 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  176 :    x=23  ;  y=223  ;  width=7   ;  height=8    ;  xoffset=0    ;  yoffset=1    ;  xadvance=7    ;
 800398e:	4b46      	ldr	r3, [pc, #280]	; (8003aa8 <Odczytaj_znak_S16_uc8+0x1ca8>)
 8003990:	2217      	movs	r2, #23
 8003992:	601a      	str	r2, [r3, #0]
 8003994:	4b45      	ldr	r3, [pc, #276]	; (8003aac <Odczytaj_znak_S16_uc8+0x1cac>)
 8003996:	22df      	movs	r2, #223	; 0xdf
 8003998:	601a      	str	r2, [r3, #0]
 800399a:	4b45      	ldr	r3, [pc, #276]	; (8003ab0 <Odczytaj_znak_S16_uc8+0x1cb0>)
 800399c:	2207      	movs	r2, #7
 800399e:	601a      	str	r2, [r3, #0]
 80039a0:	4b44      	ldr	r3, [pc, #272]	; (8003ab4 <Odczytaj_znak_S16_uc8+0x1cb4>)
 80039a2:	2208      	movs	r2, #8
 80039a4:	601a      	str	r2, [r3, #0]
 80039a6:	4b44      	ldr	r3, [pc, #272]	; (8003ab8 <Odczytaj_znak_S16_uc8+0x1cb8>)
 80039a8:	2200      	movs	r2, #0
 80039aa:	601a      	str	r2, [r3, #0]
 80039ac:	4b43      	ldr	r3, [pc, #268]	; (8003abc <Odczytaj_znak_S16_uc8+0x1cbc>)
 80039ae:	2201      	movs	r2, #1
 80039b0:	601a      	str	r2, [r3, #0]
 80039b2:	4b43      	ldr	r3, [pc, #268]	; (8003ac0 <Odczytaj_znak_S16_uc8+0x1cc0>)
 80039b4:	2207      	movs	r2, #7
 80039b6:	601a      	str	r2, [r3, #0]
	 break;
 80039b8:	f002 bc24 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  177 :    x=134 ;  y=187  ;  width=10  ;  height=13   ;  xoffset=0    ;  yoffset=3    ;  xadvance=10   ;
 80039bc:	4b3a      	ldr	r3, [pc, #232]	; (8003aa8 <Odczytaj_znak_S16_uc8+0x1ca8>)
 80039be:	2286      	movs	r2, #134	; 0x86
 80039c0:	601a      	str	r2, [r3, #0]
 80039c2:	4b3a      	ldr	r3, [pc, #232]	; (8003aac <Odczytaj_znak_S16_uc8+0x1cac>)
 80039c4:	22bb      	movs	r2, #187	; 0xbb
 80039c6:	601a      	str	r2, [r3, #0]
 80039c8:	4b39      	ldr	r3, [pc, #228]	; (8003ab0 <Odczytaj_znak_S16_uc8+0x1cb0>)
 80039ca:	220a      	movs	r2, #10
 80039cc:	601a      	str	r2, [r3, #0]
 80039ce:	4b39      	ldr	r3, [pc, #228]	; (8003ab4 <Odczytaj_znak_S16_uc8+0x1cb4>)
 80039d0:	220d      	movs	r2, #13
 80039d2:	601a      	str	r2, [r3, #0]
 80039d4:	4b38      	ldr	r3, [pc, #224]	; (8003ab8 <Odczytaj_znak_S16_uc8+0x1cb8>)
 80039d6:	2200      	movs	r2, #0
 80039d8:	601a      	str	r2, [r3, #0]
 80039da:	4b38      	ldr	r3, [pc, #224]	; (8003abc <Odczytaj_znak_S16_uc8+0x1cbc>)
 80039dc:	2203      	movs	r2, #3
 80039de:	601a      	str	r2, [r3, #0]
 80039e0:	4b37      	ldr	r3, [pc, #220]	; (8003ac0 <Odczytaj_znak_S16_uc8+0x1cc0>)
 80039e2:	220a      	movs	r2, #10
 80039e4:	601a      	str	r2, [r3, #0]
	 break;
 80039e6:	f002 bc0d 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  178 :    x=30  ;  y=223  ;  width=7   ;  height=8    ;  xoffset=-1   ;  yoffset=1    ;  xadvance=5    ;
 80039ea:	4b2f      	ldr	r3, [pc, #188]	; (8003aa8 <Odczytaj_znak_S16_uc8+0x1ca8>)
 80039ec:	221e      	movs	r2, #30
 80039ee:	601a      	str	r2, [r3, #0]
 80039f0:	4b2e      	ldr	r3, [pc, #184]	; (8003aac <Odczytaj_znak_S16_uc8+0x1cac>)
 80039f2:	22df      	movs	r2, #223	; 0xdf
 80039f4:	601a      	str	r2, [r3, #0]
 80039f6:	4b2e      	ldr	r3, [pc, #184]	; (8003ab0 <Odczytaj_znak_S16_uc8+0x1cb0>)
 80039f8:	2207      	movs	r2, #7
 80039fa:	601a      	str	r2, [r3, #0]
 80039fc:	4b2d      	ldr	r3, [pc, #180]	; (8003ab4 <Odczytaj_znak_S16_uc8+0x1cb4>)
 80039fe:	2208      	movs	r2, #8
 8003a00:	601a      	str	r2, [r3, #0]
 8003a02:	4b2d      	ldr	r3, [pc, #180]	; (8003ab8 <Odczytaj_znak_S16_uc8+0x1cb8>)
 8003a04:	f04f 32ff 	mov.w	r2, #4294967295
 8003a08:	601a      	str	r2, [r3, #0]
 8003a0a:	4b2c      	ldr	r3, [pc, #176]	; (8003abc <Odczytaj_znak_S16_uc8+0x1cbc>)
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	601a      	str	r2, [r3, #0]
 8003a10:	4b2b      	ldr	r3, [pc, #172]	; (8003ac0 <Odczytaj_znak_S16_uc8+0x1cc0>)
 8003a12:	2205      	movs	r2, #5
 8003a14:	601a      	str	r2, [r3, #0]
	 break;
 8003a16:	f002 bbf5 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  179 :    x=37  ;  y=223  ;  width=7   ;  height=8    ;  xoffset=-1   ;  yoffset=1    ;  xadvance=5    ;
 8003a1a:	4b23      	ldr	r3, [pc, #140]	; (8003aa8 <Odczytaj_znak_S16_uc8+0x1ca8>)
 8003a1c:	2225      	movs	r2, #37	; 0x25
 8003a1e:	601a      	str	r2, [r3, #0]
 8003a20:	4b22      	ldr	r3, [pc, #136]	; (8003aac <Odczytaj_znak_S16_uc8+0x1cac>)
 8003a22:	22df      	movs	r2, #223	; 0xdf
 8003a24:	601a      	str	r2, [r3, #0]
 8003a26:	4b22      	ldr	r3, [pc, #136]	; (8003ab0 <Odczytaj_znak_S16_uc8+0x1cb0>)
 8003a28:	2207      	movs	r2, #7
 8003a2a:	601a      	str	r2, [r3, #0]
 8003a2c:	4b21      	ldr	r3, [pc, #132]	; (8003ab4 <Odczytaj_znak_S16_uc8+0x1cb4>)
 8003a2e:	2208      	movs	r2, #8
 8003a30:	601a      	str	r2, [r3, #0]
 8003a32:	4b21      	ldr	r3, [pc, #132]	; (8003ab8 <Odczytaj_znak_S16_uc8+0x1cb8>)
 8003a34:	f04f 32ff 	mov.w	r2, #4294967295
 8003a38:	601a      	str	r2, [r3, #0]
 8003a3a:	4b20      	ldr	r3, [pc, #128]	; (8003abc <Odczytaj_znak_S16_uc8+0x1cbc>)
 8003a3c:	2201      	movs	r2, #1
 8003a3e:	601a      	str	r2, [r3, #0]
 8003a40:	4b1f      	ldr	r3, [pc, #124]	; (8003ac0 <Odczytaj_znak_S16_uc8+0x1cc0>)
 8003a42:	2205      	movs	r2, #5
 8003a44:	601a      	str	r2, [r3, #0]
	 break;
 8003a46:	f002 bbdd 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  180 :    x=250 ;  y=223  ;  width=6   ;  height=4    ;  xoffset=0    ;  yoffset=1    ;  xadvance=5    ;
 8003a4a:	4b17      	ldr	r3, [pc, #92]	; (8003aa8 <Odczytaj_znak_S16_uc8+0x1ca8>)
 8003a4c:	22fa      	movs	r2, #250	; 0xfa
 8003a4e:	601a      	str	r2, [r3, #0]
 8003a50:	4b16      	ldr	r3, [pc, #88]	; (8003aac <Odczytaj_znak_S16_uc8+0x1cac>)
 8003a52:	22df      	movs	r2, #223	; 0xdf
 8003a54:	601a      	str	r2, [r3, #0]
 8003a56:	4b16      	ldr	r3, [pc, #88]	; (8003ab0 <Odczytaj_znak_S16_uc8+0x1cb0>)
 8003a58:	2206      	movs	r2, #6
 8003a5a:	601a      	str	r2, [r3, #0]
 8003a5c:	4b15      	ldr	r3, [pc, #84]	; (8003ab4 <Odczytaj_znak_S16_uc8+0x1cb4>)
 8003a5e:	2204      	movs	r2, #4
 8003a60:	601a      	str	r2, [r3, #0]
 8003a62:	4b15      	ldr	r3, [pc, #84]	; (8003ab8 <Odczytaj_znak_S16_uc8+0x1cb8>)
 8003a64:	2200      	movs	r2, #0
 8003a66:	601a      	str	r2, [r3, #0]
 8003a68:	4b14      	ldr	r3, [pc, #80]	; (8003abc <Odczytaj_znak_S16_uc8+0x1cbc>)
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	601a      	str	r2, [r3, #0]
 8003a6e:	4b14      	ldr	r3, [pc, #80]	; (8003ac0 <Odczytaj_znak_S16_uc8+0x1cc0>)
 8003a70:	2205      	movs	r2, #5
 8003a72:	601a      	str	r2, [r3, #0]
	 break;
 8003a74:	f002 bbc6 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  181 :    x=14  ;  y=103  ;  width=9   ;  height=14   ;  xoffset=0    ;  yoffset=5    ;  xadvance=9    ;
 8003a78:	4b0b      	ldr	r3, [pc, #44]	; (8003aa8 <Odczytaj_znak_S16_uc8+0x1ca8>)
 8003a7a:	220e      	movs	r2, #14
 8003a7c:	601a      	str	r2, [r3, #0]
 8003a7e:	4b0b      	ldr	r3, [pc, #44]	; (8003aac <Odczytaj_znak_S16_uc8+0x1cac>)
 8003a80:	2267      	movs	r2, #103	; 0x67
 8003a82:	601a      	str	r2, [r3, #0]
 8003a84:	4b0a      	ldr	r3, [pc, #40]	; (8003ab0 <Odczytaj_znak_S16_uc8+0x1cb0>)
 8003a86:	2209      	movs	r2, #9
 8003a88:	601a      	str	r2, [r3, #0]
 8003a8a:	4b0a      	ldr	r3, [pc, #40]	; (8003ab4 <Odczytaj_znak_S16_uc8+0x1cb4>)
 8003a8c:	220e      	movs	r2, #14
 8003a8e:	601a      	str	r2, [r3, #0]
 8003a90:	4b09      	ldr	r3, [pc, #36]	; (8003ab8 <Odczytaj_znak_S16_uc8+0x1cb8>)
 8003a92:	2200      	movs	r2, #0
 8003a94:	601a      	str	r2, [r3, #0]
 8003a96:	4b09      	ldr	r3, [pc, #36]	; (8003abc <Odczytaj_znak_S16_uc8+0x1cbc>)
 8003a98:	2205      	movs	r2, #5
 8003a9a:	601a      	str	r2, [r3, #0]
 8003a9c:	4b08      	ldr	r3, [pc, #32]	; (8003ac0 <Odczytaj_znak_S16_uc8+0x1cc0>)
 8003a9e:	2209      	movs	r2, #9
 8003aa0:	601a      	str	r2, [r3, #0]
	 break;
 8003aa2:	f002 bbaf 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
 8003aa6:	bf00      	nop
 8003aa8:	2400f634 	.word	0x2400f634
 8003aac:	2401445c 	.word	0x2401445c
 8003ab0:	24014690 	.word	0x24014690
 8003ab4:	24014460 	.word	0x24014460
 8003ab8:	2400f630 	.word	0x2400f630
 8003abc:	2400f638 	.word	0x2400f638
 8003ac0:	2401468c 	.word	0x2401468c
	case  182 :    x=24  ;  y=21   ;  width=11  ;  height=17   ;  xoffset=-1   ;  yoffset=1    ;  xadvance=10   ;
 8003ac4:	4b9b      	ldr	r3, [pc, #620]	; (8003d34 <Odczytaj_znak_S16_uc8+0x1f34>)
 8003ac6:	2218      	movs	r2, #24
 8003ac8:	601a      	str	r2, [r3, #0]
 8003aca:	4b9b      	ldr	r3, [pc, #620]	; (8003d38 <Odczytaj_znak_S16_uc8+0x1f38>)
 8003acc:	2215      	movs	r2, #21
 8003ace:	601a      	str	r2, [r3, #0]
 8003ad0:	4b9a      	ldr	r3, [pc, #616]	; (8003d3c <Odczytaj_znak_S16_uc8+0x1f3c>)
 8003ad2:	220b      	movs	r2, #11
 8003ad4:	601a      	str	r2, [r3, #0]
 8003ad6:	4b9a      	ldr	r3, [pc, #616]	; (8003d40 <Odczytaj_znak_S16_uc8+0x1f40>)
 8003ad8:	2211      	movs	r2, #17
 8003ada:	601a      	str	r2, [r3, #0]
 8003adc:	4b99      	ldr	r3, [pc, #612]	; (8003d44 <Odczytaj_znak_S16_uc8+0x1f44>)
 8003ade:	f04f 32ff 	mov.w	r2, #4294967295
 8003ae2:	601a      	str	r2, [r3, #0]
 8003ae4:	4b98      	ldr	r3, [pc, #608]	; (8003d48 <Odczytaj_znak_S16_uc8+0x1f48>)
 8003ae6:	2201      	movs	r2, #1
 8003ae8:	601a      	str	r2, [r3, #0]
 8003aea:	4b98      	ldr	r3, [pc, #608]	; (8003d4c <Odczytaj_znak_S16_uc8+0x1f4c>)
 8003aec:	220a      	movs	r2, #10
 8003aee:	601a      	str	r2, [r3, #0]
	 break;
 8003af0:	f002 bb88 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  183 :    x=222 ;  y=223  ;  width=4   ;  height=4    ;  xoffset=1    ;  yoffset=7    ;  xadvance=6    ;
 8003af4:	4b8f      	ldr	r3, [pc, #572]	; (8003d34 <Odczytaj_znak_S16_uc8+0x1f34>)
 8003af6:	22de      	movs	r2, #222	; 0xde
 8003af8:	601a      	str	r2, [r3, #0]
 8003afa:	4b8f      	ldr	r3, [pc, #572]	; (8003d38 <Odczytaj_znak_S16_uc8+0x1f38>)
 8003afc:	22df      	movs	r2, #223	; 0xdf
 8003afe:	601a      	str	r2, [r3, #0]
 8003b00:	4b8e      	ldr	r3, [pc, #568]	; (8003d3c <Odczytaj_znak_S16_uc8+0x1f3c>)
 8003b02:	2204      	movs	r2, #4
 8003b04:	601a      	str	r2, [r3, #0]
 8003b06:	4b8e      	ldr	r3, [pc, #568]	; (8003d40 <Odczytaj_znak_S16_uc8+0x1f40>)
 8003b08:	2204      	movs	r2, #4
 8003b0a:	601a      	str	r2, [r3, #0]
 8003b0c:	4b8d      	ldr	r3, [pc, #564]	; (8003d44 <Odczytaj_znak_S16_uc8+0x1f44>)
 8003b0e:	2201      	movs	r2, #1
 8003b10:	601a      	str	r2, [r3, #0]
 8003b12:	4b8d      	ldr	r3, [pc, #564]	; (8003d48 <Odczytaj_znak_S16_uc8+0x1f48>)
 8003b14:	2207      	movs	r2, #7
 8003b16:	601a      	str	r2, [r3, #0]
 8003b18:	4b8c      	ldr	r3, [pc, #560]	; (8003d4c <Odczytaj_znak_S16_uc8+0x1f4c>)
 8003b1a:	2206      	movs	r2, #6
 8003b1c:	601a      	str	r2, [r3, #0]
	 break;
 8003b1e:	f002 bb71 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  184 :    x=190 ;  y=223  ;  width=7   ;  height=5    ;  xoffset=0    ;  yoffset=14   ;  xadvance=6    ;
 8003b22:	4b84      	ldr	r3, [pc, #528]	; (8003d34 <Odczytaj_znak_S16_uc8+0x1f34>)
 8003b24:	22be      	movs	r2, #190	; 0xbe
 8003b26:	601a      	str	r2, [r3, #0]
 8003b28:	4b83      	ldr	r3, [pc, #524]	; (8003d38 <Odczytaj_znak_S16_uc8+0x1f38>)
 8003b2a:	22df      	movs	r2, #223	; 0xdf
 8003b2c:	601a      	str	r2, [r3, #0]
 8003b2e:	4b83      	ldr	r3, [pc, #524]	; (8003d3c <Odczytaj_znak_S16_uc8+0x1f3c>)
 8003b30:	2207      	movs	r2, #7
 8003b32:	601a      	str	r2, [r3, #0]
 8003b34:	4b82      	ldr	r3, [pc, #520]	; (8003d40 <Odczytaj_znak_S16_uc8+0x1f40>)
 8003b36:	2205      	movs	r2, #5
 8003b38:	601a      	str	r2, [r3, #0]
 8003b3a:	4b82      	ldr	r3, [pc, #520]	; (8003d44 <Odczytaj_znak_S16_uc8+0x1f44>)
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	601a      	str	r2, [r3, #0]
 8003b40:	4b81      	ldr	r3, [pc, #516]	; (8003d48 <Odczytaj_znak_S16_uc8+0x1f48>)
 8003b42:	220e      	movs	r2, #14
 8003b44:	601a      	str	r2, [r3, #0]
 8003b46:	4b81      	ldr	r3, [pc, #516]	; (8003d4c <Odczytaj_znak_S16_uc8+0x1f4c>)
 8003b48:	2206      	movs	r2, #6
 8003b4a:	601a      	str	r2, [r3, #0]
	 break;
 8003b4c:	f002 bb5a 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  185 :    x=44  ;  y=223  ;  width=6   ;  height=8    ;  xoffset=-1   ;  yoffset=1    ;  xadvance=5    ;
 8003b50:	4b78      	ldr	r3, [pc, #480]	; (8003d34 <Odczytaj_znak_S16_uc8+0x1f34>)
 8003b52:	222c      	movs	r2, #44	; 0x2c
 8003b54:	601a      	str	r2, [r3, #0]
 8003b56:	4b78      	ldr	r3, [pc, #480]	; (8003d38 <Odczytaj_znak_S16_uc8+0x1f38>)
 8003b58:	22df      	movs	r2, #223	; 0xdf
 8003b5a:	601a      	str	r2, [r3, #0]
 8003b5c:	4b77      	ldr	r3, [pc, #476]	; (8003d3c <Odczytaj_znak_S16_uc8+0x1f3c>)
 8003b5e:	2206      	movs	r2, #6
 8003b60:	601a      	str	r2, [r3, #0]
 8003b62:	4b77      	ldr	r3, [pc, #476]	; (8003d40 <Odczytaj_znak_S16_uc8+0x1f40>)
 8003b64:	2208      	movs	r2, #8
 8003b66:	601a      	str	r2, [r3, #0]
 8003b68:	4b76      	ldr	r3, [pc, #472]	; (8003d44 <Odczytaj_znak_S16_uc8+0x1f44>)
 8003b6a:	f04f 32ff 	mov.w	r2, #4294967295
 8003b6e:	601a      	str	r2, [r3, #0]
 8003b70:	4b75      	ldr	r3, [pc, #468]	; (8003d48 <Odczytaj_znak_S16_uc8+0x1f48>)
 8003b72:	2201      	movs	r2, #1
 8003b74:	601a      	str	r2, [r3, #0]
 8003b76:	4b75      	ldr	r3, [pc, #468]	; (8003d4c <Odczytaj_znak_S16_uc8+0x1f4c>)
 8003b78:	2205      	movs	r2, #5
 8003b7a:	601a      	str	r2, [r3, #0]
	 break;
 8003b7c:	f002 bb42 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  186 :    x=50  ;  y=223  ;  width=8   ;  height=8    ;  xoffset=0    ;  yoffset=1    ;  xadvance=7    ;
 8003b80:	4b6c      	ldr	r3, [pc, #432]	; (8003d34 <Odczytaj_znak_S16_uc8+0x1f34>)
 8003b82:	2232      	movs	r2, #50	; 0x32
 8003b84:	601a      	str	r2, [r3, #0]
 8003b86:	4b6c      	ldr	r3, [pc, #432]	; (8003d38 <Odczytaj_znak_S16_uc8+0x1f38>)
 8003b88:	22df      	movs	r2, #223	; 0xdf
 8003b8a:	601a      	str	r2, [r3, #0]
 8003b8c:	4b6b      	ldr	r3, [pc, #428]	; (8003d3c <Odczytaj_znak_S16_uc8+0x1f3c>)
 8003b8e:	2208      	movs	r2, #8
 8003b90:	601a      	str	r2, [r3, #0]
 8003b92:	4b6b      	ldr	r3, [pc, #428]	; (8003d40 <Odczytaj_znak_S16_uc8+0x1f40>)
 8003b94:	2208      	movs	r2, #8
 8003b96:	601a      	str	r2, [r3, #0]
 8003b98:	4b6a      	ldr	r3, [pc, #424]	; (8003d44 <Odczytaj_znak_S16_uc8+0x1f44>)
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	601a      	str	r2, [r3, #0]
 8003b9e:	4b6a      	ldr	r3, [pc, #424]	; (8003d48 <Odczytaj_znak_S16_uc8+0x1f48>)
 8003ba0:	2201      	movs	r2, #1
 8003ba2:	601a      	str	r2, [r3, #0]
 8003ba4:	4b69      	ldr	r3, [pc, #420]	; (8003d4c <Odczytaj_znak_S16_uc8+0x1f4c>)
 8003ba6:	2207      	movs	r2, #7
 8003ba8:	601a      	str	r2, [r3, #0]
	 break;
 8003baa:	f002 bb2b 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  187 :    x=477 ;  y=212  ;  width=9   ;  height=10   ;  xoffset=0    ;  yoffset=5    ;  xadvance=9    ;
 8003bae:	4b61      	ldr	r3, [pc, #388]	; (8003d34 <Odczytaj_znak_S16_uc8+0x1f34>)
 8003bb0:	f240 12dd 	movw	r2, #477	; 0x1dd
 8003bb4:	601a      	str	r2, [r3, #0]
 8003bb6:	4b60      	ldr	r3, [pc, #384]	; (8003d38 <Odczytaj_znak_S16_uc8+0x1f38>)
 8003bb8:	22d4      	movs	r2, #212	; 0xd4
 8003bba:	601a      	str	r2, [r3, #0]
 8003bbc:	4b5f      	ldr	r3, [pc, #380]	; (8003d3c <Odczytaj_znak_S16_uc8+0x1f3c>)
 8003bbe:	2209      	movs	r2, #9
 8003bc0:	601a      	str	r2, [r3, #0]
 8003bc2:	4b5f      	ldr	r3, [pc, #380]	; (8003d40 <Odczytaj_znak_S16_uc8+0x1f40>)
 8003bc4:	220a      	movs	r2, #10
 8003bc6:	601a      	str	r2, [r3, #0]
 8003bc8:	4b5e      	ldr	r3, [pc, #376]	; (8003d44 <Odczytaj_znak_S16_uc8+0x1f44>)
 8003bca:	2200      	movs	r2, #0
 8003bcc:	601a      	str	r2, [r3, #0]
 8003bce:	4b5e      	ldr	r3, [pc, #376]	; (8003d48 <Odczytaj_znak_S16_uc8+0x1f48>)
 8003bd0:	2205      	movs	r2, #5
 8003bd2:	601a      	str	r2, [r3, #0]
 8003bd4:	4b5d      	ldr	r3, [pc, #372]	; (8003d4c <Odczytaj_znak_S16_uc8+0x1f4c>)
 8003bd6:	2209      	movs	r2, #9
 8003bd8:	601a      	str	r2, [r3, #0]
	 break;
 8003bda:	f002 bb13 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  188 :    x=390 ;  y=72   ;  width=15  ;  height=15   ;  xoffset=0    ;  yoffset=1    ;  xadvance=15   ;
 8003bde:	4b55      	ldr	r3, [pc, #340]	; (8003d34 <Odczytaj_znak_S16_uc8+0x1f34>)
 8003be0:	f44f 72c3 	mov.w	r2, #390	; 0x186
 8003be4:	601a      	str	r2, [r3, #0]
 8003be6:	4b54      	ldr	r3, [pc, #336]	; (8003d38 <Odczytaj_znak_S16_uc8+0x1f38>)
 8003be8:	2248      	movs	r2, #72	; 0x48
 8003bea:	601a      	str	r2, [r3, #0]
 8003bec:	4b53      	ldr	r3, [pc, #332]	; (8003d3c <Odczytaj_znak_S16_uc8+0x1f3c>)
 8003bee:	220f      	movs	r2, #15
 8003bf0:	601a      	str	r2, [r3, #0]
 8003bf2:	4b53      	ldr	r3, [pc, #332]	; (8003d40 <Odczytaj_znak_S16_uc8+0x1f40>)
 8003bf4:	220f      	movs	r2, #15
 8003bf6:	601a      	str	r2, [r3, #0]
 8003bf8:	4b52      	ldr	r3, [pc, #328]	; (8003d44 <Odczytaj_znak_S16_uc8+0x1f44>)
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	601a      	str	r2, [r3, #0]
 8003bfe:	4b52      	ldr	r3, [pc, #328]	; (8003d48 <Odczytaj_znak_S16_uc8+0x1f48>)
 8003c00:	2201      	movs	r2, #1
 8003c02:	601a      	str	r2, [r3, #0]
 8003c04:	4b51      	ldr	r3, [pc, #324]	; (8003d4c <Odczytaj_znak_S16_uc8+0x1f4c>)
 8003c06:	220f      	movs	r2, #15
 8003c08:	601a      	str	r2, [r3, #0]
	 break;
 8003c0a:	f002 bafb 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  189 :    x=405 ;  y=72   ;  width=14  ;  height=15   ;  xoffset=0    ;  yoffset=1    ;  xadvance=14   ;
 8003c0e:	4b49      	ldr	r3, [pc, #292]	; (8003d34 <Odczytaj_znak_S16_uc8+0x1f34>)
 8003c10:	f240 1295 	movw	r2, #405	; 0x195
 8003c14:	601a      	str	r2, [r3, #0]
 8003c16:	4b48      	ldr	r3, [pc, #288]	; (8003d38 <Odczytaj_znak_S16_uc8+0x1f38>)
 8003c18:	2248      	movs	r2, #72	; 0x48
 8003c1a:	601a      	str	r2, [r3, #0]
 8003c1c:	4b47      	ldr	r3, [pc, #284]	; (8003d3c <Odczytaj_znak_S16_uc8+0x1f3c>)
 8003c1e:	220e      	movs	r2, #14
 8003c20:	601a      	str	r2, [r3, #0]
 8003c22:	4b47      	ldr	r3, [pc, #284]	; (8003d40 <Odczytaj_znak_S16_uc8+0x1f40>)
 8003c24:	220f      	movs	r2, #15
 8003c26:	601a      	str	r2, [r3, #0]
 8003c28:	4b46      	ldr	r3, [pc, #280]	; (8003d44 <Odczytaj_znak_S16_uc8+0x1f44>)
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	601a      	str	r2, [r3, #0]
 8003c2e:	4b46      	ldr	r3, [pc, #280]	; (8003d48 <Odczytaj_znak_S16_uc8+0x1f48>)
 8003c30:	2201      	movs	r2, #1
 8003c32:	601a      	str	r2, [r3, #0]
 8003c34:	4b45      	ldr	r3, [pc, #276]	; (8003d4c <Odczytaj_znak_S16_uc8+0x1f4c>)
 8003c36:	220e      	movs	r2, #14
 8003c38:	601a      	str	r2, [r3, #0]
	 break;
 8003c3a:	f002 bae3 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  190 :    x=419 ;  y=72   ;  width=15  ;  height=15   ;  xoffset=-1   ;  yoffset=1    ;  xadvance=14   ;
 8003c3e:	4b3d      	ldr	r3, [pc, #244]	; (8003d34 <Odczytaj_znak_S16_uc8+0x1f34>)
 8003c40:	f240 12a3 	movw	r2, #419	; 0x1a3
 8003c44:	601a      	str	r2, [r3, #0]
 8003c46:	4b3c      	ldr	r3, [pc, #240]	; (8003d38 <Odczytaj_znak_S16_uc8+0x1f38>)
 8003c48:	2248      	movs	r2, #72	; 0x48
 8003c4a:	601a      	str	r2, [r3, #0]
 8003c4c:	4b3b      	ldr	r3, [pc, #236]	; (8003d3c <Odczytaj_znak_S16_uc8+0x1f3c>)
 8003c4e:	220f      	movs	r2, #15
 8003c50:	601a      	str	r2, [r3, #0]
 8003c52:	4b3b      	ldr	r3, [pc, #236]	; (8003d40 <Odczytaj_znak_S16_uc8+0x1f40>)
 8003c54:	220f      	movs	r2, #15
 8003c56:	601a      	str	r2, [r3, #0]
 8003c58:	4b3a      	ldr	r3, [pc, #232]	; (8003d44 <Odczytaj_znak_S16_uc8+0x1f44>)
 8003c5a:	f04f 32ff 	mov.w	r2, #4294967295
 8003c5e:	601a      	str	r2, [r3, #0]
 8003c60:	4b39      	ldr	r3, [pc, #228]	; (8003d48 <Odczytaj_znak_S16_uc8+0x1f48>)
 8003c62:	2201      	movs	r2, #1
 8003c64:	601a      	str	r2, [r3, #0]
 8003c66:	4b39      	ldr	r3, [pc, #228]	; (8003d4c <Odczytaj_znak_S16_uc8+0x1f4c>)
 8003c68:	220e      	movs	r2, #14
 8003c6a:	601a      	str	r2, [r3, #0]
	 break;
 8003c6c:	f002 baca 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  191 :    x=23  ;  y=103  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=5    ;  xadvance=10   ;
 8003c70:	4b30      	ldr	r3, [pc, #192]	; (8003d34 <Odczytaj_znak_S16_uc8+0x1f34>)
 8003c72:	2217      	movs	r2, #23
 8003c74:	601a      	str	r2, [r3, #0]
 8003c76:	4b30      	ldr	r3, [pc, #192]	; (8003d38 <Odczytaj_znak_S16_uc8+0x1f38>)
 8003c78:	2267      	movs	r2, #103	; 0x67
 8003c7a:	601a      	str	r2, [r3, #0]
 8003c7c:	4b2f      	ldr	r3, [pc, #188]	; (8003d3c <Odczytaj_znak_S16_uc8+0x1f3c>)
 8003c7e:	220a      	movs	r2, #10
 8003c80:	601a      	str	r2, [r3, #0]
 8003c82:	4b2f      	ldr	r3, [pc, #188]	; (8003d40 <Odczytaj_znak_S16_uc8+0x1f40>)
 8003c84:	220e      	movs	r2, #14
 8003c86:	601a      	str	r2, [r3, #0]
 8003c88:	4b2e      	ldr	r3, [pc, #184]	; (8003d44 <Odczytaj_znak_S16_uc8+0x1f44>)
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	601a      	str	r2, [r3, #0]
 8003c8e:	4b2e      	ldr	r3, [pc, #184]	; (8003d48 <Odczytaj_znak_S16_uc8+0x1f48>)
 8003c90:	2205      	movs	r2, #5
 8003c92:	601a      	str	r2, [r3, #0]
 8003c94:	4b2d      	ldr	r3, [pc, #180]	; (8003d4c <Odczytaj_znak_S16_uc8+0x1f4c>)
 8003c96:	220a      	movs	r2, #10
 8003c98:	601a      	str	r2, [r3, #0]
	 break;
 8003c9a:	f002 bab3 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  192 :    x=35  ;  y=21   ;  width=14  ;  height=17   ;  xoffset=-1   ;  yoffset=-1   ;  xadvance=12   ;
 8003c9e:	4b25      	ldr	r3, [pc, #148]	; (8003d34 <Odczytaj_znak_S16_uc8+0x1f34>)
 8003ca0:	2223      	movs	r2, #35	; 0x23
 8003ca2:	601a      	str	r2, [r3, #0]
 8003ca4:	4b24      	ldr	r3, [pc, #144]	; (8003d38 <Odczytaj_znak_S16_uc8+0x1f38>)
 8003ca6:	2215      	movs	r2, #21
 8003ca8:	601a      	str	r2, [r3, #0]
 8003caa:	4b24      	ldr	r3, [pc, #144]	; (8003d3c <Odczytaj_znak_S16_uc8+0x1f3c>)
 8003cac:	220e      	movs	r2, #14
 8003cae:	601a      	str	r2, [r3, #0]
 8003cb0:	4b23      	ldr	r3, [pc, #140]	; (8003d40 <Odczytaj_znak_S16_uc8+0x1f40>)
 8003cb2:	2211      	movs	r2, #17
 8003cb4:	601a      	str	r2, [r3, #0]
 8003cb6:	4b23      	ldr	r3, [pc, #140]	; (8003d44 <Odczytaj_znak_S16_uc8+0x1f44>)
 8003cb8:	f04f 32ff 	mov.w	r2, #4294967295
 8003cbc:	601a      	str	r2, [r3, #0]
 8003cbe:	4b22      	ldr	r3, [pc, #136]	; (8003d48 <Odczytaj_znak_S16_uc8+0x1f48>)
 8003cc0:	f04f 32ff 	mov.w	r2, #4294967295
 8003cc4:	601a      	str	r2, [r3, #0]
 8003cc6:	4b21      	ldr	r3, [pc, #132]	; (8003d4c <Odczytaj_znak_S16_uc8+0x1f4c>)
 8003cc8:	220c      	movs	r2, #12
 8003cca:	601a      	str	r2, [r3, #0]
	 break;
 8003ccc:	f002 ba9a 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  193 :    x=49  ;  y=21   ;  width=14  ;  height=17   ;  xoffset=-1   ;  yoffset=-1   ;  xadvance=12   ;
 8003cd0:	4b18      	ldr	r3, [pc, #96]	; (8003d34 <Odczytaj_znak_S16_uc8+0x1f34>)
 8003cd2:	2231      	movs	r2, #49	; 0x31
 8003cd4:	601a      	str	r2, [r3, #0]
 8003cd6:	4b18      	ldr	r3, [pc, #96]	; (8003d38 <Odczytaj_znak_S16_uc8+0x1f38>)
 8003cd8:	2215      	movs	r2, #21
 8003cda:	601a      	str	r2, [r3, #0]
 8003cdc:	4b17      	ldr	r3, [pc, #92]	; (8003d3c <Odczytaj_znak_S16_uc8+0x1f3c>)
 8003cde:	220e      	movs	r2, #14
 8003ce0:	601a      	str	r2, [r3, #0]
 8003ce2:	4b17      	ldr	r3, [pc, #92]	; (8003d40 <Odczytaj_znak_S16_uc8+0x1f40>)
 8003ce4:	2211      	movs	r2, #17
 8003ce6:	601a      	str	r2, [r3, #0]
 8003ce8:	4b16      	ldr	r3, [pc, #88]	; (8003d44 <Odczytaj_znak_S16_uc8+0x1f44>)
 8003cea:	f04f 32ff 	mov.w	r2, #4294967295
 8003cee:	601a      	str	r2, [r3, #0]
 8003cf0:	4b15      	ldr	r3, [pc, #84]	; (8003d48 <Odczytaj_znak_S16_uc8+0x1f48>)
 8003cf2:	f04f 32ff 	mov.w	r2, #4294967295
 8003cf6:	601a      	str	r2, [r3, #0]
 8003cf8:	4b14      	ldr	r3, [pc, #80]	; (8003d4c <Odczytaj_znak_S16_uc8+0x1f4c>)
 8003cfa:	220c      	movs	r2, #12
 8003cfc:	601a      	str	r2, [r3, #0]
	 break;
 8003cfe:	f002 ba81 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  194 :    x=63  ;  y=21   ;  width=14  ;  height=17   ;  xoffset=-1   ;  yoffset=-1   ;  xadvance=12   ;
 8003d02:	4b0c      	ldr	r3, [pc, #48]	; (8003d34 <Odczytaj_znak_S16_uc8+0x1f34>)
 8003d04:	223f      	movs	r2, #63	; 0x3f
 8003d06:	601a      	str	r2, [r3, #0]
 8003d08:	4b0b      	ldr	r3, [pc, #44]	; (8003d38 <Odczytaj_znak_S16_uc8+0x1f38>)
 8003d0a:	2215      	movs	r2, #21
 8003d0c:	601a      	str	r2, [r3, #0]
 8003d0e:	4b0b      	ldr	r3, [pc, #44]	; (8003d3c <Odczytaj_znak_S16_uc8+0x1f3c>)
 8003d10:	220e      	movs	r2, #14
 8003d12:	601a      	str	r2, [r3, #0]
 8003d14:	4b0a      	ldr	r3, [pc, #40]	; (8003d40 <Odczytaj_znak_S16_uc8+0x1f40>)
 8003d16:	2211      	movs	r2, #17
 8003d18:	601a      	str	r2, [r3, #0]
 8003d1a:	4b0a      	ldr	r3, [pc, #40]	; (8003d44 <Odczytaj_znak_S16_uc8+0x1f44>)
 8003d1c:	f04f 32ff 	mov.w	r2, #4294967295
 8003d20:	601a      	str	r2, [r3, #0]
 8003d22:	4b09      	ldr	r3, [pc, #36]	; (8003d48 <Odczytaj_znak_S16_uc8+0x1f48>)
 8003d24:	f04f 32ff 	mov.w	r2, #4294967295
 8003d28:	601a      	str	r2, [r3, #0]
 8003d2a:	4b08      	ldr	r3, [pc, #32]	; (8003d4c <Odczytaj_znak_S16_uc8+0x1f4c>)
 8003d2c:	220c      	movs	r2, #12
 8003d2e:	601a      	str	r2, [r3, #0]
	 break;
 8003d30:	f002 ba68 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
 8003d34:	2400f634 	.word	0x2400f634
 8003d38:	2401445c 	.word	0x2401445c
 8003d3c:	24014690 	.word	0x24014690
 8003d40:	24014460 	.word	0x24014460
 8003d44:	2400f630 	.word	0x2400f630
 8003d48:	2400f638 	.word	0x2400f638
 8003d4c:	2401468c 	.word	0x2401468c
	case  195 :    x=77  ;  y=21   ;  width=14  ;  height=17   ;  xoffset=-1   ;  yoffset=-1   ;  xadvance=12   ;
 8003d50:	4b9e      	ldr	r3, [pc, #632]	; (8003fcc <Odczytaj_znak_S16_uc8+0x21cc>)
 8003d52:	224d      	movs	r2, #77	; 0x4d
 8003d54:	601a      	str	r2, [r3, #0]
 8003d56:	4b9e      	ldr	r3, [pc, #632]	; (8003fd0 <Odczytaj_znak_S16_uc8+0x21d0>)
 8003d58:	2215      	movs	r2, #21
 8003d5a:	601a      	str	r2, [r3, #0]
 8003d5c:	4b9d      	ldr	r3, [pc, #628]	; (8003fd4 <Odczytaj_znak_S16_uc8+0x21d4>)
 8003d5e:	220e      	movs	r2, #14
 8003d60:	601a      	str	r2, [r3, #0]
 8003d62:	4b9d      	ldr	r3, [pc, #628]	; (8003fd8 <Odczytaj_znak_S16_uc8+0x21d8>)
 8003d64:	2211      	movs	r2, #17
 8003d66:	601a      	str	r2, [r3, #0]
 8003d68:	4b9c      	ldr	r3, [pc, #624]	; (8003fdc <Odczytaj_znak_S16_uc8+0x21dc>)
 8003d6a:	f04f 32ff 	mov.w	r2, #4294967295
 8003d6e:	601a      	str	r2, [r3, #0]
 8003d70:	4b9b      	ldr	r3, [pc, #620]	; (8003fe0 <Odczytaj_znak_S16_uc8+0x21e0>)
 8003d72:	f04f 32ff 	mov.w	r2, #4294967295
 8003d76:	601a      	str	r2, [r3, #0]
 8003d78:	4b9a      	ldr	r3, [pc, #616]	; (8003fe4 <Odczytaj_znak_S16_uc8+0x21e4>)
 8003d7a:	220c      	movs	r2, #12
 8003d7c:	601a      	str	r2, [r3, #0]
	 break;
 8003d7e:	f002 ba41 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  196 :    x=91  ;  y=21   ;  width=14  ;  height=17   ;  xoffset=-1   ;  yoffset=-1   ;  xadvance=12   ;
 8003d82:	4b92      	ldr	r3, [pc, #584]	; (8003fcc <Odczytaj_znak_S16_uc8+0x21cc>)
 8003d84:	225b      	movs	r2, #91	; 0x5b
 8003d86:	601a      	str	r2, [r3, #0]
 8003d88:	4b91      	ldr	r3, [pc, #580]	; (8003fd0 <Odczytaj_znak_S16_uc8+0x21d0>)
 8003d8a:	2215      	movs	r2, #21
 8003d8c:	601a      	str	r2, [r3, #0]
 8003d8e:	4b91      	ldr	r3, [pc, #580]	; (8003fd4 <Odczytaj_znak_S16_uc8+0x21d4>)
 8003d90:	220e      	movs	r2, #14
 8003d92:	601a      	str	r2, [r3, #0]
 8003d94:	4b90      	ldr	r3, [pc, #576]	; (8003fd8 <Odczytaj_znak_S16_uc8+0x21d8>)
 8003d96:	2211      	movs	r2, #17
 8003d98:	601a      	str	r2, [r3, #0]
 8003d9a:	4b90      	ldr	r3, [pc, #576]	; (8003fdc <Odczytaj_znak_S16_uc8+0x21dc>)
 8003d9c:	f04f 32ff 	mov.w	r2, #4294967295
 8003da0:	601a      	str	r2, [r3, #0]
 8003da2:	4b8f      	ldr	r3, [pc, #572]	; (8003fe0 <Odczytaj_znak_S16_uc8+0x21e0>)
 8003da4:	f04f 32ff 	mov.w	r2, #4294967295
 8003da8:	601a      	str	r2, [r3, #0]
 8003daa:	4b8e      	ldr	r3, [pc, #568]	; (8003fe4 <Odczytaj_znak_S16_uc8+0x21e4>)
 8003dac:	220c      	movs	r2, #12
 8003dae:	601a      	str	r2, [r3, #0]
	 break;
 8003db0:	f002 ba28 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  197 :    x=105 ;  y=21   ;  width=13  ;  height=17   ;  xoffset=-1   ;  yoffset=-1   ;  xadvance=11   ;
 8003db4:	4b85      	ldr	r3, [pc, #532]	; (8003fcc <Odczytaj_znak_S16_uc8+0x21cc>)
 8003db6:	2269      	movs	r2, #105	; 0x69
 8003db8:	601a      	str	r2, [r3, #0]
 8003dba:	4b85      	ldr	r3, [pc, #532]	; (8003fd0 <Odczytaj_znak_S16_uc8+0x21d0>)
 8003dbc:	2215      	movs	r2, #21
 8003dbe:	601a      	str	r2, [r3, #0]
 8003dc0:	4b84      	ldr	r3, [pc, #528]	; (8003fd4 <Odczytaj_znak_S16_uc8+0x21d4>)
 8003dc2:	220d      	movs	r2, #13
 8003dc4:	601a      	str	r2, [r3, #0]
 8003dc6:	4b84      	ldr	r3, [pc, #528]	; (8003fd8 <Odczytaj_znak_S16_uc8+0x21d8>)
 8003dc8:	2211      	movs	r2, #17
 8003dca:	601a      	str	r2, [r3, #0]
 8003dcc:	4b83      	ldr	r3, [pc, #524]	; (8003fdc <Odczytaj_znak_S16_uc8+0x21dc>)
 8003dce:	f04f 32ff 	mov.w	r2, #4294967295
 8003dd2:	601a      	str	r2, [r3, #0]
 8003dd4:	4b82      	ldr	r3, [pc, #520]	; (8003fe0 <Odczytaj_znak_S16_uc8+0x21e0>)
 8003dd6:	f04f 32ff 	mov.w	r2, #4294967295
 8003dda:	601a      	str	r2, [r3, #0]
 8003ddc:	4b81      	ldr	r3, [pc, #516]	; (8003fe4 <Odczytaj_znak_S16_uc8+0x21e4>)
 8003dde:	220b      	movs	r2, #11
 8003de0:	601a      	str	r2, [r3, #0]
	 break;
 8003de2:	f002 ba0f 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  198 :    x=33  ;  y=103  ;  width=18  ;  height=14   ;  xoffset=-2   ;  yoffset=1    ;  xadvance=16   ;
 8003de6:	4b79      	ldr	r3, [pc, #484]	; (8003fcc <Odczytaj_znak_S16_uc8+0x21cc>)
 8003de8:	2221      	movs	r2, #33	; 0x21
 8003dea:	601a      	str	r2, [r3, #0]
 8003dec:	4b78      	ldr	r3, [pc, #480]	; (8003fd0 <Odczytaj_znak_S16_uc8+0x21d0>)
 8003dee:	2267      	movs	r2, #103	; 0x67
 8003df0:	601a      	str	r2, [r3, #0]
 8003df2:	4b78      	ldr	r3, [pc, #480]	; (8003fd4 <Odczytaj_znak_S16_uc8+0x21d4>)
 8003df4:	2212      	movs	r2, #18
 8003df6:	601a      	str	r2, [r3, #0]
 8003df8:	4b77      	ldr	r3, [pc, #476]	; (8003fd8 <Odczytaj_znak_S16_uc8+0x21d8>)
 8003dfa:	220e      	movs	r2, #14
 8003dfc:	601a      	str	r2, [r3, #0]
 8003dfe:	4b77      	ldr	r3, [pc, #476]	; (8003fdc <Odczytaj_znak_S16_uc8+0x21dc>)
 8003e00:	f06f 0201 	mvn.w	r2, #1
 8003e04:	601a      	str	r2, [r3, #0]
 8003e06:	4b76      	ldr	r3, [pc, #472]	; (8003fe0 <Odczytaj_znak_S16_uc8+0x21e0>)
 8003e08:	2201      	movs	r2, #1
 8003e0a:	601a      	str	r2, [r3, #0]
 8003e0c:	4b75      	ldr	r3, [pc, #468]	; (8003fe4 <Odczytaj_znak_S16_uc8+0x21e4>)
 8003e0e:	2210      	movs	r2, #16
 8003e10:	601a      	str	r2, [r3, #0]
	 break;
 8003e12:	f002 b9f7 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  199 :    x=118 ;  y=21   ;  width=12  ;  height=17   ;  xoffset=0    ;  yoffset=1    ;  xadvance=12   ;
 8003e16:	4b6d      	ldr	r3, [pc, #436]	; (8003fcc <Odczytaj_znak_S16_uc8+0x21cc>)
 8003e18:	2276      	movs	r2, #118	; 0x76
 8003e1a:	601a      	str	r2, [r3, #0]
 8003e1c:	4b6c      	ldr	r3, [pc, #432]	; (8003fd0 <Odczytaj_znak_S16_uc8+0x21d0>)
 8003e1e:	2215      	movs	r2, #21
 8003e20:	601a      	str	r2, [r3, #0]
 8003e22:	4b6c      	ldr	r3, [pc, #432]	; (8003fd4 <Odczytaj_znak_S16_uc8+0x21d4>)
 8003e24:	220c      	movs	r2, #12
 8003e26:	601a      	str	r2, [r3, #0]
 8003e28:	4b6b      	ldr	r3, [pc, #428]	; (8003fd8 <Odczytaj_znak_S16_uc8+0x21d8>)
 8003e2a:	2211      	movs	r2, #17
 8003e2c:	601a      	str	r2, [r3, #0]
 8003e2e:	4b6b      	ldr	r3, [pc, #428]	; (8003fdc <Odczytaj_znak_S16_uc8+0x21dc>)
 8003e30:	2200      	movs	r2, #0
 8003e32:	601a      	str	r2, [r3, #0]
 8003e34:	4b6a      	ldr	r3, [pc, #424]	; (8003fe0 <Odczytaj_znak_S16_uc8+0x21e0>)
 8003e36:	2201      	movs	r2, #1
 8003e38:	601a      	str	r2, [r3, #0]
 8003e3a:	4b6a      	ldr	r3, [pc, #424]	; (8003fe4 <Odczytaj_znak_S16_uc8+0x21e4>)
 8003e3c:	220c      	movs	r2, #12
 8003e3e:	601a      	str	r2, [r3, #0]
	 break;
 8003e40:	f002 b9e0 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  200 :    x=130 ;  y=21   ;  width=11  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=11   ;
 8003e44:	4b61      	ldr	r3, [pc, #388]	; (8003fcc <Odczytaj_znak_S16_uc8+0x21cc>)
 8003e46:	2282      	movs	r2, #130	; 0x82
 8003e48:	601a      	str	r2, [r3, #0]
 8003e4a:	4b61      	ldr	r3, [pc, #388]	; (8003fd0 <Odczytaj_znak_S16_uc8+0x21d0>)
 8003e4c:	2215      	movs	r2, #21
 8003e4e:	601a      	str	r2, [r3, #0]
 8003e50:	4b60      	ldr	r3, [pc, #384]	; (8003fd4 <Odczytaj_znak_S16_uc8+0x21d4>)
 8003e52:	220b      	movs	r2, #11
 8003e54:	601a      	str	r2, [r3, #0]
 8003e56:	4b60      	ldr	r3, [pc, #384]	; (8003fd8 <Odczytaj_znak_S16_uc8+0x21d8>)
 8003e58:	2211      	movs	r2, #17
 8003e5a:	601a      	str	r2, [r3, #0]
 8003e5c:	4b5f      	ldr	r3, [pc, #380]	; (8003fdc <Odczytaj_znak_S16_uc8+0x21dc>)
 8003e5e:	2200      	movs	r2, #0
 8003e60:	601a      	str	r2, [r3, #0]
 8003e62:	4b5f      	ldr	r3, [pc, #380]	; (8003fe0 <Odczytaj_znak_S16_uc8+0x21e0>)
 8003e64:	f04f 32ff 	mov.w	r2, #4294967295
 8003e68:	601a      	str	r2, [r3, #0]
 8003e6a:	4b5e      	ldr	r3, [pc, #376]	; (8003fe4 <Odczytaj_znak_S16_uc8+0x21e4>)
 8003e6c:	220b      	movs	r2, #11
 8003e6e:	601a      	str	r2, [r3, #0]
	 break;
 8003e70:	f002 b9c8 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  201 :    x=141 ;  y=21   ;  width=11  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=11   ;
 8003e74:	4b55      	ldr	r3, [pc, #340]	; (8003fcc <Odczytaj_znak_S16_uc8+0x21cc>)
 8003e76:	228d      	movs	r2, #141	; 0x8d
 8003e78:	601a      	str	r2, [r3, #0]
 8003e7a:	4b55      	ldr	r3, [pc, #340]	; (8003fd0 <Odczytaj_znak_S16_uc8+0x21d0>)
 8003e7c:	2215      	movs	r2, #21
 8003e7e:	601a      	str	r2, [r3, #0]
 8003e80:	4b54      	ldr	r3, [pc, #336]	; (8003fd4 <Odczytaj_znak_S16_uc8+0x21d4>)
 8003e82:	220b      	movs	r2, #11
 8003e84:	601a      	str	r2, [r3, #0]
 8003e86:	4b54      	ldr	r3, [pc, #336]	; (8003fd8 <Odczytaj_znak_S16_uc8+0x21d8>)
 8003e88:	2211      	movs	r2, #17
 8003e8a:	601a      	str	r2, [r3, #0]
 8003e8c:	4b53      	ldr	r3, [pc, #332]	; (8003fdc <Odczytaj_znak_S16_uc8+0x21dc>)
 8003e8e:	2200      	movs	r2, #0
 8003e90:	601a      	str	r2, [r3, #0]
 8003e92:	4b53      	ldr	r3, [pc, #332]	; (8003fe0 <Odczytaj_znak_S16_uc8+0x21e0>)
 8003e94:	f04f 32ff 	mov.w	r2, #4294967295
 8003e98:	601a      	str	r2, [r3, #0]
 8003e9a:	4b52      	ldr	r3, [pc, #328]	; (8003fe4 <Odczytaj_znak_S16_uc8+0x21e4>)
 8003e9c:	220b      	movs	r2, #11
 8003e9e:	601a      	str	r2, [r3, #0]
	 break;
 8003ea0:	f002 b9b0 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  202 :    x=152 ;  y=21   ;  width=11  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=11   ;
 8003ea4:	4b49      	ldr	r3, [pc, #292]	; (8003fcc <Odczytaj_znak_S16_uc8+0x21cc>)
 8003ea6:	2298      	movs	r2, #152	; 0x98
 8003ea8:	601a      	str	r2, [r3, #0]
 8003eaa:	4b49      	ldr	r3, [pc, #292]	; (8003fd0 <Odczytaj_znak_S16_uc8+0x21d0>)
 8003eac:	2215      	movs	r2, #21
 8003eae:	601a      	str	r2, [r3, #0]
 8003eb0:	4b48      	ldr	r3, [pc, #288]	; (8003fd4 <Odczytaj_znak_S16_uc8+0x21d4>)
 8003eb2:	220b      	movs	r2, #11
 8003eb4:	601a      	str	r2, [r3, #0]
 8003eb6:	4b48      	ldr	r3, [pc, #288]	; (8003fd8 <Odczytaj_znak_S16_uc8+0x21d8>)
 8003eb8:	2211      	movs	r2, #17
 8003eba:	601a      	str	r2, [r3, #0]
 8003ebc:	4b47      	ldr	r3, [pc, #284]	; (8003fdc <Odczytaj_znak_S16_uc8+0x21dc>)
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	601a      	str	r2, [r3, #0]
 8003ec2:	4b47      	ldr	r3, [pc, #284]	; (8003fe0 <Odczytaj_znak_S16_uc8+0x21e0>)
 8003ec4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ec8:	601a      	str	r2, [r3, #0]
 8003eca:	4b46      	ldr	r3, [pc, #280]	; (8003fe4 <Odczytaj_znak_S16_uc8+0x21e4>)
 8003ecc:	220b      	movs	r2, #11
 8003ece:	601a      	str	r2, [r3, #0]
	 break;
 8003ed0:	f002 b998 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  203 :    x=163 ;  y=21   ;  width=11  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=11   ;
 8003ed4:	4b3d      	ldr	r3, [pc, #244]	; (8003fcc <Odczytaj_znak_S16_uc8+0x21cc>)
 8003ed6:	22a3      	movs	r2, #163	; 0xa3
 8003ed8:	601a      	str	r2, [r3, #0]
 8003eda:	4b3d      	ldr	r3, [pc, #244]	; (8003fd0 <Odczytaj_znak_S16_uc8+0x21d0>)
 8003edc:	2215      	movs	r2, #21
 8003ede:	601a      	str	r2, [r3, #0]
 8003ee0:	4b3c      	ldr	r3, [pc, #240]	; (8003fd4 <Odczytaj_znak_S16_uc8+0x21d4>)
 8003ee2:	220b      	movs	r2, #11
 8003ee4:	601a      	str	r2, [r3, #0]
 8003ee6:	4b3c      	ldr	r3, [pc, #240]	; (8003fd8 <Odczytaj_znak_S16_uc8+0x21d8>)
 8003ee8:	2211      	movs	r2, #17
 8003eea:	601a      	str	r2, [r3, #0]
 8003eec:	4b3b      	ldr	r3, [pc, #236]	; (8003fdc <Odczytaj_znak_S16_uc8+0x21dc>)
 8003eee:	2200      	movs	r2, #0
 8003ef0:	601a      	str	r2, [r3, #0]
 8003ef2:	4b3b      	ldr	r3, [pc, #236]	; (8003fe0 <Odczytaj_znak_S16_uc8+0x21e0>)
 8003ef4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ef8:	601a      	str	r2, [r3, #0]
 8003efa:	4b3a      	ldr	r3, [pc, #232]	; (8003fe4 <Odczytaj_znak_S16_uc8+0x21e4>)
 8003efc:	220b      	movs	r2, #11
 8003efe:	601a      	str	r2, [r3, #0]
	 break;
 8003f00:	f002 b980 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  204 :    x=174 ;  y=21   ;  width=5   ;  height=17   ;  xoffset=-1   ;  yoffset=-1   ;  xadvance=4    ;
 8003f04:	4b31      	ldr	r3, [pc, #196]	; (8003fcc <Odczytaj_znak_S16_uc8+0x21cc>)
 8003f06:	22ae      	movs	r2, #174	; 0xae
 8003f08:	601a      	str	r2, [r3, #0]
 8003f0a:	4b31      	ldr	r3, [pc, #196]	; (8003fd0 <Odczytaj_znak_S16_uc8+0x21d0>)
 8003f0c:	2215      	movs	r2, #21
 8003f0e:	601a      	str	r2, [r3, #0]
 8003f10:	4b30      	ldr	r3, [pc, #192]	; (8003fd4 <Odczytaj_znak_S16_uc8+0x21d4>)
 8003f12:	2205      	movs	r2, #5
 8003f14:	601a      	str	r2, [r3, #0]
 8003f16:	4b30      	ldr	r3, [pc, #192]	; (8003fd8 <Odczytaj_znak_S16_uc8+0x21d8>)
 8003f18:	2211      	movs	r2, #17
 8003f1a:	601a      	str	r2, [r3, #0]
 8003f1c:	4b2f      	ldr	r3, [pc, #188]	; (8003fdc <Odczytaj_znak_S16_uc8+0x21dc>)
 8003f1e:	f04f 32ff 	mov.w	r2, #4294967295
 8003f22:	601a      	str	r2, [r3, #0]
 8003f24:	4b2e      	ldr	r3, [pc, #184]	; (8003fe0 <Odczytaj_znak_S16_uc8+0x21e0>)
 8003f26:	f04f 32ff 	mov.w	r2, #4294967295
 8003f2a:	601a      	str	r2, [r3, #0]
 8003f2c:	4b2d      	ldr	r3, [pc, #180]	; (8003fe4 <Odczytaj_znak_S16_uc8+0x21e4>)
 8003f2e:	2204      	movs	r2, #4
 8003f30:	601a      	str	r2, [r3, #0]
	 break;
 8003f32:	f002 b967 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  205 :    x=179 ;  y=21   ;  width=5   ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=4    ;
 8003f36:	4b25      	ldr	r3, [pc, #148]	; (8003fcc <Odczytaj_znak_S16_uc8+0x21cc>)
 8003f38:	22b3      	movs	r2, #179	; 0xb3
 8003f3a:	601a      	str	r2, [r3, #0]
 8003f3c:	4b24      	ldr	r3, [pc, #144]	; (8003fd0 <Odczytaj_znak_S16_uc8+0x21d0>)
 8003f3e:	2215      	movs	r2, #21
 8003f40:	601a      	str	r2, [r3, #0]
 8003f42:	4b24      	ldr	r3, [pc, #144]	; (8003fd4 <Odczytaj_znak_S16_uc8+0x21d4>)
 8003f44:	2205      	movs	r2, #5
 8003f46:	601a      	str	r2, [r3, #0]
 8003f48:	4b23      	ldr	r3, [pc, #140]	; (8003fd8 <Odczytaj_znak_S16_uc8+0x21d8>)
 8003f4a:	2211      	movs	r2, #17
 8003f4c:	601a      	str	r2, [r3, #0]
 8003f4e:	4b23      	ldr	r3, [pc, #140]	; (8003fdc <Odczytaj_znak_S16_uc8+0x21dc>)
 8003f50:	2200      	movs	r2, #0
 8003f52:	601a      	str	r2, [r3, #0]
 8003f54:	4b22      	ldr	r3, [pc, #136]	; (8003fe0 <Odczytaj_znak_S16_uc8+0x21e0>)
 8003f56:	f04f 32ff 	mov.w	r2, #4294967295
 8003f5a:	601a      	str	r2, [r3, #0]
 8003f5c:	4b21      	ldr	r3, [pc, #132]	; (8003fe4 <Odczytaj_znak_S16_uc8+0x21e4>)
 8003f5e:	2204      	movs	r2, #4
 8003f60:	601a      	str	r2, [r3, #0]
	 break;
 8003f62:	f002 b94f 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  206 :    x=184 ;  y=21   ;  width=7   ;  height=17   ;  xoffset=-1   ;  yoffset=-1   ;  xadvance=4    ;
 8003f66:	4b19      	ldr	r3, [pc, #100]	; (8003fcc <Odczytaj_znak_S16_uc8+0x21cc>)
 8003f68:	22b8      	movs	r2, #184	; 0xb8
 8003f6a:	601a      	str	r2, [r3, #0]
 8003f6c:	4b18      	ldr	r3, [pc, #96]	; (8003fd0 <Odczytaj_znak_S16_uc8+0x21d0>)
 8003f6e:	2215      	movs	r2, #21
 8003f70:	601a      	str	r2, [r3, #0]
 8003f72:	4b18      	ldr	r3, [pc, #96]	; (8003fd4 <Odczytaj_znak_S16_uc8+0x21d4>)
 8003f74:	2207      	movs	r2, #7
 8003f76:	601a      	str	r2, [r3, #0]
 8003f78:	4b17      	ldr	r3, [pc, #92]	; (8003fd8 <Odczytaj_znak_S16_uc8+0x21d8>)
 8003f7a:	2211      	movs	r2, #17
 8003f7c:	601a      	str	r2, [r3, #0]
 8003f7e:	4b17      	ldr	r3, [pc, #92]	; (8003fdc <Odczytaj_znak_S16_uc8+0x21dc>)
 8003f80:	f04f 32ff 	mov.w	r2, #4294967295
 8003f84:	601a      	str	r2, [r3, #0]
 8003f86:	4b16      	ldr	r3, [pc, #88]	; (8003fe0 <Odczytaj_znak_S16_uc8+0x21e0>)
 8003f88:	f04f 32ff 	mov.w	r2, #4294967295
 8003f8c:	601a      	str	r2, [r3, #0]
 8003f8e:	4b15      	ldr	r3, [pc, #84]	; (8003fe4 <Odczytaj_znak_S16_uc8+0x21e4>)
 8003f90:	2204      	movs	r2, #4
 8003f92:	601a      	str	r2, [r3, #0]
	 break;
 8003f94:	f002 b936 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  207 :    x=191 ;  y=21   ;  width=7   ;  height=17   ;  xoffset=-1   ;  yoffset=-1   ;  xadvance=5    ;
 8003f98:	4b0c      	ldr	r3, [pc, #48]	; (8003fcc <Odczytaj_znak_S16_uc8+0x21cc>)
 8003f9a:	22bf      	movs	r2, #191	; 0xbf
 8003f9c:	601a      	str	r2, [r3, #0]
 8003f9e:	4b0c      	ldr	r3, [pc, #48]	; (8003fd0 <Odczytaj_znak_S16_uc8+0x21d0>)
 8003fa0:	2215      	movs	r2, #21
 8003fa2:	601a      	str	r2, [r3, #0]
 8003fa4:	4b0b      	ldr	r3, [pc, #44]	; (8003fd4 <Odczytaj_znak_S16_uc8+0x21d4>)
 8003fa6:	2207      	movs	r2, #7
 8003fa8:	601a      	str	r2, [r3, #0]
 8003faa:	4b0b      	ldr	r3, [pc, #44]	; (8003fd8 <Odczytaj_znak_S16_uc8+0x21d8>)
 8003fac:	2211      	movs	r2, #17
 8003fae:	601a      	str	r2, [r3, #0]
 8003fb0:	4b0a      	ldr	r3, [pc, #40]	; (8003fdc <Odczytaj_znak_S16_uc8+0x21dc>)
 8003fb2:	f04f 32ff 	mov.w	r2, #4294967295
 8003fb6:	601a      	str	r2, [r3, #0]
 8003fb8:	4b09      	ldr	r3, [pc, #36]	; (8003fe0 <Odczytaj_znak_S16_uc8+0x21e0>)
 8003fba:	f04f 32ff 	mov.w	r2, #4294967295
 8003fbe:	601a      	str	r2, [r3, #0]
 8003fc0:	4b08      	ldr	r3, [pc, #32]	; (8003fe4 <Odczytaj_znak_S16_uc8+0x21e4>)
 8003fc2:	2205      	movs	r2, #5
 8003fc4:	601a      	str	r2, [r3, #0]
	 break;
 8003fc6:	f002 b91d 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
 8003fca:	bf00      	nop
 8003fcc:	2400f634 	.word	0x2400f634
 8003fd0:	2401445c 	.word	0x2401445c
 8003fd4:	24014690 	.word	0x24014690
 8003fd8:	24014460 	.word	0x24014460
 8003fdc:	2400f630 	.word	0x2400f630
 8003fe0:	2400f638 	.word	0x2400f638
 8003fe4:	2401468c 	.word	0x2401468c
	case  208 :    x=51  ;  y=103  ;  width=13  ;  height=14   ;  xoffset=-1   ;  yoffset=1    ;  xadvance=12   ;
 8003fe8:	4b9d      	ldr	r3, [pc, #628]	; (8004260 <Odczytaj_znak_S16_uc8+0x2460>)
 8003fea:	2233      	movs	r2, #51	; 0x33
 8003fec:	601a      	str	r2, [r3, #0]
 8003fee:	4b9d      	ldr	r3, [pc, #628]	; (8004264 <Odczytaj_znak_S16_uc8+0x2464>)
 8003ff0:	2267      	movs	r2, #103	; 0x67
 8003ff2:	601a      	str	r2, [r3, #0]
 8003ff4:	4b9c      	ldr	r3, [pc, #624]	; (8004268 <Odczytaj_znak_S16_uc8+0x2468>)
 8003ff6:	220d      	movs	r2, #13
 8003ff8:	601a      	str	r2, [r3, #0]
 8003ffa:	4b9c      	ldr	r3, [pc, #624]	; (800426c <Odczytaj_znak_S16_uc8+0x246c>)
 8003ffc:	220e      	movs	r2, #14
 8003ffe:	601a      	str	r2, [r3, #0]
 8004000:	4b9b      	ldr	r3, [pc, #620]	; (8004270 <Odczytaj_znak_S16_uc8+0x2470>)
 8004002:	f04f 32ff 	mov.w	r2, #4294967295
 8004006:	601a      	str	r2, [r3, #0]
 8004008:	4b9a      	ldr	r3, [pc, #616]	; (8004274 <Odczytaj_znak_S16_uc8+0x2474>)
 800400a:	2201      	movs	r2, #1
 800400c:	601a      	str	r2, [r3, #0]
 800400e:	4b9a      	ldr	r3, [pc, #616]	; (8004278 <Odczytaj_znak_S16_uc8+0x2478>)
 8004010:	220c      	movs	r2, #12
 8004012:	601a      	str	r2, [r3, #0]
	 break;
 8004014:	f002 b8f6 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  209 :    x=198 ;  y=21   ;  width=11  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=12   ;
 8004018:	4b91      	ldr	r3, [pc, #580]	; (8004260 <Odczytaj_znak_S16_uc8+0x2460>)
 800401a:	22c6      	movs	r2, #198	; 0xc6
 800401c:	601a      	str	r2, [r3, #0]
 800401e:	4b91      	ldr	r3, [pc, #580]	; (8004264 <Odczytaj_znak_S16_uc8+0x2464>)
 8004020:	2215      	movs	r2, #21
 8004022:	601a      	str	r2, [r3, #0]
 8004024:	4b90      	ldr	r3, [pc, #576]	; (8004268 <Odczytaj_znak_S16_uc8+0x2468>)
 8004026:	220b      	movs	r2, #11
 8004028:	601a      	str	r2, [r3, #0]
 800402a:	4b90      	ldr	r3, [pc, #576]	; (800426c <Odczytaj_znak_S16_uc8+0x246c>)
 800402c:	2211      	movs	r2, #17
 800402e:	601a      	str	r2, [r3, #0]
 8004030:	4b8f      	ldr	r3, [pc, #572]	; (8004270 <Odczytaj_znak_S16_uc8+0x2470>)
 8004032:	2200      	movs	r2, #0
 8004034:	601a      	str	r2, [r3, #0]
 8004036:	4b8f      	ldr	r3, [pc, #572]	; (8004274 <Odczytaj_znak_S16_uc8+0x2474>)
 8004038:	f04f 32ff 	mov.w	r2, #4294967295
 800403c:	601a      	str	r2, [r3, #0]
 800403e:	4b8e      	ldr	r3, [pc, #568]	; (8004278 <Odczytaj_znak_S16_uc8+0x2478>)
 8004040:	220c      	movs	r2, #12
 8004042:	601a      	str	r2, [r3, #0]
	 break;
 8004044:	f002 b8de 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  210 :    x=209 ;  y=21   ;  width=13  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=13   ;
 8004048:	4b85      	ldr	r3, [pc, #532]	; (8004260 <Odczytaj_znak_S16_uc8+0x2460>)
 800404a:	22d1      	movs	r2, #209	; 0xd1
 800404c:	601a      	str	r2, [r3, #0]
 800404e:	4b85      	ldr	r3, [pc, #532]	; (8004264 <Odczytaj_znak_S16_uc8+0x2464>)
 8004050:	2215      	movs	r2, #21
 8004052:	601a      	str	r2, [r3, #0]
 8004054:	4b84      	ldr	r3, [pc, #528]	; (8004268 <Odczytaj_znak_S16_uc8+0x2468>)
 8004056:	220d      	movs	r2, #13
 8004058:	601a      	str	r2, [r3, #0]
 800405a:	4b84      	ldr	r3, [pc, #528]	; (800426c <Odczytaj_znak_S16_uc8+0x246c>)
 800405c:	2211      	movs	r2, #17
 800405e:	601a      	str	r2, [r3, #0]
 8004060:	4b83      	ldr	r3, [pc, #524]	; (8004270 <Odczytaj_znak_S16_uc8+0x2470>)
 8004062:	2200      	movs	r2, #0
 8004064:	601a      	str	r2, [r3, #0]
 8004066:	4b83      	ldr	r3, [pc, #524]	; (8004274 <Odczytaj_znak_S16_uc8+0x2474>)
 8004068:	f04f 32ff 	mov.w	r2, #4294967295
 800406c:	601a      	str	r2, [r3, #0]
 800406e:	4b82      	ldr	r3, [pc, #520]	; (8004278 <Odczytaj_znak_S16_uc8+0x2478>)
 8004070:	220d      	movs	r2, #13
 8004072:	601a      	str	r2, [r3, #0]
	 break;
 8004074:	f002 b8c6 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  211 :    x=222 ;  y=21   ;  width=13  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=13   ;
 8004078:	4b79      	ldr	r3, [pc, #484]	; (8004260 <Odczytaj_znak_S16_uc8+0x2460>)
 800407a:	22de      	movs	r2, #222	; 0xde
 800407c:	601a      	str	r2, [r3, #0]
 800407e:	4b79      	ldr	r3, [pc, #484]	; (8004264 <Odczytaj_znak_S16_uc8+0x2464>)
 8004080:	2215      	movs	r2, #21
 8004082:	601a      	str	r2, [r3, #0]
 8004084:	4b78      	ldr	r3, [pc, #480]	; (8004268 <Odczytaj_znak_S16_uc8+0x2468>)
 8004086:	220d      	movs	r2, #13
 8004088:	601a      	str	r2, [r3, #0]
 800408a:	4b78      	ldr	r3, [pc, #480]	; (800426c <Odczytaj_znak_S16_uc8+0x246c>)
 800408c:	2211      	movs	r2, #17
 800408e:	601a      	str	r2, [r3, #0]
 8004090:	4b77      	ldr	r3, [pc, #476]	; (8004270 <Odczytaj_znak_S16_uc8+0x2470>)
 8004092:	2200      	movs	r2, #0
 8004094:	601a      	str	r2, [r3, #0]
 8004096:	4b77      	ldr	r3, [pc, #476]	; (8004274 <Odczytaj_znak_S16_uc8+0x2474>)
 8004098:	f04f 32ff 	mov.w	r2, #4294967295
 800409c:	601a      	str	r2, [r3, #0]
 800409e:	4b76      	ldr	r3, [pc, #472]	; (8004278 <Odczytaj_znak_S16_uc8+0x2478>)
 80040a0:	220d      	movs	r2, #13
 80040a2:	601a      	str	r2, [r3, #0]
	 break;
 80040a4:	f002 b8ae 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  212 :    x=235 ;  y=21   ;  width=13  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=13   ;
 80040a8:	4b6d      	ldr	r3, [pc, #436]	; (8004260 <Odczytaj_znak_S16_uc8+0x2460>)
 80040aa:	22eb      	movs	r2, #235	; 0xeb
 80040ac:	601a      	str	r2, [r3, #0]
 80040ae:	4b6d      	ldr	r3, [pc, #436]	; (8004264 <Odczytaj_znak_S16_uc8+0x2464>)
 80040b0:	2215      	movs	r2, #21
 80040b2:	601a      	str	r2, [r3, #0]
 80040b4:	4b6c      	ldr	r3, [pc, #432]	; (8004268 <Odczytaj_znak_S16_uc8+0x2468>)
 80040b6:	220d      	movs	r2, #13
 80040b8:	601a      	str	r2, [r3, #0]
 80040ba:	4b6c      	ldr	r3, [pc, #432]	; (800426c <Odczytaj_znak_S16_uc8+0x246c>)
 80040bc:	2211      	movs	r2, #17
 80040be:	601a      	str	r2, [r3, #0]
 80040c0:	4b6b      	ldr	r3, [pc, #428]	; (8004270 <Odczytaj_znak_S16_uc8+0x2470>)
 80040c2:	2200      	movs	r2, #0
 80040c4:	601a      	str	r2, [r3, #0]
 80040c6:	4b6b      	ldr	r3, [pc, #428]	; (8004274 <Odczytaj_znak_S16_uc8+0x2474>)
 80040c8:	f04f 32ff 	mov.w	r2, #4294967295
 80040cc:	601a      	str	r2, [r3, #0]
 80040ce:	4b6a      	ldr	r3, [pc, #424]	; (8004278 <Odczytaj_znak_S16_uc8+0x2478>)
 80040d0:	220d      	movs	r2, #13
 80040d2:	601a      	str	r2, [r3, #0]
	 break;
 80040d4:	f002 b896 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  213 :    x=248 ;  y=21   ;  width=13  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=13   ;
 80040d8:	4b61      	ldr	r3, [pc, #388]	; (8004260 <Odczytaj_znak_S16_uc8+0x2460>)
 80040da:	22f8      	movs	r2, #248	; 0xf8
 80040dc:	601a      	str	r2, [r3, #0]
 80040de:	4b61      	ldr	r3, [pc, #388]	; (8004264 <Odczytaj_znak_S16_uc8+0x2464>)
 80040e0:	2215      	movs	r2, #21
 80040e2:	601a      	str	r2, [r3, #0]
 80040e4:	4b60      	ldr	r3, [pc, #384]	; (8004268 <Odczytaj_znak_S16_uc8+0x2468>)
 80040e6:	220d      	movs	r2, #13
 80040e8:	601a      	str	r2, [r3, #0]
 80040ea:	4b60      	ldr	r3, [pc, #384]	; (800426c <Odczytaj_znak_S16_uc8+0x246c>)
 80040ec:	2211      	movs	r2, #17
 80040ee:	601a      	str	r2, [r3, #0]
 80040f0:	4b5f      	ldr	r3, [pc, #380]	; (8004270 <Odczytaj_znak_S16_uc8+0x2470>)
 80040f2:	2200      	movs	r2, #0
 80040f4:	601a      	str	r2, [r3, #0]
 80040f6:	4b5f      	ldr	r3, [pc, #380]	; (8004274 <Odczytaj_znak_S16_uc8+0x2474>)
 80040f8:	f04f 32ff 	mov.w	r2, #4294967295
 80040fc:	601a      	str	r2, [r3, #0]
 80040fe:	4b5e      	ldr	r3, [pc, #376]	; (8004278 <Odczytaj_znak_S16_uc8+0x2478>)
 8004100:	220d      	movs	r2, #13
 8004102:	601a      	str	r2, [r3, #0]
	 break;
 8004104:	f002 b87e 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  214 :    x=261 ;  y=21   ;  width=13  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=13   ;
 8004108:	4b55      	ldr	r3, [pc, #340]	; (8004260 <Odczytaj_znak_S16_uc8+0x2460>)
 800410a:	f240 1205 	movw	r2, #261	; 0x105
 800410e:	601a      	str	r2, [r3, #0]
 8004110:	4b54      	ldr	r3, [pc, #336]	; (8004264 <Odczytaj_znak_S16_uc8+0x2464>)
 8004112:	2215      	movs	r2, #21
 8004114:	601a      	str	r2, [r3, #0]
 8004116:	4b54      	ldr	r3, [pc, #336]	; (8004268 <Odczytaj_znak_S16_uc8+0x2468>)
 8004118:	220d      	movs	r2, #13
 800411a:	601a      	str	r2, [r3, #0]
 800411c:	4b53      	ldr	r3, [pc, #332]	; (800426c <Odczytaj_znak_S16_uc8+0x246c>)
 800411e:	2211      	movs	r2, #17
 8004120:	601a      	str	r2, [r3, #0]
 8004122:	4b53      	ldr	r3, [pc, #332]	; (8004270 <Odczytaj_znak_S16_uc8+0x2470>)
 8004124:	2200      	movs	r2, #0
 8004126:	601a      	str	r2, [r3, #0]
 8004128:	4b52      	ldr	r3, [pc, #328]	; (8004274 <Odczytaj_znak_S16_uc8+0x2474>)
 800412a:	f04f 32ff 	mov.w	r2, #4294967295
 800412e:	601a      	str	r2, [r3, #0]
 8004130:	4b51      	ldr	r3, [pc, #324]	; (8004278 <Odczytaj_znak_S16_uc8+0x2478>)
 8004132:	220d      	movs	r2, #13
 8004134:	601a      	str	r2, [r3, #0]
	 break;
 8004136:	f002 b865 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  215 :    x=486 ;  y=212  ;  width=9   ;  height=10   ;  xoffset=0    ;  yoffset=4    ;  xadvance=9    ;
 800413a:	4b49      	ldr	r3, [pc, #292]	; (8004260 <Odczytaj_znak_S16_uc8+0x2460>)
 800413c:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8004140:	601a      	str	r2, [r3, #0]
 8004142:	4b48      	ldr	r3, [pc, #288]	; (8004264 <Odczytaj_znak_S16_uc8+0x2464>)
 8004144:	22d4      	movs	r2, #212	; 0xd4
 8004146:	601a      	str	r2, [r3, #0]
 8004148:	4b47      	ldr	r3, [pc, #284]	; (8004268 <Odczytaj_znak_S16_uc8+0x2468>)
 800414a:	2209      	movs	r2, #9
 800414c:	601a      	str	r2, [r3, #0]
 800414e:	4b47      	ldr	r3, [pc, #284]	; (800426c <Odczytaj_znak_S16_uc8+0x246c>)
 8004150:	220a      	movs	r2, #10
 8004152:	601a      	str	r2, [r3, #0]
 8004154:	4b46      	ldr	r3, [pc, #280]	; (8004270 <Odczytaj_znak_S16_uc8+0x2470>)
 8004156:	2200      	movs	r2, #0
 8004158:	601a      	str	r2, [r3, #0]
 800415a:	4b46      	ldr	r3, [pc, #280]	; (8004274 <Odczytaj_znak_S16_uc8+0x2474>)
 800415c:	2204      	movs	r2, #4
 800415e:	601a      	str	r2, [r3, #0]
 8004160:	4b45      	ldr	r3, [pc, #276]	; (8004278 <Odczytaj_znak_S16_uc8+0x2478>)
 8004162:	2209      	movs	r2, #9
 8004164:	601a      	str	r2, [r3, #0]
	 break;
 8004166:	f002 b84d 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  216 :    x=64  ;  y=103  ;  width=13  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=13   ;
 800416a:	4b3d      	ldr	r3, [pc, #244]	; (8004260 <Odczytaj_znak_S16_uc8+0x2460>)
 800416c:	2240      	movs	r2, #64	; 0x40
 800416e:	601a      	str	r2, [r3, #0]
 8004170:	4b3c      	ldr	r3, [pc, #240]	; (8004264 <Odczytaj_znak_S16_uc8+0x2464>)
 8004172:	2267      	movs	r2, #103	; 0x67
 8004174:	601a      	str	r2, [r3, #0]
 8004176:	4b3c      	ldr	r3, [pc, #240]	; (8004268 <Odczytaj_znak_S16_uc8+0x2468>)
 8004178:	220d      	movs	r2, #13
 800417a:	601a      	str	r2, [r3, #0]
 800417c:	4b3b      	ldr	r3, [pc, #236]	; (800426c <Odczytaj_znak_S16_uc8+0x246c>)
 800417e:	220e      	movs	r2, #14
 8004180:	601a      	str	r2, [r3, #0]
 8004182:	4b3b      	ldr	r3, [pc, #236]	; (8004270 <Odczytaj_znak_S16_uc8+0x2470>)
 8004184:	2200      	movs	r2, #0
 8004186:	601a      	str	r2, [r3, #0]
 8004188:	4b3a      	ldr	r3, [pc, #232]	; (8004274 <Odczytaj_znak_S16_uc8+0x2474>)
 800418a:	2201      	movs	r2, #1
 800418c:	601a      	str	r2, [r3, #0]
 800418e:	4b3a      	ldr	r3, [pc, #232]	; (8004278 <Odczytaj_znak_S16_uc8+0x2478>)
 8004190:	220d      	movs	r2, #13
 8004192:	601a      	str	r2, [r3, #0]
	 break;
 8004194:	f002 b836 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  217 :    x=274 ;  y=21   ;  width=11  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=11   ;
 8004198:	4b31      	ldr	r3, [pc, #196]	; (8004260 <Odczytaj_znak_S16_uc8+0x2460>)
 800419a:	f44f 7289 	mov.w	r2, #274	; 0x112
 800419e:	601a      	str	r2, [r3, #0]
 80041a0:	4b30      	ldr	r3, [pc, #192]	; (8004264 <Odczytaj_znak_S16_uc8+0x2464>)
 80041a2:	2215      	movs	r2, #21
 80041a4:	601a      	str	r2, [r3, #0]
 80041a6:	4b30      	ldr	r3, [pc, #192]	; (8004268 <Odczytaj_znak_S16_uc8+0x2468>)
 80041a8:	220b      	movs	r2, #11
 80041aa:	601a      	str	r2, [r3, #0]
 80041ac:	4b2f      	ldr	r3, [pc, #188]	; (800426c <Odczytaj_znak_S16_uc8+0x246c>)
 80041ae:	2211      	movs	r2, #17
 80041b0:	601a      	str	r2, [r3, #0]
 80041b2:	4b2f      	ldr	r3, [pc, #188]	; (8004270 <Odczytaj_znak_S16_uc8+0x2470>)
 80041b4:	2200      	movs	r2, #0
 80041b6:	601a      	str	r2, [r3, #0]
 80041b8:	4b2e      	ldr	r3, [pc, #184]	; (8004274 <Odczytaj_znak_S16_uc8+0x2474>)
 80041ba:	f04f 32ff 	mov.w	r2, #4294967295
 80041be:	601a      	str	r2, [r3, #0]
 80041c0:	4b2d      	ldr	r3, [pc, #180]	; (8004278 <Odczytaj_znak_S16_uc8+0x2478>)
 80041c2:	220b      	movs	r2, #11
 80041c4:	601a      	str	r2, [r3, #0]
	 break;
 80041c6:	f002 b81d 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  218 :    x=285 ;  y=21   ;  width=11  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=11   ;
 80041ca:	4b25      	ldr	r3, [pc, #148]	; (8004260 <Odczytaj_znak_S16_uc8+0x2460>)
 80041cc:	f240 121d 	movw	r2, #285	; 0x11d
 80041d0:	601a      	str	r2, [r3, #0]
 80041d2:	4b24      	ldr	r3, [pc, #144]	; (8004264 <Odczytaj_znak_S16_uc8+0x2464>)
 80041d4:	2215      	movs	r2, #21
 80041d6:	601a      	str	r2, [r3, #0]
 80041d8:	4b23      	ldr	r3, [pc, #140]	; (8004268 <Odczytaj_znak_S16_uc8+0x2468>)
 80041da:	220b      	movs	r2, #11
 80041dc:	601a      	str	r2, [r3, #0]
 80041de:	4b23      	ldr	r3, [pc, #140]	; (800426c <Odczytaj_znak_S16_uc8+0x246c>)
 80041e0:	2211      	movs	r2, #17
 80041e2:	601a      	str	r2, [r3, #0]
 80041e4:	4b22      	ldr	r3, [pc, #136]	; (8004270 <Odczytaj_znak_S16_uc8+0x2470>)
 80041e6:	2200      	movs	r2, #0
 80041e8:	601a      	str	r2, [r3, #0]
 80041ea:	4b22      	ldr	r3, [pc, #136]	; (8004274 <Odczytaj_znak_S16_uc8+0x2474>)
 80041ec:	f04f 32ff 	mov.w	r2, #4294967295
 80041f0:	601a      	str	r2, [r3, #0]
 80041f2:	4b21      	ldr	r3, [pc, #132]	; (8004278 <Odczytaj_znak_S16_uc8+0x2478>)
 80041f4:	220b      	movs	r2, #11
 80041f6:	601a      	str	r2, [r3, #0]
	 break;
 80041f8:	f002 b804 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  219 :    x=296 ;  y=21   ;  width=11  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=11   ;
 80041fc:	4b18      	ldr	r3, [pc, #96]	; (8004260 <Odczytaj_znak_S16_uc8+0x2460>)
 80041fe:	f44f 7294 	mov.w	r2, #296	; 0x128
 8004202:	601a      	str	r2, [r3, #0]
 8004204:	4b17      	ldr	r3, [pc, #92]	; (8004264 <Odczytaj_znak_S16_uc8+0x2464>)
 8004206:	2215      	movs	r2, #21
 8004208:	601a      	str	r2, [r3, #0]
 800420a:	4b17      	ldr	r3, [pc, #92]	; (8004268 <Odczytaj_znak_S16_uc8+0x2468>)
 800420c:	220b      	movs	r2, #11
 800420e:	601a      	str	r2, [r3, #0]
 8004210:	4b16      	ldr	r3, [pc, #88]	; (800426c <Odczytaj_znak_S16_uc8+0x246c>)
 8004212:	2211      	movs	r2, #17
 8004214:	601a      	str	r2, [r3, #0]
 8004216:	4b16      	ldr	r3, [pc, #88]	; (8004270 <Odczytaj_znak_S16_uc8+0x2470>)
 8004218:	2200      	movs	r2, #0
 800421a:	601a      	str	r2, [r3, #0]
 800421c:	4b15      	ldr	r3, [pc, #84]	; (8004274 <Odczytaj_znak_S16_uc8+0x2474>)
 800421e:	f04f 32ff 	mov.w	r2, #4294967295
 8004222:	601a      	str	r2, [r3, #0]
 8004224:	4b14      	ldr	r3, [pc, #80]	; (8004278 <Odczytaj_znak_S16_uc8+0x2478>)
 8004226:	220b      	movs	r2, #11
 8004228:	601a      	str	r2, [r3, #0]
	 break;
 800422a:	f001 bfeb 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  220 :    x=307 ;  y=21   ;  width=11  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=11   ;
 800422e:	4b0c      	ldr	r3, [pc, #48]	; (8004260 <Odczytaj_znak_S16_uc8+0x2460>)
 8004230:	f240 1233 	movw	r2, #307	; 0x133
 8004234:	601a      	str	r2, [r3, #0]
 8004236:	4b0b      	ldr	r3, [pc, #44]	; (8004264 <Odczytaj_znak_S16_uc8+0x2464>)
 8004238:	2215      	movs	r2, #21
 800423a:	601a      	str	r2, [r3, #0]
 800423c:	4b0a      	ldr	r3, [pc, #40]	; (8004268 <Odczytaj_znak_S16_uc8+0x2468>)
 800423e:	220b      	movs	r2, #11
 8004240:	601a      	str	r2, [r3, #0]
 8004242:	4b0a      	ldr	r3, [pc, #40]	; (800426c <Odczytaj_znak_S16_uc8+0x246c>)
 8004244:	2211      	movs	r2, #17
 8004246:	601a      	str	r2, [r3, #0]
 8004248:	4b09      	ldr	r3, [pc, #36]	; (8004270 <Odczytaj_znak_S16_uc8+0x2470>)
 800424a:	2200      	movs	r2, #0
 800424c:	601a      	str	r2, [r3, #0]
 800424e:	4b09      	ldr	r3, [pc, #36]	; (8004274 <Odczytaj_znak_S16_uc8+0x2474>)
 8004250:	f04f 32ff 	mov.w	r2, #4294967295
 8004254:	601a      	str	r2, [r3, #0]
 8004256:	4b08      	ldr	r3, [pc, #32]	; (8004278 <Odczytaj_znak_S16_uc8+0x2478>)
 8004258:	220b      	movs	r2, #11
 800425a:	601a      	str	r2, [r3, #0]
	 break;
 800425c:	f001 bfd2 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
 8004260:	2400f634 	.word	0x2400f634
 8004264:	2401445c 	.word	0x2401445c
 8004268:	24014690 	.word	0x24014690
 800426c:	24014460 	.word	0x24014460
 8004270:	2400f630 	.word	0x2400f630
 8004274:	2400f638 	.word	0x2400f638
 8004278:	2401468c 	.word	0x2401468c
	case  221 :    x=318 ;  y=21   ;  width=12  ;  height=17   ;  xoffset=-1   ;  yoffset=-1   ;  xadvance=10   ;
 800427c:	4b96      	ldr	r3, [pc, #600]	; (80044d8 <Odczytaj_znak_S16_uc8+0x26d8>)
 800427e:	f44f 729f 	mov.w	r2, #318	; 0x13e
 8004282:	601a      	str	r2, [r3, #0]
 8004284:	4b95      	ldr	r3, [pc, #596]	; (80044dc <Odczytaj_znak_S16_uc8+0x26dc>)
 8004286:	2215      	movs	r2, #21
 8004288:	601a      	str	r2, [r3, #0]
 800428a:	4b95      	ldr	r3, [pc, #596]	; (80044e0 <Odczytaj_znak_S16_uc8+0x26e0>)
 800428c:	220c      	movs	r2, #12
 800428e:	601a      	str	r2, [r3, #0]
 8004290:	4b94      	ldr	r3, [pc, #592]	; (80044e4 <Odczytaj_znak_S16_uc8+0x26e4>)
 8004292:	2211      	movs	r2, #17
 8004294:	601a      	str	r2, [r3, #0]
 8004296:	4b94      	ldr	r3, [pc, #592]	; (80044e8 <Odczytaj_znak_S16_uc8+0x26e8>)
 8004298:	f04f 32ff 	mov.w	r2, #4294967295
 800429c:	601a      	str	r2, [r3, #0]
 800429e:	4b93      	ldr	r3, [pc, #588]	; (80044ec <Odczytaj_znak_S16_uc8+0x26ec>)
 80042a0:	f04f 32ff 	mov.w	r2, #4294967295
 80042a4:	601a      	str	r2, [r3, #0]
 80042a6:	4b92      	ldr	r3, [pc, #584]	; (80044f0 <Odczytaj_znak_S16_uc8+0x26f0>)
 80042a8:	220a      	movs	r2, #10
 80042aa:	601a      	str	r2, [r3, #0]
	 break;
 80042ac:	f001 bfaa 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  222 :    x=77  ;  y=103  ;  width=11  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=11   ;
 80042b0:	4b89      	ldr	r3, [pc, #548]	; (80044d8 <Odczytaj_znak_S16_uc8+0x26d8>)
 80042b2:	224d      	movs	r2, #77	; 0x4d
 80042b4:	601a      	str	r2, [r3, #0]
 80042b6:	4b89      	ldr	r3, [pc, #548]	; (80044dc <Odczytaj_znak_S16_uc8+0x26dc>)
 80042b8:	2267      	movs	r2, #103	; 0x67
 80042ba:	601a      	str	r2, [r3, #0]
 80042bc:	4b88      	ldr	r3, [pc, #544]	; (80044e0 <Odczytaj_znak_S16_uc8+0x26e0>)
 80042be:	220b      	movs	r2, #11
 80042c0:	601a      	str	r2, [r3, #0]
 80042c2:	4b88      	ldr	r3, [pc, #544]	; (80044e4 <Odczytaj_znak_S16_uc8+0x26e4>)
 80042c4:	220e      	movs	r2, #14
 80042c6:	601a      	str	r2, [r3, #0]
 80042c8:	4b87      	ldr	r3, [pc, #540]	; (80044e8 <Odczytaj_znak_S16_uc8+0x26e8>)
 80042ca:	2200      	movs	r2, #0
 80042cc:	601a      	str	r2, [r3, #0]
 80042ce:	4b87      	ldr	r3, [pc, #540]	; (80044ec <Odczytaj_znak_S16_uc8+0x26ec>)
 80042d0:	2201      	movs	r2, #1
 80042d2:	601a      	str	r2, [r3, #0]
 80042d4:	4b86      	ldr	r3, [pc, #536]	; (80044f0 <Odczytaj_znak_S16_uc8+0x26f0>)
 80042d6:	220b      	movs	r2, #11
 80042d8:	601a      	str	r2, [r3, #0]
	 break;
 80042da:	f001 bf93 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  223 :    x=88  ;  y=103  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 80042de:	4b7e      	ldr	r3, [pc, #504]	; (80044d8 <Odczytaj_znak_S16_uc8+0x26d8>)
 80042e0:	2258      	movs	r2, #88	; 0x58
 80042e2:	601a      	str	r2, [r3, #0]
 80042e4:	4b7d      	ldr	r3, [pc, #500]	; (80044dc <Odczytaj_znak_S16_uc8+0x26dc>)
 80042e6:	2267      	movs	r2, #103	; 0x67
 80042e8:	601a      	str	r2, [r3, #0]
 80042ea:	4b7d      	ldr	r3, [pc, #500]	; (80044e0 <Odczytaj_znak_S16_uc8+0x26e0>)
 80042ec:	220a      	movs	r2, #10
 80042ee:	601a      	str	r2, [r3, #0]
 80042f0:	4b7c      	ldr	r3, [pc, #496]	; (80044e4 <Odczytaj_znak_S16_uc8+0x26e4>)
 80042f2:	220e      	movs	r2, #14
 80042f4:	601a      	str	r2, [r3, #0]
 80042f6:	4b7c      	ldr	r3, [pc, #496]	; (80044e8 <Odczytaj_znak_S16_uc8+0x26e8>)
 80042f8:	2200      	movs	r2, #0
 80042fa:	601a      	str	r2, [r3, #0]
 80042fc:	4b7b      	ldr	r3, [pc, #492]	; (80044ec <Odczytaj_znak_S16_uc8+0x26ec>)
 80042fe:	2201      	movs	r2, #1
 8004300:	601a      	str	r2, [r3, #0]
 8004302:	4b7b      	ldr	r3, [pc, #492]	; (80044f0 <Odczytaj_znak_S16_uc8+0x26f0>)
 8004304:	220a      	movs	r2, #10
 8004306:	601a      	str	r2, [r3, #0]
	 break;
 8004308:	f001 bf7c 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  224 :    x=98  ;  y=103  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 800430c:	4b72      	ldr	r3, [pc, #456]	; (80044d8 <Odczytaj_znak_S16_uc8+0x26d8>)
 800430e:	2262      	movs	r2, #98	; 0x62
 8004310:	601a      	str	r2, [r3, #0]
 8004312:	4b72      	ldr	r3, [pc, #456]	; (80044dc <Odczytaj_znak_S16_uc8+0x26dc>)
 8004314:	2267      	movs	r2, #103	; 0x67
 8004316:	601a      	str	r2, [r3, #0]
 8004318:	4b71      	ldr	r3, [pc, #452]	; (80044e0 <Odczytaj_znak_S16_uc8+0x26e0>)
 800431a:	220a      	movs	r2, #10
 800431c:	601a      	str	r2, [r3, #0]
 800431e:	4b71      	ldr	r3, [pc, #452]	; (80044e4 <Odczytaj_znak_S16_uc8+0x26e4>)
 8004320:	220e      	movs	r2, #14
 8004322:	601a      	str	r2, [r3, #0]
 8004324:	4b70      	ldr	r3, [pc, #448]	; (80044e8 <Odczytaj_znak_S16_uc8+0x26e8>)
 8004326:	2200      	movs	r2, #0
 8004328:	601a      	str	r2, [r3, #0]
 800432a:	4b70      	ldr	r3, [pc, #448]	; (80044ec <Odczytaj_znak_S16_uc8+0x26ec>)
 800432c:	2201      	movs	r2, #1
 800432e:	601a      	str	r2, [r3, #0]
 8004330:	4b6f      	ldr	r3, [pc, #444]	; (80044f0 <Odczytaj_znak_S16_uc8+0x26f0>)
 8004332:	2209      	movs	r2, #9
 8004334:	601a      	str	r2, [r3, #0]
	 break;
 8004336:	f001 bf65 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  225 :    x=108 ;  y=103  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 800433a:	4b67      	ldr	r3, [pc, #412]	; (80044d8 <Odczytaj_znak_S16_uc8+0x26d8>)
 800433c:	226c      	movs	r2, #108	; 0x6c
 800433e:	601a      	str	r2, [r3, #0]
 8004340:	4b66      	ldr	r3, [pc, #408]	; (80044dc <Odczytaj_znak_S16_uc8+0x26dc>)
 8004342:	2267      	movs	r2, #103	; 0x67
 8004344:	601a      	str	r2, [r3, #0]
 8004346:	4b66      	ldr	r3, [pc, #408]	; (80044e0 <Odczytaj_znak_S16_uc8+0x26e0>)
 8004348:	220a      	movs	r2, #10
 800434a:	601a      	str	r2, [r3, #0]
 800434c:	4b65      	ldr	r3, [pc, #404]	; (80044e4 <Odczytaj_znak_S16_uc8+0x26e4>)
 800434e:	220e      	movs	r2, #14
 8004350:	601a      	str	r2, [r3, #0]
 8004352:	4b65      	ldr	r3, [pc, #404]	; (80044e8 <Odczytaj_znak_S16_uc8+0x26e8>)
 8004354:	2200      	movs	r2, #0
 8004356:	601a      	str	r2, [r3, #0]
 8004358:	4b64      	ldr	r3, [pc, #400]	; (80044ec <Odczytaj_znak_S16_uc8+0x26ec>)
 800435a:	2201      	movs	r2, #1
 800435c:	601a      	str	r2, [r3, #0]
 800435e:	4b64      	ldr	r3, [pc, #400]	; (80044f0 <Odczytaj_znak_S16_uc8+0x26f0>)
 8004360:	2209      	movs	r2, #9
 8004362:	601a      	str	r2, [r3, #0]
	 break;
 8004364:	f001 bf4e 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  226 :    x=118 ;  y=103  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 8004368:	4b5b      	ldr	r3, [pc, #364]	; (80044d8 <Odczytaj_znak_S16_uc8+0x26d8>)
 800436a:	2276      	movs	r2, #118	; 0x76
 800436c:	601a      	str	r2, [r3, #0]
 800436e:	4b5b      	ldr	r3, [pc, #364]	; (80044dc <Odczytaj_znak_S16_uc8+0x26dc>)
 8004370:	2267      	movs	r2, #103	; 0x67
 8004372:	601a      	str	r2, [r3, #0]
 8004374:	4b5a      	ldr	r3, [pc, #360]	; (80044e0 <Odczytaj_znak_S16_uc8+0x26e0>)
 8004376:	220a      	movs	r2, #10
 8004378:	601a      	str	r2, [r3, #0]
 800437a:	4b5a      	ldr	r3, [pc, #360]	; (80044e4 <Odczytaj_znak_S16_uc8+0x26e4>)
 800437c:	220e      	movs	r2, #14
 800437e:	601a      	str	r2, [r3, #0]
 8004380:	4b59      	ldr	r3, [pc, #356]	; (80044e8 <Odczytaj_znak_S16_uc8+0x26e8>)
 8004382:	2200      	movs	r2, #0
 8004384:	601a      	str	r2, [r3, #0]
 8004386:	4b59      	ldr	r3, [pc, #356]	; (80044ec <Odczytaj_znak_S16_uc8+0x26ec>)
 8004388:	2201      	movs	r2, #1
 800438a:	601a      	str	r2, [r3, #0]
 800438c:	4b58      	ldr	r3, [pc, #352]	; (80044f0 <Odczytaj_znak_S16_uc8+0x26f0>)
 800438e:	2209      	movs	r2, #9
 8004390:	601a      	str	r2, [r3, #0]
	 break;
 8004392:	f001 bf37 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  227 :    x=128 ;  y=103  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 8004396:	4b50      	ldr	r3, [pc, #320]	; (80044d8 <Odczytaj_znak_S16_uc8+0x26d8>)
 8004398:	2280      	movs	r2, #128	; 0x80
 800439a:	601a      	str	r2, [r3, #0]
 800439c:	4b4f      	ldr	r3, [pc, #316]	; (80044dc <Odczytaj_znak_S16_uc8+0x26dc>)
 800439e:	2267      	movs	r2, #103	; 0x67
 80043a0:	601a      	str	r2, [r3, #0]
 80043a2:	4b4f      	ldr	r3, [pc, #316]	; (80044e0 <Odczytaj_znak_S16_uc8+0x26e0>)
 80043a4:	220a      	movs	r2, #10
 80043a6:	601a      	str	r2, [r3, #0]
 80043a8:	4b4e      	ldr	r3, [pc, #312]	; (80044e4 <Odczytaj_znak_S16_uc8+0x26e4>)
 80043aa:	220e      	movs	r2, #14
 80043ac:	601a      	str	r2, [r3, #0]
 80043ae:	4b4e      	ldr	r3, [pc, #312]	; (80044e8 <Odczytaj_znak_S16_uc8+0x26e8>)
 80043b0:	2200      	movs	r2, #0
 80043b2:	601a      	str	r2, [r3, #0]
 80043b4:	4b4d      	ldr	r3, [pc, #308]	; (80044ec <Odczytaj_znak_S16_uc8+0x26ec>)
 80043b6:	2201      	movs	r2, #1
 80043b8:	601a      	str	r2, [r3, #0]
 80043ba:	4b4d      	ldr	r3, [pc, #308]	; (80044f0 <Odczytaj_znak_S16_uc8+0x26f0>)
 80043bc:	2209      	movs	r2, #9
 80043be:	601a      	str	r2, [r3, #0]
	 break;
 80043c0:	f001 bf20 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  228 :    x=138 ;  y=103  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 80043c4:	4b44      	ldr	r3, [pc, #272]	; (80044d8 <Odczytaj_znak_S16_uc8+0x26d8>)
 80043c6:	228a      	movs	r2, #138	; 0x8a
 80043c8:	601a      	str	r2, [r3, #0]
 80043ca:	4b44      	ldr	r3, [pc, #272]	; (80044dc <Odczytaj_znak_S16_uc8+0x26dc>)
 80043cc:	2267      	movs	r2, #103	; 0x67
 80043ce:	601a      	str	r2, [r3, #0]
 80043d0:	4b43      	ldr	r3, [pc, #268]	; (80044e0 <Odczytaj_znak_S16_uc8+0x26e0>)
 80043d2:	220a      	movs	r2, #10
 80043d4:	601a      	str	r2, [r3, #0]
 80043d6:	4b43      	ldr	r3, [pc, #268]	; (80044e4 <Odczytaj_znak_S16_uc8+0x26e4>)
 80043d8:	220e      	movs	r2, #14
 80043da:	601a      	str	r2, [r3, #0]
 80043dc:	4b42      	ldr	r3, [pc, #264]	; (80044e8 <Odczytaj_znak_S16_uc8+0x26e8>)
 80043de:	2200      	movs	r2, #0
 80043e0:	601a      	str	r2, [r3, #0]
 80043e2:	4b42      	ldr	r3, [pc, #264]	; (80044ec <Odczytaj_znak_S16_uc8+0x26ec>)
 80043e4:	2201      	movs	r2, #1
 80043e6:	601a      	str	r2, [r3, #0]
 80043e8:	4b41      	ldr	r3, [pc, #260]	; (80044f0 <Odczytaj_znak_S16_uc8+0x26f0>)
 80043ea:	2209      	movs	r2, #9
 80043ec:	601a      	str	r2, [r3, #0]
	 break;
 80043ee:	f001 bf09 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  229 :    x=148 ;  y=103  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 80043f2:	4b39      	ldr	r3, [pc, #228]	; (80044d8 <Odczytaj_znak_S16_uc8+0x26d8>)
 80043f4:	2294      	movs	r2, #148	; 0x94
 80043f6:	601a      	str	r2, [r3, #0]
 80043f8:	4b38      	ldr	r3, [pc, #224]	; (80044dc <Odczytaj_znak_S16_uc8+0x26dc>)
 80043fa:	2267      	movs	r2, #103	; 0x67
 80043fc:	601a      	str	r2, [r3, #0]
 80043fe:	4b38      	ldr	r3, [pc, #224]	; (80044e0 <Odczytaj_znak_S16_uc8+0x26e0>)
 8004400:	220a      	movs	r2, #10
 8004402:	601a      	str	r2, [r3, #0]
 8004404:	4b37      	ldr	r3, [pc, #220]	; (80044e4 <Odczytaj_znak_S16_uc8+0x26e4>)
 8004406:	220e      	movs	r2, #14
 8004408:	601a      	str	r2, [r3, #0]
 800440a:	4b37      	ldr	r3, [pc, #220]	; (80044e8 <Odczytaj_znak_S16_uc8+0x26e8>)
 800440c:	2200      	movs	r2, #0
 800440e:	601a      	str	r2, [r3, #0]
 8004410:	4b36      	ldr	r3, [pc, #216]	; (80044ec <Odczytaj_znak_S16_uc8+0x26ec>)
 8004412:	2201      	movs	r2, #1
 8004414:	601a      	str	r2, [r3, #0]
 8004416:	4b36      	ldr	r3, [pc, #216]	; (80044f0 <Odczytaj_znak_S16_uc8+0x26f0>)
 8004418:	2209      	movs	r2, #9
 800441a:	601a      	str	r2, [r3, #0]
	 break;
 800441c:	f001 bef2 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  230 :    x=101 ;  y=201  ;  width=15  ;  height=11   ;  xoffset=0    ;  yoffset=5    ;  xadvance=15   ;
 8004420:	4b2d      	ldr	r3, [pc, #180]	; (80044d8 <Odczytaj_znak_S16_uc8+0x26d8>)
 8004422:	2265      	movs	r2, #101	; 0x65
 8004424:	601a      	str	r2, [r3, #0]
 8004426:	4b2d      	ldr	r3, [pc, #180]	; (80044dc <Odczytaj_znak_S16_uc8+0x26dc>)
 8004428:	22c9      	movs	r2, #201	; 0xc9
 800442a:	601a      	str	r2, [r3, #0]
 800442c:	4b2c      	ldr	r3, [pc, #176]	; (80044e0 <Odczytaj_znak_S16_uc8+0x26e0>)
 800442e:	220f      	movs	r2, #15
 8004430:	601a      	str	r2, [r3, #0]
 8004432:	4b2c      	ldr	r3, [pc, #176]	; (80044e4 <Odczytaj_znak_S16_uc8+0x26e4>)
 8004434:	220b      	movs	r2, #11
 8004436:	601a      	str	r2, [r3, #0]
 8004438:	4b2b      	ldr	r3, [pc, #172]	; (80044e8 <Odczytaj_znak_S16_uc8+0x26e8>)
 800443a:	2200      	movs	r2, #0
 800443c:	601a      	str	r2, [r3, #0]
 800443e:	4b2b      	ldr	r3, [pc, #172]	; (80044ec <Odczytaj_znak_S16_uc8+0x26ec>)
 8004440:	2205      	movs	r2, #5
 8004442:	601a      	str	r2, [r3, #0]
 8004444:	4b2a      	ldr	r3, [pc, #168]	; (80044f0 <Odczytaj_znak_S16_uc8+0x26f0>)
 8004446:	220f      	movs	r2, #15
 8004448:	601a      	str	r2, [r3, #0]
	 break;
 800444a:	f001 bedb 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  231 :    x=158 ;  y=103  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=5    ;  xadvance=9    ;
 800444e:	4b22      	ldr	r3, [pc, #136]	; (80044d8 <Odczytaj_znak_S16_uc8+0x26d8>)
 8004450:	229e      	movs	r2, #158	; 0x9e
 8004452:	601a      	str	r2, [r3, #0]
 8004454:	4b21      	ldr	r3, [pc, #132]	; (80044dc <Odczytaj_znak_S16_uc8+0x26dc>)
 8004456:	2267      	movs	r2, #103	; 0x67
 8004458:	601a      	str	r2, [r3, #0]
 800445a:	4b21      	ldr	r3, [pc, #132]	; (80044e0 <Odczytaj_znak_S16_uc8+0x26e0>)
 800445c:	220a      	movs	r2, #10
 800445e:	601a      	str	r2, [r3, #0]
 8004460:	4b20      	ldr	r3, [pc, #128]	; (80044e4 <Odczytaj_znak_S16_uc8+0x26e4>)
 8004462:	220e      	movs	r2, #14
 8004464:	601a      	str	r2, [r3, #0]
 8004466:	4b20      	ldr	r3, [pc, #128]	; (80044e8 <Odczytaj_znak_S16_uc8+0x26e8>)
 8004468:	2200      	movs	r2, #0
 800446a:	601a      	str	r2, [r3, #0]
 800446c:	4b1f      	ldr	r3, [pc, #124]	; (80044ec <Odczytaj_znak_S16_uc8+0x26ec>)
 800446e:	2205      	movs	r2, #5
 8004470:	601a      	str	r2, [r3, #0]
 8004472:	4b1f      	ldr	r3, [pc, #124]	; (80044f0 <Odczytaj_znak_S16_uc8+0x26f0>)
 8004474:	2209      	movs	r2, #9
 8004476:	601a      	str	r2, [r3, #0]
	 break;
 8004478:	f001 bec4 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  232 :    x=168 ;  y=103  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 800447c:	4b16      	ldr	r3, [pc, #88]	; (80044d8 <Odczytaj_znak_S16_uc8+0x26d8>)
 800447e:	22a8      	movs	r2, #168	; 0xa8
 8004480:	601a      	str	r2, [r3, #0]
 8004482:	4b16      	ldr	r3, [pc, #88]	; (80044dc <Odczytaj_znak_S16_uc8+0x26dc>)
 8004484:	2267      	movs	r2, #103	; 0x67
 8004486:	601a      	str	r2, [r3, #0]
 8004488:	4b15      	ldr	r3, [pc, #84]	; (80044e0 <Odczytaj_znak_S16_uc8+0x26e0>)
 800448a:	220a      	movs	r2, #10
 800448c:	601a      	str	r2, [r3, #0]
 800448e:	4b15      	ldr	r3, [pc, #84]	; (80044e4 <Odczytaj_znak_S16_uc8+0x26e4>)
 8004490:	220e      	movs	r2, #14
 8004492:	601a      	str	r2, [r3, #0]
 8004494:	4b14      	ldr	r3, [pc, #80]	; (80044e8 <Odczytaj_znak_S16_uc8+0x26e8>)
 8004496:	2200      	movs	r2, #0
 8004498:	601a      	str	r2, [r3, #0]
 800449a:	4b14      	ldr	r3, [pc, #80]	; (80044ec <Odczytaj_znak_S16_uc8+0x26ec>)
 800449c:	2201      	movs	r2, #1
 800449e:	601a      	str	r2, [r3, #0]
 80044a0:	4b13      	ldr	r3, [pc, #76]	; (80044f0 <Odczytaj_znak_S16_uc8+0x26f0>)
 80044a2:	220a      	movs	r2, #10
 80044a4:	601a      	str	r2, [r3, #0]
	 break;
 80044a6:	f001 bead 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  233 :    x=178 ;  y=103  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 80044aa:	4b0b      	ldr	r3, [pc, #44]	; (80044d8 <Odczytaj_znak_S16_uc8+0x26d8>)
 80044ac:	22b2      	movs	r2, #178	; 0xb2
 80044ae:	601a      	str	r2, [r3, #0]
 80044b0:	4b0a      	ldr	r3, [pc, #40]	; (80044dc <Odczytaj_znak_S16_uc8+0x26dc>)
 80044b2:	2267      	movs	r2, #103	; 0x67
 80044b4:	601a      	str	r2, [r3, #0]
 80044b6:	4b0a      	ldr	r3, [pc, #40]	; (80044e0 <Odczytaj_znak_S16_uc8+0x26e0>)
 80044b8:	220a      	movs	r2, #10
 80044ba:	601a      	str	r2, [r3, #0]
 80044bc:	4b09      	ldr	r3, [pc, #36]	; (80044e4 <Odczytaj_znak_S16_uc8+0x26e4>)
 80044be:	220e      	movs	r2, #14
 80044c0:	601a      	str	r2, [r3, #0]
 80044c2:	4b09      	ldr	r3, [pc, #36]	; (80044e8 <Odczytaj_znak_S16_uc8+0x26e8>)
 80044c4:	2200      	movs	r2, #0
 80044c6:	601a      	str	r2, [r3, #0]
 80044c8:	4b08      	ldr	r3, [pc, #32]	; (80044ec <Odczytaj_znak_S16_uc8+0x26ec>)
 80044ca:	2201      	movs	r2, #1
 80044cc:	601a      	str	r2, [r3, #0]
 80044ce:	4b08      	ldr	r3, [pc, #32]	; (80044f0 <Odczytaj_znak_S16_uc8+0x26f0>)
 80044d0:	220a      	movs	r2, #10
 80044d2:	601a      	str	r2, [r3, #0]
	 break;
 80044d4:	f001 be96 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
 80044d8:	2400f634 	.word	0x2400f634
 80044dc:	2401445c 	.word	0x2401445c
 80044e0:	24014690 	.word	0x24014690
 80044e4:	24014460 	.word	0x24014460
 80044e8:	2400f630 	.word	0x2400f630
 80044ec:	2400f638 	.word	0x2400f638
 80044f0:	2401468c 	.word	0x2401468c
	case  234 :    x=188 ;  y=103  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 80044f4:	4b98      	ldr	r3, [pc, #608]	; (8004758 <Odczytaj_znak_S16_uc8+0x2958>)
 80044f6:	22bc      	movs	r2, #188	; 0xbc
 80044f8:	601a      	str	r2, [r3, #0]
 80044fa:	4b98      	ldr	r3, [pc, #608]	; (800475c <Odczytaj_znak_S16_uc8+0x295c>)
 80044fc:	2267      	movs	r2, #103	; 0x67
 80044fe:	601a      	str	r2, [r3, #0]
 8004500:	4b97      	ldr	r3, [pc, #604]	; (8004760 <Odczytaj_znak_S16_uc8+0x2960>)
 8004502:	220a      	movs	r2, #10
 8004504:	601a      	str	r2, [r3, #0]
 8004506:	4b97      	ldr	r3, [pc, #604]	; (8004764 <Odczytaj_znak_S16_uc8+0x2964>)
 8004508:	220e      	movs	r2, #14
 800450a:	601a      	str	r2, [r3, #0]
 800450c:	4b96      	ldr	r3, [pc, #600]	; (8004768 <Odczytaj_znak_S16_uc8+0x2968>)
 800450e:	2200      	movs	r2, #0
 8004510:	601a      	str	r2, [r3, #0]
 8004512:	4b96      	ldr	r3, [pc, #600]	; (800476c <Odczytaj_znak_S16_uc8+0x296c>)
 8004514:	2201      	movs	r2, #1
 8004516:	601a      	str	r2, [r3, #0]
 8004518:	4b95      	ldr	r3, [pc, #596]	; (8004770 <Odczytaj_znak_S16_uc8+0x2970>)
 800451a:	220a      	movs	r2, #10
 800451c:	601a      	str	r2, [r3, #0]
	 break;
 800451e:	f001 be71 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  235 :    x=198 ;  y=103  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 8004522:	4b8d      	ldr	r3, [pc, #564]	; (8004758 <Odczytaj_znak_S16_uc8+0x2958>)
 8004524:	22c6      	movs	r2, #198	; 0xc6
 8004526:	601a      	str	r2, [r3, #0]
 8004528:	4b8c      	ldr	r3, [pc, #560]	; (800475c <Odczytaj_znak_S16_uc8+0x295c>)
 800452a:	2267      	movs	r2, #103	; 0x67
 800452c:	601a      	str	r2, [r3, #0]
 800452e:	4b8c      	ldr	r3, [pc, #560]	; (8004760 <Odczytaj_znak_S16_uc8+0x2960>)
 8004530:	220a      	movs	r2, #10
 8004532:	601a      	str	r2, [r3, #0]
 8004534:	4b8b      	ldr	r3, [pc, #556]	; (8004764 <Odczytaj_znak_S16_uc8+0x2964>)
 8004536:	220e      	movs	r2, #14
 8004538:	601a      	str	r2, [r3, #0]
 800453a:	4b8b      	ldr	r3, [pc, #556]	; (8004768 <Odczytaj_znak_S16_uc8+0x2968>)
 800453c:	2200      	movs	r2, #0
 800453e:	601a      	str	r2, [r3, #0]
 8004540:	4b8a      	ldr	r3, [pc, #552]	; (800476c <Odczytaj_znak_S16_uc8+0x296c>)
 8004542:	2201      	movs	r2, #1
 8004544:	601a      	str	r2, [r3, #0]
 8004546:	4b8a      	ldr	r3, [pc, #552]	; (8004770 <Odczytaj_znak_S16_uc8+0x2970>)
 8004548:	220a      	movs	r2, #10
 800454a:	601a      	str	r2, [r3, #0]
	 break;
 800454c:	f001 be5a 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  236 :    x=208 ;  y=103  ;  width=5   ;  height=14   ;  xoffset=-1   ;  yoffset=1    ;  xadvance=4    ;
 8004550:	4b81      	ldr	r3, [pc, #516]	; (8004758 <Odczytaj_znak_S16_uc8+0x2958>)
 8004552:	22d0      	movs	r2, #208	; 0xd0
 8004554:	601a      	str	r2, [r3, #0]
 8004556:	4b81      	ldr	r3, [pc, #516]	; (800475c <Odczytaj_znak_S16_uc8+0x295c>)
 8004558:	2267      	movs	r2, #103	; 0x67
 800455a:	601a      	str	r2, [r3, #0]
 800455c:	4b80      	ldr	r3, [pc, #512]	; (8004760 <Odczytaj_znak_S16_uc8+0x2960>)
 800455e:	2205      	movs	r2, #5
 8004560:	601a      	str	r2, [r3, #0]
 8004562:	4b80      	ldr	r3, [pc, #512]	; (8004764 <Odczytaj_znak_S16_uc8+0x2964>)
 8004564:	220e      	movs	r2, #14
 8004566:	601a      	str	r2, [r3, #0]
 8004568:	4b7f      	ldr	r3, [pc, #508]	; (8004768 <Odczytaj_znak_S16_uc8+0x2968>)
 800456a:	f04f 32ff 	mov.w	r2, #4294967295
 800456e:	601a      	str	r2, [r3, #0]
 8004570:	4b7e      	ldr	r3, [pc, #504]	; (800476c <Odczytaj_znak_S16_uc8+0x296c>)
 8004572:	2201      	movs	r2, #1
 8004574:	601a      	str	r2, [r3, #0]
 8004576:	4b7e      	ldr	r3, [pc, #504]	; (8004770 <Odczytaj_znak_S16_uc8+0x2970>)
 8004578:	2204      	movs	r2, #4
 800457a:	601a      	str	r2, [r3, #0]
	 break;
 800457c:	f001 be42 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  237 :    x=213 ;  y=103  ;  width=5   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=4    ;
 8004580:	4b75      	ldr	r3, [pc, #468]	; (8004758 <Odczytaj_znak_S16_uc8+0x2958>)
 8004582:	22d5      	movs	r2, #213	; 0xd5
 8004584:	601a      	str	r2, [r3, #0]
 8004586:	4b75      	ldr	r3, [pc, #468]	; (800475c <Odczytaj_znak_S16_uc8+0x295c>)
 8004588:	2267      	movs	r2, #103	; 0x67
 800458a:	601a      	str	r2, [r3, #0]
 800458c:	4b74      	ldr	r3, [pc, #464]	; (8004760 <Odczytaj_znak_S16_uc8+0x2960>)
 800458e:	2205      	movs	r2, #5
 8004590:	601a      	str	r2, [r3, #0]
 8004592:	4b74      	ldr	r3, [pc, #464]	; (8004764 <Odczytaj_znak_S16_uc8+0x2964>)
 8004594:	220e      	movs	r2, #14
 8004596:	601a      	str	r2, [r3, #0]
 8004598:	4b73      	ldr	r3, [pc, #460]	; (8004768 <Odczytaj_znak_S16_uc8+0x2968>)
 800459a:	2200      	movs	r2, #0
 800459c:	601a      	str	r2, [r3, #0]
 800459e:	4b73      	ldr	r3, [pc, #460]	; (800476c <Odczytaj_znak_S16_uc8+0x296c>)
 80045a0:	2201      	movs	r2, #1
 80045a2:	601a      	str	r2, [r3, #0]
 80045a4:	4b72      	ldr	r3, [pc, #456]	; (8004770 <Odczytaj_znak_S16_uc8+0x2970>)
 80045a6:	2204      	movs	r2, #4
 80045a8:	601a      	str	r2, [r3, #0]
	 break;
 80045aa:	f001 be2b 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  238 :    x=218 ;  y=103  ;  width=8   ;  height=14   ;  xoffset=-2   ;  yoffset=1    ;  xadvance=4    ;
 80045ae:	4b6a      	ldr	r3, [pc, #424]	; (8004758 <Odczytaj_znak_S16_uc8+0x2958>)
 80045b0:	22da      	movs	r2, #218	; 0xda
 80045b2:	601a      	str	r2, [r3, #0]
 80045b4:	4b69      	ldr	r3, [pc, #420]	; (800475c <Odczytaj_znak_S16_uc8+0x295c>)
 80045b6:	2267      	movs	r2, #103	; 0x67
 80045b8:	601a      	str	r2, [r3, #0]
 80045ba:	4b69      	ldr	r3, [pc, #420]	; (8004760 <Odczytaj_znak_S16_uc8+0x2960>)
 80045bc:	2208      	movs	r2, #8
 80045be:	601a      	str	r2, [r3, #0]
 80045c0:	4b68      	ldr	r3, [pc, #416]	; (8004764 <Odczytaj_znak_S16_uc8+0x2964>)
 80045c2:	220e      	movs	r2, #14
 80045c4:	601a      	str	r2, [r3, #0]
 80045c6:	4b68      	ldr	r3, [pc, #416]	; (8004768 <Odczytaj_znak_S16_uc8+0x2968>)
 80045c8:	f06f 0201 	mvn.w	r2, #1
 80045cc:	601a      	str	r2, [r3, #0]
 80045ce:	4b67      	ldr	r3, [pc, #412]	; (800476c <Odczytaj_znak_S16_uc8+0x296c>)
 80045d0:	2201      	movs	r2, #1
 80045d2:	601a      	str	r2, [r3, #0]
 80045d4:	4b66      	ldr	r3, [pc, #408]	; (8004770 <Odczytaj_znak_S16_uc8+0x2970>)
 80045d6:	2204      	movs	r2, #4
 80045d8:	601a      	str	r2, [r3, #0]
	 break;
 80045da:	f001 be13 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  239 :    x=226 ;  y=103  ;  width=7   ;  height=14   ;  xoffset=-1   ;  yoffset=1    ;  xadvance=5    ;
 80045de:	4b5e      	ldr	r3, [pc, #376]	; (8004758 <Odczytaj_znak_S16_uc8+0x2958>)
 80045e0:	22e2      	movs	r2, #226	; 0xe2
 80045e2:	601a      	str	r2, [r3, #0]
 80045e4:	4b5d      	ldr	r3, [pc, #372]	; (800475c <Odczytaj_znak_S16_uc8+0x295c>)
 80045e6:	2267      	movs	r2, #103	; 0x67
 80045e8:	601a      	str	r2, [r3, #0]
 80045ea:	4b5d      	ldr	r3, [pc, #372]	; (8004760 <Odczytaj_znak_S16_uc8+0x2960>)
 80045ec:	2207      	movs	r2, #7
 80045ee:	601a      	str	r2, [r3, #0]
 80045f0:	4b5c      	ldr	r3, [pc, #368]	; (8004764 <Odczytaj_znak_S16_uc8+0x2964>)
 80045f2:	220e      	movs	r2, #14
 80045f4:	601a      	str	r2, [r3, #0]
 80045f6:	4b5c      	ldr	r3, [pc, #368]	; (8004768 <Odczytaj_znak_S16_uc8+0x2968>)
 80045f8:	f04f 32ff 	mov.w	r2, #4294967295
 80045fc:	601a      	str	r2, [r3, #0]
 80045fe:	4b5b      	ldr	r3, [pc, #364]	; (800476c <Odczytaj_znak_S16_uc8+0x296c>)
 8004600:	2201      	movs	r2, #1
 8004602:	601a      	str	r2, [r3, #0]
 8004604:	4b5a      	ldr	r3, [pc, #360]	; (8004770 <Odczytaj_znak_S16_uc8+0x2970>)
 8004606:	2205      	movs	r2, #5
 8004608:	601a      	str	r2, [r3, #0]
	 break;
 800460a:	f001 bdfb 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  240 :    x=233 ;  y=103  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 800460e:	4b52      	ldr	r3, [pc, #328]	; (8004758 <Odczytaj_znak_S16_uc8+0x2958>)
 8004610:	22e9      	movs	r2, #233	; 0xe9
 8004612:	601a      	str	r2, [r3, #0]
 8004614:	4b51      	ldr	r3, [pc, #324]	; (800475c <Odczytaj_znak_S16_uc8+0x295c>)
 8004616:	2267      	movs	r2, #103	; 0x67
 8004618:	601a      	str	r2, [r3, #0]
 800461a:	4b51      	ldr	r3, [pc, #324]	; (8004760 <Odczytaj_znak_S16_uc8+0x2960>)
 800461c:	220a      	movs	r2, #10
 800461e:	601a      	str	r2, [r3, #0]
 8004620:	4b50      	ldr	r3, [pc, #320]	; (8004764 <Odczytaj_znak_S16_uc8+0x2964>)
 8004622:	220e      	movs	r2, #14
 8004624:	601a      	str	r2, [r3, #0]
 8004626:	4b50      	ldr	r3, [pc, #320]	; (8004768 <Odczytaj_znak_S16_uc8+0x2968>)
 8004628:	2200      	movs	r2, #0
 800462a:	601a      	str	r2, [r3, #0]
 800462c:	4b4f      	ldr	r3, [pc, #316]	; (800476c <Odczytaj_znak_S16_uc8+0x296c>)
 800462e:	2201      	movs	r2, #1
 8004630:	601a      	str	r2, [r3, #0]
 8004632:	4b4f      	ldr	r3, [pc, #316]	; (8004770 <Odczytaj_znak_S16_uc8+0x2970>)
 8004634:	220a      	movs	r2, #10
 8004636:	601a      	str	r2, [r3, #0]
	 break;
 8004638:	f001 bde4 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  241 :    x=243 ;  y=103  ;  width=9   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 800463c:	4b46      	ldr	r3, [pc, #280]	; (8004758 <Odczytaj_znak_S16_uc8+0x2958>)
 800463e:	22f3      	movs	r2, #243	; 0xf3
 8004640:	601a      	str	r2, [r3, #0]
 8004642:	4b46      	ldr	r3, [pc, #280]	; (800475c <Odczytaj_znak_S16_uc8+0x295c>)
 8004644:	2267      	movs	r2, #103	; 0x67
 8004646:	601a      	str	r2, [r3, #0]
 8004648:	4b45      	ldr	r3, [pc, #276]	; (8004760 <Odczytaj_znak_S16_uc8+0x2960>)
 800464a:	2209      	movs	r2, #9
 800464c:	601a      	str	r2, [r3, #0]
 800464e:	4b45      	ldr	r3, [pc, #276]	; (8004764 <Odczytaj_znak_S16_uc8+0x2964>)
 8004650:	220e      	movs	r2, #14
 8004652:	601a      	str	r2, [r3, #0]
 8004654:	4b44      	ldr	r3, [pc, #272]	; (8004768 <Odczytaj_znak_S16_uc8+0x2968>)
 8004656:	2200      	movs	r2, #0
 8004658:	601a      	str	r2, [r3, #0]
 800465a:	4b44      	ldr	r3, [pc, #272]	; (800476c <Odczytaj_znak_S16_uc8+0x296c>)
 800465c:	2201      	movs	r2, #1
 800465e:	601a      	str	r2, [r3, #0]
 8004660:	4b43      	ldr	r3, [pc, #268]	; (8004770 <Odczytaj_znak_S16_uc8+0x2970>)
 8004662:	2209      	movs	r2, #9
 8004664:	601a      	str	r2, [r3, #0]
	 break;
 8004666:	f001 bdcd 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  242 :    x=252 ;  y=103  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 800466a:	4b3b      	ldr	r3, [pc, #236]	; (8004758 <Odczytaj_znak_S16_uc8+0x2958>)
 800466c:	22fc      	movs	r2, #252	; 0xfc
 800466e:	601a      	str	r2, [r3, #0]
 8004670:	4b3a      	ldr	r3, [pc, #232]	; (800475c <Odczytaj_znak_S16_uc8+0x295c>)
 8004672:	2267      	movs	r2, #103	; 0x67
 8004674:	601a      	str	r2, [r3, #0]
 8004676:	4b3a      	ldr	r3, [pc, #232]	; (8004760 <Odczytaj_znak_S16_uc8+0x2960>)
 8004678:	220a      	movs	r2, #10
 800467a:	601a      	str	r2, [r3, #0]
 800467c:	4b39      	ldr	r3, [pc, #228]	; (8004764 <Odczytaj_znak_S16_uc8+0x2964>)
 800467e:	220e      	movs	r2, #14
 8004680:	601a      	str	r2, [r3, #0]
 8004682:	4b39      	ldr	r3, [pc, #228]	; (8004768 <Odczytaj_znak_S16_uc8+0x2968>)
 8004684:	2200      	movs	r2, #0
 8004686:	601a      	str	r2, [r3, #0]
 8004688:	4b38      	ldr	r3, [pc, #224]	; (800476c <Odczytaj_znak_S16_uc8+0x296c>)
 800468a:	2201      	movs	r2, #1
 800468c:	601a      	str	r2, [r3, #0]
 800468e:	4b38      	ldr	r3, [pc, #224]	; (8004770 <Odczytaj_znak_S16_uc8+0x2970>)
 8004690:	220a      	movs	r2, #10
 8004692:	601a      	str	r2, [r3, #0]
	 break;
 8004694:	f001 bdb6 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  243 :    x=262 ;  y=103  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 8004698:	4b2f      	ldr	r3, [pc, #188]	; (8004758 <Odczytaj_znak_S16_uc8+0x2958>)
 800469a:	f44f 7283 	mov.w	r2, #262	; 0x106
 800469e:	601a      	str	r2, [r3, #0]
 80046a0:	4b2e      	ldr	r3, [pc, #184]	; (800475c <Odczytaj_znak_S16_uc8+0x295c>)
 80046a2:	2267      	movs	r2, #103	; 0x67
 80046a4:	601a      	str	r2, [r3, #0]
 80046a6:	4b2e      	ldr	r3, [pc, #184]	; (8004760 <Odczytaj_znak_S16_uc8+0x2960>)
 80046a8:	220a      	movs	r2, #10
 80046aa:	601a      	str	r2, [r3, #0]
 80046ac:	4b2d      	ldr	r3, [pc, #180]	; (8004764 <Odczytaj_znak_S16_uc8+0x2964>)
 80046ae:	220e      	movs	r2, #14
 80046b0:	601a      	str	r2, [r3, #0]
 80046b2:	4b2d      	ldr	r3, [pc, #180]	; (8004768 <Odczytaj_znak_S16_uc8+0x2968>)
 80046b4:	2200      	movs	r2, #0
 80046b6:	601a      	str	r2, [r3, #0]
 80046b8:	4b2c      	ldr	r3, [pc, #176]	; (800476c <Odczytaj_znak_S16_uc8+0x296c>)
 80046ba:	2201      	movs	r2, #1
 80046bc:	601a      	str	r2, [r3, #0]
 80046be:	4b2c      	ldr	r3, [pc, #176]	; (8004770 <Odczytaj_znak_S16_uc8+0x2970>)
 80046c0:	220a      	movs	r2, #10
 80046c2:	601a      	str	r2, [r3, #0]
	 break;
 80046c4:	f001 bd9e 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  244 :    x=272 ;  y=103  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 80046c8:	4b23      	ldr	r3, [pc, #140]	; (8004758 <Odczytaj_znak_S16_uc8+0x2958>)
 80046ca:	f44f 7288 	mov.w	r2, #272	; 0x110
 80046ce:	601a      	str	r2, [r3, #0]
 80046d0:	4b22      	ldr	r3, [pc, #136]	; (800475c <Odczytaj_znak_S16_uc8+0x295c>)
 80046d2:	2267      	movs	r2, #103	; 0x67
 80046d4:	601a      	str	r2, [r3, #0]
 80046d6:	4b22      	ldr	r3, [pc, #136]	; (8004760 <Odczytaj_znak_S16_uc8+0x2960>)
 80046d8:	220a      	movs	r2, #10
 80046da:	601a      	str	r2, [r3, #0]
 80046dc:	4b21      	ldr	r3, [pc, #132]	; (8004764 <Odczytaj_znak_S16_uc8+0x2964>)
 80046de:	220e      	movs	r2, #14
 80046e0:	601a      	str	r2, [r3, #0]
 80046e2:	4b21      	ldr	r3, [pc, #132]	; (8004768 <Odczytaj_znak_S16_uc8+0x2968>)
 80046e4:	2200      	movs	r2, #0
 80046e6:	601a      	str	r2, [r3, #0]
 80046e8:	4b20      	ldr	r3, [pc, #128]	; (800476c <Odczytaj_znak_S16_uc8+0x296c>)
 80046ea:	2201      	movs	r2, #1
 80046ec:	601a      	str	r2, [r3, #0]
 80046ee:	4b20      	ldr	r3, [pc, #128]	; (8004770 <Odczytaj_znak_S16_uc8+0x2970>)
 80046f0:	220a      	movs	r2, #10
 80046f2:	601a      	str	r2, [r3, #0]
	 break;
 80046f4:	f001 bd86 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  245 :    x=282 ;  y=103  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 80046f8:	4b17      	ldr	r3, [pc, #92]	; (8004758 <Odczytaj_znak_S16_uc8+0x2958>)
 80046fa:	f44f 728d 	mov.w	r2, #282	; 0x11a
 80046fe:	601a      	str	r2, [r3, #0]
 8004700:	4b16      	ldr	r3, [pc, #88]	; (800475c <Odczytaj_znak_S16_uc8+0x295c>)
 8004702:	2267      	movs	r2, #103	; 0x67
 8004704:	601a      	str	r2, [r3, #0]
 8004706:	4b16      	ldr	r3, [pc, #88]	; (8004760 <Odczytaj_znak_S16_uc8+0x2960>)
 8004708:	220a      	movs	r2, #10
 800470a:	601a      	str	r2, [r3, #0]
 800470c:	4b15      	ldr	r3, [pc, #84]	; (8004764 <Odczytaj_znak_S16_uc8+0x2964>)
 800470e:	220e      	movs	r2, #14
 8004710:	601a      	str	r2, [r3, #0]
 8004712:	4b15      	ldr	r3, [pc, #84]	; (8004768 <Odczytaj_znak_S16_uc8+0x2968>)
 8004714:	2200      	movs	r2, #0
 8004716:	601a      	str	r2, [r3, #0]
 8004718:	4b14      	ldr	r3, [pc, #80]	; (800476c <Odczytaj_znak_S16_uc8+0x296c>)
 800471a:	2201      	movs	r2, #1
 800471c:	601a      	str	r2, [r3, #0]
 800471e:	4b14      	ldr	r3, [pc, #80]	; (8004770 <Odczytaj_znak_S16_uc8+0x2970>)
 8004720:	220a      	movs	r2, #10
 8004722:	601a      	str	r2, [r3, #0]
	 break;
 8004724:	f001 bd6e 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  246 :    x=292 ;  y=103  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 8004728:	4b0b      	ldr	r3, [pc, #44]	; (8004758 <Odczytaj_znak_S16_uc8+0x2958>)
 800472a:	f44f 7292 	mov.w	r2, #292	; 0x124
 800472e:	601a      	str	r2, [r3, #0]
 8004730:	4b0a      	ldr	r3, [pc, #40]	; (800475c <Odczytaj_znak_S16_uc8+0x295c>)
 8004732:	2267      	movs	r2, #103	; 0x67
 8004734:	601a      	str	r2, [r3, #0]
 8004736:	4b0a      	ldr	r3, [pc, #40]	; (8004760 <Odczytaj_znak_S16_uc8+0x2960>)
 8004738:	220a      	movs	r2, #10
 800473a:	601a      	str	r2, [r3, #0]
 800473c:	4b09      	ldr	r3, [pc, #36]	; (8004764 <Odczytaj_znak_S16_uc8+0x2964>)
 800473e:	220e      	movs	r2, #14
 8004740:	601a      	str	r2, [r3, #0]
 8004742:	4b09      	ldr	r3, [pc, #36]	; (8004768 <Odczytaj_znak_S16_uc8+0x2968>)
 8004744:	2200      	movs	r2, #0
 8004746:	601a      	str	r2, [r3, #0]
 8004748:	4b08      	ldr	r3, [pc, #32]	; (800476c <Odczytaj_znak_S16_uc8+0x296c>)
 800474a:	2201      	movs	r2, #1
 800474c:	601a      	str	r2, [r3, #0]
 800474e:	4b08      	ldr	r3, [pc, #32]	; (8004770 <Odczytaj_znak_S16_uc8+0x2970>)
 8004750:	220a      	movs	r2, #10
 8004752:	601a      	str	r2, [r3, #0]
	 break;
 8004754:	f001 bd56 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
 8004758:	2400f634 	.word	0x2400f634
 800475c:	2401445c 	.word	0x2401445c
 8004760:	24014690 	.word	0x24014690
 8004764:	24014460 	.word	0x24014460
 8004768:	2400f630 	.word	0x2400f630
 800476c:	2400f638 	.word	0x2400f638
 8004770:	2401468c 	.word	0x2401468c
	case  247 :    x=116 ;  y=201  ;  width=10  ;  height=11   ;  xoffset=0    ;  yoffset=3    ;  xadvance=10   ;
 8004774:	4b9d      	ldr	r3, [pc, #628]	; (80049ec <Odczytaj_znak_S16_uc8+0x2bec>)
 8004776:	2274      	movs	r2, #116	; 0x74
 8004778:	601a      	str	r2, [r3, #0]
 800477a:	4b9d      	ldr	r3, [pc, #628]	; (80049f0 <Odczytaj_znak_S16_uc8+0x2bf0>)
 800477c:	22c9      	movs	r2, #201	; 0xc9
 800477e:	601a      	str	r2, [r3, #0]
 8004780:	4b9c      	ldr	r3, [pc, #624]	; (80049f4 <Odczytaj_znak_S16_uc8+0x2bf4>)
 8004782:	220a      	movs	r2, #10
 8004784:	601a      	str	r2, [r3, #0]
 8004786:	4b9c      	ldr	r3, [pc, #624]	; (80049f8 <Odczytaj_znak_S16_uc8+0x2bf8>)
 8004788:	220b      	movs	r2, #11
 800478a:	601a      	str	r2, [r3, #0]
 800478c:	4b9b      	ldr	r3, [pc, #620]	; (80049fc <Odczytaj_znak_S16_uc8+0x2bfc>)
 800478e:	2200      	movs	r2, #0
 8004790:	601a      	str	r2, [r3, #0]
 8004792:	4b9b      	ldr	r3, [pc, #620]	; (8004a00 <Odczytaj_znak_S16_uc8+0x2c00>)
 8004794:	2203      	movs	r2, #3
 8004796:	601a      	str	r2, [r3, #0]
 8004798:	4b9a      	ldr	r3, [pc, #616]	; (8004a04 <Odczytaj_znak_S16_uc8+0x2c04>)
 800479a:	220a      	movs	r2, #10
 800479c:	601a      	str	r2, [r3, #0]
	 break;
 800479e:	f001 bd31 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  248 :    x=126 ;  y=201  ;  width=10  ;  height=11   ;  xoffset=0    ;  yoffset=5    ;  xadvance=10   ;
 80047a2:	4b92      	ldr	r3, [pc, #584]	; (80049ec <Odczytaj_znak_S16_uc8+0x2bec>)
 80047a4:	227e      	movs	r2, #126	; 0x7e
 80047a6:	601a      	str	r2, [r3, #0]
 80047a8:	4b91      	ldr	r3, [pc, #580]	; (80049f0 <Odczytaj_znak_S16_uc8+0x2bf0>)
 80047aa:	22c9      	movs	r2, #201	; 0xc9
 80047ac:	601a      	str	r2, [r3, #0]
 80047ae:	4b91      	ldr	r3, [pc, #580]	; (80049f4 <Odczytaj_znak_S16_uc8+0x2bf4>)
 80047b0:	220a      	movs	r2, #10
 80047b2:	601a      	str	r2, [r3, #0]
 80047b4:	4b90      	ldr	r3, [pc, #576]	; (80049f8 <Odczytaj_znak_S16_uc8+0x2bf8>)
 80047b6:	220b      	movs	r2, #11
 80047b8:	601a      	str	r2, [r3, #0]
 80047ba:	4b90      	ldr	r3, [pc, #576]	; (80049fc <Odczytaj_znak_S16_uc8+0x2bfc>)
 80047bc:	2200      	movs	r2, #0
 80047be:	601a      	str	r2, [r3, #0]
 80047c0:	4b8f      	ldr	r3, [pc, #572]	; (8004a00 <Odczytaj_znak_S16_uc8+0x2c00>)
 80047c2:	2205      	movs	r2, #5
 80047c4:	601a      	str	r2, [r3, #0]
 80047c6:	4b8f      	ldr	r3, [pc, #572]	; (8004a04 <Odczytaj_znak_S16_uc8+0x2c04>)
 80047c8:	220a      	movs	r2, #10
 80047ca:	601a      	str	r2, [r3, #0]
	 break;
 80047cc:	f001 bd1a 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  249 :    x=302 ;  y=103  ;  width=9   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 80047d0:	4b86      	ldr	r3, [pc, #536]	; (80049ec <Odczytaj_znak_S16_uc8+0x2bec>)
 80047d2:	f44f 7297 	mov.w	r2, #302	; 0x12e
 80047d6:	601a      	str	r2, [r3, #0]
 80047d8:	4b85      	ldr	r3, [pc, #532]	; (80049f0 <Odczytaj_znak_S16_uc8+0x2bf0>)
 80047da:	2267      	movs	r2, #103	; 0x67
 80047dc:	601a      	str	r2, [r3, #0]
 80047de:	4b85      	ldr	r3, [pc, #532]	; (80049f4 <Odczytaj_znak_S16_uc8+0x2bf4>)
 80047e0:	2209      	movs	r2, #9
 80047e2:	601a      	str	r2, [r3, #0]
 80047e4:	4b84      	ldr	r3, [pc, #528]	; (80049f8 <Odczytaj_znak_S16_uc8+0x2bf8>)
 80047e6:	220e      	movs	r2, #14
 80047e8:	601a      	str	r2, [r3, #0]
 80047ea:	4b84      	ldr	r3, [pc, #528]	; (80049fc <Odczytaj_znak_S16_uc8+0x2bfc>)
 80047ec:	2200      	movs	r2, #0
 80047ee:	601a      	str	r2, [r3, #0]
 80047f0:	4b83      	ldr	r3, [pc, #524]	; (8004a00 <Odczytaj_znak_S16_uc8+0x2c00>)
 80047f2:	2201      	movs	r2, #1
 80047f4:	601a      	str	r2, [r3, #0]
 80047f6:	4b83      	ldr	r3, [pc, #524]	; (8004a04 <Odczytaj_znak_S16_uc8+0x2c04>)
 80047f8:	2209      	movs	r2, #9
 80047fa:	601a      	str	r2, [r3, #0]
	 break;
 80047fc:	f001 bd02 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  250 :    x=311 ;  y=103  ;  width=9   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 8004800:	4b7a      	ldr	r3, [pc, #488]	; (80049ec <Odczytaj_znak_S16_uc8+0x2bec>)
 8004802:	f240 1237 	movw	r2, #311	; 0x137
 8004806:	601a      	str	r2, [r3, #0]
 8004808:	4b79      	ldr	r3, [pc, #484]	; (80049f0 <Odczytaj_znak_S16_uc8+0x2bf0>)
 800480a:	2267      	movs	r2, #103	; 0x67
 800480c:	601a      	str	r2, [r3, #0]
 800480e:	4b79      	ldr	r3, [pc, #484]	; (80049f4 <Odczytaj_znak_S16_uc8+0x2bf4>)
 8004810:	2209      	movs	r2, #9
 8004812:	601a      	str	r2, [r3, #0]
 8004814:	4b78      	ldr	r3, [pc, #480]	; (80049f8 <Odczytaj_znak_S16_uc8+0x2bf8>)
 8004816:	220e      	movs	r2, #14
 8004818:	601a      	str	r2, [r3, #0]
 800481a:	4b78      	ldr	r3, [pc, #480]	; (80049fc <Odczytaj_znak_S16_uc8+0x2bfc>)
 800481c:	2200      	movs	r2, #0
 800481e:	601a      	str	r2, [r3, #0]
 8004820:	4b77      	ldr	r3, [pc, #476]	; (8004a00 <Odczytaj_znak_S16_uc8+0x2c00>)
 8004822:	2201      	movs	r2, #1
 8004824:	601a      	str	r2, [r3, #0]
 8004826:	4b77      	ldr	r3, [pc, #476]	; (8004a04 <Odczytaj_znak_S16_uc8+0x2c04>)
 8004828:	2209      	movs	r2, #9
 800482a:	601a      	str	r2, [r3, #0]
	 break;
 800482c:	f001 bcea 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  251 :    x=320 ;  y=103  ;  width=9   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 8004830:	4b6e      	ldr	r3, [pc, #440]	; (80049ec <Odczytaj_znak_S16_uc8+0x2bec>)
 8004832:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8004836:	601a      	str	r2, [r3, #0]
 8004838:	4b6d      	ldr	r3, [pc, #436]	; (80049f0 <Odczytaj_znak_S16_uc8+0x2bf0>)
 800483a:	2267      	movs	r2, #103	; 0x67
 800483c:	601a      	str	r2, [r3, #0]
 800483e:	4b6d      	ldr	r3, [pc, #436]	; (80049f4 <Odczytaj_znak_S16_uc8+0x2bf4>)
 8004840:	2209      	movs	r2, #9
 8004842:	601a      	str	r2, [r3, #0]
 8004844:	4b6c      	ldr	r3, [pc, #432]	; (80049f8 <Odczytaj_znak_S16_uc8+0x2bf8>)
 8004846:	220e      	movs	r2, #14
 8004848:	601a      	str	r2, [r3, #0]
 800484a:	4b6c      	ldr	r3, [pc, #432]	; (80049fc <Odczytaj_znak_S16_uc8+0x2bfc>)
 800484c:	2200      	movs	r2, #0
 800484e:	601a      	str	r2, [r3, #0]
 8004850:	4b6b      	ldr	r3, [pc, #428]	; (8004a00 <Odczytaj_znak_S16_uc8+0x2c00>)
 8004852:	2201      	movs	r2, #1
 8004854:	601a      	str	r2, [r3, #0]
 8004856:	4b6b      	ldr	r3, [pc, #428]	; (8004a04 <Odczytaj_znak_S16_uc8+0x2c04>)
 8004858:	2209      	movs	r2, #9
 800485a:	601a      	str	r2, [r3, #0]
	 break;
 800485c:	f001 bcd2 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  252 :    x=329 ;  y=103  ;  width=9   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 8004860:	4b62      	ldr	r3, [pc, #392]	; (80049ec <Odczytaj_znak_S16_uc8+0x2bec>)
 8004862:	f240 1249 	movw	r2, #329	; 0x149
 8004866:	601a      	str	r2, [r3, #0]
 8004868:	4b61      	ldr	r3, [pc, #388]	; (80049f0 <Odczytaj_znak_S16_uc8+0x2bf0>)
 800486a:	2267      	movs	r2, #103	; 0x67
 800486c:	601a      	str	r2, [r3, #0]
 800486e:	4b61      	ldr	r3, [pc, #388]	; (80049f4 <Odczytaj_znak_S16_uc8+0x2bf4>)
 8004870:	2209      	movs	r2, #9
 8004872:	601a      	str	r2, [r3, #0]
 8004874:	4b60      	ldr	r3, [pc, #384]	; (80049f8 <Odczytaj_znak_S16_uc8+0x2bf8>)
 8004876:	220e      	movs	r2, #14
 8004878:	601a      	str	r2, [r3, #0]
 800487a:	4b60      	ldr	r3, [pc, #384]	; (80049fc <Odczytaj_znak_S16_uc8+0x2bfc>)
 800487c:	2200      	movs	r2, #0
 800487e:	601a      	str	r2, [r3, #0]
 8004880:	4b5f      	ldr	r3, [pc, #380]	; (8004a00 <Odczytaj_znak_S16_uc8+0x2c00>)
 8004882:	2201      	movs	r2, #1
 8004884:	601a      	str	r2, [r3, #0]
 8004886:	4b5f      	ldr	r3, [pc, #380]	; (8004a04 <Odczytaj_znak_S16_uc8+0x2c04>)
 8004888:	2209      	movs	r2, #9
 800488a:	601a      	str	r2, [r3, #0]
	 break;
 800488c:	f001 bcba 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  253 :    x=330 ;  y=21   ;  width=11  ;  height=17   ;  xoffset=-1   ;  yoffset=1    ;  xadvance=9    ;
 8004890:	4b56      	ldr	r3, [pc, #344]	; (80049ec <Odczytaj_znak_S16_uc8+0x2bec>)
 8004892:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 8004896:	601a      	str	r2, [r3, #0]
 8004898:	4b55      	ldr	r3, [pc, #340]	; (80049f0 <Odczytaj_znak_S16_uc8+0x2bf0>)
 800489a:	2215      	movs	r2, #21
 800489c:	601a      	str	r2, [r3, #0]
 800489e:	4b55      	ldr	r3, [pc, #340]	; (80049f4 <Odczytaj_znak_S16_uc8+0x2bf4>)
 80048a0:	220b      	movs	r2, #11
 80048a2:	601a      	str	r2, [r3, #0]
 80048a4:	4b54      	ldr	r3, [pc, #336]	; (80049f8 <Odczytaj_znak_S16_uc8+0x2bf8>)
 80048a6:	2211      	movs	r2, #17
 80048a8:	601a      	str	r2, [r3, #0]
 80048aa:	4b54      	ldr	r3, [pc, #336]	; (80049fc <Odczytaj_znak_S16_uc8+0x2bfc>)
 80048ac:	f04f 32ff 	mov.w	r2, #4294967295
 80048b0:	601a      	str	r2, [r3, #0]
 80048b2:	4b53      	ldr	r3, [pc, #332]	; (8004a00 <Odczytaj_znak_S16_uc8+0x2c00>)
 80048b4:	2201      	movs	r2, #1
 80048b6:	601a      	str	r2, [r3, #0]
 80048b8:	4b52      	ldr	r3, [pc, #328]	; (8004a04 <Odczytaj_znak_S16_uc8+0x2c04>)
 80048ba:	2209      	movs	r2, #9
 80048bc:	601a      	str	r2, [r3, #0]
	 break;
 80048be:	f001 bca1 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  254 :    x=341 ;  y=21   ;  width=10  ;  height=17   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 80048c2:	4b4a      	ldr	r3, [pc, #296]	; (80049ec <Odczytaj_znak_S16_uc8+0x2bec>)
 80048c4:	f240 1255 	movw	r2, #341	; 0x155
 80048c8:	601a      	str	r2, [r3, #0]
 80048ca:	4b49      	ldr	r3, [pc, #292]	; (80049f0 <Odczytaj_znak_S16_uc8+0x2bf0>)
 80048cc:	2215      	movs	r2, #21
 80048ce:	601a      	str	r2, [r3, #0]
 80048d0:	4b48      	ldr	r3, [pc, #288]	; (80049f4 <Odczytaj_znak_S16_uc8+0x2bf4>)
 80048d2:	220a      	movs	r2, #10
 80048d4:	601a      	str	r2, [r3, #0]
 80048d6:	4b48      	ldr	r3, [pc, #288]	; (80049f8 <Odczytaj_znak_S16_uc8+0x2bf8>)
 80048d8:	2211      	movs	r2, #17
 80048da:	601a      	str	r2, [r3, #0]
 80048dc:	4b47      	ldr	r3, [pc, #284]	; (80049fc <Odczytaj_znak_S16_uc8+0x2bfc>)
 80048de:	2200      	movs	r2, #0
 80048e0:	601a      	str	r2, [r3, #0]
 80048e2:	4b47      	ldr	r3, [pc, #284]	; (8004a00 <Odczytaj_znak_S16_uc8+0x2c00>)
 80048e4:	2201      	movs	r2, #1
 80048e6:	601a      	str	r2, [r3, #0]
 80048e8:	4b46      	ldr	r3, [pc, #280]	; (8004a04 <Odczytaj_znak_S16_uc8+0x2c04>)
 80048ea:	220a      	movs	r2, #10
 80048ec:	601a      	str	r2, [r3, #0]
	 break;
 80048ee:	f001 bc89 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  255 :    x=351 ;  y=21   ;  width=11  ;  height=17   ;  xoffset=-1   ;  yoffset=1    ;  xadvance=9    ;
 80048f2:	4b3e      	ldr	r3, [pc, #248]	; (80049ec <Odczytaj_znak_S16_uc8+0x2bec>)
 80048f4:	f240 125f 	movw	r2, #351	; 0x15f
 80048f8:	601a      	str	r2, [r3, #0]
 80048fa:	4b3d      	ldr	r3, [pc, #244]	; (80049f0 <Odczytaj_znak_S16_uc8+0x2bf0>)
 80048fc:	2215      	movs	r2, #21
 80048fe:	601a      	str	r2, [r3, #0]
 8004900:	4b3c      	ldr	r3, [pc, #240]	; (80049f4 <Odczytaj_znak_S16_uc8+0x2bf4>)
 8004902:	220b      	movs	r2, #11
 8004904:	601a      	str	r2, [r3, #0]
 8004906:	4b3c      	ldr	r3, [pc, #240]	; (80049f8 <Odczytaj_znak_S16_uc8+0x2bf8>)
 8004908:	2211      	movs	r2, #17
 800490a:	601a      	str	r2, [r3, #0]
 800490c:	4b3b      	ldr	r3, [pc, #236]	; (80049fc <Odczytaj_znak_S16_uc8+0x2bfc>)
 800490e:	f04f 32ff 	mov.w	r2, #4294967295
 8004912:	601a      	str	r2, [r3, #0]
 8004914:	4b3a      	ldr	r3, [pc, #232]	; (8004a00 <Odczytaj_znak_S16_uc8+0x2c00>)
 8004916:	2201      	movs	r2, #1
 8004918:	601a      	str	r2, [r3, #0]
 800491a:	4b3a      	ldr	r3, [pc, #232]	; (8004a04 <Odczytaj_znak_S16_uc8+0x2c04>)
 800491c:	2209      	movs	r2, #9
 800491e:	601a      	str	r2, [r3, #0]
	 break;
 8004920:	f001 bc70 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  256 :    x=362 ;  y=21   ;  width=13  ;  height=17   ;  xoffset=-1   ;  yoffset=-1   ;  xadvance=11   ;
 8004924:	4b31      	ldr	r3, [pc, #196]	; (80049ec <Odczytaj_znak_S16_uc8+0x2bec>)
 8004926:	f44f 72b5 	mov.w	r2, #362	; 0x16a
 800492a:	601a      	str	r2, [r3, #0]
 800492c:	4b30      	ldr	r3, [pc, #192]	; (80049f0 <Odczytaj_znak_S16_uc8+0x2bf0>)
 800492e:	2215      	movs	r2, #21
 8004930:	601a      	str	r2, [r3, #0]
 8004932:	4b30      	ldr	r3, [pc, #192]	; (80049f4 <Odczytaj_znak_S16_uc8+0x2bf4>)
 8004934:	220d      	movs	r2, #13
 8004936:	601a      	str	r2, [r3, #0]
 8004938:	4b2f      	ldr	r3, [pc, #188]	; (80049f8 <Odczytaj_znak_S16_uc8+0x2bf8>)
 800493a:	2211      	movs	r2, #17
 800493c:	601a      	str	r2, [r3, #0]
 800493e:	4b2f      	ldr	r3, [pc, #188]	; (80049fc <Odczytaj_znak_S16_uc8+0x2bfc>)
 8004940:	f04f 32ff 	mov.w	r2, #4294967295
 8004944:	601a      	str	r2, [r3, #0]
 8004946:	4b2e      	ldr	r3, [pc, #184]	; (8004a00 <Odczytaj_znak_S16_uc8+0x2c00>)
 8004948:	f04f 32ff 	mov.w	r2, #4294967295
 800494c:	601a      	str	r2, [r3, #0]
 800494e:	4b2d      	ldr	r3, [pc, #180]	; (8004a04 <Odczytaj_znak_S16_uc8+0x2c04>)
 8004950:	220b      	movs	r2, #11
 8004952:	601a      	str	r2, [r3, #0]
	 break;
 8004954:	f001 bc56 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  257 :    x=338 ;  y=103  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 8004958:	4b24      	ldr	r3, [pc, #144]	; (80049ec <Odczytaj_znak_S16_uc8+0x2bec>)
 800495a:	f44f 72a9 	mov.w	r2, #338	; 0x152
 800495e:	601a      	str	r2, [r3, #0]
 8004960:	4b23      	ldr	r3, [pc, #140]	; (80049f0 <Odczytaj_znak_S16_uc8+0x2bf0>)
 8004962:	2267      	movs	r2, #103	; 0x67
 8004964:	601a      	str	r2, [r3, #0]
 8004966:	4b23      	ldr	r3, [pc, #140]	; (80049f4 <Odczytaj_znak_S16_uc8+0x2bf4>)
 8004968:	220a      	movs	r2, #10
 800496a:	601a      	str	r2, [r3, #0]
 800496c:	4b22      	ldr	r3, [pc, #136]	; (80049f8 <Odczytaj_znak_S16_uc8+0x2bf8>)
 800496e:	220e      	movs	r2, #14
 8004970:	601a      	str	r2, [r3, #0]
 8004972:	4b22      	ldr	r3, [pc, #136]	; (80049fc <Odczytaj_znak_S16_uc8+0x2bfc>)
 8004974:	2200      	movs	r2, #0
 8004976:	601a      	str	r2, [r3, #0]
 8004978:	4b21      	ldr	r3, [pc, #132]	; (8004a00 <Odczytaj_znak_S16_uc8+0x2c00>)
 800497a:	2201      	movs	r2, #1
 800497c:	601a      	str	r2, [r3, #0]
 800497e:	4b21      	ldr	r3, [pc, #132]	; (8004a04 <Odczytaj_znak_S16_uc8+0x2c04>)
 8004980:	2209      	movs	r2, #9
 8004982:	601a      	str	r2, [r3, #0]
	 break;
 8004984:	f001 bc3e 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  258 :    x=375 ;  y=21   ;  width=14  ;  height=17   ;  xoffset=-1   ;  yoffset=-1   ;  xadvance=12   ;
 8004988:	4b18      	ldr	r3, [pc, #96]	; (80049ec <Odczytaj_znak_S16_uc8+0x2bec>)
 800498a:	f240 1277 	movw	r2, #375	; 0x177
 800498e:	601a      	str	r2, [r3, #0]
 8004990:	4b17      	ldr	r3, [pc, #92]	; (80049f0 <Odczytaj_znak_S16_uc8+0x2bf0>)
 8004992:	2215      	movs	r2, #21
 8004994:	601a      	str	r2, [r3, #0]
 8004996:	4b17      	ldr	r3, [pc, #92]	; (80049f4 <Odczytaj_znak_S16_uc8+0x2bf4>)
 8004998:	220e      	movs	r2, #14
 800499a:	601a      	str	r2, [r3, #0]
 800499c:	4b16      	ldr	r3, [pc, #88]	; (80049f8 <Odczytaj_znak_S16_uc8+0x2bf8>)
 800499e:	2211      	movs	r2, #17
 80049a0:	601a      	str	r2, [r3, #0]
 80049a2:	4b16      	ldr	r3, [pc, #88]	; (80049fc <Odczytaj_znak_S16_uc8+0x2bfc>)
 80049a4:	f04f 32ff 	mov.w	r2, #4294967295
 80049a8:	601a      	str	r2, [r3, #0]
 80049aa:	4b15      	ldr	r3, [pc, #84]	; (8004a00 <Odczytaj_znak_S16_uc8+0x2c00>)
 80049ac:	f04f 32ff 	mov.w	r2, #4294967295
 80049b0:	601a      	str	r2, [r3, #0]
 80049b2:	4b14      	ldr	r3, [pc, #80]	; (8004a04 <Odczytaj_znak_S16_uc8+0x2c04>)
 80049b4:	220c      	movs	r2, #12
 80049b6:	601a      	str	r2, [r3, #0]
	 break;
 80049b8:	f001 bc24 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  259 :    x=348 ;  y=103  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 80049bc:	4b0b      	ldr	r3, [pc, #44]	; (80049ec <Odczytaj_znak_S16_uc8+0x2bec>)
 80049be:	f44f 72ae 	mov.w	r2, #348	; 0x15c
 80049c2:	601a      	str	r2, [r3, #0]
 80049c4:	4b0a      	ldr	r3, [pc, #40]	; (80049f0 <Odczytaj_znak_S16_uc8+0x2bf0>)
 80049c6:	2267      	movs	r2, #103	; 0x67
 80049c8:	601a      	str	r2, [r3, #0]
 80049ca:	4b0a      	ldr	r3, [pc, #40]	; (80049f4 <Odczytaj_znak_S16_uc8+0x2bf4>)
 80049cc:	220a      	movs	r2, #10
 80049ce:	601a      	str	r2, [r3, #0]
 80049d0:	4b09      	ldr	r3, [pc, #36]	; (80049f8 <Odczytaj_znak_S16_uc8+0x2bf8>)
 80049d2:	220e      	movs	r2, #14
 80049d4:	601a      	str	r2, [r3, #0]
 80049d6:	4b09      	ldr	r3, [pc, #36]	; (80049fc <Odczytaj_znak_S16_uc8+0x2bfc>)
 80049d8:	2200      	movs	r2, #0
 80049da:	601a      	str	r2, [r3, #0]
 80049dc:	4b08      	ldr	r3, [pc, #32]	; (8004a00 <Odczytaj_znak_S16_uc8+0x2c00>)
 80049de:	2201      	movs	r2, #1
 80049e0:	601a      	str	r2, [r3, #0]
 80049e2:	4b08      	ldr	r3, [pc, #32]	; (8004a04 <Odczytaj_znak_S16_uc8+0x2c04>)
 80049e4:	2209      	movs	r2, #9
 80049e6:	601a      	str	r2, [r3, #0]
	 break;
 80049e8:	f001 bc0c 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
 80049ec:	2400f634 	.word	0x2400f634
 80049f0:	2401445c 	.word	0x2401445c
 80049f4:	24014690 	.word	0x24014690
 80049f8:	24014460 	.word	0x24014460
 80049fc:	2400f630 	.word	0x2400f630
 8004a00:	2400f638 	.word	0x2400f638
 8004a04:	2401468c 	.word	0x2401468c
	case  260 :    x=389 ;  y=21   ;  width=13  ;  height=17   ;  xoffset=-1   ;  yoffset=1    ;  xadvance=11   ;
 8004a08:	4b9d      	ldr	r3, [pc, #628]	; (8004c80 <Odczytaj_znak_S16_uc8+0x2e80>)
 8004a0a:	f240 1285 	movw	r2, #389	; 0x185
 8004a0e:	601a      	str	r2, [r3, #0]
 8004a10:	4b9c      	ldr	r3, [pc, #624]	; (8004c84 <Odczytaj_znak_S16_uc8+0x2e84>)
 8004a12:	2215      	movs	r2, #21
 8004a14:	601a      	str	r2, [r3, #0]
 8004a16:	4b9c      	ldr	r3, [pc, #624]	; (8004c88 <Odczytaj_znak_S16_uc8+0x2e88>)
 8004a18:	220d      	movs	r2, #13
 8004a1a:	601a      	str	r2, [r3, #0]
 8004a1c:	4b9b      	ldr	r3, [pc, #620]	; (8004c8c <Odczytaj_znak_S16_uc8+0x2e8c>)
 8004a1e:	2211      	movs	r2, #17
 8004a20:	601a      	str	r2, [r3, #0]
 8004a22:	4b9b      	ldr	r3, [pc, #620]	; (8004c90 <Odczytaj_znak_S16_uc8+0x2e90>)
 8004a24:	f04f 32ff 	mov.w	r2, #4294967295
 8004a28:	601a      	str	r2, [r3, #0]
 8004a2a:	4b9a      	ldr	r3, [pc, #616]	; (8004c94 <Odczytaj_znak_S16_uc8+0x2e94>)
 8004a2c:	2201      	movs	r2, #1
 8004a2e:	601a      	str	r2, [r3, #0]
 8004a30:	4b99      	ldr	r3, [pc, #612]	; (8004c98 <Odczytaj_znak_S16_uc8+0x2e98>)
 8004a32:	220b      	movs	r2, #11
 8004a34:	601a      	str	r2, [r3, #0]
	 break;
 8004a36:	f001 bbe5 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  261 :    x=358 ;  y=103  ;  width=9   ;  height=14   ;  xoffset=0    ;  yoffset=5    ;  xadvance=9    ;
 8004a3a:	4b91      	ldr	r3, [pc, #580]	; (8004c80 <Odczytaj_znak_S16_uc8+0x2e80>)
 8004a3c:	f44f 72b3 	mov.w	r2, #358	; 0x166
 8004a40:	601a      	str	r2, [r3, #0]
 8004a42:	4b90      	ldr	r3, [pc, #576]	; (8004c84 <Odczytaj_znak_S16_uc8+0x2e84>)
 8004a44:	2267      	movs	r2, #103	; 0x67
 8004a46:	601a      	str	r2, [r3, #0]
 8004a48:	4b8f      	ldr	r3, [pc, #572]	; (8004c88 <Odczytaj_znak_S16_uc8+0x2e88>)
 8004a4a:	2209      	movs	r2, #9
 8004a4c:	601a      	str	r2, [r3, #0]
 8004a4e:	4b8f      	ldr	r3, [pc, #572]	; (8004c8c <Odczytaj_znak_S16_uc8+0x2e8c>)
 8004a50:	220e      	movs	r2, #14
 8004a52:	601a      	str	r2, [r3, #0]
 8004a54:	4b8e      	ldr	r3, [pc, #568]	; (8004c90 <Odczytaj_znak_S16_uc8+0x2e90>)
 8004a56:	2200      	movs	r2, #0
 8004a58:	601a      	str	r2, [r3, #0]
 8004a5a:	4b8e      	ldr	r3, [pc, #568]	; (8004c94 <Odczytaj_znak_S16_uc8+0x2e94>)
 8004a5c:	2205      	movs	r2, #5
 8004a5e:	601a      	str	r2, [r3, #0]
 8004a60:	4b8d      	ldr	r3, [pc, #564]	; (8004c98 <Odczytaj_znak_S16_uc8+0x2e98>)
 8004a62:	2209      	movs	r2, #9
 8004a64:	601a      	str	r2, [r3, #0]
	 break;
 8004a66:	f001 bbcd 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  262 :    x=402 ;  y=21   ;  width=12  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=12   ;
 8004a6a:	4b85      	ldr	r3, [pc, #532]	; (8004c80 <Odczytaj_znak_S16_uc8+0x2e80>)
 8004a6c:	f44f 72c9 	mov.w	r2, #402	; 0x192
 8004a70:	601a      	str	r2, [r3, #0]
 8004a72:	4b84      	ldr	r3, [pc, #528]	; (8004c84 <Odczytaj_znak_S16_uc8+0x2e84>)
 8004a74:	2215      	movs	r2, #21
 8004a76:	601a      	str	r2, [r3, #0]
 8004a78:	4b83      	ldr	r3, [pc, #524]	; (8004c88 <Odczytaj_znak_S16_uc8+0x2e88>)
 8004a7a:	220c      	movs	r2, #12
 8004a7c:	601a      	str	r2, [r3, #0]
 8004a7e:	4b83      	ldr	r3, [pc, #524]	; (8004c8c <Odczytaj_znak_S16_uc8+0x2e8c>)
 8004a80:	2211      	movs	r2, #17
 8004a82:	601a      	str	r2, [r3, #0]
 8004a84:	4b82      	ldr	r3, [pc, #520]	; (8004c90 <Odczytaj_znak_S16_uc8+0x2e90>)
 8004a86:	2200      	movs	r2, #0
 8004a88:	601a      	str	r2, [r3, #0]
 8004a8a:	4b82      	ldr	r3, [pc, #520]	; (8004c94 <Odczytaj_znak_S16_uc8+0x2e94>)
 8004a8c:	f04f 32ff 	mov.w	r2, #4294967295
 8004a90:	601a      	str	r2, [r3, #0]
 8004a92:	4b81      	ldr	r3, [pc, #516]	; (8004c98 <Odczytaj_znak_S16_uc8+0x2e98>)
 8004a94:	220c      	movs	r2, #12
 8004a96:	601a      	str	r2, [r3, #0]
	 break;
 8004a98:	f001 bbb4 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  263 :    x=367 ;  y=103  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 8004a9c:	4b78      	ldr	r3, [pc, #480]	; (8004c80 <Odczytaj_znak_S16_uc8+0x2e80>)
 8004a9e:	f240 126f 	movw	r2, #367	; 0x16f
 8004aa2:	601a      	str	r2, [r3, #0]
 8004aa4:	4b77      	ldr	r3, [pc, #476]	; (8004c84 <Odczytaj_znak_S16_uc8+0x2e84>)
 8004aa6:	2267      	movs	r2, #103	; 0x67
 8004aa8:	601a      	str	r2, [r3, #0]
 8004aaa:	4b77      	ldr	r3, [pc, #476]	; (8004c88 <Odczytaj_znak_S16_uc8+0x2e88>)
 8004aac:	220a      	movs	r2, #10
 8004aae:	601a      	str	r2, [r3, #0]
 8004ab0:	4b76      	ldr	r3, [pc, #472]	; (8004c8c <Odczytaj_znak_S16_uc8+0x2e8c>)
 8004ab2:	220e      	movs	r2, #14
 8004ab4:	601a      	str	r2, [r3, #0]
 8004ab6:	4b76      	ldr	r3, [pc, #472]	; (8004c90 <Odczytaj_znak_S16_uc8+0x2e90>)
 8004ab8:	2200      	movs	r2, #0
 8004aba:	601a      	str	r2, [r3, #0]
 8004abc:	4b75      	ldr	r3, [pc, #468]	; (8004c94 <Odczytaj_znak_S16_uc8+0x2e94>)
 8004abe:	2201      	movs	r2, #1
 8004ac0:	601a      	str	r2, [r3, #0]
 8004ac2:	4b75      	ldr	r3, [pc, #468]	; (8004c98 <Odczytaj_znak_S16_uc8+0x2e98>)
 8004ac4:	2209      	movs	r2, #9
 8004ac6:	601a      	str	r2, [r3, #0]
	 break;
 8004ac8:	f001 bb9c 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  264 :    x=150 ;  y=0    ;  width=12  ;  height=18   ;  xoffset=0    ;  yoffset=-2   ;  xadvance=12   ;
 8004acc:	4b6c      	ldr	r3, [pc, #432]	; (8004c80 <Odczytaj_znak_S16_uc8+0x2e80>)
 8004ace:	2296      	movs	r2, #150	; 0x96
 8004ad0:	601a      	str	r2, [r3, #0]
 8004ad2:	4b6c      	ldr	r3, [pc, #432]	; (8004c84 <Odczytaj_znak_S16_uc8+0x2e84>)
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	601a      	str	r2, [r3, #0]
 8004ad8:	4b6b      	ldr	r3, [pc, #428]	; (8004c88 <Odczytaj_znak_S16_uc8+0x2e88>)
 8004ada:	220c      	movs	r2, #12
 8004adc:	601a      	str	r2, [r3, #0]
 8004ade:	4b6b      	ldr	r3, [pc, #428]	; (8004c8c <Odczytaj_znak_S16_uc8+0x2e8c>)
 8004ae0:	2212      	movs	r2, #18
 8004ae2:	601a      	str	r2, [r3, #0]
 8004ae4:	4b6a      	ldr	r3, [pc, #424]	; (8004c90 <Odczytaj_znak_S16_uc8+0x2e90>)
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	601a      	str	r2, [r3, #0]
 8004aea:	4b6a      	ldr	r3, [pc, #424]	; (8004c94 <Odczytaj_znak_S16_uc8+0x2e94>)
 8004aec:	f06f 0201 	mvn.w	r2, #1
 8004af0:	601a      	str	r2, [r3, #0]
 8004af2:	4b69      	ldr	r3, [pc, #420]	; (8004c98 <Odczytaj_znak_S16_uc8+0x2e98>)
 8004af4:	220c      	movs	r2, #12
 8004af6:	601a      	str	r2, [r3, #0]
	 break;
 8004af8:	f001 bb84 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  265 :    x=377 ;  y=103  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 8004afc:	4b60      	ldr	r3, [pc, #384]	; (8004c80 <Odczytaj_znak_S16_uc8+0x2e80>)
 8004afe:	f240 1279 	movw	r2, #377	; 0x179
 8004b02:	601a      	str	r2, [r3, #0]
 8004b04:	4b5f      	ldr	r3, [pc, #380]	; (8004c84 <Odczytaj_znak_S16_uc8+0x2e84>)
 8004b06:	2267      	movs	r2, #103	; 0x67
 8004b08:	601a      	str	r2, [r3, #0]
 8004b0a:	4b5f      	ldr	r3, [pc, #380]	; (8004c88 <Odczytaj_znak_S16_uc8+0x2e88>)
 8004b0c:	220a      	movs	r2, #10
 8004b0e:	601a      	str	r2, [r3, #0]
 8004b10:	4b5e      	ldr	r3, [pc, #376]	; (8004c8c <Odczytaj_znak_S16_uc8+0x2e8c>)
 8004b12:	220e      	movs	r2, #14
 8004b14:	601a      	str	r2, [r3, #0]
 8004b16:	4b5e      	ldr	r3, [pc, #376]	; (8004c90 <Odczytaj_znak_S16_uc8+0x2e90>)
 8004b18:	2200      	movs	r2, #0
 8004b1a:	601a      	str	r2, [r3, #0]
 8004b1c:	4b5d      	ldr	r3, [pc, #372]	; (8004c94 <Odczytaj_znak_S16_uc8+0x2e94>)
 8004b1e:	2201      	movs	r2, #1
 8004b20:	601a      	str	r2, [r3, #0]
 8004b22:	4b5d      	ldr	r3, [pc, #372]	; (8004c98 <Odczytaj_znak_S16_uc8+0x2e98>)
 8004b24:	2209      	movs	r2, #9
 8004b26:	601a      	str	r2, [r3, #0]
	 break;
 8004b28:	f001 bb6c 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  266 :    x=162 ;  y=0    ;  width=12  ;  height=18   ;  xoffset=0    ;  yoffset=-2   ;  xadvance=12   ;
 8004b2c:	4b54      	ldr	r3, [pc, #336]	; (8004c80 <Odczytaj_znak_S16_uc8+0x2e80>)
 8004b2e:	22a2      	movs	r2, #162	; 0xa2
 8004b30:	601a      	str	r2, [r3, #0]
 8004b32:	4b54      	ldr	r3, [pc, #336]	; (8004c84 <Odczytaj_znak_S16_uc8+0x2e84>)
 8004b34:	2200      	movs	r2, #0
 8004b36:	601a      	str	r2, [r3, #0]
 8004b38:	4b53      	ldr	r3, [pc, #332]	; (8004c88 <Odczytaj_znak_S16_uc8+0x2e88>)
 8004b3a:	220c      	movs	r2, #12
 8004b3c:	601a      	str	r2, [r3, #0]
 8004b3e:	4b53      	ldr	r3, [pc, #332]	; (8004c8c <Odczytaj_znak_S16_uc8+0x2e8c>)
 8004b40:	2212      	movs	r2, #18
 8004b42:	601a      	str	r2, [r3, #0]
 8004b44:	4b52      	ldr	r3, [pc, #328]	; (8004c90 <Odczytaj_znak_S16_uc8+0x2e90>)
 8004b46:	2200      	movs	r2, #0
 8004b48:	601a      	str	r2, [r3, #0]
 8004b4a:	4b52      	ldr	r3, [pc, #328]	; (8004c94 <Odczytaj_znak_S16_uc8+0x2e94>)
 8004b4c:	f06f 0201 	mvn.w	r2, #1
 8004b50:	601a      	str	r2, [r3, #0]
 8004b52:	4b51      	ldr	r3, [pc, #324]	; (8004c98 <Odczytaj_znak_S16_uc8+0x2e98>)
 8004b54:	220c      	movs	r2, #12
 8004b56:	601a      	str	r2, [r3, #0]
	 break;
 8004b58:	f001 bb54 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  267 :    x=387 ;  y=103  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 8004b5c:	4b48      	ldr	r3, [pc, #288]	; (8004c80 <Odczytaj_znak_S16_uc8+0x2e80>)
 8004b5e:	f240 1283 	movw	r2, #387	; 0x183
 8004b62:	601a      	str	r2, [r3, #0]
 8004b64:	4b47      	ldr	r3, [pc, #284]	; (8004c84 <Odczytaj_znak_S16_uc8+0x2e84>)
 8004b66:	2267      	movs	r2, #103	; 0x67
 8004b68:	601a      	str	r2, [r3, #0]
 8004b6a:	4b47      	ldr	r3, [pc, #284]	; (8004c88 <Odczytaj_znak_S16_uc8+0x2e88>)
 8004b6c:	220a      	movs	r2, #10
 8004b6e:	601a      	str	r2, [r3, #0]
 8004b70:	4b46      	ldr	r3, [pc, #280]	; (8004c8c <Odczytaj_znak_S16_uc8+0x2e8c>)
 8004b72:	220e      	movs	r2, #14
 8004b74:	601a      	str	r2, [r3, #0]
 8004b76:	4b46      	ldr	r3, [pc, #280]	; (8004c90 <Odczytaj_znak_S16_uc8+0x2e90>)
 8004b78:	2200      	movs	r2, #0
 8004b7a:	601a      	str	r2, [r3, #0]
 8004b7c:	4b45      	ldr	r3, [pc, #276]	; (8004c94 <Odczytaj_znak_S16_uc8+0x2e94>)
 8004b7e:	2201      	movs	r2, #1
 8004b80:	601a      	str	r2, [r3, #0]
 8004b82:	4b45      	ldr	r3, [pc, #276]	; (8004c98 <Odczytaj_znak_S16_uc8+0x2e98>)
 8004b84:	2209      	movs	r2, #9
 8004b86:	601a      	str	r2, [r3, #0]
	 break;
 8004b88:	f001 bb3c 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  268 :    x=414 ;  y=21   ;  width=12  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=12   ;
 8004b8c:	4b3c      	ldr	r3, [pc, #240]	; (8004c80 <Odczytaj_znak_S16_uc8+0x2e80>)
 8004b8e:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 8004b92:	601a      	str	r2, [r3, #0]
 8004b94:	4b3b      	ldr	r3, [pc, #236]	; (8004c84 <Odczytaj_znak_S16_uc8+0x2e84>)
 8004b96:	2215      	movs	r2, #21
 8004b98:	601a      	str	r2, [r3, #0]
 8004b9a:	4b3b      	ldr	r3, [pc, #236]	; (8004c88 <Odczytaj_znak_S16_uc8+0x2e88>)
 8004b9c:	220c      	movs	r2, #12
 8004b9e:	601a      	str	r2, [r3, #0]
 8004ba0:	4b3a      	ldr	r3, [pc, #232]	; (8004c8c <Odczytaj_znak_S16_uc8+0x2e8c>)
 8004ba2:	2211      	movs	r2, #17
 8004ba4:	601a      	str	r2, [r3, #0]
 8004ba6:	4b3a      	ldr	r3, [pc, #232]	; (8004c90 <Odczytaj_znak_S16_uc8+0x2e90>)
 8004ba8:	2200      	movs	r2, #0
 8004baa:	601a      	str	r2, [r3, #0]
 8004bac:	4b39      	ldr	r3, [pc, #228]	; (8004c94 <Odczytaj_znak_S16_uc8+0x2e94>)
 8004bae:	f04f 32ff 	mov.w	r2, #4294967295
 8004bb2:	601a      	str	r2, [r3, #0]
 8004bb4:	4b38      	ldr	r3, [pc, #224]	; (8004c98 <Odczytaj_znak_S16_uc8+0x2e98>)
 8004bb6:	220c      	movs	r2, #12
 8004bb8:	601a      	str	r2, [r3, #0]
	 break;
 8004bba:	f001 bb23 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  269 :    x=397 ;  y=103  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 8004bbe:	4b30      	ldr	r3, [pc, #192]	; (8004c80 <Odczytaj_znak_S16_uc8+0x2e80>)
 8004bc0:	f240 128d 	movw	r2, #397	; 0x18d
 8004bc4:	601a      	str	r2, [r3, #0]
 8004bc6:	4b2f      	ldr	r3, [pc, #188]	; (8004c84 <Odczytaj_znak_S16_uc8+0x2e84>)
 8004bc8:	2267      	movs	r2, #103	; 0x67
 8004bca:	601a      	str	r2, [r3, #0]
 8004bcc:	4b2e      	ldr	r3, [pc, #184]	; (8004c88 <Odczytaj_znak_S16_uc8+0x2e88>)
 8004bce:	220a      	movs	r2, #10
 8004bd0:	601a      	str	r2, [r3, #0]
 8004bd2:	4b2e      	ldr	r3, [pc, #184]	; (8004c8c <Odczytaj_znak_S16_uc8+0x2e8c>)
 8004bd4:	220e      	movs	r2, #14
 8004bd6:	601a      	str	r2, [r3, #0]
 8004bd8:	4b2d      	ldr	r3, [pc, #180]	; (8004c90 <Odczytaj_znak_S16_uc8+0x2e90>)
 8004bda:	2200      	movs	r2, #0
 8004bdc:	601a      	str	r2, [r3, #0]
 8004bde:	4b2d      	ldr	r3, [pc, #180]	; (8004c94 <Odczytaj_znak_S16_uc8+0x2e94>)
 8004be0:	2201      	movs	r2, #1
 8004be2:	601a      	str	r2, [r3, #0]
 8004be4:	4b2c      	ldr	r3, [pc, #176]	; (8004c98 <Odczytaj_znak_S16_uc8+0x2e98>)
 8004be6:	2209      	movs	r2, #9
 8004be8:	601a      	str	r2, [r3, #0]
	 break;
 8004bea:	f001 bb0b 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  270 :    x=426 ;  y=21   ;  width=11  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=11   ;
 8004bee:	4b24      	ldr	r3, [pc, #144]	; (8004c80 <Odczytaj_znak_S16_uc8+0x2e80>)
 8004bf0:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 8004bf4:	601a      	str	r2, [r3, #0]
 8004bf6:	4b23      	ldr	r3, [pc, #140]	; (8004c84 <Odczytaj_znak_S16_uc8+0x2e84>)
 8004bf8:	2215      	movs	r2, #21
 8004bfa:	601a      	str	r2, [r3, #0]
 8004bfc:	4b22      	ldr	r3, [pc, #136]	; (8004c88 <Odczytaj_znak_S16_uc8+0x2e88>)
 8004bfe:	220b      	movs	r2, #11
 8004c00:	601a      	str	r2, [r3, #0]
 8004c02:	4b22      	ldr	r3, [pc, #136]	; (8004c8c <Odczytaj_znak_S16_uc8+0x2e8c>)
 8004c04:	2211      	movs	r2, #17
 8004c06:	601a      	str	r2, [r3, #0]
 8004c08:	4b21      	ldr	r3, [pc, #132]	; (8004c90 <Odczytaj_znak_S16_uc8+0x2e90>)
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	601a      	str	r2, [r3, #0]
 8004c0e:	4b21      	ldr	r3, [pc, #132]	; (8004c94 <Odczytaj_znak_S16_uc8+0x2e94>)
 8004c10:	f04f 32ff 	mov.w	r2, #4294967295
 8004c14:	601a      	str	r2, [r3, #0]
 8004c16:	4b20      	ldr	r3, [pc, #128]	; (8004c98 <Odczytaj_znak_S16_uc8+0x2e98>)
 8004c18:	220b      	movs	r2, #11
 8004c1a:	601a      	str	r2, [r3, #0]
	 break;
 8004c1c:	f001 baf2 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  271 :    x=407 ;  y=103  ;  width=13  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=12   ;
 8004c20:	4b17      	ldr	r3, [pc, #92]	; (8004c80 <Odczytaj_znak_S16_uc8+0x2e80>)
 8004c22:	f240 1297 	movw	r2, #407	; 0x197
 8004c26:	601a      	str	r2, [r3, #0]
 8004c28:	4b16      	ldr	r3, [pc, #88]	; (8004c84 <Odczytaj_znak_S16_uc8+0x2e84>)
 8004c2a:	2267      	movs	r2, #103	; 0x67
 8004c2c:	601a      	str	r2, [r3, #0]
 8004c2e:	4b16      	ldr	r3, [pc, #88]	; (8004c88 <Odczytaj_znak_S16_uc8+0x2e88>)
 8004c30:	220d      	movs	r2, #13
 8004c32:	601a      	str	r2, [r3, #0]
 8004c34:	4b15      	ldr	r3, [pc, #84]	; (8004c8c <Odczytaj_znak_S16_uc8+0x2e8c>)
 8004c36:	220e      	movs	r2, #14
 8004c38:	601a      	str	r2, [r3, #0]
 8004c3a:	4b15      	ldr	r3, [pc, #84]	; (8004c90 <Odczytaj_znak_S16_uc8+0x2e90>)
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	601a      	str	r2, [r3, #0]
 8004c40:	4b14      	ldr	r3, [pc, #80]	; (8004c94 <Odczytaj_znak_S16_uc8+0x2e94>)
 8004c42:	2201      	movs	r2, #1
 8004c44:	601a      	str	r2, [r3, #0]
 8004c46:	4b14      	ldr	r3, [pc, #80]	; (8004c98 <Odczytaj_znak_S16_uc8+0x2e98>)
 8004c48:	220c      	movs	r2, #12
 8004c4a:	601a      	str	r2, [r3, #0]
	 break;
 8004c4c:	f001 bada 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  272 :    x=51  ;  y=103  ;  width=13  ;  height=14   ;  xoffset=-1   ;  yoffset=1    ;  xadvance=12   ;
 8004c50:	4b0b      	ldr	r3, [pc, #44]	; (8004c80 <Odczytaj_znak_S16_uc8+0x2e80>)
 8004c52:	2233      	movs	r2, #51	; 0x33
 8004c54:	601a      	str	r2, [r3, #0]
 8004c56:	4b0b      	ldr	r3, [pc, #44]	; (8004c84 <Odczytaj_znak_S16_uc8+0x2e84>)
 8004c58:	2267      	movs	r2, #103	; 0x67
 8004c5a:	601a      	str	r2, [r3, #0]
 8004c5c:	4b0a      	ldr	r3, [pc, #40]	; (8004c88 <Odczytaj_znak_S16_uc8+0x2e88>)
 8004c5e:	220d      	movs	r2, #13
 8004c60:	601a      	str	r2, [r3, #0]
 8004c62:	4b0a      	ldr	r3, [pc, #40]	; (8004c8c <Odczytaj_znak_S16_uc8+0x2e8c>)
 8004c64:	220e      	movs	r2, #14
 8004c66:	601a      	str	r2, [r3, #0]
 8004c68:	4b09      	ldr	r3, [pc, #36]	; (8004c90 <Odczytaj_znak_S16_uc8+0x2e90>)
 8004c6a:	f04f 32ff 	mov.w	r2, #4294967295
 8004c6e:	601a      	str	r2, [r3, #0]
 8004c70:	4b08      	ldr	r3, [pc, #32]	; (8004c94 <Odczytaj_znak_S16_uc8+0x2e94>)
 8004c72:	2201      	movs	r2, #1
 8004c74:	601a      	str	r2, [r3, #0]
 8004c76:	4b08      	ldr	r3, [pc, #32]	; (8004c98 <Odczytaj_znak_S16_uc8+0x2e98>)
 8004c78:	220c      	movs	r2, #12
 8004c7a:	601a      	str	r2, [r3, #0]
	 break;
 8004c7c:	f001 bac2 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
 8004c80:	2400f634 	.word	0x2400f634
 8004c84:	2401445c 	.word	0x2401445c
 8004c88:	24014690 	.word	0x24014690
 8004c8c:	24014460 	.word	0x24014460
 8004c90:	2400f630 	.word	0x2400f630
 8004c94:	2400f638 	.word	0x2400f638
 8004c98:	2401468c 	.word	0x2401468c
	case  273 :    x=420 ;  y=103  ;  width=11  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=11   ;
 8004c9c:	4b9d      	ldr	r3, [pc, #628]	; (8004f14 <Odczytaj_znak_S16_uc8+0x3114>)
 8004c9e:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8004ca2:	601a      	str	r2, [r3, #0]
 8004ca4:	4b9c      	ldr	r3, [pc, #624]	; (8004f18 <Odczytaj_znak_S16_uc8+0x3118>)
 8004ca6:	2267      	movs	r2, #103	; 0x67
 8004ca8:	601a      	str	r2, [r3, #0]
 8004caa:	4b9c      	ldr	r3, [pc, #624]	; (8004f1c <Odczytaj_znak_S16_uc8+0x311c>)
 8004cac:	220b      	movs	r2, #11
 8004cae:	601a      	str	r2, [r3, #0]
 8004cb0:	4b9b      	ldr	r3, [pc, #620]	; (8004f20 <Odczytaj_znak_S16_uc8+0x3120>)
 8004cb2:	220e      	movs	r2, #14
 8004cb4:	601a      	str	r2, [r3, #0]
 8004cb6:	4b9b      	ldr	r3, [pc, #620]	; (8004f24 <Odczytaj_znak_S16_uc8+0x3124>)
 8004cb8:	2200      	movs	r2, #0
 8004cba:	601a      	str	r2, [r3, #0]
 8004cbc:	4b9a      	ldr	r3, [pc, #616]	; (8004f28 <Odczytaj_znak_S16_uc8+0x3128>)
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	601a      	str	r2, [r3, #0]
 8004cc2:	4b9a      	ldr	r3, [pc, #616]	; (8004f2c <Odczytaj_znak_S16_uc8+0x312c>)
 8004cc4:	220b      	movs	r2, #11
 8004cc6:	601a      	str	r2, [r3, #0]
	 break;
 8004cc8:	f001 ba9c 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  274 :    x=437 ;  y=21   ;  width=11  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=11   ;
 8004ccc:	4b91      	ldr	r3, [pc, #580]	; (8004f14 <Odczytaj_znak_S16_uc8+0x3114>)
 8004cce:	f240 12b5 	movw	r2, #437	; 0x1b5
 8004cd2:	601a      	str	r2, [r3, #0]
 8004cd4:	4b90      	ldr	r3, [pc, #576]	; (8004f18 <Odczytaj_znak_S16_uc8+0x3118>)
 8004cd6:	2215      	movs	r2, #21
 8004cd8:	601a      	str	r2, [r3, #0]
 8004cda:	4b90      	ldr	r3, [pc, #576]	; (8004f1c <Odczytaj_znak_S16_uc8+0x311c>)
 8004cdc:	220b      	movs	r2, #11
 8004cde:	601a      	str	r2, [r3, #0]
 8004ce0:	4b8f      	ldr	r3, [pc, #572]	; (8004f20 <Odczytaj_znak_S16_uc8+0x3120>)
 8004ce2:	2211      	movs	r2, #17
 8004ce4:	601a      	str	r2, [r3, #0]
 8004ce6:	4b8f      	ldr	r3, [pc, #572]	; (8004f24 <Odczytaj_znak_S16_uc8+0x3124>)
 8004ce8:	2200      	movs	r2, #0
 8004cea:	601a      	str	r2, [r3, #0]
 8004cec:	4b8e      	ldr	r3, [pc, #568]	; (8004f28 <Odczytaj_znak_S16_uc8+0x3128>)
 8004cee:	f04f 32ff 	mov.w	r2, #4294967295
 8004cf2:	601a      	str	r2, [r3, #0]
 8004cf4:	4b8d      	ldr	r3, [pc, #564]	; (8004f2c <Odczytaj_znak_S16_uc8+0x312c>)
 8004cf6:	220b      	movs	r2, #11
 8004cf8:	601a      	str	r2, [r3, #0]
	 break;
 8004cfa:	f001 ba83 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  275 :    x=431 ;  y=103  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 8004cfe:	4b85      	ldr	r3, [pc, #532]	; (8004f14 <Odczytaj_znak_S16_uc8+0x3114>)
 8004d00:	f240 12af 	movw	r2, #431	; 0x1af
 8004d04:	601a      	str	r2, [r3, #0]
 8004d06:	4b84      	ldr	r3, [pc, #528]	; (8004f18 <Odczytaj_znak_S16_uc8+0x3118>)
 8004d08:	2267      	movs	r2, #103	; 0x67
 8004d0a:	601a      	str	r2, [r3, #0]
 8004d0c:	4b83      	ldr	r3, [pc, #524]	; (8004f1c <Odczytaj_znak_S16_uc8+0x311c>)
 8004d0e:	220a      	movs	r2, #10
 8004d10:	601a      	str	r2, [r3, #0]
 8004d12:	4b83      	ldr	r3, [pc, #524]	; (8004f20 <Odczytaj_znak_S16_uc8+0x3120>)
 8004d14:	220e      	movs	r2, #14
 8004d16:	601a      	str	r2, [r3, #0]
 8004d18:	4b82      	ldr	r3, [pc, #520]	; (8004f24 <Odczytaj_znak_S16_uc8+0x3124>)
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	601a      	str	r2, [r3, #0]
 8004d1e:	4b82      	ldr	r3, [pc, #520]	; (8004f28 <Odczytaj_znak_S16_uc8+0x3128>)
 8004d20:	2201      	movs	r2, #1
 8004d22:	601a      	str	r2, [r3, #0]
 8004d24:	4b81      	ldr	r3, [pc, #516]	; (8004f2c <Odczytaj_znak_S16_uc8+0x312c>)
 8004d26:	220a      	movs	r2, #10
 8004d28:	601a      	str	r2, [r3, #0]
	 break;
 8004d2a:	f001 ba6b 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  276 :    x=174 ;  y=0    ;  width=11  ;  height=18   ;  xoffset=0    ;  yoffset=-2   ;  xadvance=11   ;
 8004d2e:	4b79      	ldr	r3, [pc, #484]	; (8004f14 <Odczytaj_znak_S16_uc8+0x3114>)
 8004d30:	22ae      	movs	r2, #174	; 0xae
 8004d32:	601a      	str	r2, [r3, #0]
 8004d34:	4b78      	ldr	r3, [pc, #480]	; (8004f18 <Odczytaj_znak_S16_uc8+0x3118>)
 8004d36:	2200      	movs	r2, #0
 8004d38:	601a      	str	r2, [r3, #0]
 8004d3a:	4b78      	ldr	r3, [pc, #480]	; (8004f1c <Odczytaj_znak_S16_uc8+0x311c>)
 8004d3c:	220b      	movs	r2, #11
 8004d3e:	601a      	str	r2, [r3, #0]
 8004d40:	4b77      	ldr	r3, [pc, #476]	; (8004f20 <Odczytaj_znak_S16_uc8+0x3120>)
 8004d42:	2212      	movs	r2, #18
 8004d44:	601a      	str	r2, [r3, #0]
 8004d46:	4b77      	ldr	r3, [pc, #476]	; (8004f24 <Odczytaj_znak_S16_uc8+0x3124>)
 8004d48:	2200      	movs	r2, #0
 8004d4a:	601a      	str	r2, [r3, #0]
 8004d4c:	4b76      	ldr	r3, [pc, #472]	; (8004f28 <Odczytaj_znak_S16_uc8+0x3128>)
 8004d4e:	f06f 0201 	mvn.w	r2, #1
 8004d52:	601a      	str	r2, [r3, #0]
 8004d54:	4b75      	ldr	r3, [pc, #468]	; (8004f2c <Odczytaj_znak_S16_uc8+0x312c>)
 8004d56:	220b      	movs	r2, #11
 8004d58:	601a      	str	r2, [r3, #0]
	 break;
 8004d5a:	f001 ba53 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  277 :    x=441 ;  y=103  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 8004d5e:	4b6d      	ldr	r3, [pc, #436]	; (8004f14 <Odczytaj_znak_S16_uc8+0x3114>)
 8004d60:	f240 12b9 	movw	r2, #441	; 0x1b9
 8004d64:	601a      	str	r2, [r3, #0]
 8004d66:	4b6c      	ldr	r3, [pc, #432]	; (8004f18 <Odczytaj_znak_S16_uc8+0x3118>)
 8004d68:	2267      	movs	r2, #103	; 0x67
 8004d6a:	601a      	str	r2, [r3, #0]
 8004d6c:	4b6b      	ldr	r3, [pc, #428]	; (8004f1c <Odczytaj_znak_S16_uc8+0x311c>)
 8004d6e:	220a      	movs	r2, #10
 8004d70:	601a      	str	r2, [r3, #0]
 8004d72:	4b6b      	ldr	r3, [pc, #428]	; (8004f20 <Odczytaj_znak_S16_uc8+0x3120>)
 8004d74:	220e      	movs	r2, #14
 8004d76:	601a      	str	r2, [r3, #0]
 8004d78:	4b6a      	ldr	r3, [pc, #424]	; (8004f24 <Odczytaj_znak_S16_uc8+0x3124>)
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	601a      	str	r2, [r3, #0]
 8004d7e:	4b6a      	ldr	r3, [pc, #424]	; (8004f28 <Odczytaj_znak_S16_uc8+0x3128>)
 8004d80:	2201      	movs	r2, #1
 8004d82:	601a      	str	r2, [r3, #0]
 8004d84:	4b69      	ldr	r3, [pc, #420]	; (8004f2c <Odczytaj_znak_S16_uc8+0x312c>)
 8004d86:	220a      	movs	r2, #10
 8004d88:	601a      	str	r2, [r3, #0]
	 break;
 8004d8a:	f001 ba3b 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  278 :    x=448 ;  y=21   ;  width=11  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=11   ;
 8004d8e:	4b61      	ldr	r3, [pc, #388]	; (8004f14 <Odczytaj_znak_S16_uc8+0x3114>)
 8004d90:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 8004d94:	601a      	str	r2, [r3, #0]
 8004d96:	4b60      	ldr	r3, [pc, #384]	; (8004f18 <Odczytaj_znak_S16_uc8+0x3118>)
 8004d98:	2215      	movs	r2, #21
 8004d9a:	601a      	str	r2, [r3, #0]
 8004d9c:	4b5f      	ldr	r3, [pc, #380]	; (8004f1c <Odczytaj_znak_S16_uc8+0x311c>)
 8004d9e:	220b      	movs	r2, #11
 8004da0:	601a      	str	r2, [r3, #0]
 8004da2:	4b5f      	ldr	r3, [pc, #380]	; (8004f20 <Odczytaj_znak_S16_uc8+0x3120>)
 8004da4:	2211      	movs	r2, #17
 8004da6:	601a      	str	r2, [r3, #0]
 8004da8:	4b5e      	ldr	r3, [pc, #376]	; (8004f24 <Odczytaj_znak_S16_uc8+0x3124>)
 8004daa:	2200      	movs	r2, #0
 8004dac:	601a      	str	r2, [r3, #0]
 8004dae:	4b5e      	ldr	r3, [pc, #376]	; (8004f28 <Odczytaj_znak_S16_uc8+0x3128>)
 8004db0:	f04f 32ff 	mov.w	r2, #4294967295
 8004db4:	601a      	str	r2, [r3, #0]
 8004db6:	4b5d      	ldr	r3, [pc, #372]	; (8004f2c <Odczytaj_znak_S16_uc8+0x312c>)
 8004db8:	220b      	movs	r2, #11
 8004dba:	601a      	str	r2, [r3, #0]
	 break;
 8004dbc:	f001 ba22 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  279 :    x=451 ;  y=103  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 8004dc0:	4b54      	ldr	r3, [pc, #336]	; (8004f14 <Odczytaj_znak_S16_uc8+0x3114>)
 8004dc2:	f240 12c3 	movw	r2, #451	; 0x1c3
 8004dc6:	601a      	str	r2, [r3, #0]
 8004dc8:	4b53      	ldr	r3, [pc, #332]	; (8004f18 <Odczytaj_znak_S16_uc8+0x3118>)
 8004dca:	2267      	movs	r2, #103	; 0x67
 8004dcc:	601a      	str	r2, [r3, #0]
 8004dce:	4b53      	ldr	r3, [pc, #332]	; (8004f1c <Odczytaj_znak_S16_uc8+0x311c>)
 8004dd0:	220a      	movs	r2, #10
 8004dd2:	601a      	str	r2, [r3, #0]
 8004dd4:	4b52      	ldr	r3, [pc, #328]	; (8004f20 <Odczytaj_znak_S16_uc8+0x3120>)
 8004dd6:	220e      	movs	r2, #14
 8004dd8:	601a      	str	r2, [r3, #0]
 8004dda:	4b52      	ldr	r3, [pc, #328]	; (8004f24 <Odczytaj_znak_S16_uc8+0x3124>)
 8004ddc:	2200      	movs	r2, #0
 8004dde:	601a      	str	r2, [r3, #0]
 8004de0:	4b51      	ldr	r3, [pc, #324]	; (8004f28 <Odczytaj_znak_S16_uc8+0x3128>)
 8004de2:	2201      	movs	r2, #1
 8004de4:	601a      	str	r2, [r3, #0]
 8004de6:	4b51      	ldr	r3, [pc, #324]	; (8004f2c <Odczytaj_znak_S16_uc8+0x312c>)
 8004de8:	220a      	movs	r2, #10
 8004dea:	601a      	str	r2, [r3, #0]
	 break;
 8004dec:	f001 ba0a 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  280 :    x=459 ;  y=21   ;  width=10  ;  height=17   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 8004df0:	4b48      	ldr	r3, [pc, #288]	; (8004f14 <Odczytaj_znak_S16_uc8+0x3114>)
 8004df2:	f240 12cb 	movw	r2, #459	; 0x1cb
 8004df6:	601a      	str	r2, [r3, #0]
 8004df8:	4b47      	ldr	r3, [pc, #284]	; (8004f18 <Odczytaj_znak_S16_uc8+0x3118>)
 8004dfa:	2215      	movs	r2, #21
 8004dfc:	601a      	str	r2, [r3, #0]
 8004dfe:	4b47      	ldr	r3, [pc, #284]	; (8004f1c <Odczytaj_znak_S16_uc8+0x311c>)
 8004e00:	220a      	movs	r2, #10
 8004e02:	601a      	str	r2, [r3, #0]
 8004e04:	4b46      	ldr	r3, [pc, #280]	; (8004f20 <Odczytaj_znak_S16_uc8+0x3120>)
 8004e06:	2211      	movs	r2, #17
 8004e08:	601a      	str	r2, [r3, #0]
 8004e0a:	4b46      	ldr	r3, [pc, #280]	; (8004f24 <Odczytaj_znak_S16_uc8+0x3124>)
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	601a      	str	r2, [r3, #0]
 8004e10:	4b45      	ldr	r3, [pc, #276]	; (8004f28 <Odczytaj_znak_S16_uc8+0x3128>)
 8004e12:	2201      	movs	r2, #1
 8004e14:	601a      	str	r2, [r3, #0]
 8004e16:	4b45      	ldr	r3, [pc, #276]	; (8004f2c <Odczytaj_znak_S16_uc8+0x312c>)
 8004e18:	220a      	movs	r2, #10
 8004e1a:	601a      	str	r2, [r3, #0]
	 break;
 8004e1c:	f001 b9f2 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  281 :    x=461 ;  y=103  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=5    ;  xadvance=10   ;
 8004e20:	4b3c      	ldr	r3, [pc, #240]	; (8004f14 <Odczytaj_znak_S16_uc8+0x3114>)
 8004e22:	f240 12cd 	movw	r2, #461	; 0x1cd
 8004e26:	601a      	str	r2, [r3, #0]
 8004e28:	4b3b      	ldr	r3, [pc, #236]	; (8004f18 <Odczytaj_znak_S16_uc8+0x3118>)
 8004e2a:	2267      	movs	r2, #103	; 0x67
 8004e2c:	601a      	str	r2, [r3, #0]
 8004e2e:	4b3b      	ldr	r3, [pc, #236]	; (8004f1c <Odczytaj_znak_S16_uc8+0x311c>)
 8004e30:	220a      	movs	r2, #10
 8004e32:	601a      	str	r2, [r3, #0]
 8004e34:	4b3a      	ldr	r3, [pc, #232]	; (8004f20 <Odczytaj_znak_S16_uc8+0x3120>)
 8004e36:	220e      	movs	r2, #14
 8004e38:	601a      	str	r2, [r3, #0]
 8004e3a:	4b3a      	ldr	r3, [pc, #232]	; (8004f24 <Odczytaj_znak_S16_uc8+0x3124>)
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	601a      	str	r2, [r3, #0]
 8004e40:	4b39      	ldr	r3, [pc, #228]	; (8004f28 <Odczytaj_znak_S16_uc8+0x3128>)
 8004e42:	2205      	movs	r2, #5
 8004e44:	601a      	str	r2, [r3, #0]
 8004e46:	4b39      	ldr	r3, [pc, #228]	; (8004f2c <Odczytaj_znak_S16_uc8+0x312c>)
 8004e48:	220a      	movs	r2, #10
 8004e4a:	601a      	str	r2, [r3, #0]
	 break;
 8004e4c:	f001 b9da 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  282 :    x=469 ;  y=21   ;  width=11  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=11   ;
 8004e50:	4b30      	ldr	r3, [pc, #192]	; (8004f14 <Odczytaj_znak_S16_uc8+0x3114>)
 8004e52:	f240 12d5 	movw	r2, #469	; 0x1d5
 8004e56:	601a      	str	r2, [r3, #0]
 8004e58:	4b2f      	ldr	r3, [pc, #188]	; (8004f18 <Odczytaj_znak_S16_uc8+0x3118>)
 8004e5a:	2215      	movs	r2, #21
 8004e5c:	601a      	str	r2, [r3, #0]
 8004e5e:	4b2f      	ldr	r3, [pc, #188]	; (8004f1c <Odczytaj_znak_S16_uc8+0x311c>)
 8004e60:	220b      	movs	r2, #11
 8004e62:	601a      	str	r2, [r3, #0]
 8004e64:	4b2e      	ldr	r3, [pc, #184]	; (8004f20 <Odczytaj_znak_S16_uc8+0x3120>)
 8004e66:	2211      	movs	r2, #17
 8004e68:	601a      	str	r2, [r3, #0]
 8004e6a:	4b2e      	ldr	r3, [pc, #184]	; (8004f24 <Odczytaj_znak_S16_uc8+0x3124>)
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	601a      	str	r2, [r3, #0]
 8004e70:	4b2d      	ldr	r3, [pc, #180]	; (8004f28 <Odczytaj_znak_S16_uc8+0x3128>)
 8004e72:	f04f 32ff 	mov.w	r2, #4294967295
 8004e76:	601a      	str	r2, [r3, #0]
 8004e78:	4b2c      	ldr	r3, [pc, #176]	; (8004f2c <Odczytaj_znak_S16_uc8+0x312c>)
 8004e7a:	220b      	movs	r2, #11
 8004e7c:	601a      	str	r2, [r3, #0]
	 break;
 8004e7e:	f001 b9c1 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  283 :    x=471 ;  y=103  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 8004e82:	4b24      	ldr	r3, [pc, #144]	; (8004f14 <Odczytaj_znak_S16_uc8+0x3114>)
 8004e84:	f240 12d7 	movw	r2, #471	; 0x1d7
 8004e88:	601a      	str	r2, [r3, #0]
 8004e8a:	4b23      	ldr	r3, [pc, #140]	; (8004f18 <Odczytaj_znak_S16_uc8+0x3118>)
 8004e8c:	2267      	movs	r2, #103	; 0x67
 8004e8e:	601a      	str	r2, [r3, #0]
 8004e90:	4b22      	ldr	r3, [pc, #136]	; (8004f1c <Odczytaj_znak_S16_uc8+0x311c>)
 8004e92:	220a      	movs	r2, #10
 8004e94:	601a      	str	r2, [r3, #0]
 8004e96:	4b22      	ldr	r3, [pc, #136]	; (8004f20 <Odczytaj_znak_S16_uc8+0x3120>)
 8004e98:	220e      	movs	r2, #14
 8004e9a:	601a      	str	r2, [r3, #0]
 8004e9c:	4b21      	ldr	r3, [pc, #132]	; (8004f24 <Odczytaj_znak_S16_uc8+0x3124>)
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	601a      	str	r2, [r3, #0]
 8004ea2:	4b21      	ldr	r3, [pc, #132]	; (8004f28 <Odczytaj_znak_S16_uc8+0x3128>)
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	601a      	str	r2, [r3, #0]
 8004ea8:	4b20      	ldr	r3, [pc, #128]	; (8004f2c <Odczytaj_znak_S16_uc8+0x312c>)
 8004eaa:	220a      	movs	r2, #10
 8004eac:	601a      	str	r2, [r3, #0]
	 break;
 8004eae:	f001 b9a9 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  284 :    x=185 ;  y=0    ;  width=13  ;  height=18   ;  xoffset=0    ;  yoffset=-2   ;  xadvance=13   ;
 8004eb2:	4b18      	ldr	r3, [pc, #96]	; (8004f14 <Odczytaj_znak_S16_uc8+0x3114>)
 8004eb4:	22b9      	movs	r2, #185	; 0xb9
 8004eb6:	601a      	str	r2, [r3, #0]
 8004eb8:	4b17      	ldr	r3, [pc, #92]	; (8004f18 <Odczytaj_znak_S16_uc8+0x3118>)
 8004eba:	2200      	movs	r2, #0
 8004ebc:	601a      	str	r2, [r3, #0]
 8004ebe:	4b17      	ldr	r3, [pc, #92]	; (8004f1c <Odczytaj_znak_S16_uc8+0x311c>)
 8004ec0:	220d      	movs	r2, #13
 8004ec2:	601a      	str	r2, [r3, #0]
 8004ec4:	4b16      	ldr	r3, [pc, #88]	; (8004f20 <Odczytaj_znak_S16_uc8+0x3120>)
 8004ec6:	2212      	movs	r2, #18
 8004ec8:	601a      	str	r2, [r3, #0]
 8004eca:	4b16      	ldr	r3, [pc, #88]	; (8004f24 <Odczytaj_znak_S16_uc8+0x3124>)
 8004ecc:	2200      	movs	r2, #0
 8004ece:	601a      	str	r2, [r3, #0]
 8004ed0:	4b15      	ldr	r3, [pc, #84]	; (8004f28 <Odczytaj_znak_S16_uc8+0x3128>)
 8004ed2:	f06f 0201 	mvn.w	r2, #1
 8004ed6:	601a      	str	r2, [r3, #0]
 8004ed8:	4b14      	ldr	r3, [pc, #80]	; (8004f2c <Odczytaj_znak_S16_uc8+0x312c>)
 8004eda:	220d      	movs	r2, #13
 8004edc:	601a      	str	r2, [r3, #0]
	 break;
 8004ede:	f001 b991 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  285 :    x=480 ;  y=21   ;  width=10  ;  height=17   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 8004ee2:	4b0c      	ldr	r3, [pc, #48]	; (8004f14 <Odczytaj_znak_S16_uc8+0x3114>)
 8004ee4:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8004ee8:	601a      	str	r2, [r3, #0]
 8004eea:	4b0b      	ldr	r3, [pc, #44]	; (8004f18 <Odczytaj_znak_S16_uc8+0x3118>)
 8004eec:	2215      	movs	r2, #21
 8004eee:	601a      	str	r2, [r3, #0]
 8004ef0:	4b0a      	ldr	r3, [pc, #40]	; (8004f1c <Odczytaj_znak_S16_uc8+0x311c>)
 8004ef2:	220a      	movs	r2, #10
 8004ef4:	601a      	str	r2, [r3, #0]
 8004ef6:	4b0a      	ldr	r3, [pc, #40]	; (8004f20 <Odczytaj_znak_S16_uc8+0x3120>)
 8004ef8:	2211      	movs	r2, #17
 8004efa:	601a      	str	r2, [r3, #0]
 8004efc:	4b09      	ldr	r3, [pc, #36]	; (8004f24 <Odczytaj_znak_S16_uc8+0x3124>)
 8004efe:	2200      	movs	r2, #0
 8004f00:	601a      	str	r2, [r3, #0]
 8004f02:	4b09      	ldr	r3, [pc, #36]	; (8004f28 <Odczytaj_znak_S16_uc8+0x3128>)
 8004f04:	2201      	movs	r2, #1
 8004f06:	601a      	str	r2, [r3, #0]
 8004f08:	4b08      	ldr	r3, [pc, #32]	; (8004f2c <Odczytaj_znak_S16_uc8+0x312c>)
 8004f0a:	220a      	movs	r2, #10
 8004f0c:	601a      	str	r2, [r3, #0]
	 break;
 8004f0e:	f001 b979 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
 8004f12:	bf00      	nop
 8004f14:	2400f634 	.word	0x2400f634
 8004f18:	2401445c 	.word	0x2401445c
 8004f1c:	24014690 	.word	0x24014690
 8004f20:	24014460 	.word	0x24014460
 8004f24:	2400f630 	.word	0x2400f630
 8004f28:	2400f638 	.word	0x2400f638
 8004f2c:	2401468c 	.word	0x2401468c
	case  286 :    x=198 ;  y=0    ;  width=13  ;  height=18   ;  xoffset=0    ;  yoffset=-2   ;  xadvance=13   ;
 8004f30:	4b9b      	ldr	r3, [pc, #620]	; (80051a0 <Odczytaj_znak_S16_uc8+0x33a0>)
 8004f32:	22c6      	movs	r2, #198	; 0xc6
 8004f34:	601a      	str	r2, [r3, #0]
 8004f36:	4b9b      	ldr	r3, [pc, #620]	; (80051a4 <Odczytaj_znak_S16_uc8+0x33a4>)
 8004f38:	2200      	movs	r2, #0
 8004f3a:	601a      	str	r2, [r3, #0]
 8004f3c:	4b9a      	ldr	r3, [pc, #616]	; (80051a8 <Odczytaj_znak_S16_uc8+0x33a8>)
 8004f3e:	220d      	movs	r2, #13
 8004f40:	601a      	str	r2, [r3, #0]
 8004f42:	4b9a      	ldr	r3, [pc, #616]	; (80051ac <Odczytaj_znak_S16_uc8+0x33ac>)
 8004f44:	2212      	movs	r2, #18
 8004f46:	601a      	str	r2, [r3, #0]
 8004f48:	4b99      	ldr	r3, [pc, #612]	; (80051b0 <Odczytaj_znak_S16_uc8+0x33b0>)
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	601a      	str	r2, [r3, #0]
 8004f4e:	4b99      	ldr	r3, [pc, #612]	; (80051b4 <Odczytaj_znak_S16_uc8+0x33b4>)
 8004f50:	f06f 0201 	mvn.w	r2, #1
 8004f54:	601a      	str	r2, [r3, #0]
 8004f56:	4b98      	ldr	r3, [pc, #608]	; (80051b8 <Odczytaj_znak_S16_uc8+0x33b8>)
 8004f58:	220d      	movs	r2, #13
 8004f5a:	601a      	str	r2, [r3, #0]
	 break;
 8004f5c:	f001 b952 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  287 :    x=490 ;  y=21   ;  width=10  ;  height=17   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 8004f60:	4b8f      	ldr	r3, [pc, #572]	; (80051a0 <Odczytaj_znak_S16_uc8+0x33a0>)
 8004f62:	f44f 72f5 	mov.w	r2, #490	; 0x1ea
 8004f66:	601a      	str	r2, [r3, #0]
 8004f68:	4b8e      	ldr	r3, [pc, #568]	; (80051a4 <Odczytaj_znak_S16_uc8+0x33a4>)
 8004f6a:	2215      	movs	r2, #21
 8004f6c:	601a      	str	r2, [r3, #0]
 8004f6e:	4b8e      	ldr	r3, [pc, #568]	; (80051a8 <Odczytaj_znak_S16_uc8+0x33a8>)
 8004f70:	220a      	movs	r2, #10
 8004f72:	601a      	str	r2, [r3, #0]
 8004f74:	4b8d      	ldr	r3, [pc, #564]	; (80051ac <Odczytaj_znak_S16_uc8+0x33ac>)
 8004f76:	2211      	movs	r2, #17
 8004f78:	601a      	str	r2, [r3, #0]
 8004f7a:	4b8d      	ldr	r3, [pc, #564]	; (80051b0 <Odczytaj_znak_S16_uc8+0x33b0>)
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	601a      	str	r2, [r3, #0]
 8004f80:	4b8c      	ldr	r3, [pc, #560]	; (80051b4 <Odczytaj_znak_S16_uc8+0x33b4>)
 8004f82:	2201      	movs	r2, #1
 8004f84:	601a      	str	r2, [r3, #0]
 8004f86:	4b8c      	ldr	r3, [pc, #560]	; (80051b8 <Odczytaj_znak_S16_uc8+0x33b8>)
 8004f88:	220a      	movs	r2, #10
 8004f8a:	601a      	str	r2, [r3, #0]
	 break;
 8004f8c:	f001 b93a 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  288 :    x=211 ;  y=0    ;  width=13  ;  height=18   ;  xoffset=0    ;  yoffset=-2   ;  xadvance=13   ;
 8004f90:	4b83      	ldr	r3, [pc, #524]	; (80051a0 <Odczytaj_znak_S16_uc8+0x33a0>)
 8004f92:	22d3      	movs	r2, #211	; 0xd3
 8004f94:	601a      	str	r2, [r3, #0]
 8004f96:	4b83      	ldr	r3, [pc, #524]	; (80051a4 <Odczytaj_znak_S16_uc8+0x33a4>)
 8004f98:	2200      	movs	r2, #0
 8004f9a:	601a      	str	r2, [r3, #0]
 8004f9c:	4b82      	ldr	r3, [pc, #520]	; (80051a8 <Odczytaj_znak_S16_uc8+0x33a8>)
 8004f9e:	220d      	movs	r2, #13
 8004fa0:	601a      	str	r2, [r3, #0]
 8004fa2:	4b82      	ldr	r3, [pc, #520]	; (80051ac <Odczytaj_znak_S16_uc8+0x33ac>)
 8004fa4:	2212      	movs	r2, #18
 8004fa6:	601a      	str	r2, [r3, #0]
 8004fa8:	4b81      	ldr	r3, [pc, #516]	; (80051b0 <Odczytaj_znak_S16_uc8+0x33b0>)
 8004faa:	2200      	movs	r2, #0
 8004fac:	601a      	str	r2, [r3, #0]
 8004fae:	4b81      	ldr	r3, [pc, #516]	; (80051b4 <Odczytaj_znak_S16_uc8+0x33b4>)
 8004fb0:	f06f 0201 	mvn.w	r2, #1
 8004fb4:	601a      	str	r2, [r3, #0]
 8004fb6:	4b80      	ldr	r3, [pc, #512]	; (80051b8 <Odczytaj_znak_S16_uc8+0x33b8>)
 8004fb8:	220d      	movs	r2, #13
 8004fba:	601a      	str	r2, [r3, #0]
	 break;
 8004fbc:	f001 b922 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  289 :    x=500 ;  y=21   ;  width=10  ;  height=17   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 8004fc0:	4b77      	ldr	r3, [pc, #476]	; (80051a0 <Odczytaj_znak_S16_uc8+0x33a0>)
 8004fc2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004fc6:	601a      	str	r2, [r3, #0]
 8004fc8:	4b76      	ldr	r3, [pc, #472]	; (80051a4 <Odczytaj_znak_S16_uc8+0x33a4>)
 8004fca:	2215      	movs	r2, #21
 8004fcc:	601a      	str	r2, [r3, #0]
 8004fce:	4b76      	ldr	r3, [pc, #472]	; (80051a8 <Odczytaj_znak_S16_uc8+0x33a8>)
 8004fd0:	220a      	movs	r2, #10
 8004fd2:	601a      	str	r2, [r3, #0]
 8004fd4:	4b75      	ldr	r3, [pc, #468]	; (80051ac <Odczytaj_znak_S16_uc8+0x33ac>)
 8004fd6:	2211      	movs	r2, #17
 8004fd8:	601a      	str	r2, [r3, #0]
 8004fda:	4b75      	ldr	r3, [pc, #468]	; (80051b0 <Odczytaj_znak_S16_uc8+0x33b0>)
 8004fdc:	2200      	movs	r2, #0
 8004fde:	601a      	str	r2, [r3, #0]
 8004fe0:	4b74      	ldr	r3, [pc, #464]	; (80051b4 <Odczytaj_znak_S16_uc8+0x33b4>)
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	601a      	str	r2, [r3, #0]
 8004fe6:	4b74      	ldr	r3, [pc, #464]	; (80051b8 <Odczytaj_znak_S16_uc8+0x33b8>)
 8004fe8:	220a      	movs	r2, #10
 8004fea:	601a      	str	r2, [r3, #0]
	 break;
 8004fec:	f001 b90a 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  290 :    x=224 ;  y=0    ;  width=13  ;  height=18   ;  xoffset=0    ;  yoffset=1    ;  xadvance=13   ;
 8004ff0:	4b6b      	ldr	r3, [pc, #428]	; (80051a0 <Odczytaj_znak_S16_uc8+0x33a0>)
 8004ff2:	22e0      	movs	r2, #224	; 0xe0
 8004ff4:	601a      	str	r2, [r3, #0]
 8004ff6:	4b6b      	ldr	r3, [pc, #428]	; (80051a4 <Odczytaj_znak_S16_uc8+0x33a4>)
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	601a      	str	r2, [r3, #0]
 8004ffc:	4b6a      	ldr	r3, [pc, #424]	; (80051a8 <Odczytaj_znak_S16_uc8+0x33a8>)
 8004ffe:	220d      	movs	r2, #13
 8005000:	601a      	str	r2, [r3, #0]
 8005002:	4b6a      	ldr	r3, [pc, #424]	; (80051ac <Odczytaj_znak_S16_uc8+0x33ac>)
 8005004:	2212      	movs	r2, #18
 8005006:	601a      	str	r2, [r3, #0]
 8005008:	4b69      	ldr	r3, [pc, #420]	; (80051b0 <Odczytaj_znak_S16_uc8+0x33b0>)
 800500a:	2200      	movs	r2, #0
 800500c:	601a      	str	r2, [r3, #0]
 800500e:	4b69      	ldr	r3, [pc, #420]	; (80051b4 <Odczytaj_znak_S16_uc8+0x33b4>)
 8005010:	2201      	movs	r2, #1
 8005012:	601a      	str	r2, [r3, #0]
 8005014:	4b68      	ldr	r3, [pc, #416]	; (80051b8 <Odczytaj_znak_S16_uc8+0x33b8>)
 8005016:	220d      	movs	r2, #13
 8005018:	601a      	str	r2, [r3, #0]
	 break;
 800501a:	f001 b8f3 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  291 :    x=31  ;  y=0    ;  width=10  ;  height=19   ;  xoffset=0    ;  yoffset=0    ;  xadvance=10   ;
 800501e:	4b60      	ldr	r3, [pc, #384]	; (80051a0 <Odczytaj_znak_S16_uc8+0x33a0>)
 8005020:	221f      	movs	r2, #31
 8005022:	601a      	str	r2, [r3, #0]
 8005024:	4b5f      	ldr	r3, [pc, #380]	; (80051a4 <Odczytaj_znak_S16_uc8+0x33a4>)
 8005026:	2200      	movs	r2, #0
 8005028:	601a      	str	r2, [r3, #0]
 800502a:	4b5f      	ldr	r3, [pc, #380]	; (80051a8 <Odczytaj_znak_S16_uc8+0x33a8>)
 800502c:	220a      	movs	r2, #10
 800502e:	601a      	str	r2, [r3, #0]
 8005030:	4b5e      	ldr	r3, [pc, #376]	; (80051ac <Odczytaj_znak_S16_uc8+0x33ac>)
 8005032:	2213      	movs	r2, #19
 8005034:	601a      	str	r2, [r3, #0]
 8005036:	4b5e      	ldr	r3, [pc, #376]	; (80051b0 <Odczytaj_znak_S16_uc8+0x33b0>)
 8005038:	2200      	movs	r2, #0
 800503a:	601a      	str	r2, [r3, #0]
 800503c:	4b5d      	ldr	r3, [pc, #372]	; (80051b4 <Odczytaj_znak_S16_uc8+0x33b4>)
 800503e:	2200      	movs	r2, #0
 8005040:	601a      	str	r2, [r3, #0]
 8005042:	4b5d      	ldr	r3, [pc, #372]	; (80051b8 <Odczytaj_znak_S16_uc8+0x33b8>)
 8005044:	220a      	movs	r2, #10
 8005046:	601a      	str	r2, [r3, #0]
	 break;
 8005048:	f001 b8dc 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  292 :    x=0   ;  y=38   ;  width=11  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=11   ;
 800504c:	4b54      	ldr	r3, [pc, #336]	; (80051a0 <Odczytaj_znak_S16_uc8+0x33a0>)
 800504e:	2200      	movs	r2, #0
 8005050:	601a      	str	r2, [r3, #0]
 8005052:	4b54      	ldr	r3, [pc, #336]	; (80051a4 <Odczytaj_znak_S16_uc8+0x33a4>)
 8005054:	2226      	movs	r2, #38	; 0x26
 8005056:	601a      	str	r2, [r3, #0]
 8005058:	4b53      	ldr	r3, [pc, #332]	; (80051a8 <Odczytaj_znak_S16_uc8+0x33a8>)
 800505a:	220b      	movs	r2, #11
 800505c:	601a      	str	r2, [r3, #0]
 800505e:	4b53      	ldr	r3, [pc, #332]	; (80051ac <Odczytaj_znak_S16_uc8+0x33ac>)
 8005060:	2211      	movs	r2, #17
 8005062:	601a      	str	r2, [r3, #0]
 8005064:	4b52      	ldr	r3, [pc, #328]	; (80051b0 <Odczytaj_znak_S16_uc8+0x33b0>)
 8005066:	2200      	movs	r2, #0
 8005068:	601a      	str	r2, [r3, #0]
 800506a:	4b52      	ldr	r3, [pc, #328]	; (80051b4 <Odczytaj_znak_S16_uc8+0x33b4>)
 800506c:	f04f 32ff 	mov.w	r2, #4294967295
 8005070:	601a      	str	r2, [r3, #0]
 8005072:	4b51      	ldr	r3, [pc, #324]	; (80051b8 <Odczytaj_znak_S16_uc8+0x33b8>)
 8005074:	220b      	movs	r2, #11
 8005076:	601a      	str	r2, [r3, #0]
	 break;
 8005078:	f001 b8c4 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  293 :    x=11  ;  y=38   ;  width=9   ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=9    ;
 800507c:	4b48      	ldr	r3, [pc, #288]	; (80051a0 <Odczytaj_znak_S16_uc8+0x33a0>)
 800507e:	220b      	movs	r2, #11
 8005080:	601a      	str	r2, [r3, #0]
 8005082:	4b48      	ldr	r3, [pc, #288]	; (80051a4 <Odczytaj_znak_S16_uc8+0x33a4>)
 8005084:	2226      	movs	r2, #38	; 0x26
 8005086:	601a      	str	r2, [r3, #0]
 8005088:	4b47      	ldr	r3, [pc, #284]	; (80051a8 <Odczytaj_znak_S16_uc8+0x33a8>)
 800508a:	2209      	movs	r2, #9
 800508c:	601a      	str	r2, [r3, #0]
 800508e:	4b47      	ldr	r3, [pc, #284]	; (80051ac <Odczytaj_znak_S16_uc8+0x33ac>)
 8005090:	2211      	movs	r2, #17
 8005092:	601a      	str	r2, [r3, #0]
 8005094:	4b46      	ldr	r3, [pc, #280]	; (80051b0 <Odczytaj_znak_S16_uc8+0x33b0>)
 8005096:	2200      	movs	r2, #0
 8005098:	601a      	str	r2, [r3, #0]
 800509a:	4b46      	ldr	r3, [pc, #280]	; (80051b4 <Odczytaj_znak_S16_uc8+0x33b4>)
 800509c:	f04f 32ff 	mov.w	r2, #4294967295
 80050a0:	601a      	str	r2, [r3, #0]
 80050a2:	4b45      	ldr	r3, [pc, #276]	; (80051b8 <Odczytaj_znak_S16_uc8+0x33b8>)
 80050a4:	2209      	movs	r2, #9
 80050a6:	601a      	str	r2, [r3, #0]
	 break;
 80050a8:	f001 b8ac 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  294 :    x=481 ;  y=103  ;  width=13  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=13   ;
 80050ac:	4b3c      	ldr	r3, [pc, #240]	; (80051a0 <Odczytaj_znak_S16_uc8+0x33a0>)
 80050ae:	f240 12e1 	movw	r2, #481	; 0x1e1
 80050b2:	601a      	str	r2, [r3, #0]
 80050b4:	4b3b      	ldr	r3, [pc, #236]	; (80051a4 <Odczytaj_znak_S16_uc8+0x33a4>)
 80050b6:	2267      	movs	r2, #103	; 0x67
 80050b8:	601a      	str	r2, [r3, #0]
 80050ba:	4b3b      	ldr	r3, [pc, #236]	; (80051a8 <Odczytaj_znak_S16_uc8+0x33a8>)
 80050bc:	220d      	movs	r2, #13
 80050be:	601a      	str	r2, [r3, #0]
 80050c0:	4b3a      	ldr	r3, [pc, #232]	; (80051ac <Odczytaj_znak_S16_uc8+0x33ac>)
 80050c2:	220e      	movs	r2, #14
 80050c4:	601a      	str	r2, [r3, #0]
 80050c6:	4b3a      	ldr	r3, [pc, #232]	; (80051b0 <Odczytaj_znak_S16_uc8+0x33b0>)
 80050c8:	2200      	movs	r2, #0
 80050ca:	601a      	str	r2, [r3, #0]
 80050cc:	4b39      	ldr	r3, [pc, #228]	; (80051b4 <Odczytaj_znak_S16_uc8+0x33b4>)
 80050ce:	2201      	movs	r2, #1
 80050d0:	601a      	str	r2, [r3, #0]
 80050d2:	4b39      	ldr	r3, [pc, #228]	; (80051b8 <Odczytaj_znak_S16_uc8+0x33b8>)
 80050d4:	220d      	movs	r2, #13
 80050d6:	601a      	str	r2, [r3, #0]
	 break;
 80050d8:	f001 b894 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  295 :    x=494 ;  y=103  ;  width=11  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=11   ;
 80050dc:	4b30      	ldr	r3, [pc, #192]	; (80051a0 <Odczytaj_znak_S16_uc8+0x33a0>)
 80050de:	f44f 72f7 	mov.w	r2, #494	; 0x1ee
 80050e2:	601a      	str	r2, [r3, #0]
 80050e4:	4b2f      	ldr	r3, [pc, #188]	; (80051a4 <Odczytaj_znak_S16_uc8+0x33a4>)
 80050e6:	2267      	movs	r2, #103	; 0x67
 80050e8:	601a      	str	r2, [r3, #0]
 80050ea:	4b2f      	ldr	r3, [pc, #188]	; (80051a8 <Odczytaj_znak_S16_uc8+0x33a8>)
 80050ec:	220b      	movs	r2, #11
 80050ee:	601a      	str	r2, [r3, #0]
 80050f0:	4b2e      	ldr	r3, [pc, #184]	; (80051ac <Odczytaj_znak_S16_uc8+0x33ac>)
 80050f2:	220e      	movs	r2, #14
 80050f4:	601a      	str	r2, [r3, #0]
 80050f6:	4b2e      	ldr	r3, [pc, #184]	; (80051b0 <Odczytaj_znak_S16_uc8+0x33b0>)
 80050f8:	2200      	movs	r2, #0
 80050fa:	601a      	str	r2, [r3, #0]
 80050fc:	4b2d      	ldr	r3, [pc, #180]	; (80051b4 <Odczytaj_znak_S16_uc8+0x33b4>)
 80050fe:	2201      	movs	r2, #1
 8005100:	601a      	str	r2, [r3, #0]
 8005102:	4b2d      	ldr	r3, [pc, #180]	; (80051b8 <Odczytaj_znak_S16_uc8+0x33b8>)
 8005104:	220b      	movs	r2, #11
 8005106:	601a      	str	r2, [r3, #0]
	 break;
 8005108:	f001 b87c 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  296 :    x=237 ;  y=0    ;  width=7   ;  height=18   ;  xoffset=-1   ;  yoffset=-2   ;  xadvance=5    ;
 800510c:	4b24      	ldr	r3, [pc, #144]	; (80051a0 <Odczytaj_znak_S16_uc8+0x33a0>)
 800510e:	22ed      	movs	r2, #237	; 0xed
 8005110:	601a      	str	r2, [r3, #0]
 8005112:	4b24      	ldr	r3, [pc, #144]	; (80051a4 <Odczytaj_znak_S16_uc8+0x33a4>)
 8005114:	2200      	movs	r2, #0
 8005116:	601a      	str	r2, [r3, #0]
 8005118:	4b23      	ldr	r3, [pc, #140]	; (80051a8 <Odczytaj_znak_S16_uc8+0x33a8>)
 800511a:	2207      	movs	r2, #7
 800511c:	601a      	str	r2, [r3, #0]
 800511e:	4b23      	ldr	r3, [pc, #140]	; (80051ac <Odczytaj_znak_S16_uc8+0x33ac>)
 8005120:	2212      	movs	r2, #18
 8005122:	601a      	str	r2, [r3, #0]
 8005124:	4b22      	ldr	r3, [pc, #136]	; (80051b0 <Odczytaj_znak_S16_uc8+0x33b0>)
 8005126:	f04f 32ff 	mov.w	r2, #4294967295
 800512a:	601a      	str	r2, [r3, #0]
 800512c:	4b21      	ldr	r3, [pc, #132]	; (80051b4 <Odczytaj_znak_S16_uc8+0x33b4>)
 800512e:	f06f 0201 	mvn.w	r2, #1
 8005132:	601a      	str	r2, [r3, #0]
 8005134:	4b20      	ldr	r3, [pc, #128]	; (80051b8 <Odczytaj_znak_S16_uc8+0x33b8>)
 8005136:	2205      	movs	r2, #5
 8005138:	601a      	str	r2, [r3, #0]
	 break;
 800513a:	f001 b863 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  297 :    x=0   ;  y=117  ;  width=7   ;  height=14   ;  xoffset=-1   ;  yoffset=1    ;  xadvance=4    ;
 800513e:	4b18      	ldr	r3, [pc, #96]	; (80051a0 <Odczytaj_znak_S16_uc8+0x33a0>)
 8005140:	2200      	movs	r2, #0
 8005142:	601a      	str	r2, [r3, #0]
 8005144:	4b17      	ldr	r3, [pc, #92]	; (80051a4 <Odczytaj_znak_S16_uc8+0x33a4>)
 8005146:	2275      	movs	r2, #117	; 0x75
 8005148:	601a      	str	r2, [r3, #0]
 800514a:	4b17      	ldr	r3, [pc, #92]	; (80051a8 <Odczytaj_znak_S16_uc8+0x33a8>)
 800514c:	2207      	movs	r2, #7
 800514e:	601a      	str	r2, [r3, #0]
 8005150:	4b16      	ldr	r3, [pc, #88]	; (80051ac <Odczytaj_znak_S16_uc8+0x33ac>)
 8005152:	220e      	movs	r2, #14
 8005154:	601a      	str	r2, [r3, #0]
 8005156:	4b16      	ldr	r3, [pc, #88]	; (80051b0 <Odczytaj_znak_S16_uc8+0x33b0>)
 8005158:	f04f 32ff 	mov.w	r2, #4294967295
 800515c:	601a      	str	r2, [r3, #0]
 800515e:	4b15      	ldr	r3, [pc, #84]	; (80051b4 <Odczytaj_znak_S16_uc8+0x33b4>)
 8005160:	2201      	movs	r2, #1
 8005162:	601a      	str	r2, [r3, #0]
 8005164:	4b14      	ldr	r3, [pc, #80]	; (80051b8 <Odczytaj_znak_S16_uc8+0x33b8>)
 8005166:	2204      	movs	r2, #4
 8005168:	601a      	str	r2, [r3, #0]
	 break;
 800516a:	f001 b84b 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  298 :    x=20  ;  y=38   ;  width=7   ;  height=17   ;  xoffset=-1   ;  yoffset=-1   ;  xadvance=5    ;
 800516e:	4b0c      	ldr	r3, [pc, #48]	; (80051a0 <Odczytaj_znak_S16_uc8+0x33a0>)
 8005170:	2214      	movs	r2, #20
 8005172:	601a      	str	r2, [r3, #0]
 8005174:	4b0b      	ldr	r3, [pc, #44]	; (80051a4 <Odczytaj_znak_S16_uc8+0x33a4>)
 8005176:	2226      	movs	r2, #38	; 0x26
 8005178:	601a      	str	r2, [r3, #0]
 800517a:	4b0b      	ldr	r3, [pc, #44]	; (80051a8 <Odczytaj_znak_S16_uc8+0x33a8>)
 800517c:	2207      	movs	r2, #7
 800517e:	601a      	str	r2, [r3, #0]
 8005180:	4b0a      	ldr	r3, [pc, #40]	; (80051ac <Odczytaj_znak_S16_uc8+0x33ac>)
 8005182:	2211      	movs	r2, #17
 8005184:	601a      	str	r2, [r3, #0]
 8005186:	4b0a      	ldr	r3, [pc, #40]	; (80051b0 <Odczytaj_znak_S16_uc8+0x33b0>)
 8005188:	f04f 32ff 	mov.w	r2, #4294967295
 800518c:	601a      	str	r2, [r3, #0]
 800518e:	4b09      	ldr	r3, [pc, #36]	; (80051b4 <Odczytaj_znak_S16_uc8+0x33b4>)
 8005190:	f04f 32ff 	mov.w	r2, #4294967295
 8005194:	601a      	str	r2, [r3, #0]
 8005196:	4b08      	ldr	r3, [pc, #32]	; (80051b8 <Odczytaj_znak_S16_uc8+0x33b8>)
 8005198:	2205      	movs	r2, #5
 800519a:	601a      	str	r2, [r3, #0]
	 break;
 800519c:	f001 b832 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
 80051a0:	2400f634 	.word	0x2400f634
 80051a4:	2401445c 	.word	0x2401445c
 80051a8:	24014690 	.word	0x24014690
 80051ac:	24014460 	.word	0x24014460
 80051b0:	2400f630 	.word	0x2400f630
 80051b4:	2400f638 	.word	0x2400f638
 80051b8:	2401468c 	.word	0x2401468c
	case  299 :    x=7   ;  y=117  ;  width=7   ;  height=14   ;  xoffset=-1   ;  yoffset=1    ;  xadvance=5    ;
 80051bc:	4b98      	ldr	r3, [pc, #608]	; (8005420 <Odczytaj_znak_S16_uc8+0x3620>)
 80051be:	2207      	movs	r2, #7
 80051c0:	601a      	str	r2, [r3, #0]
 80051c2:	4b98      	ldr	r3, [pc, #608]	; (8005424 <Odczytaj_znak_S16_uc8+0x3624>)
 80051c4:	2275      	movs	r2, #117	; 0x75
 80051c6:	601a      	str	r2, [r3, #0]
 80051c8:	4b97      	ldr	r3, [pc, #604]	; (8005428 <Odczytaj_znak_S16_uc8+0x3628>)
 80051ca:	2207      	movs	r2, #7
 80051cc:	601a      	str	r2, [r3, #0]
 80051ce:	4b97      	ldr	r3, [pc, #604]	; (800542c <Odczytaj_znak_S16_uc8+0x362c>)
 80051d0:	220e      	movs	r2, #14
 80051d2:	601a      	str	r2, [r3, #0]
 80051d4:	4b96      	ldr	r3, [pc, #600]	; (8005430 <Odczytaj_znak_S16_uc8+0x3630>)
 80051d6:	f04f 32ff 	mov.w	r2, #4294967295
 80051da:	601a      	str	r2, [r3, #0]
 80051dc:	4b95      	ldr	r3, [pc, #596]	; (8005434 <Odczytaj_znak_S16_uc8+0x3634>)
 80051de:	2201      	movs	r2, #1
 80051e0:	601a      	str	r2, [r3, #0]
 80051e2:	4b95      	ldr	r3, [pc, #596]	; (8005438 <Odczytaj_znak_S16_uc8+0x3638>)
 80051e4:	2205      	movs	r2, #5
 80051e6:	601a      	str	r2, [r3, #0]
	 break;
 80051e8:	f001 b80c 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  300 :    x=244 ;  y=0    ;  width=6   ;  height=18   ;  xoffset=-1   ;  yoffset=-2   ;  xadvance=4    ;
 80051ec:	4b8c      	ldr	r3, [pc, #560]	; (8005420 <Odczytaj_znak_S16_uc8+0x3620>)
 80051ee:	22f4      	movs	r2, #244	; 0xf4
 80051f0:	601a      	str	r2, [r3, #0]
 80051f2:	4b8c      	ldr	r3, [pc, #560]	; (8005424 <Odczytaj_znak_S16_uc8+0x3624>)
 80051f4:	2200      	movs	r2, #0
 80051f6:	601a      	str	r2, [r3, #0]
 80051f8:	4b8b      	ldr	r3, [pc, #556]	; (8005428 <Odczytaj_znak_S16_uc8+0x3628>)
 80051fa:	2206      	movs	r2, #6
 80051fc:	601a      	str	r2, [r3, #0]
 80051fe:	4b8b      	ldr	r3, [pc, #556]	; (800542c <Odczytaj_znak_S16_uc8+0x362c>)
 8005200:	2212      	movs	r2, #18
 8005202:	601a      	str	r2, [r3, #0]
 8005204:	4b8a      	ldr	r3, [pc, #552]	; (8005430 <Odczytaj_znak_S16_uc8+0x3630>)
 8005206:	f04f 32ff 	mov.w	r2, #4294967295
 800520a:	601a      	str	r2, [r3, #0]
 800520c:	4b89      	ldr	r3, [pc, #548]	; (8005434 <Odczytaj_znak_S16_uc8+0x3634>)
 800520e:	f06f 0201 	mvn.w	r2, #1
 8005212:	601a      	str	r2, [r3, #0]
 8005214:	4b88      	ldr	r3, [pc, #544]	; (8005438 <Odczytaj_znak_S16_uc8+0x3638>)
 8005216:	2204      	movs	r2, #4
 8005218:	601a      	str	r2, [r3, #0]
	 break;
 800521a:	f000 bff3 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  301 :    x=14  ;  y=117  ;  width=7   ;  height=14   ;  xoffset=-1   ;  yoffset=1    ;  xadvance=4    ;
 800521e:	4b80      	ldr	r3, [pc, #512]	; (8005420 <Odczytaj_znak_S16_uc8+0x3620>)
 8005220:	220e      	movs	r2, #14
 8005222:	601a      	str	r2, [r3, #0]
 8005224:	4b7f      	ldr	r3, [pc, #508]	; (8005424 <Odczytaj_znak_S16_uc8+0x3624>)
 8005226:	2275      	movs	r2, #117	; 0x75
 8005228:	601a      	str	r2, [r3, #0]
 800522a:	4b7f      	ldr	r3, [pc, #508]	; (8005428 <Odczytaj_znak_S16_uc8+0x3628>)
 800522c:	2207      	movs	r2, #7
 800522e:	601a      	str	r2, [r3, #0]
 8005230:	4b7e      	ldr	r3, [pc, #504]	; (800542c <Odczytaj_znak_S16_uc8+0x362c>)
 8005232:	220e      	movs	r2, #14
 8005234:	601a      	str	r2, [r3, #0]
 8005236:	4b7e      	ldr	r3, [pc, #504]	; (8005430 <Odczytaj_znak_S16_uc8+0x3630>)
 8005238:	f04f 32ff 	mov.w	r2, #4294967295
 800523c:	601a      	str	r2, [r3, #0]
 800523e:	4b7d      	ldr	r3, [pc, #500]	; (8005434 <Odczytaj_znak_S16_uc8+0x3634>)
 8005240:	2201      	movs	r2, #1
 8005242:	601a      	str	r2, [r3, #0]
 8005244:	4b7c      	ldr	r3, [pc, #496]	; (8005438 <Odczytaj_znak_S16_uc8+0x3638>)
 8005246:	2204      	movs	r2, #4
 8005248:	601a      	str	r2, [r3, #0]
	 break;
 800524a:	f000 bfdb 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  302 :    x=27  ;  y=38   ;  width=5   ;  height=17   ;  xoffset=0    ;  yoffset=1    ;  xadvance=5    ;
 800524e:	4b74      	ldr	r3, [pc, #464]	; (8005420 <Odczytaj_znak_S16_uc8+0x3620>)
 8005250:	221b      	movs	r2, #27
 8005252:	601a      	str	r2, [r3, #0]
 8005254:	4b73      	ldr	r3, [pc, #460]	; (8005424 <Odczytaj_znak_S16_uc8+0x3624>)
 8005256:	2226      	movs	r2, #38	; 0x26
 8005258:	601a      	str	r2, [r3, #0]
 800525a:	4b73      	ldr	r3, [pc, #460]	; (8005428 <Odczytaj_znak_S16_uc8+0x3628>)
 800525c:	2205      	movs	r2, #5
 800525e:	601a      	str	r2, [r3, #0]
 8005260:	4b72      	ldr	r3, [pc, #456]	; (800542c <Odczytaj_znak_S16_uc8+0x362c>)
 8005262:	2211      	movs	r2, #17
 8005264:	601a      	str	r2, [r3, #0]
 8005266:	4b72      	ldr	r3, [pc, #456]	; (8005430 <Odczytaj_znak_S16_uc8+0x3630>)
 8005268:	2200      	movs	r2, #0
 800526a:	601a      	str	r2, [r3, #0]
 800526c:	4b71      	ldr	r3, [pc, #452]	; (8005434 <Odczytaj_znak_S16_uc8+0x3634>)
 800526e:	2201      	movs	r2, #1
 8005270:	601a      	str	r2, [r3, #0]
 8005272:	4b71      	ldr	r3, [pc, #452]	; (8005438 <Odczytaj_znak_S16_uc8+0x3638>)
 8005274:	2205      	movs	r2, #5
 8005276:	601a      	str	r2, [r3, #0]
	 break;
 8005278:	f000 bfc4 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  303 :    x=32  ;  y=38   ;  width=5   ;  height=17   ;  xoffset=0    ;  yoffset=1    ;  xadvance=5    ;
 800527c:	4b68      	ldr	r3, [pc, #416]	; (8005420 <Odczytaj_znak_S16_uc8+0x3620>)
 800527e:	2220      	movs	r2, #32
 8005280:	601a      	str	r2, [r3, #0]
 8005282:	4b68      	ldr	r3, [pc, #416]	; (8005424 <Odczytaj_znak_S16_uc8+0x3624>)
 8005284:	2226      	movs	r2, #38	; 0x26
 8005286:	601a      	str	r2, [r3, #0]
 8005288:	4b67      	ldr	r3, [pc, #412]	; (8005428 <Odczytaj_znak_S16_uc8+0x3628>)
 800528a:	2205      	movs	r2, #5
 800528c:	601a      	str	r2, [r3, #0]
 800528e:	4b67      	ldr	r3, [pc, #412]	; (800542c <Odczytaj_znak_S16_uc8+0x362c>)
 8005290:	2211      	movs	r2, #17
 8005292:	601a      	str	r2, [r3, #0]
 8005294:	4b66      	ldr	r3, [pc, #408]	; (8005430 <Odczytaj_znak_S16_uc8+0x3630>)
 8005296:	2200      	movs	r2, #0
 8005298:	601a      	str	r2, [r3, #0]
 800529a:	4b66      	ldr	r3, [pc, #408]	; (8005434 <Odczytaj_znak_S16_uc8+0x3634>)
 800529c:	2201      	movs	r2, #1
 800529e:	601a      	str	r2, [r3, #0]
 80052a0:	4b65      	ldr	r3, [pc, #404]	; (8005438 <Odczytaj_znak_S16_uc8+0x3638>)
 80052a2:	2205      	movs	r2, #5
 80052a4:	601a      	str	r2, [r3, #0]
	 break;
 80052a6:	f000 bfad 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  304 :    x=37  ;  y=38   ;  width=4   ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=4    ;
 80052aa:	4b5d      	ldr	r3, [pc, #372]	; (8005420 <Odczytaj_znak_S16_uc8+0x3620>)
 80052ac:	2225      	movs	r2, #37	; 0x25
 80052ae:	601a      	str	r2, [r3, #0]
 80052b0:	4b5c      	ldr	r3, [pc, #368]	; (8005424 <Odczytaj_znak_S16_uc8+0x3624>)
 80052b2:	2226      	movs	r2, #38	; 0x26
 80052b4:	601a      	str	r2, [r3, #0]
 80052b6:	4b5c      	ldr	r3, [pc, #368]	; (8005428 <Odczytaj_znak_S16_uc8+0x3628>)
 80052b8:	2204      	movs	r2, #4
 80052ba:	601a      	str	r2, [r3, #0]
 80052bc:	4b5b      	ldr	r3, [pc, #364]	; (800542c <Odczytaj_znak_S16_uc8+0x362c>)
 80052be:	2211      	movs	r2, #17
 80052c0:	601a      	str	r2, [r3, #0]
 80052c2:	4b5b      	ldr	r3, [pc, #364]	; (8005430 <Odczytaj_znak_S16_uc8+0x3630>)
 80052c4:	2200      	movs	r2, #0
 80052c6:	601a      	str	r2, [r3, #0]
 80052c8:	4b5a      	ldr	r3, [pc, #360]	; (8005434 <Odczytaj_znak_S16_uc8+0x3634>)
 80052ca:	f04f 32ff 	mov.w	r2, #4294967295
 80052ce:	601a      	str	r2, [r3, #0]
 80052d0:	4b59      	ldr	r3, [pc, #356]	; (8005438 <Odczytaj_znak_S16_uc8+0x3638>)
 80052d2:	2204      	movs	r2, #4
 80052d4:	601a      	str	r2, [r3, #0]
	 break;
 80052d6:	f000 bf95 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  305 :    x=136 ;  y=201  ;  width=4   ;  height=11   ;  xoffset=0    ;  yoffset=5    ;  xadvance=4    ;
 80052da:	4b51      	ldr	r3, [pc, #324]	; (8005420 <Odczytaj_znak_S16_uc8+0x3620>)
 80052dc:	2288      	movs	r2, #136	; 0x88
 80052de:	601a      	str	r2, [r3, #0]
 80052e0:	4b50      	ldr	r3, [pc, #320]	; (8005424 <Odczytaj_znak_S16_uc8+0x3624>)
 80052e2:	22c9      	movs	r2, #201	; 0xc9
 80052e4:	601a      	str	r2, [r3, #0]
 80052e6:	4b50      	ldr	r3, [pc, #320]	; (8005428 <Odczytaj_znak_S16_uc8+0x3628>)
 80052e8:	2204      	movs	r2, #4
 80052ea:	601a      	str	r2, [r3, #0]
 80052ec:	4b4f      	ldr	r3, [pc, #316]	; (800542c <Odczytaj_znak_S16_uc8+0x362c>)
 80052ee:	220b      	movs	r2, #11
 80052f0:	601a      	str	r2, [r3, #0]
 80052f2:	4b4f      	ldr	r3, [pc, #316]	; (8005430 <Odczytaj_znak_S16_uc8+0x3630>)
 80052f4:	2200      	movs	r2, #0
 80052f6:	601a      	str	r2, [r3, #0]
 80052f8:	4b4e      	ldr	r3, [pc, #312]	; (8005434 <Odczytaj_znak_S16_uc8+0x3634>)
 80052fa:	2205      	movs	r2, #5
 80052fc:	601a      	str	r2, [r3, #0]
 80052fe:	4b4e      	ldr	r3, [pc, #312]	; (8005438 <Odczytaj_znak_S16_uc8+0x3638>)
 8005300:	2204      	movs	r2, #4
 8005302:	601a      	str	r2, [r3, #0]
	 break;
 8005304:	f000 bf7e 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  306 :    x=21  ;  y=117  ;  width=12  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=12   ;
 8005308:	4b45      	ldr	r3, [pc, #276]	; (8005420 <Odczytaj_znak_S16_uc8+0x3620>)
 800530a:	2215      	movs	r2, #21
 800530c:	601a      	str	r2, [r3, #0]
 800530e:	4b45      	ldr	r3, [pc, #276]	; (8005424 <Odczytaj_znak_S16_uc8+0x3624>)
 8005310:	2275      	movs	r2, #117	; 0x75
 8005312:	601a      	str	r2, [r3, #0]
 8005314:	4b44      	ldr	r3, [pc, #272]	; (8005428 <Odczytaj_znak_S16_uc8+0x3628>)
 8005316:	220c      	movs	r2, #12
 8005318:	601a      	str	r2, [r3, #0]
 800531a:	4b44      	ldr	r3, [pc, #272]	; (800542c <Odczytaj_znak_S16_uc8+0x362c>)
 800531c:	220e      	movs	r2, #14
 800531e:	601a      	str	r2, [r3, #0]
 8005320:	4b43      	ldr	r3, [pc, #268]	; (8005430 <Odczytaj_znak_S16_uc8+0x3630>)
 8005322:	2200      	movs	r2, #0
 8005324:	601a      	str	r2, [r3, #0]
 8005326:	4b43      	ldr	r3, [pc, #268]	; (8005434 <Odczytaj_znak_S16_uc8+0x3634>)
 8005328:	2201      	movs	r2, #1
 800532a:	601a      	str	r2, [r3, #0]
 800532c:	4b42      	ldr	r3, [pc, #264]	; (8005438 <Odczytaj_znak_S16_uc8+0x3638>)
 800532e:	220c      	movs	r2, #12
 8005330:	601a      	str	r2, [r3, #0]
	 break;
 8005332:	f000 bf67 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  307 :    x=41  ;  y=38   ;  width=8   ;  height=17   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 8005336:	4b3a      	ldr	r3, [pc, #232]	; (8005420 <Odczytaj_znak_S16_uc8+0x3620>)
 8005338:	2229      	movs	r2, #41	; 0x29
 800533a:	601a      	str	r2, [r3, #0]
 800533c:	4b39      	ldr	r3, [pc, #228]	; (8005424 <Odczytaj_znak_S16_uc8+0x3624>)
 800533e:	2226      	movs	r2, #38	; 0x26
 8005340:	601a      	str	r2, [r3, #0]
 8005342:	4b39      	ldr	r3, [pc, #228]	; (8005428 <Odczytaj_znak_S16_uc8+0x3628>)
 8005344:	2208      	movs	r2, #8
 8005346:	601a      	str	r2, [r3, #0]
 8005348:	4b38      	ldr	r3, [pc, #224]	; (800542c <Odczytaj_znak_S16_uc8+0x362c>)
 800534a:	2211      	movs	r2, #17
 800534c:	601a      	str	r2, [r3, #0]
 800534e:	4b38      	ldr	r3, [pc, #224]	; (8005430 <Odczytaj_znak_S16_uc8+0x3630>)
 8005350:	2200      	movs	r2, #0
 8005352:	601a      	str	r2, [r3, #0]
 8005354:	4b37      	ldr	r3, [pc, #220]	; (8005434 <Odczytaj_znak_S16_uc8+0x3634>)
 8005356:	2201      	movs	r2, #1
 8005358:	601a      	str	r2, [r3, #0]
 800535a:	4b37      	ldr	r3, [pc, #220]	; (8005438 <Odczytaj_znak_S16_uc8+0x3638>)
 800535c:	2209      	movs	r2, #9
 800535e:	601a      	str	r2, [r3, #0]
	 break;
 8005360:	f000 bf50 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  308 :    x=250 ;  y=0    ;  width=11  ;  height=18   ;  xoffset=0    ;  yoffset=-2   ;  xadvance=10   ;
 8005364:	4b2e      	ldr	r3, [pc, #184]	; (8005420 <Odczytaj_znak_S16_uc8+0x3620>)
 8005366:	22fa      	movs	r2, #250	; 0xfa
 8005368:	601a      	str	r2, [r3, #0]
 800536a:	4b2e      	ldr	r3, [pc, #184]	; (8005424 <Odczytaj_znak_S16_uc8+0x3624>)
 800536c:	2200      	movs	r2, #0
 800536e:	601a      	str	r2, [r3, #0]
 8005370:	4b2d      	ldr	r3, [pc, #180]	; (8005428 <Odczytaj_znak_S16_uc8+0x3628>)
 8005372:	220b      	movs	r2, #11
 8005374:	601a      	str	r2, [r3, #0]
 8005376:	4b2d      	ldr	r3, [pc, #180]	; (800542c <Odczytaj_znak_S16_uc8+0x362c>)
 8005378:	2212      	movs	r2, #18
 800537a:	601a      	str	r2, [r3, #0]
 800537c:	4b2c      	ldr	r3, [pc, #176]	; (8005430 <Odczytaj_znak_S16_uc8+0x3630>)
 800537e:	2200      	movs	r2, #0
 8005380:	601a      	str	r2, [r3, #0]
 8005382:	4b2c      	ldr	r3, [pc, #176]	; (8005434 <Odczytaj_znak_S16_uc8+0x3634>)
 8005384:	f06f 0201 	mvn.w	r2, #1
 8005388:	601a      	str	r2, [r3, #0]
 800538a:	4b2b      	ldr	r3, [pc, #172]	; (8005438 <Odczytaj_znak_S16_uc8+0x3638>)
 800538c:	220a      	movs	r2, #10
 800538e:	601a      	str	r2, [r3, #0]
	 break;
 8005390:	f000 bf38 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  309 :    x=49  ;  y=38   ;  width=8   ;  height=17   ;  xoffset=-2   ;  yoffset=1    ;  xadvance=4    ;
 8005394:	4b22      	ldr	r3, [pc, #136]	; (8005420 <Odczytaj_znak_S16_uc8+0x3620>)
 8005396:	2231      	movs	r2, #49	; 0x31
 8005398:	601a      	str	r2, [r3, #0]
 800539a:	4b22      	ldr	r3, [pc, #136]	; (8005424 <Odczytaj_znak_S16_uc8+0x3624>)
 800539c:	2226      	movs	r2, #38	; 0x26
 800539e:	601a      	str	r2, [r3, #0]
 80053a0:	4b21      	ldr	r3, [pc, #132]	; (8005428 <Odczytaj_znak_S16_uc8+0x3628>)
 80053a2:	2208      	movs	r2, #8
 80053a4:	601a      	str	r2, [r3, #0]
 80053a6:	4b21      	ldr	r3, [pc, #132]	; (800542c <Odczytaj_znak_S16_uc8+0x362c>)
 80053a8:	2211      	movs	r2, #17
 80053aa:	601a      	str	r2, [r3, #0]
 80053ac:	4b20      	ldr	r3, [pc, #128]	; (8005430 <Odczytaj_znak_S16_uc8+0x3630>)
 80053ae:	f06f 0201 	mvn.w	r2, #1
 80053b2:	601a      	str	r2, [r3, #0]
 80053b4:	4b1f      	ldr	r3, [pc, #124]	; (8005434 <Odczytaj_znak_S16_uc8+0x3634>)
 80053b6:	2201      	movs	r2, #1
 80053b8:	601a      	str	r2, [r3, #0]
 80053ba:	4b1f      	ldr	r3, [pc, #124]	; (8005438 <Odczytaj_znak_S16_uc8+0x3638>)
 80053bc:	2204      	movs	r2, #4
 80053be:	601a      	str	r2, [r3, #0]
	 break;
 80053c0:	f000 bf20 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  310 :    x=41  ;  y=0    ;  width=13  ;  height=19   ;  xoffset=0    ;  yoffset=1    ;  xadvance=12   ;
 80053c4:	4b16      	ldr	r3, [pc, #88]	; (8005420 <Odczytaj_znak_S16_uc8+0x3620>)
 80053c6:	2229      	movs	r2, #41	; 0x29
 80053c8:	601a      	str	r2, [r3, #0]
 80053ca:	4b16      	ldr	r3, [pc, #88]	; (8005424 <Odczytaj_znak_S16_uc8+0x3624>)
 80053cc:	2200      	movs	r2, #0
 80053ce:	601a      	str	r2, [r3, #0]
 80053d0:	4b15      	ldr	r3, [pc, #84]	; (8005428 <Odczytaj_znak_S16_uc8+0x3628>)
 80053d2:	220d      	movs	r2, #13
 80053d4:	601a      	str	r2, [r3, #0]
 80053d6:	4b15      	ldr	r3, [pc, #84]	; (800542c <Odczytaj_znak_S16_uc8+0x362c>)
 80053d8:	2213      	movs	r2, #19
 80053da:	601a      	str	r2, [r3, #0]
 80053dc:	4b14      	ldr	r3, [pc, #80]	; (8005430 <Odczytaj_znak_S16_uc8+0x3630>)
 80053de:	2200      	movs	r2, #0
 80053e0:	601a      	str	r2, [r3, #0]
 80053e2:	4b14      	ldr	r3, [pc, #80]	; (8005434 <Odczytaj_znak_S16_uc8+0x3634>)
 80053e4:	2201      	movs	r2, #1
 80053e6:	601a      	str	r2, [r3, #0]
 80053e8:	4b13      	ldr	r3, [pc, #76]	; (8005438 <Odczytaj_znak_S16_uc8+0x3638>)
 80053ea:	220c      	movs	r2, #12
 80053ec:	601a      	str	r2, [r3, #0]
	 break;
 80053ee:	f000 bf09 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  311 :    x=54  ;  y=0    ;  width=10  ;  height=19   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 80053f2:	4b0b      	ldr	r3, [pc, #44]	; (8005420 <Odczytaj_znak_S16_uc8+0x3620>)
 80053f4:	2236      	movs	r2, #54	; 0x36
 80053f6:	601a      	str	r2, [r3, #0]
 80053f8:	4b0a      	ldr	r3, [pc, #40]	; (8005424 <Odczytaj_znak_S16_uc8+0x3624>)
 80053fa:	2200      	movs	r2, #0
 80053fc:	601a      	str	r2, [r3, #0]
 80053fe:	4b0a      	ldr	r3, [pc, #40]	; (8005428 <Odczytaj_znak_S16_uc8+0x3628>)
 8005400:	220a      	movs	r2, #10
 8005402:	601a      	str	r2, [r3, #0]
 8005404:	4b09      	ldr	r3, [pc, #36]	; (800542c <Odczytaj_znak_S16_uc8+0x362c>)
 8005406:	2213      	movs	r2, #19
 8005408:	601a      	str	r2, [r3, #0]
 800540a:	4b09      	ldr	r3, [pc, #36]	; (8005430 <Odczytaj_znak_S16_uc8+0x3630>)
 800540c:	2200      	movs	r2, #0
 800540e:	601a      	str	r2, [r3, #0]
 8005410:	4b08      	ldr	r3, [pc, #32]	; (8005434 <Odczytaj_znak_S16_uc8+0x3634>)
 8005412:	2201      	movs	r2, #1
 8005414:	601a      	str	r2, [r3, #0]
 8005416:	4b08      	ldr	r3, [pc, #32]	; (8005438 <Odczytaj_znak_S16_uc8+0x3638>)
 8005418:	2209      	movs	r2, #9
 800541a:	601a      	str	r2, [r3, #0]
	 break;
 800541c:	f000 bef2 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
 8005420:	2400f634 	.word	0x2400f634
 8005424:	2401445c 	.word	0x2401445c
 8005428:	24014690 	.word	0x24014690
 800542c:	24014460 	.word	0x24014460
 8005430:	2400f630 	.word	0x2400f630
 8005434:	2400f638 	.word	0x2400f638
 8005438:	2401468c 	.word	0x2401468c
	case  312 :    x=140 ;  y=201  ;  width=10  ;  height=11   ;  xoffset=0    ;  yoffset=5    ;  xadvance=9    ;
 800543c:	4b97      	ldr	r3, [pc, #604]	; (800569c <Odczytaj_znak_S16_uc8+0x389c>)
 800543e:	228c      	movs	r2, #140	; 0x8c
 8005440:	601a      	str	r2, [r3, #0]
 8005442:	4b97      	ldr	r3, [pc, #604]	; (80056a0 <Odczytaj_znak_S16_uc8+0x38a0>)
 8005444:	22c9      	movs	r2, #201	; 0xc9
 8005446:	601a      	str	r2, [r3, #0]
 8005448:	4b96      	ldr	r3, [pc, #600]	; (80056a4 <Odczytaj_znak_S16_uc8+0x38a4>)
 800544a:	220a      	movs	r2, #10
 800544c:	601a      	str	r2, [r3, #0]
 800544e:	4b96      	ldr	r3, [pc, #600]	; (80056a8 <Odczytaj_znak_S16_uc8+0x38a8>)
 8005450:	220b      	movs	r2, #11
 8005452:	601a      	str	r2, [r3, #0]
 8005454:	4b95      	ldr	r3, [pc, #596]	; (80056ac <Odczytaj_znak_S16_uc8+0x38ac>)
 8005456:	2200      	movs	r2, #0
 8005458:	601a      	str	r2, [r3, #0]
 800545a:	4b95      	ldr	r3, [pc, #596]	; (80056b0 <Odczytaj_znak_S16_uc8+0x38b0>)
 800545c:	2205      	movs	r2, #5
 800545e:	601a      	str	r2, [r3, #0]
 8005460:	4b94      	ldr	r3, [pc, #592]	; (80056b4 <Odczytaj_znak_S16_uc8+0x38b4>)
 8005462:	2209      	movs	r2, #9
 8005464:	601a      	str	r2, [r3, #0]
	 break;
 8005466:	f000 becd 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  313 :    x=57  ;  y=38   ;  width=10  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=10   ;
 800546a:	4b8c      	ldr	r3, [pc, #560]	; (800569c <Odczytaj_znak_S16_uc8+0x389c>)
 800546c:	2239      	movs	r2, #57	; 0x39
 800546e:	601a      	str	r2, [r3, #0]
 8005470:	4b8b      	ldr	r3, [pc, #556]	; (80056a0 <Odczytaj_znak_S16_uc8+0x38a0>)
 8005472:	2226      	movs	r2, #38	; 0x26
 8005474:	601a      	str	r2, [r3, #0]
 8005476:	4b8b      	ldr	r3, [pc, #556]	; (80056a4 <Odczytaj_znak_S16_uc8+0x38a4>)
 8005478:	220a      	movs	r2, #10
 800547a:	601a      	str	r2, [r3, #0]
 800547c:	4b8a      	ldr	r3, [pc, #552]	; (80056a8 <Odczytaj_znak_S16_uc8+0x38a8>)
 800547e:	2211      	movs	r2, #17
 8005480:	601a      	str	r2, [r3, #0]
 8005482:	4b8a      	ldr	r3, [pc, #552]	; (80056ac <Odczytaj_znak_S16_uc8+0x38ac>)
 8005484:	2200      	movs	r2, #0
 8005486:	601a      	str	r2, [r3, #0]
 8005488:	4b89      	ldr	r3, [pc, #548]	; (80056b0 <Odczytaj_znak_S16_uc8+0x38b0>)
 800548a:	f04f 32ff 	mov.w	r2, #4294967295
 800548e:	601a      	str	r2, [r3, #0]
 8005490:	4b88      	ldr	r3, [pc, #544]	; (80056b4 <Odczytaj_znak_S16_uc8+0x38b4>)
 8005492:	220a      	movs	r2, #10
 8005494:	601a      	str	r2, [r3, #0]
	 break;
 8005496:	f000 beb5 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  314 :    x=67  ;  y=38   ;  width=5   ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=4    ;
 800549a:	4b80      	ldr	r3, [pc, #512]	; (800569c <Odczytaj_znak_S16_uc8+0x389c>)
 800549c:	2243      	movs	r2, #67	; 0x43
 800549e:	601a      	str	r2, [r3, #0]
 80054a0:	4b7f      	ldr	r3, [pc, #508]	; (80056a0 <Odczytaj_znak_S16_uc8+0x38a0>)
 80054a2:	2226      	movs	r2, #38	; 0x26
 80054a4:	601a      	str	r2, [r3, #0]
 80054a6:	4b7f      	ldr	r3, [pc, #508]	; (80056a4 <Odczytaj_znak_S16_uc8+0x38a4>)
 80054a8:	2205      	movs	r2, #5
 80054aa:	601a      	str	r2, [r3, #0]
 80054ac:	4b7e      	ldr	r3, [pc, #504]	; (80056a8 <Odczytaj_znak_S16_uc8+0x38a8>)
 80054ae:	2211      	movs	r2, #17
 80054b0:	601a      	str	r2, [r3, #0]
 80054b2:	4b7e      	ldr	r3, [pc, #504]	; (80056ac <Odczytaj_znak_S16_uc8+0x38ac>)
 80054b4:	2200      	movs	r2, #0
 80054b6:	601a      	str	r2, [r3, #0]
 80054b8:	4b7d      	ldr	r3, [pc, #500]	; (80056b0 <Odczytaj_znak_S16_uc8+0x38b0>)
 80054ba:	f04f 32ff 	mov.w	r2, #4294967295
 80054be:	601a      	str	r2, [r3, #0]
 80054c0:	4b7c      	ldr	r3, [pc, #496]	; (80056b4 <Odczytaj_znak_S16_uc8+0x38b4>)
 80054c2:	2204      	movs	r2, #4
 80054c4:	601a      	str	r2, [r3, #0]
	 break;
 80054c6:	f000 be9d 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  315 :    x=64  ;  y=0    ;  width=10  ;  height=19   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 80054ca:	4b74      	ldr	r3, [pc, #464]	; (800569c <Odczytaj_znak_S16_uc8+0x389c>)
 80054cc:	2240      	movs	r2, #64	; 0x40
 80054ce:	601a      	str	r2, [r3, #0]
 80054d0:	4b73      	ldr	r3, [pc, #460]	; (80056a0 <Odczytaj_znak_S16_uc8+0x38a0>)
 80054d2:	2200      	movs	r2, #0
 80054d4:	601a      	str	r2, [r3, #0]
 80054d6:	4b73      	ldr	r3, [pc, #460]	; (80056a4 <Odczytaj_znak_S16_uc8+0x38a4>)
 80054d8:	220a      	movs	r2, #10
 80054da:	601a      	str	r2, [r3, #0]
 80054dc:	4b72      	ldr	r3, [pc, #456]	; (80056a8 <Odczytaj_znak_S16_uc8+0x38a8>)
 80054de:	2213      	movs	r2, #19
 80054e0:	601a      	str	r2, [r3, #0]
 80054e2:	4b72      	ldr	r3, [pc, #456]	; (80056ac <Odczytaj_znak_S16_uc8+0x38ac>)
 80054e4:	2200      	movs	r2, #0
 80054e6:	601a      	str	r2, [r3, #0]
 80054e8:	4b71      	ldr	r3, [pc, #452]	; (80056b0 <Odczytaj_znak_S16_uc8+0x38b0>)
 80054ea:	2201      	movs	r2, #1
 80054ec:	601a      	str	r2, [r3, #0]
 80054ee:	4b71      	ldr	r3, [pc, #452]	; (80056b4 <Odczytaj_znak_S16_uc8+0x38b4>)
 80054f0:	220a      	movs	r2, #10
 80054f2:	601a      	str	r2, [r3, #0]
	 break;
 80054f4:	f000 be86 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  316 :    x=74  ;  y=0    ;  width=4   ;  height=19   ;  xoffset=0    ;  yoffset=1    ;  xadvance=4    ;
 80054f8:	4b68      	ldr	r3, [pc, #416]	; (800569c <Odczytaj_znak_S16_uc8+0x389c>)
 80054fa:	224a      	movs	r2, #74	; 0x4a
 80054fc:	601a      	str	r2, [r3, #0]
 80054fe:	4b68      	ldr	r3, [pc, #416]	; (80056a0 <Odczytaj_znak_S16_uc8+0x38a0>)
 8005500:	2200      	movs	r2, #0
 8005502:	601a      	str	r2, [r3, #0]
 8005504:	4b67      	ldr	r3, [pc, #412]	; (80056a4 <Odczytaj_znak_S16_uc8+0x38a4>)
 8005506:	2204      	movs	r2, #4
 8005508:	601a      	str	r2, [r3, #0]
 800550a:	4b67      	ldr	r3, [pc, #412]	; (80056a8 <Odczytaj_znak_S16_uc8+0x38a8>)
 800550c:	2213      	movs	r2, #19
 800550e:	601a      	str	r2, [r3, #0]
 8005510:	4b66      	ldr	r3, [pc, #408]	; (80056ac <Odczytaj_znak_S16_uc8+0x38ac>)
 8005512:	2200      	movs	r2, #0
 8005514:	601a      	str	r2, [r3, #0]
 8005516:	4b66      	ldr	r3, [pc, #408]	; (80056b0 <Odczytaj_znak_S16_uc8+0x38b0>)
 8005518:	2201      	movs	r2, #1
 800551a:	601a      	str	r2, [r3, #0]
 800551c:	4b65      	ldr	r3, [pc, #404]	; (80056b4 <Odczytaj_znak_S16_uc8+0x38b4>)
 800551e:	2204      	movs	r2, #4
 8005520:	601a      	str	r2, [r3, #0]
	 break;
 8005522:	f000 be6f 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  317 :    x=33  ;  y=117  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 8005526:	4b5d      	ldr	r3, [pc, #372]	; (800569c <Odczytaj_znak_S16_uc8+0x389c>)
 8005528:	2221      	movs	r2, #33	; 0x21
 800552a:	601a      	str	r2, [r3, #0]
 800552c:	4b5c      	ldr	r3, [pc, #368]	; (80056a0 <Odczytaj_znak_S16_uc8+0x38a0>)
 800552e:	2275      	movs	r2, #117	; 0x75
 8005530:	601a      	str	r2, [r3, #0]
 8005532:	4b5c      	ldr	r3, [pc, #368]	; (80056a4 <Odczytaj_znak_S16_uc8+0x38a4>)
 8005534:	220a      	movs	r2, #10
 8005536:	601a      	str	r2, [r3, #0]
 8005538:	4b5b      	ldr	r3, [pc, #364]	; (80056a8 <Odczytaj_znak_S16_uc8+0x38a8>)
 800553a:	220e      	movs	r2, #14
 800553c:	601a      	str	r2, [r3, #0]
 800553e:	4b5b      	ldr	r3, [pc, #364]	; (80056ac <Odczytaj_znak_S16_uc8+0x38ac>)
 8005540:	2200      	movs	r2, #0
 8005542:	601a      	str	r2, [r3, #0]
 8005544:	4b5a      	ldr	r3, [pc, #360]	; (80056b0 <Odczytaj_znak_S16_uc8+0x38b0>)
 8005546:	2201      	movs	r2, #1
 8005548:	601a      	str	r2, [r3, #0]
 800554a:	4b5a      	ldr	r3, [pc, #360]	; (80056b4 <Odczytaj_znak_S16_uc8+0x38b4>)
 800554c:	220a      	movs	r2, #10
 800554e:	601a      	str	r2, [r3, #0]
	 break;
 8005550:	f000 be58 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  318 :    x=43  ;  y=117  ;  width=7   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=7    ;
 8005554:	4b51      	ldr	r3, [pc, #324]	; (800569c <Odczytaj_znak_S16_uc8+0x389c>)
 8005556:	222b      	movs	r2, #43	; 0x2b
 8005558:	601a      	str	r2, [r3, #0]
 800555a:	4b51      	ldr	r3, [pc, #324]	; (80056a0 <Odczytaj_znak_S16_uc8+0x38a0>)
 800555c:	2275      	movs	r2, #117	; 0x75
 800555e:	601a      	str	r2, [r3, #0]
 8005560:	4b50      	ldr	r3, [pc, #320]	; (80056a4 <Odczytaj_znak_S16_uc8+0x38a4>)
 8005562:	2207      	movs	r2, #7
 8005564:	601a      	str	r2, [r3, #0]
 8005566:	4b50      	ldr	r3, [pc, #320]	; (80056a8 <Odczytaj_znak_S16_uc8+0x38a8>)
 8005568:	220e      	movs	r2, #14
 800556a:	601a      	str	r2, [r3, #0]
 800556c:	4b4f      	ldr	r3, [pc, #316]	; (80056ac <Odczytaj_znak_S16_uc8+0x38ac>)
 800556e:	2200      	movs	r2, #0
 8005570:	601a      	str	r2, [r3, #0]
 8005572:	4b4f      	ldr	r3, [pc, #316]	; (80056b0 <Odczytaj_znak_S16_uc8+0x38b0>)
 8005574:	2201      	movs	r2, #1
 8005576:	601a      	str	r2, [r3, #0]
 8005578:	4b4e      	ldr	r3, [pc, #312]	; (80056b4 <Odczytaj_znak_S16_uc8+0x38b4>)
 800557a:	2207      	movs	r2, #7
 800557c:	601a      	str	r2, [r3, #0]
	 break;
 800557e:	f000 be41 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  319 :    x=50  ;  y=117  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 8005582:	4b46      	ldr	r3, [pc, #280]	; (800569c <Odczytaj_znak_S16_uc8+0x389c>)
 8005584:	2232      	movs	r2, #50	; 0x32
 8005586:	601a      	str	r2, [r3, #0]
 8005588:	4b45      	ldr	r3, [pc, #276]	; (80056a0 <Odczytaj_znak_S16_uc8+0x38a0>)
 800558a:	2275      	movs	r2, #117	; 0x75
 800558c:	601a      	str	r2, [r3, #0]
 800558e:	4b45      	ldr	r3, [pc, #276]	; (80056a4 <Odczytaj_znak_S16_uc8+0x38a4>)
 8005590:	220a      	movs	r2, #10
 8005592:	601a      	str	r2, [r3, #0]
 8005594:	4b44      	ldr	r3, [pc, #272]	; (80056a8 <Odczytaj_znak_S16_uc8+0x38a8>)
 8005596:	220e      	movs	r2, #14
 8005598:	601a      	str	r2, [r3, #0]
 800559a:	4b44      	ldr	r3, [pc, #272]	; (80056ac <Odczytaj_znak_S16_uc8+0x38ac>)
 800559c:	2200      	movs	r2, #0
 800559e:	601a      	str	r2, [r3, #0]
 80055a0:	4b43      	ldr	r3, [pc, #268]	; (80056b0 <Odczytaj_znak_S16_uc8+0x38b0>)
 80055a2:	2201      	movs	r2, #1
 80055a4:	601a      	str	r2, [r3, #0]
 80055a6:	4b43      	ldr	r3, [pc, #268]	; (80056b4 <Odczytaj_znak_S16_uc8+0x38b4>)
 80055a8:	220a      	movs	r2, #10
 80055aa:	601a      	str	r2, [r3, #0]
	 break;
 80055ac:	f000 be2a 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  320 :    x=60  ;  y=117  ;  width=7   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=7    ;
 80055b0:	4b3a      	ldr	r3, [pc, #232]	; (800569c <Odczytaj_znak_S16_uc8+0x389c>)
 80055b2:	223c      	movs	r2, #60	; 0x3c
 80055b4:	601a      	str	r2, [r3, #0]
 80055b6:	4b3a      	ldr	r3, [pc, #232]	; (80056a0 <Odczytaj_znak_S16_uc8+0x38a0>)
 80055b8:	2275      	movs	r2, #117	; 0x75
 80055ba:	601a      	str	r2, [r3, #0]
 80055bc:	4b39      	ldr	r3, [pc, #228]	; (80056a4 <Odczytaj_znak_S16_uc8+0x38a4>)
 80055be:	2207      	movs	r2, #7
 80055c0:	601a      	str	r2, [r3, #0]
 80055c2:	4b39      	ldr	r3, [pc, #228]	; (80056a8 <Odczytaj_znak_S16_uc8+0x38a8>)
 80055c4:	220e      	movs	r2, #14
 80055c6:	601a      	str	r2, [r3, #0]
 80055c8:	4b38      	ldr	r3, [pc, #224]	; (80056ac <Odczytaj_znak_S16_uc8+0x38ac>)
 80055ca:	2200      	movs	r2, #0
 80055cc:	601a      	str	r2, [r3, #0]
 80055ce:	4b38      	ldr	r3, [pc, #224]	; (80056b0 <Odczytaj_znak_S16_uc8+0x38b0>)
 80055d0:	2201      	movs	r2, #1
 80055d2:	601a      	str	r2, [r3, #0]
 80055d4:	4b37      	ldr	r3, [pc, #220]	; (80056b4 <Odczytaj_znak_S16_uc8+0x38b4>)
 80055d6:	2207      	movs	r2, #7
 80055d8:	601a      	str	r2, [r3, #0]
	 break;
 80055da:	f000 be13 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  321 :    x=67  ;  y=117  ;  width=11  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=11   ;
 80055de:	4b2f      	ldr	r3, [pc, #188]	; (800569c <Odczytaj_znak_S16_uc8+0x389c>)
 80055e0:	2243      	movs	r2, #67	; 0x43
 80055e2:	601a      	str	r2, [r3, #0]
 80055e4:	4b2e      	ldr	r3, [pc, #184]	; (80056a0 <Odczytaj_znak_S16_uc8+0x38a0>)
 80055e6:	2275      	movs	r2, #117	; 0x75
 80055e8:	601a      	str	r2, [r3, #0]
 80055ea:	4b2e      	ldr	r3, [pc, #184]	; (80056a4 <Odczytaj_znak_S16_uc8+0x38a4>)
 80055ec:	220b      	movs	r2, #11
 80055ee:	601a      	str	r2, [r3, #0]
 80055f0:	4b2d      	ldr	r3, [pc, #180]	; (80056a8 <Odczytaj_znak_S16_uc8+0x38a8>)
 80055f2:	220e      	movs	r2, #14
 80055f4:	601a      	str	r2, [r3, #0]
 80055f6:	4b2d      	ldr	r3, [pc, #180]	; (80056ac <Odczytaj_znak_S16_uc8+0x38ac>)
 80055f8:	2200      	movs	r2, #0
 80055fa:	601a      	str	r2, [r3, #0]
 80055fc:	4b2c      	ldr	r3, [pc, #176]	; (80056b0 <Odczytaj_znak_S16_uc8+0x38b0>)
 80055fe:	2201      	movs	r2, #1
 8005600:	601a      	str	r2, [r3, #0]
 8005602:	4b2c      	ldr	r3, [pc, #176]	; (80056b4 <Odczytaj_znak_S16_uc8+0x38b4>)
 8005604:	220b      	movs	r2, #11
 8005606:	601a      	str	r2, [r3, #0]
	 break;
 8005608:	f000 bdfc 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  322 :    x=505 ;  y=103  ;  width=6   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=6    ;
 800560c:	4b23      	ldr	r3, [pc, #140]	; (800569c <Odczytaj_znak_S16_uc8+0x389c>)
 800560e:	f240 12f9 	movw	r2, #505	; 0x1f9
 8005612:	601a      	str	r2, [r3, #0]
 8005614:	4b22      	ldr	r3, [pc, #136]	; (80056a0 <Odczytaj_znak_S16_uc8+0x38a0>)
 8005616:	2267      	movs	r2, #103	; 0x67
 8005618:	601a      	str	r2, [r3, #0]
 800561a:	4b22      	ldr	r3, [pc, #136]	; (80056a4 <Odczytaj_znak_S16_uc8+0x38a4>)
 800561c:	2206      	movs	r2, #6
 800561e:	601a      	str	r2, [r3, #0]
 8005620:	4b21      	ldr	r3, [pc, #132]	; (80056a8 <Odczytaj_znak_S16_uc8+0x38a8>)
 8005622:	220e      	movs	r2, #14
 8005624:	601a      	str	r2, [r3, #0]
 8005626:	4b21      	ldr	r3, [pc, #132]	; (80056ac <Odczytaj_znak_S16_uc8+0x38ac>)
 8005628:	2200      	movs	r2, #0
 800562a:	601a      	str	r2, [r3, #0]
 800562c:	4b20      	ldr	r3, [pc, #128]	; (80056b0 <Odczytaj_znak_S16_uc8+0x38b0>)
 800562e:	2201      	movs	r2, #1
 8005630:	601a      	str	r2, [r3, #0]
 8005632:	4b20      	ldr	r3, [pc, #128]	; (80056b4 <Odczytaj_znak_S16_uc8+0x38b4>)
 8005634:	2206      	movs	r2, #6
 8005636:	601a      	str	r2, [r3, #0]
	 break;
 8005638:	f000 bde4 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  323 :    x=72  ;  y=38   ;  width=11  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=12   ;
 800563c:	4b17      	ldr	r3, [pc, #92]	; (800569c <Odczytaj_znak_S16_uc8+0x389c>)
 800563e:	2248      	movs	r2, #72	; 0x48
 8005640:	601a      	str	r2, [r3, #0]
 8005642:	4b17      	ldr	r3, [pc, #92]	; (80056a0 <Odczytaj_znak_S16_uc8+0x38a0>)
 8005644:	2226      	movs	r2, #38	; 0x26
 8005646:	601a      	str	r2, [r3, #0]
 8005648:	4b16      	ldr	r3, [pc, #88]	; (80056a4 <Odczytaj_znak_S16_uc8+0x38a4>)
 800564a:	220b      	movs	r2, #11
 800564c:	601a      	str	r2, [r3, #0]
 800564e:	4b16      	ldr	r3, [pc, #88]	; (80056a8 <Odczytaj_znak_S16_uc8+0x38a8>)
 8005650:	2211      	movs	r2, #17
 8005652:	601a      	str	r2, [r3, #0]
 8005654:	4b15      	ldr	r3, [pc, #84]	; (80056ac <Odczytaj_znak_S16_uc8+0x38ac>)
 8005656:	2200      	movs	r2, #0
 8005658:	601a      	str	r2, [r3, #0]
 800565a:	4b15      	ldr	r3, [pc, #84]	; (80056b0 <Odczytaj_znak_S16_uc8+0x38b0>)
 800565c:	f04f 32ff 	mov.w	r2, #4294967295
 8005660:	601a      	str	r2, [r3, #0]
 8005662:	4b14      	ldr	r3, [pc, #80]	; (80056b4 <Odczytaj_znak_S16_uc8+0x38b4>)
 8005664:	220c      	movs	r2, #12
 8005666:	601a      	str	r2, [r3, #0]
	 break;
 8005668:	f000 bdcc 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  324 :    x=78  ;  y=117  ;  width=9   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 800566c:	4b0b      	ldr	r3, [pc, #44]	; (800569c <Odczytaj_znak_S16_uc8+0x389c>)
 800566e:	224e      	movs	r2, #78	; 0x4e
 8005670:	601a      	str	r2, [r3, #0]
 8005672:	4b0b      	ldr	r3, [pc, #44]	; (80056a0 <Odczytaj_znak_S16_uc8+0x38a0>)
 8005674:	2275      	movs	r2, #117	; 0x75
 8005676:	601a      	str	r2, [r3, #0]
 8005678:	4b0a      	ldr	r3, [pc, #40]	; (80056a4 <Odczytaj_znak_S16_uc8+0x38a4>)
 800567a:	2209      	movs	r2, #9
 800567c:	601a      	str	r2, [r3, #0]
 800567e:	4b0a      	ldr	r3, [pc, #40]	; (80056a8 <Odczytaj_znak_S16_uc8+0x38a8>)
 8005680:	220e      	movs	r2, #14
 8005682:	601a      	str	r2, [r3, #0]
 8005684:	4b09      	ldr	r3, [pc, #36]	; (80056ac <Odczytaj_znak_S16_uc8+0x38ac>)
 8005686:	2200      	movs	r2, #0
 8005688:	601a      	str	r2, [r3, #0]
 800568a:	4b09      	ldr	r3, [pc, #36]	; (80056b0 <Odczytaj_znak_S16_uc8+0x38b0>)
 800568c:	2201      	movs	r2, #1
 800568e:	601a      	str	r2, [r3, #0]
 8005690:	4b08      	ldr	r3, [pc, #32]	; (80056b4 <Odczytaj_znak_S16_uc8+0x38b4>)
 8005692:	2209      	movs	r2, #9
 8005694:	601a      	str	r2, [r3, #0]
	 break;
 8005696:	f000 bdb5 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
 800569a:	bf00      	nop
 800569c:	2400f634 	.word	0x2400f634
 80056a0:	2401445c 	.word	0x2401445c
 80056a4:	24014690 	.word	0x24014690
 80056a8:	24014460 	.word	0x24014460
 80056ac:	2400f630 	.word	0x2400f630
 80056b0:	2400f638 	.word	0x2400f638
 80056b4:	2401468c 	.word	0x2401468c
	case  325 :    x=78  ;  y=0    ;  width=11  ;  height=19   ;  xoffset=0    ;  yoffset=1    ;  xadvance=12   ;
 80056b8:	4b98      	ldr	r3, [pc, #608]	; (800591c <Odczytaj_znak_S16_uc8+0x3b1c>)
 80056ba:	224e      	movs	r2, #78	; 0x4e
 80056bc:	601a      	str	r2, [r3, #0]
 80056be:	4b98      	ldr	r3, [pc, #608]	; (8005920 <Odczytaj_znak_S16_uc8+0x3b20>)
 80056c0:	2200      	movs	r2, #0
 80056c2:	601a      	str	r2, [r3, #0]
 80056c4:	4b97      	ldr	r3, [pc, #604]	; (8005924 <Odczytaj_znak_S16_uc8+0x3b24>)
 80056c6:	220b      	movs	r2, #11
 80056c8:	601a      	str	r2, [r3, #0]
 80056ca:	4b97      	ldr	r3, [pc, #604]	; (8005928 <Odczytaj_znak_S16_uc8+0x3b28>)
 80056cc:	2213      	movs	r2, #19
 80056ce:	601a      	str	r2, [r3, #0]
 80056d0:	4b96      	ldr	r3, [pc, #600]	; (800592c <Odczytaj_znak_S16_uc8+0x3b2c>)
 80056d2:	2200      	movs	r2, #0
 80056d4:	601a      	str	r2, [r3, #0]
 80056d6:	4b96      	ldr	r3, [pc, #600]	; (8005930 <Odczytaj_znak_S16_uc8+0x3b30>)
 80056d8:	2201      	movs	r2, #1
 80056da:	601a      	str	r2, [r3, #0]
 80056dc:	4b95      	ldr	r3, [pc, #596]	; (8005934 <Odczytaj_znak_S16_uc8+0x3b34>)
 80056de:	220c      	movs	r2, #12
 80056e0:	601a      	str	r2, [r3, #0]
	 break;
 80056e2:	f000 bd8f 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  326 :    x=231 ;  y=72   ;  width=10  ;  height=16   ;  xoffset=0    ;  yoffset=5    ;  xadvance=10   ;
 80056e6:	4b8d      	ldr	r3, [pc, #564]	; (800591c <Odczytaj_znak_S16_uc8+0x3b1c>)
 80056e8:	22e7      	movs	r2, #231	; 0xe7
 80056ea:	601a      	str	r2, [r3, #0]
 80056ec:	4b8c      	ldr	r3, [pc, #560]	; (8005920 <Odczytaj_znak_S16_uc8+0x3b20>)
 80056ee:	2248      	movs	r2, #72	; 0x48
 80056f0:	601a      	str	r2, [r3, #0]
 80056f2:	4b8c      	ldr	r3, [pc, #560]	; (8005924 <Odczytaj_znak_S16_uc8+0x3b24>)
 80056f4:	220a      	movs	r2, #10
 80056f6:	601a      	str	r2, [r3, #0]
 80056f8:	4b8b      	ldr	r3, [pc, #556]	; (8005928 <Odczytaj_znak_S16_uc8+0x3b28>)
 80056fa:	2210      	movs	r2, #16
 80056fc:	601a      	str	r2, [r3, #0]
 80056fe:	4b8b      	ldr	r3, [pc, #556]	; (800592c <Odczytaj_znak_S16_uc8+0x3b2c>)
 8005700:	2200      	movs	r2, #0
 8005702:	601a      	str	r2, [r3, #0]
 8005704:	4b8a      	ldr	r3, [pc, #552]	; (8005930 <Odczytaj_znak_S16_uc8+0x3b30>)
 8005706:	2205      	movs	r2, #5
 8005708:	601a      	str	r2, [r3, #0]
 800570a:	4b8a      	ldr	r3, [pc, #552]	; (8005934 <Odczytaj_znak_S16_uc8+0x3b34>)
 800570c:	220a      	movs	r2, #10
 800570e:	601a      	str	r2, [r3, #0]
	 break;
 8005710:	f000 bd78 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  327 :    x=83  ;  y=38   ;  width=11  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=12   ;
 8005714:	4b81      	ldr	r3, [pc, #516]	; (800591c <Odczytaj_znak_S16_uc8+0x3b1c>)
 8005716:	2253      	movs	r2, #83	; 0x53
 8005718:	601a      	str	r2, [r3, #0]
 800571a:	4b81      	ldr	r3, [pc, #516]	; (8005920 <Odczytaj_znak_S16_uc8+0x3b20>)
 800571c:	2226      	movs	r2, #38	; 0x26
 800571e:	601a      	str	r2, [r3, #0]
 8005720:	4b80      	ldr	r3, [pc, #512]	; (8005924 <Odczytaj_znak_S16_uc8+0x3b24>)
 8005722:	220b      	movs	r2, #11
 8005724:	601a      	str	r2, [r3, #0]
 8005726:	4b80      	ldr	r3, [pc, #512]	; (8005928 <Odczytaj_znak_S16_uc8+0x3b28>)
 8005728:	2211      	movs	r2, #17
 800572a:	601a      	str	r2, [r3, #0]
 800572c:	4b7f      	ldr	r3, [pc, #508]	; (800592c <Odczytaj_znak_S16_uc8+0x3b2c>)
 800572e:	2200      	movs	r2, #0
 8005730:	601a      	str	r2, [r3, #0]
 8005732:	4b7f      	ldr	r3, [pc, #508]	; (8005930 <Odczytaj_znak_S16_uc8+0x3b30>)
 8005734:	f04f 32ff 	mov.w	r2, #4294967295
 8005738:	601a      	str	r2, [r3, #0]
 800573a:	4b7e      	ldr	r3, [pc, #504]	; (8005934 <Odczytaj_znak_S16_uc8+0x3b34>)
 800573c:	220c      	movs	r2, #12
 800573e:	601a      	str	r2, [r3, #0]
	 break;
 8005740:	f000 bd60 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  328 :    x=87  ;  y=117  ;  width=9   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 8005744:	4b75      	ldr	r3, [pc, #468]	; (800591c <Odczytaj_znak_S16_uc8+0x3b1c>)
 8005746:	2257      	movs	r2, #87	; 0x57
 8005748:	601a      	str	r2, [r3, #0]
 800574a:	4b75      	ldr	r3, [pc, #468]	; (8005920 <Odczytaj_znak_S16_uc8+0x3b20>)
 800574c:	2275      	movs	r2, #117	; 0x75
 800574e:	601a      	str	r2, [r3, #0]
 8005750:	4b74      	ldr	r3, [pc, #464]	; (8005924 <Odczytaj_znak_S16_uc8+0x3b24>)
 8005752:	2209      	movs	r2, #9
 8005754:	601a      	str	r2, [r3, #0]
 8005756:	4b74      	ldr	r3, [pc, #464]	; (8005928 <Odczytaj_znak_S16_uc8+0x3b28>)
 8005758:	220e      	movs	r2, #14
 800575a:	601a      	str	r2, [r3, #0]
 800575c:	4b73      	ldr	r3, [pc, #460]	; (800592c <Odczytaj_znak_S16_uc8+0x3b2c>)
 800575e:	2200      	movs	r2, #0
 8005760:	601a      	str	r2, [r3, #0]
 8005762:	4b73      	ldr	r3, [pc, #460]	; (8005930 <Odczytaj_znak_S16_uc8+0x3b30>)
 8005764:	2201      	movs	r2, #1
 8005766:	601a      	str	r2, [r3, #0]
 8005768:	4b72      	ldr	r3, [pc, #456]	; (8005934 <Odczytaj_znak_S16_uc8+0x3b34>)
 800576a:	2209      	movs	r2, #9
 800576c:	601a      	str	r2, [r3, #0]
	 break;
 800576e:	f000 bd49 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  329 :    x=96  ;  y=117  ;  width=12  ;  height=14   ;  xoffset=-1   ;  yoffset=1    ;  xadvance=11   ;
 8005772:	4b6a      	ldr	r3, [pc, #424]	; (800591c <Odczytaj_znak_S16_uc8+0x3b1c>)
 8005774:	2260      	movs	r2, #96	; 0x60
 8005776:	601a      	str	r2, [r3, #0]
 8005778:	4b69      	ldr	r3, [pc, #420]	; (8005920 <Odczytaj_znak_S16_uc8+0x3b20>)
 800577a:	2275      	movs	r2, #117	; 0x75
 800577c:	601a      	str	r2, [r3, #0]
 800577e:	4b69      	ldr	r3, [pc, #420]	; (8005924 <Odczytaj_znak_S16_uc8+0x3b24>)
 8005780:	220c      	movs	r2, #12
 8005782:	601a      	str	r2, [r3, #0]
 8005784:	4b68      	ldr	r3, [pc, #416]	; (8005928 <Odczytaj_znak_S16_uc8+0x3b28>)
 8005786:	220e      	movs	r2, #14
 8005788:	601a      	str	r2, [r3, #0]
 800578a:	4b68      	ldr	r3, [pc, #416]	; (800592c <Odczytaj_znak_S16_uc8+0x3b2c>)
 800578c:	f04f 32ff 	mov.w	r2, #4294967295
 8005790:	601a      	str	r2, [r3, #0]
 8005792:	4b67      	ldr	r3, [pc, #412]	; (8005930 <Odczytaj_znak_S16_uc8+0x3b30>)
 8005794:	2201      	movs	r2, #1
 8005796:	601a      	str	r2, [r3, #0]
 8005798:	4b66      	ldr	r3, [pc, #408]	; (8005934 <Odczytaj_znak_S16_uc8+0x3b34>)
 800579a:	220b      	movs	r2, #11
 800579c:	601a      	str	r2, [r3, #0]
	 break;
 800579e:	f000 bd31 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  330 :    x=108 ;  y=117  ;  width=11  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=11   ;
 80057a2:	4b5e      	ldr	r3, [pc, #376]	; (800591c <Odczytaj_znak_S16_uc8+0x3b1c>)
 80057a4:	226c      	movs	r2, #108	; 0x6c
 80057a6:	601a      	str	r2, [r3, #0]
 80057a8:	4b5d      	ldr	r3, [pc, #372]	; (8005920 <Odczytaj_znak_S16_uc8+0x3b20>)
 80057aa:	2275      	movs	r2, #117	; 0x75
 80057ac:	601a      	str	r2, [r3, #0]
 80057ae:	4b5d      	ldr	r3, [pc, #372]	; (8005924 <Odczytaj_znak_S16_uc8+0x3b24>)
 80057b0:	220b      	movs	r2, #11
 80057b2:	601a      	str	r2, [r3, #0]
 80057b4:	4b5c      	ldr	r3, [pc, #368]	; (8005928 <Odczytaj_znak_S16_uc8+0x3b28>)
 80057b6:	220e      	movs	r2, #14
 80057b8:	601a      	str	r2, [r3, #0]
 80057ba:	4b5c      	ldr	r3, [pc, #368]	; (800592c <Odczytaj_znak_S16_uc8+0x3b2c>)
 80057bc:	2200      	movs	r2, #0
 80057be:	601a      	str	r2, [r3, #0]
 80057c0:	4b5b      	ldr	r3, [pc, #364]	; (8005930 <Odczytaj_znak_S16_uc8+0x3b30>)
 80057c2:	2201      	movs	r2, #1
 80057c4:	601a      	str	r2, [r3, #0]
 80057c6:	4b5b      	ldr	r3, [pc, #364]	; (8005934 <Odczytaj_znak_S16_uc8+0x3b34>)
 80057c8:	220b      	movs	r2, #11
 80057ca:	601a      	str	r2, [r3, #0]
	 break;
 80057cc:	f000 bd1a 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  331 :    x=119 ;  y=117  ;  width=9   ;  height=14   ;  xoffset=0    ;  yoffset=5    ;  xadvance=9    ;
 80057d0:	4b52      	ldr	r3, [pc, #328]	; (800591c <Odczytaj_znak_S16_uc8+0x3b1c>)
 80057d2:	2277      	movs	r2, #119	; 0x77
 80057d4:	601a      	str	r2, [r3, #0]
 80057d6:	4b52      	ldr	r3, [pc, #328]	; (8005920 <Odczytaj_znak_S16_uc8+0x3b20>)
 80057d8:	2275      	movs	r2, #117	; 0x75
 80057da:	601a      	str	r2, [r3, #0]
 80057dc:	4b51      	ldr	r3, [pc, #324]	; (8005924 <Odczytaj_znak_S16_uc8+0x3b24>)
 80057de:	2209      	movs	r2, #9
 80057e0:	601a      	str	r2, [r3, #0]
 80057e2:	4b51      	ldr	r3, [pc, #324]	; (8005928 <Odczytaj_znak_S16_uc8+0x3b28>)
 80057e4:	220e      	movs	r2, #14
 80057e6:	601a      	str	r2, [r3, #0]
 80057e8:	4b50      	ldr	r3, [pc, #320]	; (800592c <Odczytaj_znak_S16_uc8+0x3b2c>)
 80057ea:	2200      	movs	r2, #0
 80057ec:	601a      	str	r2, [r3, #0]
 80057ee:	4b50      	ldr	r3, [pc, #320]	; (8005930 <Odczytaj_znak_S16_uc8+0x3b30>)
 80057f0:	2205      	movs	r2, #5
 80057f2:	601a      	str	r2, [r3, #0]
 80057f4:	4b4f      	ldr	r3, [pc, #316]	; (8005934 <Odczytaj_znak_S16_uc8+0x3b34>)
 80057f6:	2209      	movs	r2, #9
 80057f8:	601a      	str	r2, [r3, #0]
	 break;
 80057fa:	f000 bd03 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  332 :    x=94  ;  y=38   ;  width=13  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=13   ;
 80057fe:	4b47      	ldr	r3, [pc, #284]	; (800591c <Odczytaj_znak_S16_uc8+0x3b1c>)
 8005800:	225e      	movs	r2, #94	; 0x5e
 8005802:	601a      	str	r2, [r3, #0]
 8005804:	4b46      	ldr	r3, [pc, #280]	; (8005920 <Odczytaj_znak_S16_uc8+0x3b20>)
 8005806:	2226      	movs	r2, #38	; 0x26
 8005808:	601a      	str	r2, [r3, #0]
 800580a:	4b46      	ldr	r3, [pc, #280]	; (8005924 <Odczytaj_znak_S16_uc8+0x3b24>)
 800580c:	220d      	movs	r2, #13
 800580e:	601a      	str	r2, [r3, #0]
 8005810:	4b45      	ldr	r3, [pc, #276]	; (8005928 <Odczytaj_znak_S16_uc8+0x3b28>)
 8005812:	2211      	movs	r2, #17
 8005814:	601a      	str	r2, [r3, #0]
 8005816:	4b45      	ldr	r3, [pc, #276]	; (800592c <Odczytaj_znak_S16_uc8+0x3b2c>)
 8005818:	2200      	movs	r2, #0
 800581a:	601a      	str	r2, [r3, #0]
 800581c:	4b44      	ldr	r3, [pc, #272]	; (8005930 <Odczytaj_znak_S16_uc8+0x3b30>)
 800581e:	f04f 32ff 	mov.w	r2, #4294967295
 8005822:	601a      	str	r2, [r3, #0]
 8005824:	4b43      	ldr	r3, [pc, #268]	; (8005934 <Odczytaj_znak_S16_uc8+0x3b34>)
 8005826:	220d      	movs	r2, #13
 8005828:	601a      	str	r2, [r3, #0]
	 break;
 800582a:	f000 bceb 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  333 :    x=128 ;  y=117  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 800582e:	4b3b      	ldr	r3, [pc, #236]	; (800591c <Odczytaj_znak_S16_uc8+0x3b1c>)
 8005830:	2280      	movs	r2, #128	; 0x80
 8005832:	601a      	str	r2, [r3, #0]
 8005834:	4b3a      	ldr	r3, [pc, #232]	; (8005920 <Odczytaj_znak_S16_uc8+0x3b20>)
 8005836:	2275      	movs	r2, #117	; 0x75
 8005838:	601a      	str	r2, [r3, #0]
 800583a:	4b3a      	ldr	r3, [pc, #232]	; (8005924 <Odczytaj_znak_S16_uc8+0x3b24>)
 800583c:	220a      	movs	r2, #10
 800583e:	601a      	str	r2, [r3, #0]
 8005840:	4b39      	ldr	r3, [pc, #228]	; (8005928 <Odczytaj_znak_S16_uc8+0x3b28>)
 8005842:	220e      	movs	r2, #14
 8005844:	601a      	str	r2, [r3, #0]
 8005846:	4b39      	ldr	r3, [pc, #228]	; (800592c <Odczytaj_znak_S16_uc8+0x3b2c>)
 8005848:	2200      	movs	r2, #0
 800584a:	601a      	str	r2, [r3, #0]
 800584c:	4b38      	ldr	r3, [pc, #224]	; (8005930 <Odczytaj_znak_S16_uc8+0x3b30>)
 800584e:	2201      	movs	r2, #1
 8005850:	601a      	str	r2, [r3, #0]
 8005852:	4b38      	ldr	r3, [pc, #224]	; (8005934 <Odczytaj_znak_S16_uc8+0x3b34>)
 8005854:	220a      	movs	r2, #10
 8005856:	601a      	str	r2, [r3, #0]
	 break;
 8005858:	f000 bcd4 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  334 :    x=261 ;  y=0    ;  width=13  ;  height=18   ;  xoffset=0    ;  yoffset=-2   ;  xadvance=13   ;
 800585c:	4b2f      	ldr	r3, [pc, #188]	; (800591c <Odczytaj_znak_S16_uc8+0x3b1c>)
 800585e:	f240 1205 	movw	r2, #261	; 0x105
 8005862:	601a      	str	r2, [r3, #0]
 8005864:	4b2e      	ldr	r3, [pc, #184]	; (8005920 <Odczytaj_znak_S16_uc8+0x3b20>)
 8005866:	2200      	movs	r2, #0
 8005868:	601a      	str	r2, [r3, #0]
 800586a:	4b2e      	ldr	r3, [pc, #184]	; (8005924 <Odczytaj_znak_S16_uc8+0x3b24>)
 800586c:	220d      	movs	r2, #13
 800586e:	601a      	str	r2, [r3, #0]
 8005870:	4b2d      	ldr	r3, [pc, #180]	; (8005928 <Odczytaj_znak_S16_uc8+0x3b28>)
 8005872:	2212      	movs	r2, #18
 8005874:	601a      	str	r2, [r3, #0]
 8005876:	4b2d      	ldr	r3, [pc, #180]	; (800592c <Odczytaj_znak_S16_uc8+0x3b2c>)
 8005878:	2200      	movs	r2, #0
 800587a:	601a      	str	r2, [r3, #0]
 800587c:	4b2c      	ldr	r3, [pc, #176]	; (8005930 <Odczytaj_znak_S16_uc8+0x3b30>)
 800587e:	f06f 0201 	mvn.w	r2, #1
 8005882:	601a      	str	r2, [r3, #0]
 8005884:	4b2b      	ldr	r3, [pc, #172]	; (8005934 <Odczytaj_znak_S16_uc8+0x3b34>)
 8005886:	220d      	movs	r2, #13
 8005888:	601a      	str	r2, [r3, #0]
	 break;
 800588a:	f000 bcbb 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  335 :    x=138 ;  y=117  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 800588e:	4b23      	ldr	r3, [pc, #140]	; (800591c <Odczytaj_znak_S16_uc8+0x3b1c>)
 8005890:	228a      	movs	r2, #138	; 0x8a
 8005892:	601a      	str	r2, [r3, #0]
 8005894:	4b22      	ldr	r3, [pc, #136]	; (8005920 <Odczytaj_znak_S16_uc8+0x3b20>)
 8005896:	2275      	movs	r2, #117	; 0x75
 8005898:	601a      	str	r2, [r3, #0]
 800589a:	4b22      	ldr	r3, [pc, #136]	; (8005924 <Odczytaj_znak_S16_uc8+0x3b24>)
 800589c:	220a      	movs	r2, #10
 800589e:	601a      	str	r2, [r3, #0]
 80058a0:	4b21      	ldr	r3, [pc, #132]	; (8005928 <Odczytaj_znak_S16_uc8+0x3b28>)
 80058a2:	220e      	movs	r2, #14
 80058a4:	601a      	str	r2, [r3, #0]
 80058a6:	4b21      	ldr	r3, [pc, #132]	; (800592c <Odczytaj_znak_S16_uc8+0x3b2c>)
 80058a8:	2200      	movs	r2, #0
 80058aa:	601a      	str	r2, [r3, #0]
 80058ac:	4b20      	ldr	r3, [pc, #128]	; (8005930 <Odczytaj_znak_S16_uc8+0x3b30>)
 80058ae:	2201      	movs	r2, #1
 80058b0:	601a      	str	r2, [r3, #0]
 80058b2:	4b20      	ldr	r3, [pc, #128]	; (8005934 <Odczytaj_znak_S16_uc8+0x3b34>)
 80058b4:	220a      	movs	r2, #10
 80058b6:	601a      	str	r2, [r3, #0]
	 break;
 80058b8:	f000 bca4 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  336 :    x=107 ;  y=38   ;  width=13  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=13   ;
 80058bc:	4b17      	ldr	r3, [pc, #92]	; (800591c <Odczytaj_znak_S16_uc8+0x3b1c>)
 80058be:	226b      	movs	r2, #107	; 0x6b
 80058c0:	601a      	str	r2, [r3, #0]
 80058c2:	4b17      	ldr	r3, [pc, #92]	; (8005920 <Odczytaj_znak_S16_uc8+0x3b20>)
 80058c4:	2226      	movs	r2, #38	; 0x26
 80058c6:	601a      	str	r2, [r3, #0]
 80058c8:	4b16      	ldr	r3, [pc, #88]	; (8005924 <Odczytaj_znak_S16_uc8+0x3b24>)
 80058ca:	220d      	movs	r2, #13
 80058cc:	601a      	str	r2, [r3, #0]
 80058ce:	4b16      	ldr	r3, [pc, #88]	; (8005928 <Odczytaj_znak_S16_uc8+0x3b28>)
 80058d0:	2211      	movs	r2, #17
 80058d2:	601a      	str	r2, [r3, #0]
 80058d4:	4b15      	ldr	r3, [pc, #84]	; (800592c <Odczytaj_znak_S16_uc8+0x3b2c>)
 80058d6:	2200      	movs	r2, #0
 80058d8:	601a      	str	r2, [r3, #0]
 80058da:	4b15      	ldr	r3, [pc, #84]	; (8005930 <Odczytaj_znak_S16_uc8+0x3b30>)
 80058dc:	f04f 32ff 	mov.w	r2, #4294967295
 80058e0:	601a      	str	r2, [r3, #0]
 80058e2:	4b14      	ldr	r3, [pc, #80]	; (8005934 <Odczytaj_znak_S16_uc8+0x3b34>)
 80058e4:	220d      	movs	r2, #13
 80058e6:	601a      	str	r2, [r3, #0]
	 break;
 80058e8:	f000 bc8c 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  337 :    x=148 ;  y=117  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=10   ;
 80058ec:	4b0b      	ldr	r3, [pc, #44]	; (800591c <Odczytaj_znak_S16_uc8+0x3b1c>)
 80058ee:	2294      	movs	r2, #148	; 0x94
 80058f0:	601a      	str	r2, [r3, #0]
 80058f2:	4b0b      	ldr	r3, [pc, #44]	; (8005920 <Odczytaj_znak_S16_uc8+0x3b20>)
 80058f4:	2275      	movs	r2, #117	; 0x75
 80058f6:	601a      	str	r2, [r3, #0]
 80058f8:	4b0a      	ldr	r3, [pc, #40]	; (8005924 <Odczytaj_znak_S16_uc8+0x3b24>)
 80058fa:	220a      	movs	r2, #10
 80058fc:	601a      	str	r2, [r3, #0]
 80058fe:	4b0a      	ldr	r3, [pc, #40]	; (8005928 <Odczytaj_znak_S16_uc8+0x3b28>)
 8005900:	220e      	movs	r2, #14
 8005902:	601a      	str	r2, [r3, #0]
 8005904:	4b09      	ldr	r3, [pc, #36]	; (800592c <Odczytaj_znak_S16_uc8+0x3b2c>)
 8005906:	2200      	movs	r2, #0
 8005908:	601a      	str	r2, [r3, #0]
 800590a:	4b09      	ldr	r3, [pc, #36]	; (8005930 <Odczytaj_znak_S16_uc8+0x3b30>)
 800590c:	2201      	movs	r2, #1
 800590e:	601a      	str	r2, [r3, #0]
 8005910:	4b08      	ldr	r3, [pc, #32]	; (8005934 <Odczytaj_znak_S16_uc8+0x3b34>)
 8005912:	220a      	movs	r2, #10
 8005914:	601a      	str	r2, [r3, #0]
	 break;
 8005916:	f000 bc75 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
 800591a:	bf00      	nop
 800591c:	2400f634 	.word	0x2400f634
 8005920:	2401445c 	.word	0x2401445c
 8005924:	24014690 	.word	0x24014690
 8005928:	24014460 	.word	0x24014460
 800592c:	2400f630 	.word	0x2400f630
 8005930:	2400f638 	.word	0x2400f638
 8005934:	2401468c 	.word	0x2401468c
	case  338 :    x=158 ;  y=117  ;  width=17  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=16   ;
 8005938:	4b93      	ldr	r3, [pc, #588]	; (8005b88 <Odczytaj_znak_S16_uc8+0x3d88>)
 800593a:	229e      	movs	r2, #158	; 0x9e
 800593c:	601a      	str	r2, [r3, #0]
 800593e:	4b93      	ldr	r3, [pc, #588]	; (8005b8c <Odczytaj_znak_S16_uc8+0x3d8c>)
 8005940:	2275      	movs	r2, #117	; 0x75
 8005942:	601a      	str	r2, [r3, #0]
 8005944:	4b92      	ldr	r3, [pc, #584]	; (8005b90 <Odczytaj_znak_S16_uc8+0x3d90>)
 8005946:	2211      	movs	r2, #17
 8005948:	601a      	str	r2, [r3, #0]
 800594a:	4b92      	ldr	r3, [pc, #584]	; (8005b94 <Odczytaj_znak_S16_uc8+0x3d94>)
 800594c:	220e      	movs	r2, #14
 800594e:	601a      	str	r2, [r3, #0]
 8005950:	4b91      	ldr	r3, [pc, #580]	; (8005b98 <Odczytaj_znak_S16_uc8+0x3d98>)
 8005952:	2200      	movs	r2, #0
 8005954:	601a      	str	r2, [r3, #0]
 8005956:	4b91      	ldr	r3, [pc, #580]	; (8005b9c <Odczytaj_znak_S16_uc8+0x3d9c>)
 8005958:	2201      	movs	r2, #1
 800595a:	601a      	str	r2, [r3, #0]
 800595c:	4b90      	ldr	r3, [pc, #576]	; (8005ba0 <Odczytaj_znak_S16_uc8+0x3da0>)
 800595e:	2210      	movs	r2, #16
 8005960:	601a      	str	r2, [r3, #0]
	 break;
 8005962:	f000 bc4f 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  339 :    x=150 ;  y=201  ;  width=16  ;  height=11   ;  xoffset=0    ;  yoffset=5    ;  xadvance=16   ;
 8005966:	4b88      	ldr	r3, [pc, #544]	; (8005b88 <Odczytaj_znak_S16_uc8+0x3d88>)
 8005968:	2296      	movs	r2, #150	; 0x96
 800596a:	601a      	str	r2, [r3, #0]
 800596c:	4b87      	ldr	r3, [pc, #540]	; (8005b8c <Odczytaj_znak_S16_uc8+0x3d8c>)
 800596e:	22c9      	movs	r2, #201	; 0xc9
 8005970:	601a      	str	r2, [r3, #0]
 8005972:	4b87      	ldr	r3, [pc, #540]	; (8005b90 <Odczytaj_znak_S16_uc8+0x3d90>)
 8005974:	2210      	movs	r2, #16
 8005976:	601a      	str	r2, [r3, #0]
 8005978:	4b86      	ldr	r3, [pc, #536]	; (8005b94 <Odczytaj_znak_S16_uc8+0x3d94>)
 800597a:	220b      	movs	r2, #11
 800597c:	601a      	str	r2, [r3, #0]
 800597e:	4b86      	ldr	r3, [pc, #536]	; (8005b98 <Odczytaj_znak_S16_uc8+0x3d98>)
 8005980:	2200      	movs	r2, #0
 8005982:	601a      	str	r2, [r3, #0]
 8005984:	4b85      	ldr	r3, [pc, #532]	; (8005b9c <Odczytaj_znak_S16_uc8+0x3d9c>)
 8005986:	2205      	movs	r2, #5
 8005988:	601a      	str	r2, [r3, #0]
 800598a:	4b85      	ldr	r3, [pc, #532]	; (8005ba0 <Odczytaj_znak_S16_uc8+0x3da0>)
 800598c:	2210      	movs	r2, #16
 800598e:	601a      	str	r2, [r3, #0]
	 break;
 8005990:	f000 bc38 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  340 :    x=120 ;  y=38   ;  width=12  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=11   ;
 8005994:	4b7c      	ldr	r3, [pc, #496]	; (8005b88 <Odczytaj_znak_S16_uc8+0x3d88>)
 8005996:	2278      	movs	r2, #120	; 0x78
 8005998:	601a      	str	r2, [r3, #0]
 800599a:	4b7c      	ldr	r3, [pc, #496]	; (8005b8c <Odczytaj_znak_S16_uc8+0x3d8c>)
 800599c:	2226      	movs	r2, #38	; 0x26
 800599e:	601a      	str	r2, [r3, #0]
 80059a0:	4b7b      	ldr	r3, [pc, #492]	; (8005b90 <Odczytaj_znak_S16_uc8+0x3d90>)
 80059a2:	220c      	movs	r2, #12
 80059a4:	601a      	str	r2, [r3, #0]
 80059a6:	4b7b      	ldr	r3, [pc, #492]	; (8005b94 <Odczytaj_znak_S16_uc8+0x3d94>)
 80059a8:	2211      	movs	r2, #17
 80059aa:	601a      	str	r2, [r3, #0]
 80059ac:	4b7a      	ldr	r3, [pc, #488]	; (8005b98 <Odczytaj_znak_S16_uc8+0x3d98>)
 80059ae:	2200      	movs	r2, #0
 80059b0:	601a      	str	r2, [r3, #0]
 80059b2:	4b7a      	ldr	r3, [pc, #488]	; (8005b9c <Odczytaj_znak_S16_uc8+0x3d9c>)
 80059b4:	f04f 32ff 	mov.w	r2, #4294967295
 80059b8:	601a      	str	r2, [r3, #0]
 80059ba:	4b79      	ldr	r3, [pc, #484]	; (8005ba0 <Odczytaj_znak_S16_uc8+0x3da0>)
 80059bc:	220b      	movs	r2, #11
 80059be:	601a      	str	r2, [r3, #0]
	 break;
 80059c0:	f000 bc20 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  341 :    x=175 ;  y=117  ;  width=7   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=6    ;
 80059c4:	4b70      	ldr	r3, [pc, #448]	; (8005b88 <Odczytaj_znak_S16_uc8+0x3d88>)
 80059c6:	22af      	movs	r2, #175	; 0xaf
 80059c8:	601a      	str	r2, [r3, #0]
 80059ca:	4b70      	ldr	r3, [pc, #448]	; (8005b8c <Odczytaj_znak_S16_uc8+0x3d8c>)
 80059cc:	2275      	movs	r2, #117	; 0x75
 80059ce:	601a      	str	r2, [r3, #0]
 80059d0:	4b6f      	ldr	r3, [pc, #444]	; (8005b90 <Odczytaj_znak_S16_uc8+0x3d90>)
 80059d2:	2207      	movs	r2, #7
 80059d4:	601a      	str	r2, [r3, #0]
 80059d6:	4b6f      	ldr	r3, [pc, #444]	; (8005b94 <Odczytaj_znak_S16_uc8+0x3d94>)
 80059d8:	220e      	movs	r2, #14
 80059da:	601a      	str	r2, [r3, #0]
 80059dc:	4b6e      	ldr	r3, [pc, #440]	; (8005b98 <Odczytaj_znak_S16_uc8+0x3d98>)
 80059de:	2200      	movs	r2, #0
 80059e0:	601a      	str	r2, [r3, #0]
 80059e2:	4b6e      	ldr	r3, [pc, #440]	; (8005b9c <Odczytaj_znak_S16_uc8+0x3d9c>)
 80059e4:	2201      	movs	r2, #1
 80059e6:	601a      	str	r2, [r3, #0]
 80059e8:	4b6d      	ldr	r3, [pc, #436]	; (8005ba0 <Odczytaj_znak_S16_uc8+0x3da0>)
 80059ea:	2206      	movs	r2, #6
 80059ec:	601a      	str	r2, [r3, #0]
	 break;
 80059ee:	f000 bc09 	b.w	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  342 :    x=89  ;  y=0    ;  width=12  ;  height=19   ;  xoffset=0    ;  yoffset=1    ;  xadvance=11   ;
 80059f2:	4b65      	ldr	r3, [pc, #404]	; (8005b88 <Odczytaj_znak_S16_uc8+0x3d88>)
 80059f4:	2259      	movs	r2, #89	; 0x59
 80059f6:	601a      	str	r2, [r3, #0]
 80059f8:	4b64      	ldr	r3, [pc, #400]	; (8005b8c <Odczytaj_znak_S16_uc8+0x3d8c>)
 80059fa:	2200      	movs	r2, #0
 80059fc:	601a      	str	r2, [r3, #0]
 80059fe:	4b64      	ldr	r3, [pc, #400]	; (8005b90 <Odczytaj_znak_S16_uc8+0x3d90>)
 8005a00:	220c      	movs	r2, #12
 8005a02:	601a      	str	r2, [r3, #0]
 8005a04:	4b63      	ldr	r3, [pc, #396]	; (8005b94 <Odczytaj_znak_S16_uc8+0x3d94>)
 8005a06:	2213      	movs	r2, #19
 8005a08:	601a      	str	r2, [r3, #0]
 8005a0a:	4b63      	ldr	r3, [pc, #396]	; (8005b98 <Odczytaj_znak_S16_uc8+0x3d98>)
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	601a      	str	r2, [r3, #0]
 8005a10:	4b62      	ldr	r3, [pc, #392]	; (8005b9c <Odczytaj_znak_S16_uc8+0x3d9c>)
 8005a12:	2201      	movs	r2, #1
 8005a14:	601a      	str	r2, [r3, #0]
 8005a16:	4b62      	ldr	r3, [pc, #392]	; (8005ba0 <Odczytaj_znak_S16_uc8+0x3da0>)
 8005a18:	220b      	movs	r2, #11
 8005a1a:	601a      	str	r2, [r3, #0]
	 break;
 8005a1c:	e3f2      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  343 :    x=503 ;  y=55   ;  width=7   ;  height=16   ;  xoffset=0    ;  yoffset=5    ;  xadvance=6    ;
 8005a1e:	4b5a      	ldr	r3, [pc, #360]	; (8005b88 <Odczytaj_znak_S16_uc8+0x3d88>)
 8005a20:	f240 12f7 	movw	r2, #503	; 0x1f7
 8005a24:	601a      	str	r2, [r3, #0]
 8005a26:	4b59      	ldr	r3, [pc, #356]	; (8005b8c <Odczytaj_znak_S16_uc8+0x3d8c>)
 8005a28:	2237      	movs	r2, #55	; 0x37
 8005a2a:	601a      	str	r2, [r3, #0]
 8005a2c:	4b58      	ldr	r3, [pc, #352]	; (8005b90 <Odczytaj_znak_S16_uc8+0x3d90>)
 8005a2e:	2207      	movs	r2, #7
 8005a30:	601a      	str	r2, [r3, #0]
 8005a32:	4b58      	ldr	r3, [pc, #352]	; (8005b94 <Odczytaj_znak_S16_uc8+0x3d94>)
 8005a34:	2210      	movs	r2, #16
 8005a36:	601a      	str	r2, [r3, #0]
 8005a38:	4b57      	ldr	r3, [pc, #348]	; (8005b98 <Odczytaj_znak_S16_uc8+0x3d98>)
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	601a      	str	r2, [r3, #0]
 8005a3e:	4b57      	ldr	r3, [pc, #348]	; (8005b9c <Odczytaj_znak_S16_uc8+0x3d9c>)
 8005a40:	2205      	movs	r2, #5
 8005a42:	601a      	str	r2, [r3, #0]
 8005a44:	4b56      	ldr	r3, [pc, #344]	; (8005ba0 <Odczytaj_znak_S16_uc8+0x3da0>)
 8005a46:	2206      	movs	r2, #6
 8005a48:	601a      	str	r2, [r3, #0]
	 break;
 8005a4a:	e3db      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  344 :    x=132 ;  y=38   ;  width=12  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=11   ;
 8005a4c:	4b4e      	ldr	r3, [pc, #312]	; (8005b88 <Odczytaj_znak_S16_uc8+0x3d88>)
 8005a4e:	2284      	movs	r2, #132	; 0x84
 8005a50:	601a      	str	r2, [r3, #0]
 8005a52:	4b4e      	ldr	r3, [pc, #312]	; (8005b8c <Odczytaj_znak_S16_uc8+0x3d8c>)
 8005a54:	2226      	movs	r2, #38	; 0x26
 8005a56:	601a      	str	r2, [r3, #0]
 8005a58:	4b4d      	ldr	r3, [pc, #308]	; (8005b90 <Odczytaj_znak_S16_uc8+0x3d90>)
 8005a5a:	220c      	movs	r2, #12
 8005a5c:	601a      	str	r2, [r3, #0]
 8005a5e:	4b4d      	ldr	r3, [pc, #308]	; (8005b94 <Odczytaj_znak_S16_uc8+0x3d94>)
 8005a60:	2211      	movs	r2, #17
 8005a62:	601a      	str	r2, [r3, #0]
 8005a64:	4b4c      	ldr	r3, [pc, #304]	; (8005b98 <Odczytaj_znak_S16_uc8+0x3d98>)
 8005a66:	2200      	movs	r2, #0
 8005a68:	601a      	str	r2, [r3, #0]
 8005a6a:	4b4c      	ldr	r3, [pc, #304]	; (8005b9c <Odczytaj_znak_S16_uc8+0x3d9c>)
 8005a6c:	f04f 32ff 	mov.w	r2, #4294967295
 8005a70:	601a      	str	r2, [r3, #0]
 8005a72:	4b4b      	ldr	r3, [pc, #300]	; (8005ba0 <Odczytaj_znak_S16_uc8+0x3da0>)
 8005a74:	220b      	movs	r2, #11
 8005a76:	601a      	str	r2, [r3, #0]
	 break;
 8005a78:	e3c4      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  345 :    x=182 ;  y=117  ;  width=7   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=6    ;
 8005a7a:	4b43      	ldr	r3, [pc, #268]	; (8005b88 <Odczytaj_znak_S16_uc8+0x3d88>)
 8005a7c:	22b6      	movs	r2, #182	; 0xb6
 8005a7e:	601a      	str	r2, [r3, #0]
 8005a80:	4b42      	ldr	r3, [pc, #264]	; (8005b8c <Odczytaj_znak_S16_uc8+0x3d8c>)
 8005a82:	2275      	movs	r2, #117	; 0x75
 8005a84:	601a      	str	r2, [r3, #0]
 8005a86:	4b42      	ldr	r3, [pc, #264]	; (8005b90 <Odczytaj_znak_S16_uc8+0x3d90>)
 8005a88:	2207      	movs	r2, #7
 8005a8a:	601a      	str	r2, [r3, #0]
 8005a8c:	4b41      	ldr	r3, [pc, #260]	; (8005b94 <Odczytaj_znak_S16_uc8+0x3d94>)
 8005a8e:	220e      	movs	r2, #14
 8005a90:	601a      	str	r2, [r3, #0]
 8005a92:	4b41      	ldr	r3, [pc, #260]	; (8005b98 <Odczytaj_znak_S16_uc8+0x3d98>)
 8005a94:	2200      	movs	r2, #0
 8005a96:	601a      	str	r2, [r3, #0]
 8005a98:	4b40      	ldr	r3, [pc, #256]	; (8005b9c <Odczytaj_znak_S16_uc8+0x3d9c>)
 8005a9a:	2201      	movs	r2, #1
 8005a9c:	601a      	str	r2, [r3, #0]
 8005a9e:	4b40      	ldr	r3, [pc, #256]	; (8005ba0 <Odczytaj_znak_S16_uc8+0x3da0>)
 8005aa0:	2206      	movs	r2, #6
 8005aa2:	601a      	str	r2, [r3, #0]
	 break;
 8005aa4:	e3ae      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  346 :    x=144 ;  y=38   ;  width=11  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=11   ;
 8005aa6:	4b38      	ldr	r3, [pc, #224]	; (8005b88 <Odczytaj_znak_S16_uc8+0x3d88>)
 8005aa8:	2290      	movs	r2, #144	; 0x90
 8005aaa:	601a      	str	r2, [r3, #0]
 8005aac:	4b37      	ldr	r3, [pc, #220]	; (8005b8c <Odczytaj_znak_S16_uc8+0x3d8c>)
 8005aae:	2226      	movs	r2, #38	; 0x26
 8005ab0:	601a      	str	r2, [r3, #0]
 8005ab2:	4b37      	ldr	r3, [pc, #220]	; (8005b90 <Odczytaj_znak_S16_uc8+0x3d90>)
 8005ab4:	220b      	movs	r2, #11
 8005ab6:	601a      	str	r2, [r3, #0]
 8005ab8:	4b36      	ldr	r3, [pc, #216]	; (8005b94 <Odczytaj_znak_S16_uc8+0x3d94>)
 8005aba:	2211      	movs	r2, #17
 8005abc:	601a      	str	r2, [r3, #0]
 8005abe:	4b36      	ldr	r3, [pc, #216]	; (8005b98 <Odczytaj_znak_S16_uc8+0x3d98>)
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	601a      	str	r2, [r3, #0]
 8005ac4:	4b35      	ldr	r3, [pc, #212]	; (8005b9c <Odczytaj_znak_S16_uc8+0x3d9c>)
 8005ac6:	f04f 32ff 	mov.w	r2, #4294967295
 8005aca:	601a      	str	r2, [r3, #0]
 8005acc:	4b34      	ldr	r3, [pc, #208]	; (8005ba0 <Odczytaj_znak_S16_uc8+0x3da0>)
 8005ace:	220b      	movs	r2, #11
 8005ad0:	601a      	str	r2, [r3, #0]
	 break;
 8005ad2:	e397      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  347 :    x=189 ;  y=117  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 8005ad4:	4b2c      	ldr	r3, [pc, #176]	; (8005b88 <Odczytaj_znak_S16_uc8+0x3d88>)
 8005ad6:	22bd      	movs	r2, #189	; 0xbd
 8005ad8:	601a      	str	r2, [r3, #0]
 8005ada:	4b2c      	ldr	r3, [pc, #176]	; (8005b8c <Odczytaj_znak_S16_uc8+0x3d8c>)
 8005adc:	2275      	movs	r2, #117	; 0x75
 8005ade:	601a      	str	r2, [r3, #0]
 8005ae0:	4b2b      	ldr	r3, [pc, #172]	; (8005b90 <Odczytaj_znak_S16_uc8+0x3d90>)
 8005ae2:	220a      	movs	r2, #10
 8005ae4:	601a      	str	r2, [r3, #0]
 8005ae6:	4b2b      	ldr	r3, [pc, #172]	; (8005b94 <Odczytaj_znak_S16_uc8+0x3d94>)
 8005ae8:	220e      	movs	r2, #14
 8005aea:	601a      	str	r2, [r3, #0]
 8005aec:	4b2a      	ldr	r3, [pc, #168]	; (8005b98 <Odczytaj_znak_S16_uc8+0x3d98>)
 8005aee:	2200      	movs	r2, #0
 8005af0:	601a      	str	r2, [r3, #0]
 8005af2:	4b2a      	ldr	r3, [pc, #168]	; (8005b9c <Odczytaj_znak_S16_uc8+0x3d9c>)
 8005af4:	2201      	movs	r2, #1
 8005af6:	601a      	str	r2, [r3, #0]
 8005af8:	4b29      	ldr	r3, [pc, #164]	; (8005ba0 <Odczytaj_znak_S16_uc8+0x3da0>)
 8005afa:	2209      	movs	r2, #9
 8005afc:	601a      	str	r2, [r3, #0]
	 break;
 8005afe:	e381      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  348 :    x=274 ;  y=0    ;  width=11  ;  height=18   ;  xoffset=0    ;  yoffset=-2   ;  xadvance=11   ;
 8005b00:	4b21      	ldr	r3, [pc, #132]	; (8005b88 <Odczytaj_znak_S16_uc8+0x3d88>)
 8005b02:	f44f 7289 	mov.w	r2, #274	; 0x112
 8005b06:	601a      	str	r2, [r3, #0]
 8005b08:	4b20      	ldr	r3, [pc, #128]	; (8005b8c <Odczytaj_znak_S16_uc8+0x3d8c>)
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	601a      	str	r2, [r3, #0]
 8005b0e:	4b20      	ldr	r3, [pc, #128]	; (8005b90 <Odczytaj_znak_S16_uc8+0x3d90>)
 8005b10:	220b      	movs	r2, #11
 8005b12:	601a      	str	r2, [r3, #0]
 8005b14:	4b1f      	ldr	r3, [pc, #124]	; (8005b94 <Odczytaj_znak_S16_uc8+0x3d94>)
 8005b16:	2212      	movs	r2, #18
 8005b18:	601a      	str	r2, [r3, #0]
 8005b1a:	4b1f      	ldr	r3, [pc, #124]	; (8005b98 <Odczytaj_znak_S16_uc8+0x3d98>)
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	601a      	str	r2, [r3, #0]
 8005b20:	4b1e      	ldr	r3, [pc, #120]	; (8005b9c <Odczytaj_znak_S16_uc8+0x3d9c>)
 8005b22:	f06f 0201 	mvn.w	r2, #1
 8005b26:	601a      	str	r2, [r3, #0]
 8005b28:	4b1d      	ldr	r3, [pc, #116]	; (8005ba0 <Odczytaj_znak_S16_uc8+0x3da0>)
 8005b2a:	220b      	movs	r2, #11
 8005b2c:	601a      	str	r2, [r3, #0]
	 break;
 8005b2e:	e369      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  349 :    x=199 ;  y=117  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 8005b30:	4b15      	ldr	r3, [pc, #84]	; (8005b88 <Odczytaj_znak_S16_uc8+0x3d88>)
 8005b32:	22c7      	movs	r2, #199	; 0xc7
 8005b34:	601a      	str	r2, [r3, #0]
 8005b36:	4b15      	ldr	r3, [pc, #84]	; (8005b8c <Odczytaj_znak_S16_uc8+0x3d8c>)
 8005b38:	2275      	movs	r2, #117	; 0x75
 8005b3a:	601a      	str	r2, [r3, #0]
 8005b3c:	4b14      	ldr	r3, [pc, #80]	; (8005b90 <Odczytaj_znak_S16_uc8+0x3d90>)
 8005b3e:	220a      	movs	r2, #10
 8005b40:	601a      	str	r2, [r3, #0]
 8005b42:	4b14      	ldr	r3, [pc, #80]	; (8005b94 <Odczytaj_znak_S16_uc8+0x3d94>)
 8005b44:	220e      	movs	r2, #14
 8005b46:	601a      	str	r2, [r3, #0]
 8005b48:	4b13      	ldr	r3, [pc, #76]	; (8005b98 <Odczytaj_znak_S16_uc8+0x3d98>)
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	601a      	str	r2, [r3, #0]
 8005b4e:	4b13      	ldr	r3, [pc, #76]	; (8005b9c <Odczytaj_znak_S16_uc8+0x3d9c>)
 8005b50:	2201      	movs	r2, #1
 8005b52:	601a      	str	r2, [r3, #0]
 8005b54:	4b12      	ldr	r3, [pc, #72]	; (8005ba0 <Odczytaj_znak_S16_uc8+0x3da0>)
 8005b56:	2209      	movs	r2, #9
 8005b58:	601a      	str	r2, [r3, #0]
	 break;
 8005b5a:	e353      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  350 :    x=155 ;  y=38   ;  width=11  ;  height=17   ;  xoffset=0    ;  yoffset=1    ;  xadvance=11   ;
 8005b5c:	4b0a      	ldr	r3, [pc, #40]	; (8005b88 <Odczytaj_znak_S16_uc8+0x3d88>)
 8005b5e:	229b      	movs	r2, #155	; 0x9b
 8005b60:	601a      	str	r2, [r3, #0]
 8005b62:	4b0a      	ldr	r3, [pc, #40]	; (8005b8c <Odczytaj_znak_S16_uc8+0x3d8c>)
 8005b64:	2226      	movs	r2, #38	; 0x26
 8005b66:	601a      	str	r2, [r3, #0]
 8005b68:	4b09      	ldr	r3, [pc, #36]	; (8005b90 <Odczytaj_znak_S16_uc8+0x3d90>)
 8005b6a:	220b      	movs	r2, #11
 8005b6c:	601a      	str	r2, [r3, #0]
 8005b6e:	4b09      	ldr	r3, [pc, #36]	; (8005b94 <Odczytaj_znak_S16_uc8+0x3d94>)
 8005b70:	2211      	movs	r2, #17
 8005b72:	601a      	str	r2, [r3, #0]
 8005b74:	4b08      	ldr	r3, [pc, #32]	; (8005b98 <Odczytaj_znak_S16_uc8+0x3d98>)
 8005b76:	2200      	movs	r2, #0
 8005b78:	601a      	str	r2, [r3, #0]
 8005b7a:	4b08      	ldr	r3, [pc, #32]	; (8005b9c <Odczytaj_znak_S16_uc8+0x3d9c>)
 8005b7c:	2201      	movs	r2, #1
 8005b7e:	601a      	str	r2, [r3, #0]
 8005b80:	4b07      	ldr	r3, [pc, #28]	; (8005ba0 <Odczytaj_znak_S16_uc8+0x3da0>)
 8005b82:	220b      	movs	r2, #11
 8005b84:	601a      	str	r2, [r3, #0]
	 break;
 8005b86:	e33d      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
 8005b88:	2400f634 	.word	0x2400f634
 8005b8c:	2401445c 	.word	0x2401445c
 8005b90:	24014690 	.word	0x24014690
 8005b94:	24014460 	.word	0x24014460
 8005b98:	2400f630 	.word	0x2400f630
 8005b9c:	2400f638 	.word	0x2400f638
 8005ba0:	2401468c 	.word	0x2401468c
	case  351 :    x=209 ;  y=117  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=5    ;  xadvance=9    ;
 8005ba4:	4b92      	ldr	r3, [pc, #584]	; (8005df0 <Odczytaj_znak_S16_uc8+0x3ff0>)
 8005ba6:	22d1      	movs	r2, #209	; 0xd1
 8005ba8:	601a      	str	r2, [r3, #0]
 8005baa:	4b92      	ldr	r3, [pc, #584]	; (8005df4 <Odczytaj_znak_S16_uc8+0x3ff4>)
 8005bac:	2275      	movs	r2, #117	; 0x75
 8005bae:	601a      	str	r2, [r3, #0]
 8005bb0:	4b91      	ldr	r3, [pc, #580]	; (8005df8 <Odczytaj_znak_S16_uc8+0x3ff8>)
 8005bb2:	220a      	movs	r2, #10
 8005bb4:	601a      	str	r2, [r3, #0]
 8005bb6:	4b91      	ldr	r3, [pc, #580]	; (8005dfc <Odczytaj_znak_S16_uc8+0x3ffc>)
 8005bb8:	220e      	movs	r2, #14
 8005bba:	601a      	str	r2, [r3, #0]
 8005bbc:	4b90      	ldr	r3, [pc, #576]	; (8005e00 <Odczytaj_znak_S16_uc8+0x4000>)
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	601a      	str	r2, [r3, #0]
 8005bc2:	4b90      	ldr	r3, [pc, #576]	; (8005e04 <Odczytaj_znak_S16_uc8+0x4004>)
 8005bc4:	2205      	movs	r2, #5
 8005bc6:	601a      	str	r2, [r3, #0]
 8005bc8:	4b8f      	ldr	r3, [pc, #572]	; (8005e08 <Odczytaj_znak_S16_uc8+0x4008>)
 8005bca:	2209      	movs	r2, #9
 8005bcc:	601a      	str	r2, [r3, #0]
	 break;
 8005bce:	e319      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  352 :    x=166 ;  y=38   ;  width=11  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=11   ;
 8005bd0:	4b87      	ldr	r3, [pc, #540]	; (8005df0 <Odczytaj_znak_S16_uc8+0x3ff0>)
 8005bd2:	22a6      	movs	r2, #166	; 0xa6
 8005bd4:	601a      	str	r2, [r3, #0]
 8005bd6:	4b87      	ldr	r3, [pc, #540]	; (8005df4 <Odczytaj_znak_S16_uc8+0x3ff4>)
 8005bd8:	2226      	movs	r2, #38	; 0x26
 8005bda:	601a      	str	r2, [r3, #0]
 8005bdc:	4b86      	ldr	r3, [pc, #536]	; (8005df8 <Odczytaj_znak_S16_uc8+0x3ff8>)
 8005bde:	220b      	movs	r2, #11
 8005be0:	601a      	str	r2, [r3, #0]
 8005be2:	4b86      	ldr	r3, [pc, #536]	; (8005dfc <Odczytaj_znak_S16_uc8+0x3ffc>)
 8005be4:	2211      	movs	r2, #17
 8005be6:	601a      	str	r2, [r3, #0]
 8005be8:	4b85      	ldr	r3, [pc, #532]	; (8005e00 <Odczytaj_znak_S16_uc8+0x4000>)
 8005bea:	2200      	movs	r2, #0
 8005bec:	601a      	str	r2, [r3, #0]
 8005bee:	4b85      	ldr	r3, [pc, #532]	; (8005e04 <Odczytaj_znak_S16_uc8+0x4004>)
 8005bf0:	f04f 32ff 	mov.w	r2, #4294967295
 8005bf4:	601a      	str	r2, [r3, #0]
 8005bf6:	4b84      	ldr	r3, [pc, #528]	; (8005e08 <Odczytaj_znak_S16_uc8+0x4008>)
 8005bf8:	220b      	movs	r2, #11
 8005bfa:	601a      	str	r2, [r3, #0]
	 break;
 8005bfc:	e302      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  353 :    x=219 ;  y=117  ;  width=10  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 8005bfe:	4b7c      	ldr	r3, [pc, #496]	; (8005df0 <Odczytaj_znak_S16_uc8+0x3ff0>)
 8005c00:	22db      	movs	r2, #219	; 0xdb
 8005c02:	601a      	str	r2, [r3, #0]
 8005c04:	4b7b      	ldr	r3, [pc, #492]	; (8005df4 <Odczytaj_znak_S16_uc8+0x3ff4>)
 8005c06:	2275      	movs	r2, #117	; 0x75
 8005c08:	601a      	str	r2, [r3, #0]
 8005c0a:	4b7b      	ldr	r3, [pc, #492]	; (8005df8 <Odczytaj_znak_S16_uc8+0x3ff8>)
 8005c0c:	220a      	movs	r2, #10
 8005c0e:	601a      	str	r2, [r3, #0]
 8005c10:	4b7a      	ldr	r3, [pc, #488]	; (8005dfc <Odczytaj_znak_S16_uc8+0x3ffc>)
 8005c12:	220e      	movs	r2, #14
 8005c14:	601a      	str	r2, [r3, #0]
 8005c16:	4b7a      	ldr	r3, [pc, #488]	; (8005e00 <Odczytaj_znak_S16_uc8+0x4000>)
 8005c18:	2200      	movs	r2, #0
 8005c1a:	601a      	str	r2, [r3, #0]
 8005c1c:	4b79      	ldr	r3, [pc, #484]	; (8005e04 <Odczytaj_znak_S16_uc8+0x4004>)
 8005c1e:	2201      	movs	r2, #1
 8005c20:	601a      	str	r2, [r3, #0]
 8005c22:	4b79      	ldr	r3, [pc, #484]	; (8005e08 <Odczytaj_znak_S16_uc8+0x4008>)
 8005c24:	2209      	movs	r2, #9
 8005c26:	601a      	str	r2, [r3, #0]
	 break;
 8005c28:	e2ec      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  354 :    x=177 ;  y=38   ;  width=11  ;  height=17   ;  xoffset=0    ;  yoffset=1    ;  xadvance=11   ;
 8005c2a:	4b71      	ldr	r3, [pc, #452]	; (8005df0 <Odczytaj_znak_S16_uc8+0x3ff0>)
 8005c2c:	22b1      	movs	r2, #177	; 0xb1
 8005c2e:	601a      	str	r2, [r3, #0]
 8005c30:	4b70      	ldr	r3, [pc, #448]	; (8005df4 <Odczytaj_znak_S16_uc8+0x3ff4>)
 8005c32:	2226      	movs	r2, #38	; 0x26
 8005c34:	601a      	str	r2, [r3, #0]
 8005c36:	4b70      	ldr	r3, [pc, #448]	; (8005df8 <Odczytaj_znak_S16_uc8+0x3ff8>)
 8005c38:	220b      	movs	r2, #11
 8005c3a:	601a      	str	r2, [r3, #0]
 8005c3c:	4b6f      	ldr	r3, [pc, #444]	; (8005dfc <Odczytaj_znak_S16_uc8+0x3ffc>)
 8005c3e:	2211      	movs	r2, #17
 8005c40:	601a      	str	r2, [r3, #0]
 8005c42:	4b6f      	ldr	r3, [pc, #444]	; (8005e00 <Odczytaj_znak_S16_uc8+0x4000>)
 8005c44:	2200      	movs	r2, #0
 8005c46:	601a      	str	r2, [r3, #0]
 8005c48:	4b6e      	ldr	r3, [pc, #440]	; (8005e04 <Odczytaj_znak_S16_uc8+0x4004>)
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	601a      	str	r2, [r3, #0]
 8005c4e:	4b6e      	ldr	r3, [pc, #440]	; (8005e08 <Odczytaj_znak_S16_uc8+0x4008>)
 8005c50:	220b      	movs	r2, #11
 8005c52:	601a      	str	r2, [r3, #0]
	 break;
 8005c54:	e2d6      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  355 :    x=188 ;  y=38   ;  width=7   ;  height=17   ;  xoffset=0    ;  yoffset=1    ;  xadvance=7    ;
 8005c56:	4b66      	ldr	r3, [pc, #408]	; (8005df0 <Odczytaj_znak_S16_uc8+0x3ff0>)
 8005c58:	22bc      	movs	r2, #188	; 0xbc
 8005c5a:	601a      	str	r2, [r3, #0]
 8005c5c:	4b65      	ldr	r3, [pc, #404]	; (8005df4 <Odczytaj_znak_S16_uc8+0x3ff4>)
 8005c5e:	2226      	movs	r2, #38	; 0x26
 8005c60:	601a      	str	r2, [r3, #0]
 8005c62:	4b65      	ldr	r3, [pc, #404]	; (8005df8 <Odczytaj_znak_S16_uc8+0x3ff8>)
 8005c64:	2207      	movs	r2, #7
 8005c66:	601a      	str	r2, [r3, #0]
 8005c68:	4b64      	ldr	r3, [pc, #400]	; (8005dfc <Odczytaj_znak_S16_uc8+0x3ffc>)
 8005c6a:	2211      	movs	r2, #17
 8005c6c:	601a      	str	r2, [r3, #0]
 8005c6e:	4b64      	ldr	r3, [pc, #400]	; (8005e00 <Odczytaj_znak_S16_uc8+0x4000>)
 8005c70:	2200      	movs	r2, #0
 8005c72:	601a      	str	r2, [r3, #0]
 8005c74:	4b63      	ldr	r3, [pc, #396]	; (8005e04 <Odczytaj_znak_S16_uc8+0x4004>)
 8005c76:	2201      	movs	r2, #1
 8005c78:	601a      	str	r2, [r3, #0]
 8005c7a:	4b63      	ldr	r3, [pc, #396]	; (8005e08 <Odczytaj_znak_S16_uc8+0x4008>)
 8005c7c:	2207      	movs	r2, #7
 8005c7e:	601a      	str	r2, [r3, #0]
	 break;
 8005c80:	e2c0      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  356 :    x=195 ;  y=38   ;  width=11  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=11   ;
 8005c82:	4b5b      	ldr	r3, [pc, #364]	; (8005df0 <Odczytaj_znak_S16_uc8+0x3ff0>)
 8005c84:	22c3      	movs	r2, #195	; 0xc3
 8005c86:	601a      	str	r2, [r3, #0]
 8005c88:	4b5a      	ldr	r3, [pc, #360]	; (8005df4 <Odczytaj_znak_S16_uc8+0x3ff4>)
 8005c8a:	2226      	movs	r2, #38	; 0x26
 8005c8c:	601a      	str	r2, [r3, #0]
 8005c8e:	4b5a      	ldr	r3, [pc, #360]	; (8005df8 <Odczytaj_znak_S16_uc8+0x3ff8>)
 8005c90:	220b      	movs	r2, #11
 8005c92:	601a      	str	r2, [r3, #0]
 8005c94:	4b59      	ldr	r3, [pc, #356]	; (8005dfc <Odczytaj_znak_S16_uc8+0x3ffc>)
 8005c96:	2211      	movs	r2, #17
 8005c98:	601a      	str	r2, [r3, #0]
 8005c9a:	4b59      	ldr	r3, [pc, #356]	; (8005e00 <Odczytaj_znak_S16_uc8+0x4000>)
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	601a      	str	r2, [r3, #0]
 8005ca0:	4b58      	ldr	r3, [pc, #352]	; (8005e04 <Odczytaj_znak_S16_uc8+0x4004>)
 8005ca2:	f04f 32ff 	mov.w	r2, #4294967295
 8005ca6:	601a      	str	r2, [r3, #0]
 8005ca8:	4b57      	ldr	r3, [pc, #348]	; (8005e08 <Odczytaj_znak_S16_uc8+0x4008>)
 8005caa:	220b      	movs	r2, #11
 8005cac:	601a      	str	r2, [r3, #0]
	 break;
 8005cae:	e2a9      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  357 :    x=229 ;  y=117  ;  width=9   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=8    ;
 8005cb0:	4b4f      	ldr	r3, [pc, #316]	; (8005df0 <Odczytaj_znak_S16_uc8+0x3ff0>)
 8005cb2:	22e5      	movs	r2, #229	; 0xe5
 8005cb4:	601a      	str	r2, [r3, #0]
 8005cb6:	4b4f      	ldr	r3, [pc, #316]	; (8005df4 <Odczytaj_znak_S16_uc8+0x3ff4>)
 8005cb8:	2275      	movs	r2, #117	; 0x75
 8005cba:	601a      	str	r2, [r3, #0]
 8005cbc:	4b4e      	ldr	r3, [pc, #312]	; (8005df8 <Odczytaj_znak_S16_uc8+0x3ff8>)
 8005cbe:	2209      	movs	r2, #9
 8005cc0:	601a      	str	r2, [r3, #0]
 8005cc2:	4b4e      	ldr	r3, [pc, #312]	; (8005dfc <Odczytaj_znak_S16_uc8+0x3ffc>)
 8005cc4:	220e      	movs	r2, #14
 8005cc6:	601a      	str	r2, [r3, #0]
 8005cc8:	4b4d      	ldr	r3, [pc, #308]	; (8005e00 <Odczytaj_znak_S16_uc8+0x4000>)
 8005cca:	2200      	movs	r2, #0
 8005ccc:	601a      	str	r2, [r3, #0]
 8005cce:	4b4d      	ldr	r3, [pc, #308]	; (8005e04 <Odczytaj_znak_S16_uc8+0x4004>)
 8005cd0:	2201      	movs	r2, #1
 8005cd2:	601a      	str	r2, [r3, #0]
 8005cd4:	4b4c      	ldr	r3, [pc, #304]	; (8005e08 <Odczytaj_znak_S16_uc8+0x4008>)
 8005cd6:	2208      	movs	r2, #8
 8005cd8:	601a      	str	r2, [r3, #0]
	 break;
 8005cda:	e293      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  358 :    x=238 ;  y=117  ;  width=11  ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=11   ;
 8005cdc:	4b44      	ldr	r3, [pc, #272]	; (8005df0 <Odczytaj_znak_S16_uc8+0x3ff0>)
 8005cde:	22ee      	movs	r2, #238	; 0xee
 8005ce0:	601a      	str	r2, [r3, #0]
 8005ce2:	4b44      	ldr	r3, [pc, #272]	; (8005df4 <Odczytaj_znak_S16_uc8+0x3ff4>)
 8005ce4:	2275      	movs	r2, #117	; 0x75
 8005ce6:	601a      	str	r2, [r3, #0]
 8005ce8:	4b43      	ldr	r3, [pc, #268]	; (8005df8 <Odczytaj_znak_S16_uc8+0x3ff8>)
 8005cea:	220b      	movs	r2, #11
 8005cec:	601a      	str	r2, [r3, #0]
 8005cee:	4b43      	ldr	r3, [pc, #268]	; (8005dfc <Odczytaj_znak_S16_uc8+0x3ffc>)
 8005cf0:	220e      	movs	r2, #14
 8005cf2:	601a      	str	r2, [r3, #0]
 8005cf4:	4b42      	ldr	r3, [pc, #264]	; (8005e00 <Odczytaj_znak_S16_uc8+0x4000>)
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	601a      	str	r2, [r3, #0]
 8005cfa:	4b42      	ldr	r3, [pc, #264]	; (8005e04 <Odczytaj_znak_S16_uc8+0x4004>)
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	601a      	str	r2, [r3, #0]
 8005d00:	4b41      	ldr	r3, [pc, #260]	; (8005e08 <Odczytaj_znak_S16_uc8+0x4008>)
 8005d02:	220b      	movs	r2, #11
 8005d04:	601a      	str	r2, [r3, #0]
	 break;
 8005d06:	e27d      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  359 :    x=249 ;  y=117  ;  width=7   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=7    ;
 8005d08:	4b39      	ldr	r3, [pc, #228]	; (8005df0 <Odczytaj_znak_S16_uc8+0x3ff0>)
 8005d0a:	22f9      	movs	r2, #249	; 0xf9
 8005d0c:	601a      	str	r2, [r3, #0]
 8005d0e:	4b39      	ldr	r3, [pc, #228]	; (8005df4 <Odczytaj_znak_S16_uc8+0x3ff4>)
 8005d10:	2275      	movs	r2, #117	; 0x75
 8005d12:	601a      	str	r2, [r3, #0]
 8005d14:	4b38      	ldr	r3, [pc, #224]	; (8005df8 <Odczytaj_znak_S16_uc8+0x3ff8>)
 8005d16:	2207      	movs	r2, #7
 8005d18:	601a      	str	r2, [r3, #0]
 8005d1a:	4b38      	ldr	r3, [pc, #224]	; (8005dfc <Odczytaj_znak_S16_uc8+0x3ffc>)
 8005d1c:	220e      	movs	r2, #14
 8005d1e:	601a      	str	r2, [r3, #0]
 8005d20:	4b37      	ldr	r3, [pc, #220]	; (8005e00 <Odczytaj_znak_S16_uc8+0x4000>)
 8005d22:	2200      	movs	r2, #0
 8005d24:	601a      	str	r2, [r3, #0]
 8005d26:	4b37      	ldr	r3, [pc, #220]	; (8005e04 <Odczytaj_znak_S16_uc8+0x4004>)
 8005d28:	2201      	movs	r2, #1
 8005d2a:	601a      	str	r2, [r3, #0]
 8005d2c:	4b36      	ldr	r3, [pc, #216]	; (8005e08 <Odczytaj_znak_S16_uc8+0x4008>)
 8005d2e:	2207      	movs	r2, #7
 8005d30:	601a      	str	r2, [r3, #0]
	 break;
 8005d32:	e267      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  360 :    x=285 ;  y=0    ;  width=11  ;  height=18   ;  xoffset=0    ;  yoffset=-2   ;  xadvance=11   ;
 8005d34:	4b2e      	ldr	r3, [pc, #184]	; (8005df0 <Odczytaj_znak_S16_uc8+0x3ff0>)
 8005d36:	f240 121d 	movw	r2, #285	; 0x11d
 8005d3a:	601a      	str	r2, [r3, #0]
 8005d3c:	4b2d      	ldr	r3, [pc, #180]	; (8005df4 <Odczytaj_znak_S16_uc8+0x3ff4>)
 8005d3e:	2200      	movs	r2, #0
 8005d40:	601a      	str	r2, [r3, #0]
 8005d42:	4b2d      	ldr	r3, [pc, #180]	; (8005df8 <Odczytaj_znak_S16_uc8+0x3ff8>)
 8005d44:	220b      	movs	r2, #11
 8005d46:	601a      	str	r2, [r3, #0]
 8005d48:	4b2c      	ldr	r3, [pc, #176]	; (8005dfc <Odczytaj_znak_S16_uc8+0x3ffc>)
 8005d4a:	2212      	movs	r2, #18
 8005d4c:	601a      	str	r2, [r3, #0]
 8005d4e:	4b2c      	ldr	r3, [pc, #176]	; (8005e00 <Odczytaj_znak_S16_uc8+0x4000>)
 8005d50:	2200      	movs	r2, #0
 8005d52:	601a      	str	r2, [r3, #0]
 8005d54:	4b2b      	ldr	r3, [pc, #172]	; (8005e04 <Odczytaj_znak_S16_uc8+0x4004>)
 8005d56:	f06f 0201 	mvn.w	r2, #1
 8005d5a:	601a      	str	r2, [r3, #0]
 8005d5c:	4b2a      	ldr	r3, [pc, #168]	; (8005e08 <Odczytaj_znak_S16_uc8+0x4008>)
 8005d5e:	220b      	movs	r2, #11
 8005d60:	601a      	str	r2, [r3, #0]
	 break;
 8005d62:	e24f      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  361 :    x=256 ;  y=117  ;  width=9   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 8005d64:	4b22      	ldr	r3, [pc, #136]	; (8005df0 <Odczytaj_znak_S16_uc8+0x3ff0>)
 8005d66:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005d6a:	601a      	str	r2, [r3, #0]
 8005d6c:	4b21      	ldr	r3, [pc, #132]	; (8005df4 <Odczytaj_znak_S16_uc8+0x3ff4>)
 8005d6e:	2275      	movs	r2, #117	; 0x75
 8005d70:	601a      	str	r2, [r3, #0]
 8005d72:	4b21      	ldr	r3, [pc, #132]	; (8005df8 <Odczytaj_znak_S16_uc8+0x3ff8>)
 8005d74:	2209      	movs	r2, #9
 8005d76:	601a      	str	r2, [r3, #0]
 8005d78:	4b20      	ldr	r3, [pc, #128]	; (8005dfc <Odczytaj_znak_S16_uc8+0x3ffc>)
 8005d7a:	220e      	movs	r2, #14
 8005d7c:	601a      	str	r2, [r3, #0]
 8005d7e:	4b20      	ldr	r3, [pc, #128]	; (8005e00 <Odczytaj_znak_S16_uc8+0x4000>)
 8005d80:	2200      	movs	r2, #0
 8005d82:	601a      	str	r2, [r3, #0]
 8005d84:	4b1f      	ldr	r3, [pc, #124]	; (8005e04 <Odczytaj_znak_S16_uc8+0x4004>)
 8005d86:	2201      	movs	r2, #1
 8005d88:	601a      	str	r2, [r3, #0]
 8005d8a:	4b1f      	ldr	r3, [pc, #124]	; (8005e08 <Odczytaj_znak_S16_uc8+0x4008>)
 8005d8c:	2209      	movs	r2, #9
 8005d8e:	601a      	str	r2, [r3, #0]
	 break;
 8005d90:	e238      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  362 :    x=206 ;  y=38   ;  width=11  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=11   ;
 8005d92:	4b17      	ldr	r3, [pc, #92]	; (8005df0 <Odczytaj_znak_S16_uc8+0x3ff0>)
 8005d94:	22ce      	movs	r2, #206	; 0xce
 8005d96:	601a      	str	r2, [r3, #0]
 8005d98:	4b16      	ldr	r3, [pc, #88]	; (8005df4 <Odczytaj_znak_S16_uc8+0x3ff4>)
 8005d9a:	2226      	movs	r2, #38	; 0x26
 8005d9c:	601a      	str	r2, [r3, #0]
 8005d9e:	4b16      	ldr	r3, [pc, #88]	; (8005df8 <Odczytaj_znak_S16_uc8+0x3ff8>)
 8005da0:	220b      	movs	r2, #11
 8005da2:	601a      	str	r2, [r3, #0]
 8005da4:	4b15      	ldr	r3, [pc, #84]	; (8005dfc <Odczytaj_znak_S16_uc8+0x3ffc>)
 8005da6:	2211      	movs	r2, #17
 8005da8:	601a      	str	r2, [r3, #0]
 8005daa:	4b15      	ldr	r3, [pc, #84]	; (8005e00 <Odczytaj_znak_S16_uc8+0x4000>)
 8005dac:	2200      	movs	r2, #0
 8005dae:	601a      	str	r2, [r3, #0]
 8005db0:	4b14      	ldr	r3, [pc, #80]	; (8005e04 <Odczytaj_znak_S16_uc8+0x4004>)
 8005db2:	f04f 32ff 	mov.w	r2, #4294967295
 8005db6:	601a      	str	r2, [r3, #0]
 8005db8:	4b13      	ldr	r3, [pc, #76]	; (8005e08 <Odczytaj_znak_S16_uc8+0x4008>)
 8005dba:	220b      	movs	r2, #11
 8005dbc:	601a      	str	r2, [r3, #0]
	 break;
 8005dbe:	e221      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  363 :    x=265 ;  y=117  ;  width=9   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 8005dc0:	4b0b      	ldr	r3, [pc, #44]	; (8005df0 <Odczytaj_znak_S16_uc8+0x3ff0>)
 8005dc2:	f240 1209 	movw	r2, #265	; 0x109
 8005dc6:	601a      	str	r2, [r3, #0]
 8005dc8:	4b0a      	ldr	r3, [pc, #40]	; (8005df4 <Odczytaj_znak_S16_uc8+0x3ff4>)
 8005dca:	2275      	movs	r2, #117	; 0x75
 8005dcc:	601a      	str	r2, [r3, #0]
 8005dce:	4b0a      	ldr	r3, [pc, #40]	; (8005df8 <Odczytaj_znak_S16_uc8+0x3ff8>)
 8005dd0:	2209      	movs	r2, #9
 8005dd2:	601a      	str	r2, [r3, #0]
 8005dd4:	4b09      	ldr	r3, [pc, #36]	; (8005dfc <Odczytaj_znak_S16_uc8+0x3ffc>)
 8005dd6:	220e      	movs	r2, #14
 8005dd8:	601a      	str	r2, [r3, #0]
 8005dda:	4b09      	ldr	r3, [pc, #36]	; (8005e00 <Odczytaj_znak_S16_uc8+0x4000>)
 8005ddc:	2200      	movs	r2, #0
 8005dde:	601a      	str	r2, [r3, #0]
 8005de0:	4b08      	ldr	r3, [pc, #32]	; (8005e04 <Odczytaj_znak_S16_uc8+0x4004>)
 8005de2:	2201      	movs	r2, #1
 8005de4:	601a      	str	r2, [r3, #0]
 8005de6:	4b08      	ldr	r3, [pc, #32]	; (8005e08 <Odczytaj_znak_S16_uc8+0x4008>)
 8005de8:	2209      	movs	r2, #9
 8005dea:	601a      	str	r2, [r3, #0]
	 break;
 8005dec:	e20a      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
 8005dee:	bf00      	nop
 8005df0:	2400f634 	.word	0x2400f634
 8005df4:	2401445c 	.word	0x2401445c
 8005df8:	24014690 	.word	0x24014690
 8005dfc:	24014460 	.word	0x24014460
 8005e00:	2400f630 	.word	0x2400f630
 8005e04:	2400f638 	.word	0x2400f638
 8005e08:	2401468c 	.word	0x2401468c
	case  364 :    x=296 ;  y=0    ;  width=11  ;  height=18   ;  xoffset=0    ;  yoffset=-2   ;  xadvance=11   ;
 8005e0c:	4b99      	ldr	r3, [pc, #612]	; (8006074 <Odczytaj_znak_S16_uc8+0x4274>)
 8005e0e:	f44f 7294 	mov.w	r2, #296	; 0x128
 8005e12:	601a      	str	r2, [r3, #0]
 8005e14:	4b98      	ldr	r3, [pc, #608]	; (8006078 <Odczytaj_znak_S16_uc8+0x4278>)
 8005e16:	2200      	movs	r2, #0
 8005e18:	601a      	str	r2, [r3, #0]
 8005e1a:	4b98      	ldr	r3, [pc, #608]	; (800607c <Odczytaj_znak_S16_uc8+0x427c>)
 8005e1c:	220b      	movs	r2, #11
 8005e1e:	601a      	str	r2, [r3, #0]
 8005e20:	4b97      	ldr	r3, [pc, #604]	; (8006080 <Odczytaj_znak_S16_uc8+0x4280>)
 8005e22:	2212      	movs	r2, #18
 8005e24:	601a      	str	r2, [r3, #0]
 8005e26:	4b97      	ldr	r3, [pc, #604]	; (8006084 <Odczytaj_znak_S16_uc8+0x4284>)
 8005e28:	2200      	movs	r2, #0
 8005e2a:	601a      	str	r2, [r3, #0]
 8005e2c:	4b96      	ldr	r3, [pc, #600]	; (8006088 <Odczytaj_znak_S16_uc8+0x4288>)
 8005e2e:	f06f 0201 	mvn.w	r2, #1
 8005e32:	601a      	str	r2, [r3, #0]
 8005e34:	4b95      	ldr	r3, [pc, #596]	; (800608c <Odczytaj_znak_S16_uc8+0x428c>)
 8005e36:	220b      	movs	r2, #11
 8005e38:	601a      	str	r2, [r3, #0]
	 break;
 8005e3a:	e1e3      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  365 :    x=274 ;  y=117  ;  width=9   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 8005e3c:	4b8d      	ldr	r3, [pc, #564]	; (8006074 <Odczytaj_znak_S16_uc8+0x4274>)
 8005e3e:	f44f 7289 	mov.w	r2, #274	; 0x112
 8005e42:	601a      	str	r2, [r3, #0]
 8005e44:	4b8c      	ldr	r3, [pc, #560]	; (8006078 <Odczytaj_znak_S16_uc8+0x4278>)
 8005e46:	2275      	movs	r2, #117	; 0x75
 8005e48:	601a      	str	r2, [r3, #0]
 8005e4a:	4b8c      	ldr	r3, [pc, #560]	; (800607c <Odczytaj_znak_S16_uc8+0x427c>)
 8005e4c:	2209      	movs	r2, #9
 8005e4e:	601a      	str	r2, [r3, #0]
 8005e50:	4b8b      	ldr	r3, [pc, #556]	; (8006080 <Odczytaj_znak_S16_uc8+0x4280>)
 8005e52:	220e      	movs	r2, #14
 8005e54:	601a      	str	r2, [r3, #0]
 8005e56:	4b8b      	ldr	r3, [pc, #556]	; (8006084 <Odczytaj_znak_S16_uc8+0x4284>)
 8005e58:	2200      	movs	r2, #0
 8005e5a:	601a      	str	r2, [r3, #0]
 8005e5c:	4b8a      	ldr	r3, [pc, #552]	; (8006088 <Odczytaj_znak_S16_uc8+0x4288>)
 8005e5e:	2201      	movs	r2, #1
 8005e60:	601a      	str	r2, [r3, #0]
 8005e62:	4b8a      	ldr	r3, [pc, #552]	; (800608c <Odczytaj_znak_S16_uc8+0x428c>)
 8005e64:	2209      	movs	r2, #9
 8005e66:	601a      	str	r2, [r3, #0]
	 break;
 8005e68:	e1cc      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  366 :    x=307 ;  y=0    ;  width=11  ;  height=18   ;  xoffset=0    ;  yoffset=-2   ;  xadvance=11   ;
 8005e6a:	4b82      	ldr	r3, [pc, #520]	; (8006074 <Odczytaj_znak_S16_uc8+0x4274>)
 8005e6c:	f240 1233 	movw	r2, #307	; 0x133
 8005e70:	601a      	str	r2, [r3, #0]
 8005e72:	4b81      	ldr	r3, [pc, #516]	; (8006078 <Odczytaj_znak_S16_uc8+0x4278>)
 8005e74:	2200      	movs	r2, #0
 8005e76:	601a      	str	r2, [r3, #0]
 8005e78:	4b80      	ldr	r3, [pc, #512]	; (800607c <Odczytaj_znak_S16_uc8+0x427c>)
 8005e7a:	220b      	movs	r2, #11
 8005e7c:	601a      	str	r2, [r3, #0]
 8005e7e:	4b80      	ldr	r3, [pc, #512]	; (8006080 <Odczytaj_znak_S16_uc8+0x4280>)
 8005e80:	2212      	movs	r2, #18
 8005e82:	601a      	str	r2, [r3, #0]
 8005e84:	4b7f      	ldr	r3, [pc, #508]	; (8006084 <Odczytaj_znak_S16_uc8+0x4284>)
 8005e86:	2200      	movs	r2, #0
 8005e88:	601a      	str	r2, [r3, #0]
 8005e8a:	4b7f      	ldr	r3, [pc, #508]	; (8006088 <Odczytaj_znak_S16_uc8+0x4288>)
 8005e8c:	f06f 0201 	mvn.w	r2, #1
 8005e90:	601a      	str	r2, [r3, #0]
 8005e92:	4b7e      	ldr	r3, [pc, #504]	; (800608c <Odczytaj_znak_S16_uc8+0x428c>)
 8005e94:	220b      	movs	r2, #11
 8005e96:	601a      	str	r2, [r3, #0]
	 break;
 8005e98:	e1b4      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  367 :    x=283 ;  y=117  ;  width=9   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 8005e9a:	4b76      	ldr	r3, [pc, #472]	; (8006074 <Odczytaj_znak_S16_uc8+0x4274>)
 8005e9c:	f240 121b 	movw	r2, #283	; 0x11b
 8005ea0:	601a      	str	r2, [r3, #0]
 8005ea2:	4b75      	ldr	r3, [pc, #468]	; (8006078 <Odczytaj_znak_S16_uc8+0x4278>)
 8005ea4:	2275      	movs	r2, #117	; 0x75
 8005ea6:	601a      	str	r2, [r3, #0]
 8005ea8:	4b74      	ldr	r3, [pc, #464]	; (800607c <Odczytaj_znak_S16_uc8+0x427c>)
 8005eaa:	2209      	movs	r2, #9
 8005eac:	601a      	str	r2, [r3, #0]
 8005eae:	4b74      	ldr	r3, [pc, #464]	; (8006080 <Odczytaj_znak_S16_uc8+0x4280>)
 8005eb0:	220e      	movs	r2, #14
 8005eb2:	601a      	str	r2, [r3, #0]
 8005eb4:	4b73      	ldr	r3, [pc, #460]	; (8006084 <Odczytaj_znak_S16_uc8+0x4284>)
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	601a      	str	r2, [r3, #0]
 8005eba:	4b73      	ldr	r3, [pc, #460]	; (8006088 <Odczytaj_znak_S16_uc8+0x4288>)
 8005ebc:	2201      	movs	r2, #1
 8005ebe:	601a      	str	r2, [r3, #0]
 8005ec0:	4b72      	ldr	r3, [pc, #456]	; (800608c <Odczytaj_znak_S16_uc8+0x428c>)
 8005ec2:	2209      	movs	r2, #9
 8005ec4:	601a      	str	r2, [r3, #0]
	 break;
 8005ec6:	e19d      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  368 :    x=217 ;  y=38   ;  width=11  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=11   ;
 8005ec8:	4b6a      	ldr	r3, [pc, #424]	; (8006074 <Odczytaj_znak_S16_uc8+0x4274>)
 8005eca:	22d9      	movs	r2, #217	; 0xd9
 8005ecc:	601a      	str	r2, [r3, #0]
 8005ece:	4b6a      	ldr	r3, [pc, #424]	; (8006078 <Odczytaj_znak_S16_uc8+0x4278>)
 8005ed0:	2226      	movs	r2, #38	; 0x26
 8005ed2:	601a      	str	r2, [r3, #0]
 8005ed4:	4b69      	ldr	r3, [pc, #420]	; (800607c <Odczytaj_znak_S16_uc8+0x427c>)
 8005ed6:	220b      	movs	r2, #11
 8005ed8:	601a      	str	r2, [r3, #0]
 8005eda:	4b69      	ldr	r3, [pc, #420]	; (8006080 <Odczytaj_znak_S16_uc8+0x4280>)
 8005edc:	2211      	movs	r2, #17
 8005ede:	601a      	str	r2, [r3, #0]
 8005ee0:	4b68      	ldr	r3, [pc, #416]	; (8006084 <Odczytaj_znak_S16_uc8+0x4284>)
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	601a      	str	r2, [r3, #0]
 8005ee6:	4b68      	ldr	r3, [pc, #416]	; (8006088 <Odczytaj_znak_S16_uc8+0x4288>)
 8005ee8:	f04f 32ff 	mov.w	r2, #4294967295
 8005eec:	601a      	str	r2, [r3, #0]
 8005eee:	4b67      	ldr	r3, [pc, #412]	; (800608c <Odczytaj_znak_S16_uc8+0x428c>)
 8005ef0:	220b      	movs	r2, #11
 8005ef2:	601a      	str	r2, [r3, #0]
	 break;
 8005ef4:	e186      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  369 :    x=292 ;  y=117  ;  width=9   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 8005ef6:	4b5f      	ldr	r3, [pc, #380]	; (8006074 <Odczytaj_znak_S16_uc8+0x4274>)
 8005ef8:	f44f 7292 	mov.w	r2, #292	; 0x124
 8005efc:	601a      	str	r2, [r3, #0]
 8005efe:	4b5e      	ldr	r3, [pc, #376]	; (8006078 <Odczytaj_znak_S16_uc8+0x4278>)
 8005f00:	2275      	movs	r2, #117	; 0x75
 8005f02:	601a      	str	r2, [r3, #0]
 8005f04:	4b5d      	ldr	r3, [pc, #372]	; (800607c <Odczytaj_znak_S16_uc8+0x427c>)
 8005f06:	2209      	movs	r2, #9
 8005f08:	601a      	str	r2, [r3, #0]
 8005f0a:	4b5d      	ldr	r3, [pc, #372]	; (8006080 <Odczytaj_znak_S16_uc8+0x4280>)
 8005f0c:	220e      	movs	r2, #14
 8005f0e:	601a      	str	r2, [r3, #0]
 8005f10:	4b5c      	ldr	r3, [pc, #368]	; (8006084 <Odczytaj_znak_S16_uc8+0x4284>)
 8005f12:	2200      	movs	r2, #0
 8005f14:	601a      	str	r2, [r3, #0]
 8005f16:	4b5c      	ldr	r3, [pc, #368]	; (8006088 <Odczytaj_znak_S16_uc8+0x4288>)
 8005f18:	2201      	movs	r2, #1
 8005f1a:	601a      	str	r2, [r3, #0]
 8005f1c:	4b5b      	ldr	r3, [pc, #364]	; (800608c <Odczytaj_znak_S16_uc8+0x428c>)
 8005f1e:	2209      	movs	r2, #9
 8005f20:	601a      	str	r2, [r3, #0]
	 break;
 8005f22:	e16f      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  370 :    x=228 ;  y=38   ;  width=11  ;  height=17   ;  xoffset=0    ;  yoffset=1    ;  xadvance=11   ;
 8005f24:	4b53      	ldr	r3, [pc, #332]	; (8006074 <Odczytaj_znak_S16_uc8+0x4274>)
 8005f26:	22e4      	movs	r2, #228	; 0xe4
 8005f28:	601a      	str	r2, [r3, #0]
 8005f2a:	4b53      	ldr	r3, [pc, #332]	; (8006078 <Odczytaj_znak_S16_uc8+0x4278>)
 8005f2c:	2226      	movs	r2, #38	; 0x26
 8005f2e:	601a      	str	r2, [r3, #0]
 8005f30:	4b52      	ldr	r3, [pc, #328]	; (800607c <Odczytaj_znak_S16_uc8+0x427c>)
 8005f32:	220b      	movs	r2, #11
 8005f34:	601a      	str	r2, [r3, #0]
 8005f36:	4b52      	ldr	r3, [pc, #328]	; (8006080 <Odczytaj_znak_S16_uc8+0x4280>)
 8005f38:	2211      	movs	r2, #17
 8005f3a:	601a      	str	r2, [r3, #0]
 8005f3c:	4b51      	ldr	r3, [pc, #324]	; (8006084 <Odczytaj_znak_S16_uc8+0x4284>)
 8005f3e:	2200      	movs	r2, #0
 8005f40:	601a      	str	r2, [r3, #0]
 8005f42:	4b51      	ldr	r3, [pc, #324]	; (8006088 <Odczytaj_znak_S16_uc8+0x4288>)
 8005f44:	2201      	movs	r2, #1
 8005f46:	601a      	str	r2, [r3, #0]
 8005f48:	4b50      	ldr	r3, [pc, #320]	; (800608c <Odczytaj_znak_S16_uc8+0x428c>)
 8005f4a:	220b      	movs	r2, #11
 8005f4c:	601a      	str	r2, [r3, #0]
	 break;
 8005f4e:	e159      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  371 :    x=301 ;  y=117  ;  width=9   ;  height=14   ;  xoffset=0    ;  yoffset=5    ;  xadvance=9    ;
 8005f50:	4b48      	ldr	r3, [pc, #288]	; (8006074 <Odczytaj_znak_S16_uc8+0x4274>)
 8005f52:	f240 122d 	movw	r2, #301	; 0x12d
 8005f56:	601a      	str	r2, [r3, #0]
 8005f58:	4b47      	ldr	r3, [pc, #284]	; (8006078 <Odczytaj_znak_S16_uc8+0x4278>)
 8005f5a:	2275      	movs	r2, #117	; 0x75
 8005f5c:	601a      	str	r2, [r3, #0]
 8005f5e:	4b47      	ldr	r3, [pc, #284]	; (800607c <Odczytaj_znak_S16_uc8+0x427c>)
 8005f60:	2209      	movs	r2, #9
 8005f62:	601a      	str	r2, [r3, #0]
 8005f64:	4b46      	ldr	r3, [pc, #280]	; (8006080 <Odczytaj_znak_S16_uc8+0x4280>)
 8005f66:	220e      	movs	r2, #14
 8005f68:	601a      	str	r2, [r3, #0]
 8005f6a:	4b46      	ldr	r3, [pc, #280]	; (8006084 <Odczytaj_znak_S16_uc8+0x4284>)
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	601a      	str	r2, [r3, #0]
 8005f70:	4b45      	ldr	r3, [pc, #276]	; (8006088 <Odczytaj_znak_S16_uc8+0x4288>)
 8005f72:	2205      	movs	r2, #5
 8005f74:	601a      	str	r2, [r3, #0]
 8005f76:	4b45      	ldr	r3, [pc, #276]	; (800608c <Odczytaj_znak_S16_uc8+0x428c>)
 8005f78:	2209      	movs	r2, #9
 8005f7a:	601a      	str	r2, [r3, #0]
	 break;
 8005f7c:	e142      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  372 :    x=239 ;  y=38   ;  width=17  ;  height=17   ;  xoffset=-1   ;  yoffset=-1   ;  xadvance=15   ;
 8005f7e:	4b3d      	ldr	r3, [pc, #244]	; (8006074 <Odczytaj_znak_S16_uc8+0x4274>)
 8005f80:	22ef      	movs	r2, #239	; 0xef
 8005f82:	601a      	str	r2, [r3, #0]
 8005f84:	4b3c      	ldr	r3, [pc, #240]	; (8006078 <Odczytaj_znak_S16_uc8+0x4278>)
 8005f86:	2226      	movs	r2, #38	; 0x26
 8005f88:	601a      	str	r2, [r3, #0]
 8005f8a:	4b3c      	ldr	r3, [pc, #240]	; (800607c <Odczytaj_znak_S16_uc8+0x427c>)
 8005f8c:	2211      	movs	r2, #17
 8005f8e:	601a      	str	r2, [r3, #0]
 8005f90:	4b3b      	ldr	r3, [pc, #236]	; (8006080 <Odczytaj_znak_S16_uc8+0x4280>)
 8005f92:	2211      	movs	r2, #17
 8005f94:	601a      	str	r2, [r3, #0]
 8005f96:	4b3b      	ldr	r3, [pc, #236]	; (8006084 <Odczytaj_znak_S16_uc8+0x4284>)
 8005f98:	f04f 32ff 	mov.w	r2, #4294967295
 8005f9c:	601a      	str	r2, [r3, #0]
 8005f9e:	4b3a      	ldr	r3, [pc, #232]	; (8006088 <Odczytaj_znak_S16_uc8+0x4288>)
 8005fa0:	f04f 32ff 	mov.w	r2, #4294967295
 8005fa4:	601a      	str	r2, [r3, #0]
 8005fa6:	4b39      	ldr	r3, [pc, #228]	; (800608c <Odczytaj_znak_S16_uc8+0x428c>)
 8005fa8:	220f      	movs	r2, #15
 8005faa:	601a      	str	r2, [r3, #0]
	 break;
 8005fac:	e12a      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  373 :    x=310 ;  y=117  ;  width=14  ;  height=14   ;  xoffset=-1   ;  yoffset=1    ;  xadvance=12   ;
 8005fae:	4b31      	ldr	r3, [pc, #196]	; (8006074 <Odczytaj_znak_S16_uc8+0x4274>)
 8005fb0:	f44f 729b 	mov.w	r2, #310	; 0x136
 8005fb4:	601a      	str	r2, [r3, #0]
 8005fb6:	4b30      	ldr	r3, [pc, #192]	; (8006078 <Odczytaj_znak_S16_uc8+0x4278>)
 8005fb8:	2275      	movs	r2, #117	; 0x75
 8005fba:	601a      	str	r2, [r3, #0]
 8005fbc:	4b2f      	ldr	r3, [pc, #188]	; (800607c <Odczytaj_znak_S16_uc8+0x427c>)
 8005fbe:	220e      	movs	r2, #14
 8005fc0:	601a      	str	r2, [r3, #0]
 8005fc2:	4b2f      	ldr	r3, [pc, #188]	; (8006080 <Odczytaj_znak_S16_uc8+0x4280>)
 8005fc4:	220e      	movs	r2, #14
 8005fc6:	601a      	str	r2, [r3, #0]
 8005fc8:	4b2e      	ldr	r3, [pc, #184]	; (8006084 <Odczytaj_znak_S16_uc8+0x4284>)
 8005fca:	f04f 32ff 	mov.w	r2, #4294967295
 8005fce:	601a      	str	r2, [r3, #0]
 8005fd0:	4b2d      	ldr	r3, [pc, #180]	; (8006088 <Odczytaj_znak_S16_uc8+0x4288>)
 8005fd2:	2201      	movs	r2, #1
 8005fd4:	601a      	str	r2, [r3, #0]
 8005fd6:	4b2d      	ldr	r3, [pc, #180]	; (800608c <Odczytaj_znak_S16_uc8+0x428c>)
 8005fd8:	220c      	movs	r2, #12
 8005fda:	601a      	str	r2, [r3, #0]
	 break;
 8005fdc:	e112      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  374 :    x=256 ;  y=38   ;  width=12  ;  height=17   ;  xoffset=-1   ;  yoffset=-1   ;  xadvance=10   ;
 8005fde:	4b25      	ldr	r3, [pc, #148]	; (8006074 <Odczytaj_znak_S16_uc8+0x4274>)
 8005fe0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005fe4:	601a      	str	r2, [r3, #0]
 8005fe6:	4b24      	ldr	r3, [pc, #144]	; (8006078 <Odczytaj_znak_S16_uc8+0x4278>)
 8005fe8:	2226      	movs	r2, #38	; 0x26
 8005fea:	601a      	str	r2, [r3, #0]
 8005fec:	4b23      	ldr	r3, [pc, #140]	; (800607c <Odczytaj_znak_S16_uc8+0x427c>)
 8005fee:	220c      	movs	r2, #12
 8005ff0:	601a      	str	r2, [r3, #0]
 8005ff2:	4b23      	ldr	r3, [pc, #140]	; (8006080 <Odczytaj_znak_S16_uc8+0x4280>)
 8005ff4:	2211      	movs	r2, #17
 8005ff6:	601a      	str	r2, [r3, #0]
 8005ff8:	4b22      	ldr	r3, [pc, #136]	; (8006084 <Odczytaj_znak_S16_uc8+0x4284>)
 8005ffa:	f04f 32ff 	mov.w	r2, #4294967295
 8005ffe:	601a      	str	r2, [r3, #0]
 8006000:	4b21      	ldr	r3, [pc, #132]	; (8006088 <Odczytaj_znak_S16_uc8+0x4288>)
 8006002:	f04f 32ff 	mov.w	r2, #4294967295
 8006006:	601a      	str	r2, [r3, #0]
 8006008:	4b20      	ldr	r3, [pc, #128]	; (800608c <Odczytaj_znak_S16_uc8+0x428c>)
 800600a:	220a      	movs	r2, #10
 800600c:	601a      	str	r2, [r3, #0]
	 break;
 800600e:	e0f9      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  375 :    x=268 ;  y=38   ;  width=11  ;  height=17   ;  xoffset=-1   ;  yoffset=1    ;  xadvance=9    ;
 8006010:	4b18      	ldr	r3, [pc, #96]	; (8006074 <Odczytaj_znak_S16_uc8+0x4274>)
 8006012:	f44f 7286 	mov.w	r2, #268	; 0x10c
 8006016:	601a      	str	r2, [r3, #0]
 8006018:	4b17      	ldr	r3, [pc, #92]	; (8006078 <Odczytaj_znak_S16_uc8+0x4278>)
 800601a:	2226      	movs	r2, #38	; 0x26
 800601c:	601a      	str	r2, [r3, #0]
 800601e:	4b17      	ldr	r3, [pc, #92]	; (800607c <Odczytaj_znak_S16_uc8+0x427c>)
 8006020:	220b      	movs	r2, #11
 8006022:	601a      	str	r2, [r3, #0]
 8006024:	4b16      	ldr	r3, [pc, #88]	; (8006080 <Odczytaj_znak_S16_uc8+0x4280>)
 8006026:	2211      	movs	r2, #17
 8006028:	601a      	str	r2, [r3, #0]
 800602a:	4b16      	ldr	r3, [pc, #88]	; (8006084 <Odczytaj_znak_S16_uc8+0x4284>)
 800602c:	f04f 32ff 	mov.w	r2, #4294967295
 8006030:	601a      	str	r2, [r3, #0]
 8006032:	4b15      	ldr	r3, [pc, #84]	; (8006088 <Odczytaj_znak_S16_uc8+0x4288>)
 8006034:	2201      	movs	r2, #1
 8006036:	601a      	str	r2, [r3, #0]
 8006038:	4b14      	ldr	r3, [pc, #80]	; (800608c <Odczytaj_znak_S16_uc8+0x428c>)
 800603a:	2209      	movs	r2, #9
 800603c:	601a      	str	r2, [r3, #0]
	 break;
 800603e:	e0e1      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  376 :    x=279 ;  y=38   ;  width=13  ;  height=17   ;  xoffset=-1   ;  yoffset=-1   ;  xadvance=11   ;
 8006040:	4b0c      	ldr	r3, [pc, #48]	; (8006074 <Odczytaj_znak_S16_uc8+0x4274>)
 8006042:	f240 1217 	movw	r2, #279	; 0x117
 8006046:	601a      	str	r2, [r3, #0]
 8006048:	4b0b      	ldr	r3, [pc, #44]	; (8006078 <Odczytaj_znak_S16_uc8+0x4278>)
 800604a:	2226      	movs	r2, #38	; 0x26
 800604c:	601a      	str	r2, [r3, #0]
 800604e:	4b0b      	ldr	r3, [pc, #44]	; (800607c <Odczytaj_znak_S16_uc8+0x427c>)
 8006050:	220d      	movs	r2, #13
 8006052:	601a      	str	r2, [r3, #0]
 8006054:	4b0a      	ldr	r3, [pc, #40]	; (8006080 <Odczytaj_znak_S16_uc8+0x4280>)
 8006056:	2211      	movs	r2, #17
 8006058:	601a      	str	r2, [r3, #0]
 800605a:	4b0a      	ldr	r3, [pc, #40]	; (8006084 <Odczytaj_znak_S16_uc8+0x4284>)
 800605c:	f04f 32ff 	mov.w	r2, #4294967295
 8006060:	601a      	str	r2, [r3, #0]
 8006062:	4b09      	ldr	r3, [pc, #36]	; (8006088 <Odczytaj_znak_S16_uc8+0x4288>)
 8006064:	f04f 32ff 	mov.w	r2, #4294967295
 8006068:	601a      	str	r2, [r3, #0]
 800606a:	4b08      	ldr	r3, [pc, #32]	; (800608c <Odczytaj_znak_S16_uc8+0x428c>)
 800606c:	220b      	movs	r2, #11
 800606e:	601a      	str	r2, [r3, #0]
	 break;
 8006070:	e0c8      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
 8006072:	bf00      	nop
 8006074:	2400f634 	.word	0x2400f634
 8006078:	2401445c 	.word	0x2401445c
 800607c:	24014690 	.word	0x24014690
 8006080:	24014460 	.word	0x24014460
 8006084:	2400f630 	.word	0x2400f630
 8006088:	2400f638 	.word	0x2400f638
 800608c:	2401468c 	.word	0x2401468c
	case  377 :    x=292 ;  y=38   ;  width=11  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=11   ;
 8006090:	4b5f      	ldr	r3, [pc, #380]	; (8006210 <Odczytaj_znak_S16_uc8+0x4410>)
 8006092:	f44f 7292 	mov.w	r2, #292	; 0x124
 8006096:	601a      	str	r2, [r3, #0]
 8006098:	4b5e      	ldr	r3, [pc, #376]	; (8006214 <Odczytaj_znak_S16_uc8+0x4414>)
 800609a:	2226      	movs	r2, #38	; 0x26
 800609c:	601a      	str	r2, [r3, #0]
 800609e:	4b5e      	ldr	r3, [pc, #376]	; (8006218 <Odczytaj_znak_S16_uc8+0x4418>)
 80060a0:	220b      	movs	r2, #11
 80060a2:	601a      	str	r2, [r3, #0]
 80060a4:	4b5d      	ldr	r3, [pc, #372]	; (800621c <Odczytaj_znak_S16_uc8+0x441c>)
 80060a6:	2211      	movs	r2, #17
 80060a8:	601a      	str	r2, [r3, #0]
 80060aa:	4b5d      	ldr	r3, [pc, #372]	; (8006220 <Odczytaj_znak_S16_uc8+0x4420>)
 80060ac:	2200      	movs	r2, #0
 80060ae:	601a      	str	r2, [r3, #0]
 80060b0:	4b5c      	ldr	r3, [pc, #368]	; (8006224 <Odczytaj_znak_S16_uc8+0x4424>)
 80060b2:	f04f 32ff 	mov.w	r2, #4294967295
 80060b6:	601a      	str	r2, [r3, #0]
 80060b8:	4b5b      	ldr	r3, [pc, #364]	; (8006228 <Odczytaj_znak_S16_uc8+0x4428>)
 80060ba:	220b      	movs	r2, #11
 80060bc:	601a      	str	r2, [r3, #0]
	 break;
 80060be:	e0a1      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  378 :    x=324 ;  y=117  ;  width=9   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 80060c0:	4b53      	ldr	r3, [pc, #332]	; (8006210 <Odczytaj_znak_S16_uc8+0x4410>)
 80060c2:	f44f 72a2 	mov.w	r2, #324	; 0x144
 80060c6:	601a      	str	r2, [r3, #0]
 80060c8:	4b52      	ldr	r3, [pc, #328]	; (8006214 <Odczytaj_znak_S16_uc8+0x4414>)
 80060ca:	2275      	movs	r2, #117	; 0x75
 80060cc:	601a      	str	r2, [r3, #0]
 80060ce:	4b52      	ldr	r3, [pc, #328]	; (8006218 <Odczytaj_znak_S16_uc8+0x4418>)
 80060d0:	2209      	movs	r2, #9
 80060d2:	601a      	str	r2, [r3, #0]
 80060d4:	4b51      	ldr	r3, [pc, #324]	; (800621c <Odczytaj_znak_S16_uc8+0x441c>)
 80060d6:	220e      	movs	r2, #14
 80060d8:	601a      	str	r2, [r3, #0]
 80060da:	4b51      	ldr	r3, [pc, #324]	; (8006220 <Odczytaj_znak_S16_uc8+0x4420>)
 80060dc:	2200      	movs	r2, #0
 80060de:	601a      	str	r2, [r3, #0]
 80060e0:	4b50      	ldr	r3, [pc, #320]	; (8006224 <Odczytaj_znak_S16_uc8+0x4424>)
 80060e2:	2201      	movs	r2, #1
 80060e4:	601a      	str	r2, [r3, #0]
 80060e6:	4b50      	ldr	r3, [pc, #320]	; (8006228 <Odczytaj_znak_S16_uc8+0x4428>)
 80060e8:	2209      	movs	r2, #9
 80060ea:	601a      	str	r2, [r3, #0]
	 break;
 80060ec:	e08a      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  379 :    x=303 ;  y=38   ;  width=11  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=11   ;
 80060ee:	4b48      	ldr	r3, [pc, #288]	; (8006210 <Odczytaj_znak_S16_uc8+0x4410>)
 80060f0:	f240 122f 	movw	r2, #303	; 0x12f
 80060f4:	601a      	str	r2, [r3, #0]
 80060f6:	4b47      	ldr	r3, [pc, #284]	; (8006214 <Odczytaj_znak_S16_uc8+0x4414>)
 80060f8:	2226      	movs	r2, #38	; 0x26
 80060fa:	601a      	str	r2, [r3, #0]
 80060fc:	4b46      	ldr	r3, [pc, #280]	; (8006218 <Odczytaj_znak_S16_uc8+0x4418>)
 80060fe:	220b      	movs	r2, #11
 8006100:	601a      	str	r2, [r3, #0]
 8006102:	4b46      	ldr	r3, [pc, #280]	; (800621c <Odczytaj_znak_S16_uc8+0x441c>)
 8006104:	2211      	movs	r2, #17
 8006106:	601a      	str	r2, [r3, #0]
 8006108:	4b45      	ldr	r3, [pc, #276]	; (8006220 <Odczytaj_znak_S16_uc8+0x4420>)
 800610a:	2200      	movs	r2, #0
 800610c:	601a      	str	r2, [r3, #0]
 800610e:	4b45      	ldr	r3, [pc, #276]	; (8006224 <Odczytaj_znak_S16_uc8+0x4424>)
 8006110:	f04f 32ff 	mov.w	r2, #4294967295
 8006114:	601a      	str	r2, [r3, #0]
 8006116:	4b44      	ldr	r3, [pc, #272]	; (8006228 <Odczytaj_znak_S16_uc8+0x4428>)
 8006118:	220b      	movs	r2, #11
 800611a:	601a      	str	r2, [r3, #0]
	 break;
 800611c:	e072      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  380 :    x=333 ;  y=117  ;  width=9   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 800611e:	4b3c      	ldr	r3, [pc, #240]	; (8006210 <Odczytaj_znak_S16_uc8+0x4410>)
 8006120:	f240 124d 	movw	r2, #333	; 0x14d
 8006124:	601a      	str	r2, [r3, #0]
 8006126:	4b3b      	ldr	r3, [pc, #236]	; (8006214 <Odczytaj_znak_S16_uc8+0x4414>)
 8006128:	2275      	movs	r2, #117	; 0x75
 800612a:	601a      	str	r2, [r3, #0]
 800612c:	4b3a      	ldr	r3, [pc, #232]	; (8006218 <Odczytaj_znak_S16_uc8+0x4418>)
 800612e:	2209      	movs	r2, #9
 8006130:	601a      	str	r2, [r3, #0]
 8006132:	4b3a      	ldr	r3, [pc, #232]	; (800621c <Odczytaj_znak_S16_uc8+0x441c>)
 8006134:	220e      	movs	r2, #14
 8006136:	601a      	str	r2, [r3, #0]
 8006138:	4b39      	ldr	r3, [pc, #228]	; (8006220 <Odczytaj_znak_S16_uc8+0x4420>)
 800613a:	2200      	movs	r2, #0
 800613c:	601a      	str	r2, [r3, #0]
 800613e:	4b39      	ldr	r3, [pc, #228]	; (8006224 <Odczytaj_znak_S16_uc8+0x4424>)
 8006140:	2201      	movs	r2, #1
 8006142:	601a      	str	r2, [r3, #0]
 8006144:	4b38      	ldr	r3, [pc, #224]	; (8006228 <Odczytaj_znak_S16_uc8+0x4428>)
 8006146:	2209      	movs	r2, #9
 8006148:	601a      	str	r2, [r3, #0]
	 break;
 800614a:	e05b      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  381 :    x=314 ;  y=38   ;  width=11  ;  height=17   ;  xoffset=0    ;  yoffset=-1   ;  xadvance=11   ;
 800614c:	4b30      	ldr	r3, [pc, #192]	; (8006210 <Odczytaj_znak_S16_uc8+0x4410>)
 800614e:	f44f 729d 	mov.w	r2, #314	; 0x13a
 8006152:	601a      	str	r2, [r3, #0]
 8006154:	4b2f      	ldr	r3, [pc, #188]	; (8006214 <Odczytaj_znak_S16_uc8+0x4414>)
 8006156:	2226      	movs	r2, #38	; 0x26
 8006158:	601a      	str	r2, [r3, #0]
 800615a:	4b2f      	ldr	r3, [pc, #188]	; (8006218 <Odczytaj_znak_S16_uc8+0x4418>)
 800615c:	220b      	movs	r2, #11
 800615e:	601a      	str	r2, [r3, #0]
 8006160:	4b2e      	ldr	r3, [pc, #184]	; (800621c <Odczytaj_znak_S16_uc8+0x441c>)
 8006162:	2211      	movs	r2, #17
 8006164:	601a      	str	r2, [r3, #0]
 8006166:	4b2e      	ldr	r3, [pc, #184]	; (8006220 <Odczytaj_znak_S16_uc8+0x4420>)
 8006168:	2200      	movs	r2, #0
 800616a:	601a      	str	r2, [r3, #0]
 800616c:	4b2d      	ldr	r3, [pc, #180]	; (8006224 <Odczytaj_znak_S16_uc8+0x4424>)
 800616e:	f04f 32ff 	mov.w	r2, #4294967295
 8006172:	601a      	str	r2, [r3, #0]
 8006174:	4b2c      	ldr	r3, [pc, #176]	; (8006228 <Odczytaj_znak_S16_uc8+0x4428>)
 8006176:	220b      	movs	r2, #11
 8006178:	601a      	str	r2, [r3, #0]
	 break;
 800617a:	e043      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  382 :    x=342 ;  y=117  ;  width=9   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=9    ;
 800617c:	4b24      	ldr	r3, [pc, #144]	; (8006210 <Odczytaj_znak_S16_uc8+0x4410>)
 800617e:	f44f 72ab 	mov.w	r2, #342	; 0x156
 8006182:	601a      	str	r2, [r3, #0]
 8006184:	4b23      	ldr	r3, [pc, #140]	; (8006214 <Odczytaj_znak_S16_uc8+0x4414>)
 8006186:	2275      	movs	r2, #117	; 0x75
 8006188:	601a      	str	r2, [r3, #0]
 800618a:	4b23      	ldr	r3, [pc, #140]	; (8006218 <Odczytaj_znak_S16_uc8+0x4418>)
 800618c:	2209      	movs	r2, #9
 800618e:	601a      	str	r2, [r3, #0]
 8006190:	4b22      	ldr	r3, [pc, #136]	; (800621c <Odczytaj_znak_S16_uc8+0x441c>)
 8006192:	220e      	movs	r2, #14
 8006194:	601a      	str	r2, [r3, #0]
 8006196:	4b22      	ldr	r3, [pc, #136]	; (8006220 <Odczytaj_znak_S16_uc8+0x4420>)
 8006198:	2200      	movs	r2, #0
 800619a:	601a      	str	r2, [r3, #0]
 800619c:	4b21      	ldr	r3, [pc, #132]	; (8006224 <Odczytaj_znak_S16_uc8+0x4424>)
 800619e:	2201      	movs	r2, #1
 80061a0:	601a      	str	r2, [r3, #0]
 80061a2:	4b21      	ldr	r3, [pc, #132]	; (8006228 <Odczytaj_znak_S16_uc8+0x4428>)
 80061a4:	2209      	movs	r2, #9
 80061a6:	601a      	str	r2, [r3, #0]
	 break;
 80061a8:	e02c      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
	case  383 :    x=351 ;  y=117  ;  width=6   ;  height=14   ;  xoffset=0    ;  yoffset=1    ;  xadvance=4    ;
 80061aa:	4b19      	ldr	r3, [pc, #100]	; (8006210 <Odczytaj_znak_S16_uc8+0x4410>)
 80061ac:	f240 125f 	movw	r2, #351	; 0x15f
 80061b0:	601a      	str	r2, [r3, #0]
 80061b2:	4b18      	ldr	r3, [pc, #96]	; (8006214 <Odczytaj_znak_S16_uc8+0x4414>)
 80061b4:	2275      	movs	r2, #117	; 0x75
 80061b6:	601a      	str	r2, [r3, #0]
 80061b8:	4b17      	ldr	r3, [pc, #92]	; (8006218 <Odczytaj_znak_S16_uc8+0x4418>)
 80061ba:	2206      	movs	r2, #6
 80061bc:	601a      	str	r2, [r3, #0]
 80061be:	4b17      	ldr	r3, [pc, #92]	; (800621c <Odczytaj_znak_S16_uc8+0x441c>)
 80061c0:	220e      	movs	r2, #14
 80061c2:	601a      	str	r2, [r3, #0]
 80061c4:	4b16      	ldr	r3, [pc, #88]	; (8006220 <Odczytaj_znak_S16_uc8+0x4420>)
 80061c6:	2200      	movs	r2, #0
 80061c8:	601a      	str	r2, [r3, #0]
 80061ca:	4b16      	ldr	r3, [pc, #88]	; (8006224 <Odczytaj_znak_S16_uc8+0x4424>)
 80061cc:	2201      	movs	r2, #1
 80061ce:	601a      	str	r2, [r3, #0]
 80061d0:	4b15      	ldr	r3, [pc, #84]	; (8006228 <Odczytaj_znak_S16_uc8+0x4428>)
 80061d2:	2204      	movs	r2, #4
 80061d4:	601a      	str	r2, [r3, #0]
	 break;
 80061d6:	e015      	b.n	8006204 <Odczytaj_znak_S16_uc8+0x4404>
    default   :    x=0    ;y=0    ;    width=0    ;    height=0     ;   xoffset=0  ;  yoffset=0    ;  xadvance=0 ;
 80061d8:	4b0d      	ldr	r3, [pc, #52]	; (8006210 <Odczytaj_znak_S16_uc8+0x4410>)
 80061da:	2200      	movs	r2, #0
 80061dc:	601a      	str	r2, [r3, #0]
 80061de:	4b0d      	ldr	r3, [pc, #52]	; (8006214 <Odczytaj_znak_S16_uc8+0x4414>)
 80061e0:	2200      	movs	r2, #0
 80061e2:	601a      	str	r2, [r3, #0]
 80061e4:	4b0c      	ldr	r3, [pc, #48]	; (8006218 <Odczytaj_znak_S16_uc8+0x4418>)
 80061e6:	2200      	movs	r2, #0
 80061e8:	601a      	str	r2, [r3, #0]
 80061ea:	4b0c      	ldr	r3, [pc, #48]	; (800621c <Odczytaj_znak_S16_uc8+0x441c>)
 80061ec:	2200      	movs	r2, #0
 80061ee:	601a      	str	r2, [r3, #0]
 80061f0:	4b0b      	ldr	r3, [pc, #44]	; (8006220 <Odczytaj_znak_S16_uc8+0x4420>)
 80061f2:	2200      	movs	r2, #0
 80061f4:	601a      	str	r2, [r3, #0]
 80061f6:	4b0b      	ldr	r3, [pc, #44]	; (8006224 <Odczytaj_znak_S16_uc8+0x4424>)
 80061f8:	2200      	movs	r2, #0
 80061fa:	601a      	str	r2, [r3, #0]
 80061fc:	4b0a      	ldr	r3, [pc, #40]	; (8006228 <Odczytaj_znak_S16_uc8+0x4428>)
 80061fe:	2200      	movs	r2, #0
 8006200:	601a      	str	r2, [r3, #0]
		}
}
 8006202:	bf00      	nop
 8006204:	bf00      	nop
 8006206:	370c      	adds	r7, #12
 8006208:	46bd      	mov	sp, r7
 800620a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620e:	4770      	bx	lr
 8006210:	2400f634 	.word	0x2400f634
 8006214:	2401445c 	.word	0x2401445c
 8006218:	24014690 	.word	0x24014690
 800621c:	24014460 	.word	0x24014460
 8006220:	2400f630 	.word	0x2400f630
 8006224:	2400f638 	.word	0x2400f638
 8006228:	2401468c 	.word	0x2401468c

0800622c <Conv_String_From_UART_BMP>:
uint8_t get_color_value(uint8_t Color_mark);
int Ilosc_Lini_tesktu=0;
uint32_t Z_czasOtrzymania_tekstu=0;

int Conv_String_From_UART_BMP(uint8_t *Rec_String, uint16_t CountData)
{
 800622c:	b590      	push	{r4, r7, lr}
 800622e:	b089      	sub	sp, #36	; 0x24
 8006230:	af02      	add	r7, sp, #8
 8006232:	6078      	str	r0, [r7, #4]
 8006234:	460b      	mov	r3, r1
 8006236:	807b      	strh	r3, [r7, #2]
	uint8_t Line_nr=0;
 8006238:	2300      	movs	r3, #0
 800623a:	75fb      	strb	r3, [r7, #23]
	uint8_t Ilosc_zn_pop_rzedu=0;
 800623c:	2300      	movs	r3, #0
 800623e:	75bb      	strb	r3, [r7, #22]
	uint8_t Ilosc_znak_do_wstawienia=0;
 8006240:	2300      	movs	r3, #0
 8006242:	757b      	strb	r3, [r7, #21]

	uint8_t count_line=0;
 8006244:	2300      	movs	r3, #0
 8006246:	753b      	strb	r3, [r7, #20]

	uint8_t color_flag=0;
 8006248:	2300      	movs	r3, #0
 800624a:	74fb      	strb	r3, [r7, #19]

	for(int i=0; i<10000; i++)
 800624c:	2300      	movs	r3, #0
 800624e:	60fb      	str	r3, [r7, #12]
 8006250:	e007      	b.n	8006262 <Conv_String_From_UART_BMP+0x36>
	{
		 Created_By_UART_BMP[i]=0;
 8006252:	4a3f      	ldr	r2, [pc, #252]	; (8006350 <Conv_String_From_UART_BMP+0x124>)
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	4413      	add	r3, r2
 8006258:	2200      	movs	r2, #0
 800625a:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<10000; i++)
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	3301      	adds	r3, #1
 8006260:	60fb      	str	r3, [r7, #12]
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	f242 720f 	movw	r2, #9999	; 0x270f
 8006268:	4293      	cmp	r3, r2
 800626a:	ddf2      	ble.n	8006252 <Conv_String_From_UART_BMP+0x26>
	}

	for(int i=0; i< CountData;   i++)
 800626c:	2300      	movs	r3, #0
 800626e:	60bb      	str	r3, [r7, #8]
 8006270:	e04a      	b.n	8006308 <Conv_String_From_UART_BMP+0xdc>
	{

		if( Rec_String[i]=='$' )
 8006272:	68bb      	ldr	r3, [r7, #8]
 8006274:	687a      	ldr	r2, [r7, #4]
 8006276:	4413      	add	r3, r2
 8006278:	781b      	ldrb	r3, [r3, #0]
 800627a:	2b24      	cmp	r3, #36	; 0x24
 800627c:	d138      	bne.n	80062f0 <Conv_String_From_UART_BMP+0xc4>
		{

			count_line++;
 800627e:	7d3b      	ldrb	r3, [r7, #20]
 8006280:	3301      	adds	r3, #1
 8006282:	753b      	strb	r3, [r7, #20]

			color_flag=1;
 8006284:	2301      	movs	r3, #1
 8006286:	74fb      	strb	r3, [r7, #19]

										//rozmiar           	   							//rzad      	//bufor wyjsciowy   //color
			if(Create_String_buffer (Rec_String+Ilosc_zn_pop_rzedu+(Line_nr*3), Ilosc_znak_do_wstawienia , Line_nr , Created_By_UART_BMP, get_color_value(Rec_String[i+1]) )==0);
 8006288:	7db9      	ldrb	r1, [r7, #22]
 800628a:	7dfa      	ldrb	r2, [r7, #23]
 800628c:	4613      	mov	r3, r2
 800628e:	005b      	lsls	r3, r3, #1
 8006290:	4413      	add	r3, r2
 8006292:	440b      	add	r3, r1
 8006294:	687a      	ldr	r2, [r7, #4]
 8006296:	18d4      	adds	r4, r2, r3
 8006298:	68bb      	ldr	r3, [r7, #8]
 800629a:	3301      	adds	r3, #1
 800629c:	687a      	ldr	r2, [r7, #4]
 800629e:	4413      	add	r3, r2
 80062a0:	781b      	ldrb	r3, [r3, #0]
 80062a2:	4618      	mov	r0, r3
 80062a4:	f000 f856 	bl	8006354 <get_color_value>
 80062a8:	4603      	mov	r3, r0
 80062aa:	7dfa      	ldrb	r2, [r7, #23]
 80062ac:	7d79      	ldrb	r1, [r7, #21]
 80062ae:	9300      	str	r3, [sp, #0]
 80062b0:	4b27      	ldr	r3, [pc, #156]	; (8006350 <Conv_String_From_UART_BMP+0x124>)
 80062b2:	4620      	mov	r0, r4
 80062b4:	f7fb fb18 	bl	80018e8 <Create_String_buffer>
 80062b8:	4603      	mov	r3, r0
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d002      	beq.n	80062c4 <Conv_String_From_UART_BMP+0x98>
			else
			{
				return Line_nr+1; // za dluga linia nr Line_nr
 80062be:	7dfb      	ldrb	r3, [r7, #23]
 80062c0:	3301      	adds	r3, #1
 80062c2:	e041      	b.n	8006348 <Conv_String_From_UART_BMP+0x11c>
			}

			if( Rec_String[i+2] != '\0')
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	3302      	adds	r3, #2
 80062c8:	687a      	ldr	r2, [r7, #4]
 80062ca:	4413      	add	r3, r2
 80062cc:	781b      	ldrb	r3, [r3, #0]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d002      	beq.n	80062d8 <Conv_String_From_UART_BMP+0xac>
			{
				return Line_nr+1; // inny blad
 80062d2:	7dfb      	ldrb	r3, [r7, #23]
 80062d4:	3301      	adds	r3, #1
 80062d6:	e037      	b.n	8006348 <Conv_String_From_UART_BMP+0x11c>
			}



			Ilosc_zn_pop_rzedu=Ilosc_zn_pop_rzedu+Ilosc_znak_do_wstawienia;
 80062d8:	7dba      	ldrb	r2, [r7, #22]
 80062da:	7d7b      	ldrb	r3, [r7, #21]
 80062dc:	4413      	add	r3, r2
 80062de:	75bb      	strb	r3, [r7, #22]
			i=i+3;
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	3303      	adds	r3, #3
 80062e4:	60bb      	str	r3, [r7, #8]

			Line_nr++;
 80062e6:	7dfb      	ldrb	r3, [r7, #23]
 80062e8:	3301      	adds	r3, #1
 80062ea:	75fb      	strb	r3, [r7, #23]
			Ilosc_znak_do_wstawienia=0;
 80062ec:	2300      	movs	r3, #0
 80062ee:	757b      	strb	r3, [r7, #21]

		}

		if(Ilosc_znak_do_wstawienia>17)
 80062f0:	7d7b      	ldrb	r3, [r7, #21]
 80062f2:	2b11      	cmp	r3, #17
 80062f4:	d902      	bls.n	80062fc <Conv_String_From_UART_BMP+0xd0>
		{
			return Line_nr+1; // za dluga linia nr Line_nr
 80062f6:	7dfb      	ldrb	r3, [r7, #23]
 80062f8:	3301      	adds	r3, #1
 80062fa:	e025      	b.n	8006348 <Conv_String_From_UART_BMP+0x11c>
		}

		Ilosc_znak_do_wstawienia++;
 80062fc:	7d7b      	ldrb	r3, [r7, #21]
 80062fe:	3301      	adds	r3, #1
 8006300:	757b      	strb	r3, [r7, #21]
	for(int i=0; i< CountData;   i++)
 8006302:	68bb      	ldr	r3, [r7, #8]
 8006304:	3301      	adds	r3, #1
 8006306:	60bb      	str	r3, [r7, #8]
 8006308:	887b      	ldrh	r3, [r7, #2]
 800630a:	68ba      	ldr	r2, [r7, #8]
 800630c:	429a      	cmp	r2, r3
 800630e:	dbb0      	blt.n	8006272 <Conv_String_From_UART_BMP+0x46>


	}

	Set_Flag_String_From_Usart(Line_nr);
 8006310:	7dfb      	ldrb	r3, [r7, #23]
 8006312:	4618      	mov	r0, r3
 8006314:	f000 f872 	bl	80063fc <Set_Flag_String_From_Usart>


	if(color_flag && (count_line==1 || count_line==2) )
 8006318:	7cfb      	ldrb	r3, [r7, #19]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d007      	beq.n	800632e <Conv_String_From_UART_BMP+0x102>
 800631e:	7d3b      	ldrb	r3, [r7, #20]
 8006320:	2b01      	cmp	r3, #1
 8006322:	d002      	beq.n	800632a <Conv_String_From_UART_BMP+0xfe>
 8006324:	7d3b      	ldrb	r3, [r7, #20]
 8006326:	2b02      	cmp	r3, #2
 8006328:	d101      	bne.n	800632e <Conv_String_From_UART_BMP+0x102>
	{
		return 20; //1-2 lub dwie linie
 800632a:	2314      	movs	r3, #20
 800632c:	e00c      	b.n	8006348 <Conv_String_From_UART_BMP+0x11c>
	}
	else if(color_flag && (count_line==3 || count_line==4) )
 800632e:	7cfb      	ldrb	r3, [r7, #19]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d007      	beq.n	8006344 <Conv_String_From_UART_BMP+0x118>
 8006334:	7d3b      	ldrb	r3, [r7, #20]
 8006336:	2b03      	cmp	r3, #3
 8006338:	d002      	beq.n	8006340 <Conv_String_From_UART_BMP+0x114>
 800633a:	7d3b      	ldrb	r3, [r7, #20]
 800633c:	2b04      	cmp	r3, #4
 800633e:	d101      	bne.n	8006344 <Conv_String_From_UART_BMP+0x118>
	{
		return 40; //3-4 lub dwie linie
 8006340:	2328      	movs	r3, #40	; 0x28
 8006342:	e001      	b.n	8006348 <Conv_String_From_UART_BMP+0x11c>
	}
	else
	{
		return Line_nr+1; // inny blad
 8006344:	7dfb      	ldrb	r3, [r7, #23]
 8006346:	3301      	adds	r3, #1
	}

}
 8006348:	4618      	mov	r0, r3
 800634a:	371c      	adds	r7, #28
 800634c:	46bd      	mov	sp, r7
 800634e:	bd90      	pop	{r4, r7, pc}
 8006350:	2400ccfc 	.word	0x2400ccfc

08006354 <get_color_value>:

uint8_t get_color_value(uint8_t Color_mark)
{
 8006354:	b480      	push	{r7}
 8006356:	b083      	sub	sp, #12
 8006358:	af00      	add	r7, sp, #0
 800635a:	4603      	mov	r3, r0
 800635c:	71fb      	strb	r3, [r7, #7]
	switch(Color_mark)
 800635e:	79fb      	ldrb	r3, [r7, #7]
 8006360:	3b41      	subs	r3, #65	; 0x41
 8006362:	2b18      	cmp	r3, #24
 8006364:	d842      	bhi.n	80063ec <get_color_value+0x98>
 8006366:	a201      	add	r2, pc, #4	; (adr r2, 800636c <get_color_value+0x18>)
 8006368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800636c:	080063e5 	.word	0x080063e5
 8006370:	080063dd 	.word	0x080063dd
 8006374:	080063ed 	.word	0x080063ed
 8006378:	080063ed 	.word	0x080063ed
 800637c:	080063ed 	.word	0x080063ed
 8006380:	080063ed 	.word	0x080063ed
 8006384:	080063d9 	.word	0x080063d9
 8006388:	080063ed 	.word	0x080063ed
 800638c:	080063ed 	.word	0x080063ed
 8006390:	080063ed 	.word	0x080063ed
 8006394:	080063ed 	.word	0x080063ed
 8006398:	080063ed 	.word	0x080063ed
 800639c:	080063ed 	.word	0x080063ed
 80063a0:	080063ed 	.word	0x080063ed
 80063a4:	080063ed 	.word	0x080063ed
 80063a8:	080063e9 	.word	0x080063e9
 80063ac:	080063ed 	.word	0x080063ed
 80063b0:	080063d5 	.word	0x080063d5
 80063b4:	080063ed 	.word	0x080063ed
 80063b8:	080063ed 	.word	0x080063ed
 80063bc:	080063ed 	.word	0x080063ed
 80063c0:	080063ed 	.word	0x080063ed
 80063c4:	080063d1 	.word	0x080063d1
 80063c8:	080063ed 	.word	0x080063ed
 80063cc:	080063e1 	.word	0x080063e1
	{
	case 'W':
		return White;
 80063d0:	230f      	movs	r3, #15
 80063d2:	e00c      	b.n	80063ee <get_color_value+0x9a>
		break;
	case 'R':
		return Red;
 80063d4:	2309      	movs	r3, #9
 80063d6:	e00a      	b.n	80063ee <get_color_value+0x9a>
		break;
	case 'G':
		return Green;
 80063d8:	230a      	movs	r3, #10
 80063da:	e008      	b.n	80063ee <get_color_value+0x9a>
		break;
	case 'B':
		return Blue;
 80063dc:	230c      	movs	r3, #12
 80063de:	e006      	b.n	80063ee <get_color_value+0x9a>
		break;
	case 'Y':
		return Yellow;
 80063e0:	230b      	movs	r3, #11
 80063e2:	e004      	b.n	80063ee <get_color_value+0x9a>
		break;
	case 'A':
		return Azure;
 80063e4:	230e      	movs	r3, #14
 80063e6:	e002      	b.n	80063ee <get_color_value+0x9a>
		break;
	case 'P':
		return Purple;
 80063e8:	2301      	movs	r3, #1
 80063ea:	e000      	b.n	80063ee <get_color_value+0x9a>
		break;
	default :
		return 0;
 80063ec:	2300      	movs	r3, #0
		break;
	}
}
 80063ee:	4618      	mov	r0, r3
 80063f0:	370c      	adds	r7, #12
 80063f2:	46bd      	mov	sp, r7
 80063f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f8:	4770      	bx	lr
 80063fa:	bf00      	nop

080063fc <Set_Flag_String_From_Usart>:


int Set_Flag_String_From_Usart(uint8_t Ilosc_Lini)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b082      	sub	sp, #8
 8006400:	af00      	add	r7, sp, #0
 8006402:	4603      	mov	r3, r0
 8006404:	71fb      	strb	r3, [r7, #7]
	Ilosc_Lini_tesktu=Ilosc_Lini;
 8006406:	79fb      	ldrb	r3, [r7, #7]
 8006408:	4a06      	ldr	r2, [pc, #24]	; (8006424 <Set_Flag_String_From_Usart+0x28>)
 800640a:	6013      	str	r3, [r2, #0]
	Z_czasOtrzymania_tekstu=HAL_GetTick();
 800640c:	f001 fcc4 	bl	8007d98 <HAL_GetTick>
 8006410:	4603      	mov	r3, r0
 8006412:	4a05      	ldr	r2, [pc, #20]	; (8006428 <Set_Flag_String_From_Usart+0x2c>)
 8006414:	6013      	str	r3, [r2, #0]
	return Ilosc_Lini_tesktu;
 8006416:	4b03      	ldr	r3, [pc, #12]	; (8006424 <Set_Flag_String_From_Usart+0x28>)
 8006418:	681b      	ldr	r3, [r3, #0]
}
 800641a:	4618      	mov	r0, r3
 800641c:	3708      	adds	r7, #8
 800641e:	46bd      	mov	sp, r7
 8006420:	bd80      	pop	{r7, pc}
 8006422:	bf00      	nop
 8006424:	2400f40c 	.word	0x2400f40c
 8006428:	2400f410 	.word	0x2400f410

0800642c <MX_GPIO_Init>:
/** Configure pins
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 800642c:	b580      	push	{r7, lr}
 800642e:	b08a      	sub	sp, #40	; 0x28
 8006430:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006432:	f107 0314 	add.w	r3, r7, #20
 8006436:	2200      	movs	r2, #0
 8006438:	601a      	str	r2, [r3, #0]
 800643a:	605a      	str	r2, [r3, #4]
 800643c:	609a      	str	r2, [r3, #8]
 800643e:	60da      	str	r2, [r3, #12]
 8006440:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006442:	4b57      	ldr	r3, [pc, #348]	; (80065a0 <MX_GPIO_Init+0x174>)
 8006444:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006448:	4a55      	ldr	r2, [pc, #340]	; (80065a0 <MX_GPIO_Init+0x174>)
 800644a:	f043 0304 	orr.w	r3, r3, #4
 800644e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8006452:	4b53      	ldr	r3, [pc, #332]	; (80065a0 <MX_GPIO_Init+0x174>)
 8006454:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006458:	f003 0304 	and.w	r3, r3, #4
 800645c:	613b      	str	r3, [r7, #16]
 800645e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006460:	4b4f      	ldr	r3, [pc, #316]	; (80065a0 <MX_GPIO_Init+0x174>)
 8006462:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006466:	4a4e      	ldr	r2, [pc, #312]	; (80065a0 <MX_GPIO_Init+0x174>)
 8006468:	f043 0302 	orr.w	r3, r3, #2
 800646c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8006470:	4b4b      	ldr	r3, [pc, #300]	; (80065a0 <MX_GPIO_Init+0x174>)
 8006472:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006476:	f003 0302 	and.w	r3, r3, #2
 800647a:	60fb      	str	r3, [r7, #12]
 800647c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800647e:	4b48      	ldr	r3, [pc, #288]	; (80065a0 <MX_GPIO_Init+0x174>)
 8006480:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006484:	4a46      	ldr	r2, [pc, #280]	; (80065a0 <MX_GPIO_Init+0x174>)
 8006486:	f043 0310 	orr.w	r3, r3, #16
 800648a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800648e:	4b44      	ldr	r3, [pc, #272]	; (80065a0 <MX_GPIO_Init+0x174>)
 8006490:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006494:	f003 0310 	and.w	r3, r3, #16
 8006498:	60bb      	str	r3, [r7, #8]
 800649a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800649c:	4b40      	ldr	r3, [pc, #256]	; (80065a0 <MX_GPIO_Init+0x174>)
 800649e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80064a2:	4a3f      	ldr	r2, [pc, #252]	; (80065a0 <MX_GPIO_Init+0x174>)
 80064a4:	f043 0308 	orr.w	r3, r3, #8
 80064a8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80064ac:	4b3c      	ldr	r3, [pc, #240]	; (80065a0 <MX_GPIO_Init+0x174>)
 80064ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80064b2:	f003 0308 	and.w	r3, r3, #8
 80064b6:	607b      	str	r3, [r7, #4]
 80064b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80064ba:	4b39      	ldr	r3, [pc, #228]	; (80065a0 <MX_GPIO_Init+0x174>)
 80064bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80064c0:	4a37      	ldr	r2, [pc, #220]	; (80065a0 <MX_GPIO_Init+0x174>)
 80064c2:	f043 0301 	orr.w	r3, r3, #1
 80064c6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80064ca:	4b35      	ldr	r3, [pc, #212]	; (80065a0 <MX_GPIO_Init+0x174>)
 80064cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80064d0:	f003 0301 	and.w	r3, r3, #1
 80064d4:	603b      	str	r3, [r7, #0]
 80064d6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LATCH_Pin|U_LED4_Pin, GPIO_PIN_RESET);
 80064d8:	2200      	movs	r2, #0
 80064da:	f244 0108 	movw	r1, #16392	; 0x4008
 80064de:	4831      	ldr	r0, [pc, #196]	; (80065a4 <MX_GPIO_Init+0x178>)
 80064e0:	f001 ff32 	bl	8008348 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LINE_A_Pin|LINE_B_Pin|LINE_C_Pin, GPIO_PIN_RESET);
 80064e4:	2200      	movs	r2, #0
 80064e6:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 80064ea:	482f      	ldr	r0, [pc, #188]	; (80065a8 <MX_GPIO_Init+0x17c>)
 80064ec:	f001 ff2c 	bl	8008348 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LINE_D_GPIO_Port, LINE_D_Pin, GPIO_PIN_SET);
 80064f0:	2201      	movs	r2, #1
 80064f2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80064f6:	482c      	ldr	r0, [pc, #176]	; (80065a8 <MX_GPIO_Init+0x17c>)
 80064f8:	f001 ff26 	bl	8008348 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_RENUMn_GPIO_Port, USB_RENUMn_Pin, GPIO_PIN_RESET);
 80064fc:	2200      	movs	r2, #0
 80064fe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006502:	482a      	ldr	r0, [pc, #168]	; (80065ac <MX_GPIO_Init+0x180>)
 8006504:	f001 ff20 	bl	8008348 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = LATCH_Pin|U_LED4_Pin;
 8006508:	f244 0308 	movw	r3, #16392	; 0x4008
 800650c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800650e:	2301      	movs	r3, #1
 8006510:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006512:	2300      	movs	r3, #0
 8006514:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006516:	2300      	movs	r3, #0
 8006518:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800651a:	f107 0314 	add.w	r3, r7, #20
 800651e:	4619      	mov	r1, r3
 8006520:	4820      	ldr	r0, [pc, #128]	; (80065a4 <MX_GPIO_Init+0x178>)
 8006522:	f001 fd61 	bl	8007fe8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LINE_A_Pin|LINE_B_Pin|LINE_C_Pin;
 8006526:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 800652a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800652c:	2301      	movs	r3, #1
 800652e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006530:	2301      	movs	r3, #1
 8006532:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006534:	2302      	movs	r3, #2
 8006536:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006538:	f107 0314 	add.w	r3, r7, #20
 800653c:	4619      	mov	r1, r3
 800653e:	481a      	ldr	r0, [pc, #104]	; (80065a8 <MX_GPIO_Init+0x17c>)
 8006540:	f001 fd52 	bl	8007fe8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LINE_D_Pin;
 8006544:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006548:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800654a:	2301      	movs	r3, #1
 800654c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800654e:	2302      	movs	r3, #2
 8006550:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006552:	2300      	movs	r3, #0
 8006554:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LINE_D_GPIO_Port, &GPIO_InitStruct);
 8006556:	f107 0314 	add.w	r3, r7, #20
 800655a:	4619      	mov	r1, r3
 800655c:	4812      	ldr	r0, [pc, #72]	; (80065a8 <MX_GPIO_Init+0x17c>)
 800655e:	f001 fd43 	bl	8007fe8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_RENUMn_Pin;
 8006562:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006566:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006568:	2301      	movs	r3, #1
 800656a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800656c:	2300      	movs	r3, #0
 800656e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006570:	2300      	movs	r3, #0
 8006572:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USB_RENUMn_GPIO_Port, &GPIO_InitStruct);
 8006574:	f107 0314 	add.w	r3, r7, #20
 8006578:	4619      	mov	r1, r3
 800657a:	480c      	ldr	r0, [pc, #48]	; (80065ac <MX_GPIO_Init+0x180>)
 800657c:	f001 fd34 	bl	8007fe8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8006580:	2310      	movs	r3, #16
 8006582:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006584:	2300      	movs	r3, #0
 8006586:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006588:	2300      	movs	r3, #0
 800658a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800658c:	f107 0314 	add.w	r3, r7, #20
 8006590:	4619      	mov	r1, r3
 8006592:	4804      	ldr	r0, [pc, #16]	; (80065a4 <MX_GPIO_Init+0x178>)
 8006594:	f001 fd28 	bl	8007fe8 <HAL_GPIO_Init>

}
 8006598:	bf00      	nop
 800659a:	3728      	adds	r7, #40	; 0x28
 800659c:	46bd      	mov	sp, r7
 800659e:	bd80      	pop	{r7, pc}
 80065a0:	58024400 	.word	0x58024400
 80065a4:	58020c00 	.word	0x58020c00
 80065a8:	58020800 	.word	0x58020800
 80065ac:	58020000 	.word	0x58020000

080065b0 <MX_IWDG1_Init>:

IWDG_HandleTypeDef hiwdg1;

/* IWDG1 init function */
void MX_IWDG1_Init(void)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG1_Init 0 */

  /* USER CODE BEGIN IWDG1_Init 1 */

  /* USER CODE END IWDG1_Init 1 */
  hiwdg1.Instance = IWDG1;
 80065b4:	4b0b      	ldr	r3, [pc, #44]	; (80065e4 <MX_IWDG1_Init+0x34>)
 80065b6:	4a0c      	ldr	r2, [pc, #48]	; (80065e8 <MX_IWDG1_Init+0x38>)
 80065b8:	601a      	str	r2, [r3, #0]
  hiwdg1.Init.Prescaler = IWDG_PRESCALER_8;
 80065ba:	4b0a      	ldr	r3, [pc, #40]	; (80065e4 <MX_IWDG1_Init+0x34>)
 80065bc:	2201      	movs	r2, #1
 80065be:	605a      	str	r2, [r3, #4]
  hiwdg1.Init.Window = 4095;
 80065c0:	4b08      	ldr	r3, [pc, #32]	; (80065e4 <MX_IWDG1_Init+0x34>)
 80065c2:	f640 72ff 	movw	r2, #4095	; 0xfff
 80065c6:	60da      	str	r2, [r3, #12]
  hiwdg1.Init.Reload = 160;
 80065c8:	4b06      	ldr	r3, [pc, #24]	; (80065e4 <MX_IWDG1_Init+0x34>)
 80065ca:	22a0      	movs	r2, #160	; 0xa0
 80065cc:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg1) != HAL_OK)
 80065ce:	4805      	ldr	r0, [pc, #20]	; (80065e4 <MX_IWDG1_Init+0x34>)
 80065d0:	f001 feed 	bl	80083ae <HAL_IWDG_Init>
 80065d4:	4603      	mov	r3, r0
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d001      	beq.n	80065de <MX_IWDG1_Init+0x2e>
  {
    Error_Handler();
 80065da:	f000 fba1 	bl	8006d20 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG1_Init 2 */

  /* USER CODE END IWDG1_Init 2 */

}
 80065de:	bf00      	nop
 80065e0:	bd80      	pop	{r7, pc}
 80065e2:	bf00      	nop
 80065e4:	24014694 	.word	0x24014694
 80065e8:	58004800 	.word	0x58004800

080065ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80065ec:	b590      	push	{r4, r7, lr}
 80065ee:	f5ad 4d9d 	sub.w	sp, sp, #20096	; 0x4e80
 80065f2:	b087      	sub	sp, #28
 80065f4:	af02      	add	r7, sp, #8
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80065f6:	4b11      	ldr	r3, [pc, #68]	; (800663c <main+0x50>)
 80065f8:	695b      	ldr	r3, [r3, #20]
 80065fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d11e      	bne.n	8006640 <main+0x54>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8006602:	f3bf 8f4f 	dsb	sy
}
 8006606:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006608:	f3bf 8f6f 	isb	sy
}
 800660c:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800660e:	4b0b      	ldr	r3, [pc, #44]	; (800663c <main+0x50>)
 8006610:	2200      	movs	r2, #0
 8006612:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8006616:	f3bf 8f4f 	dsb	sy
}
 800661a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800661c:	f3bf 8f6f 	isb	sy
}
 8006620:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8006622:	4b06      	ldr	r3, [pc, #24]	; (800663c <main+0x50>)
 8006624:	695b      	ldr	r3, [r3, #20]
 8006626:	4a05      	ldr	r2, [pc, #20]	; (800663c <main+0x50>)
 8006628:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800662c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800662e:	f3bf 8f4f 	dsb	sy
}
 8006632:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006634:	f3bf 8f6f 	isb	sy
}
 8006638:	e003      	b.n	8006642 <main+0x56>
 800663a:	bf00      	nop
 800663c:	e000ed00 	.word	0xe000ed00
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8006640:	bf00      	nop
  SCB_EnableICache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006642:	f001 fb23 	bl	8007c8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006646:	f000 fab3 	bl	8006bb0 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800664a:	f000 fb39 	bl	8006cc0 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800664e:	f7ff feed 	bl	800642c <MX_GPIO_Init>
  MX_MDMA_Init();
 8006652:	f000 fb6d 	bl	8006d30 <MX_MDMA_Init>
  MX_TIM2_Init();
 8006656:	f000 ff79 	bl	800754c <MX_TIM2_Init>
  MX_QUADSPI_Init();
 800665a:	f000 fb89 	bl	8006d70 <MX_QUADSPI_Init>
  MX_TIM3_Init();
 800665e:	f000 ffb7 	bl	80075d0 <MX_TIM3_Init>
  MX_TIM5_Init();
 8006662:	f001 f869 	bl	8007738 <MX_TIM5_Init>
  MX_USART3_UART_Init();
 8006666:	f001 fa4b 	bl	8007b00 <MX_USART3_UART_Init>
  MX_TIM4_Init();
 800666a:	f000 ffef 	bl	800764c <MX_TIM4_Init>
  MX_SPI2_Init();
 800666e:	f000 fc8b 	bl	8006f88 <MX_SPI2_Init>
  MX_IWDG1_Init();
 8006672:	f7ff ff9d 	bl	80065b0 <MX_IWDG1_Init>
  /* USER CODE BEGIN 2 */

  //HAL_Delay(2);  //WatchDOG!!!!! na 20 MS

HUB_75_INIT();
 8006676:	f7fa fba5 	bl	8000dc4 <HUB_75_INIT>

INIT_UART3();
 800667a:	f7fa ff8d 	bl	8001598 <INIT_UART3>

uint8_t Proces_num=0 ;
 800667e:	2300      	movs	r3, #0
 8006680:	f644 628f 	movw	r2, #20111	; 0x4e8f
 8006684:	443a      	add	r2, r7
 8006686:	7013      	strb	r3, [r2, #0]

uint8_t Pozdr_widzow[10000]={0};
 8006688:	4baf      	ldr	r3, [pc, #700]	; (8006948 <main+0x35c>)
 800668a:	f644 6290 	movw	r2, #20112	; 0x4e90
 800668e:	443a      	add	r2, r7
 8006690:	4413      	add	r3, r2
 8006692:	2200      	movs	r2, #0
 8006694:	601a      	str	r2, [r3, #0]
 8006696:	3304      	adds	r3, #4
 8006698:	f242 720c 	movw	r2, #9996	; 0x270c
 800669c:	2100      	movs	r1, #0
 800669e:	4618      	mov	r0, r3
 80066a0:	f007 fcb8 	bl	800e014 <memset>

uint8_t B1[]= "tel. 885015433";
 80066a4:	4ba9      	ldr	r3, [pc, #676]	; (800694c <main+0x360>)
 80066a6:	f644 6290 	movw	r2, #20112	; 0x4e90
 80066aa:	443a      	add	r2, r7
 80066ac:	4413      	add	r3, r2
 80066ae:	4aa8      	ldr	r2, [pc, #672]	; (8006950 <main+0x364>)
 80066b0:	461c      	mov	r4, r3
 80066b2:	4613      	mov	r3, r2
 80066b4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80066b6:	c407      	stmia	r4!, {r0, r1, r2}
 80066b8:	8023      	strh	r3, [r4, #0]
 80066ba:	3402      	adds	r4, #2
 80066bc:	0c1b      	lsrs	r3, r3, #16
 80066be:	7023      	strb	r3, [r4, #0]
int Size=sizeof(B1)-1;
 80066c0:	230e      	movs	r3, #14
 80066c2:	f644 6288 	movw	r2, #20104	; 0x4e88
 80066c6:	443a      	add	r2, r7
 80066c8:	6013      	str	r3, [r2, #0]
Create_String_buffer (B1, Size, 0 , Pozdr_widzow,Azure);
 80066ca:	f644 6388 	movw	r3, #20104	; 0x4e88
 80066ce:	443b      	add	r3, r7
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	b2d9      	uxtb	r1, r3
 80066d4:	4b9c      	ldr	r3, [pc, #624]	; (8006948 <main+0x35c>)
 80066d6:	f644 6290 	movw	r2, #20112	; 0x4e90
 80066da:	443a      	add	r2, r7
 80066dc:	4413      	add	r3, r2
 80066de:	489b      	ldr	r0, [pc, #620]	; (800694c <main+0x360>)
 80066e0:	f644 6290 	movw	r2, #20112	; 0x4e90
 80066e4:	443a      	add	r2, r7
 80066e6:	4410      	add	r0, r2
 80066e8:	220e      	movs	r2, #14
 80066ea:	9200      	str	r2, [sp, #0]
 80066ec:	2200      	movs	r2, #0
 80066ee:	f7fb f8fb 	bl	80018e8 <Create_String_buffer>
uint8_t B2[]= "POZDRAWIAMY";
 80066f2:	4b98      	ldr	r3, [pc, #608]	; (8006954 <main+0x368>)
 80066f4:	f644 6290 	movw	r2, #20112	; 0x4e90
 80066f8:	443a      	add	r2, r7
 80066fa:	4413      	add	r3, r2
 80066fc:	4a96      	ldr	r2, [pc, #600]	; (8006958 <main+0x36c>)
 80066fe:	ca07      	ldmia	r2, {r0, r1, r2}
 8006700:	e883 0007 	stmia.w	r3, {r0, r1, r2}
Size=sizeof(B2)-1;
 8006704:	230b      	movs	r3, #11
 8006706:	f644 6288 	movw	r2, #20104	; 0x4e88
 800670a:	443a      	add	r2, r7
 800670c:	6013      	str	r3, [r2, #0]
Create_String_buffer (B2, Size, 1 , Pozdr_widzow,Green);
 800670e:	f644 6388 	movw	r3, #20104	; 0x4e88
 8006712:	443b      	add	r3, r7
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	b2d9      	uxtb	r1, r3
 8006718:	4b8b      	ldr	r3, [pc, #556]	; (8006948 <main+0x35c>)
 800671a:	f644 6290 	movw	r2, #20112	; 0x4e90
 800671e:	443a      	add	r2, r7
 8006720:	4413      	add	r3, r2
 8006722:	488c      	ldr	r0, [pc, #560]	; (8006954 <main+0x368>)
 8006724:	f644 6290 	movw	r2, #20112	; 0x4e90
 8006728:	443a      	add	r2, r7
 800672a:	4410      	add	r0, r2
 800672c:	220a      	movs	r2, #10
 800672e:	9200      	str	r2, [sp, #0]
 8006730:	2201      	movs	r2, #1
 8006732:	f7fb f8d9 	bl	80018e8 <Create_String_buffer>

uint8_t ZaprDoSalonuFryzStudio[10000]={0};
 8006736:	4b89      	ldr	r3, [pc, #548]	; (800695c <main+0x370>)
 8006738:	f644 6290 	movw	r2, #20112	; 0x4e90
 800673c:	443a      	add	r2, r7
 800673e:	4413      	add	r3, r2
 8006740:	2200      	movs	r2, #0
 8006742:	601a      	str	r2, [r3, #0]
 8006744:	3304      	adds	r3, #4
 8006746:	f242 720c 	movw	r2, #9996	; 0x270c
 800674a:	2100      	movs	r1, #0
 800674c:	4618      	mov	r0, r3
 800674e:	f007 fc61 	bl	800e014 <memset>
uint8_t S1[]= " ZAPRASZAMY";
 8006752:	4b83      	ldr	r3, [pc, #524]	; (8006960 <main+0x374>)
 8006754:	f644 6290 	movw	r2, #20112	; 0x4e90
 8006758:	443a      	add	r2, r7
 800675a:	4413      	add	r3, r2
 800675c:	4a81      	ldr	r2, [pc, #516]	; (8006964 <main+0x378>)
 800675e:	ca07      	ldmia	r2, {r0, r1, r2}
 8006760:	e883 0007 	stmia.w	r3, {r0, r1, r2}
uint8_t S2[]= "  DO SALONU ";
 8006764:	4b80      	ldr	r3, [pc, #512]	; (8006968 <main+0x37c>)
 8006766:	f644 6290 	movw	r2, #20112	; 0x4e90
 800676a:	443a      	add	r2, r7
 800676c:	4413      	add	r3, r2
 800676e:	4a7f      	ldr	r2, [pc, #508]	; (800696c <main+0x380>)
 8006770:	461c      	mov	r4, r3
 8006772:	4613      	mov	r3, r2
 8006774:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006776:	c407      	stmia	r4!, {r0, r1, r2}
 8006778:	7023      	strb	r3, [r4, #0]
uint8_t S3[]= "FRYZJESKIEGO";
 800677a:	4b7d      	ldr	r3, [pc, #500]	; (8006970 <main+0x384>)
 800677c:	f644 6290 	movw	r2, #20112	; 0x4e90
 8006780:	443a      	add	r2, r7
 8006782:	4413      	add	r3, r2
 8006784:	4a7b      	ldr	r2, [pc, #492]	; (8006974 <main+0x388>)
 8006786:	461c      	mov	r4, r3
 8006788:	4613      	mov	r3, r2
 800678a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800678c:	c407      	stmia	r4!, {r0, r1, r2}
 800678e:	7023      	strb	r3, [r4, #0]
uint8_t S4[]= " ORAZ STUDIA";
 8006790:	4b79      	ldr	r3, [pc, #484]	; (8006978 <main+0x38c>)
 8006792:	f644 6290 	movw	r2, #20112	; 0x4e90
 8006796:	443a      	add	r2, r7
 8006798:	4413      	add	r3, r2
 800679a:	4a78      	ldr	r2, [pc, #480]	; (800697c <main+0x390>)
 800679c:	461c      	mov	r4, r3
 800679e:	4613      	mov	r3, r2
 80067a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80067a2:	c407      	stmia	r4!, {r0, r1, r2}
 80067a4:	7023      	strb	r3, [r4, #0]
uint8_t S5[]= "  PAZNOKCI!";
 80067a6:	4b76      	ldr	r3, [pc, #472]	; (8006980 <main+0x394>)
 80067a8:	f644 6290 	movw	r2, #20112	; 0x4e90
 80067ac:	443a      	add	r2, r7
 80067ae:	4413      	add	r3, r2
 80067b0:	4a74      	ldr	r2, [pc, #464]	; (8006984 <main+0x398>)
 80067b2:	ca07      	ldmia	r2, {r0, r1, r2}
 80067b4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 Size=sizeof(S1)-1;
 80067b8:	230b      	movs	r3, #11
 80067ba:	f644 6288 	movw	r2, #20104	; 0x4e88
 80067be:	443a      	add	r2, r7
 80067c0:	6013      	str	r3, [r2, #0]
Create_String_buffer (S1, Size, 0 , ZaprDoSalonuFryzStudio,Azure);
 80067c2:	f644 6388 	movw	r3, #20104	; 0x4e88
 80067c6:	443b      	add	r3, r7
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	b2d9      	uxtb	r1, r3
 80067cc:	4b63      	ldr	r3, [pc, #396]	; (800695c <main+0x370>)
 80067ce:	f644 6290 	movw	r2, #20112	; 0x4e90
 80067d2:	443a      	add	r2, r7
 80067d4:	4413      	add	r3, r2
 80067d6:	4862      	ldr	r0, [pc, #392]	; (8006960 <main+0x374>)
 80067d8:	f644 6290 	movw	r2, #20112	; 0x4e90
 80067dc:	443a      	add	r2, r7
 80067de:	4410      	add	r0, r2
 80067e0:	220e      	movs	r2, #14
 80067e2:	9200      	str	r2, [sp, #0]
 80067e4:	2200      	movs	r2, #0
 80067e6:	f7fb f87f 	bl	80018e8 <Create_String_buffer>
 Size=sizeof(S2)-1;
 80067ea:	230c      	movs	r3, #12
 80067ec:	f644 6288 	movw	r2, #20104	; 0x4e88
 80067f0:	443a      	add	r2, r7
 80067f2:	6013      	str	r3, [r2, #0]
Create_String_buffer (S2, Size, 1 , ZaprDoSalonuFryzStudio,Green);
 80067f4:	f644 6388 	movw	r3, #20104	; 0x4e88
 80067f8:	443b      	add	r3, r7
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	b2d9      	uxtb	r1, r3
 80067fe:	4b57      	ldr	r3, [pc, #348]	; (800695c <main+0x370>)
 8006800:	f644 6290 	movw	r2, #20112	; 0x4e90
 8006804:	443a      	add	r2, r7
 8006806:	4413      	add	r3, r2
 8006808:	4857      	ldr	r0, [pc, #348]	; (8006968 <main+0x37c>)
 800680a:	f644 6290 	movw	r2, #20112	; 0x4e90
 800680e:	443a      	add	r2, r7
 8006810:	4410      	add	r0, r2
 8006812:	220a      	movs	r2, #10
 8006814:	9200      	str	r2, [sp, #0]
 8006816:	2201      	movs	r2, #1
 8006818:	f7fb f866 	bl	80018e8 <Create_String_buffer>
 Size=sizeof(S3)-1;
 800681c:	230c      	movs	r3, #12
 800681e:	f644 6288 	movw	r2, #20104	; 0x4e88
 8006822:	443a      	add	r2, r7
 8006824:	6013      	str	r3, [r2, #0]
Create_String_buffer (S3, Size, 2 , ZaprDoSalonuFryzStudio,Yellow);
 8006826:	f644 6388 	movw	r3, #20104	; 0x4e88
 800682a:	443b      	add	r3, r7
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	b2d9      	uxtb	r1, r3
 8006830:	4b4a      	ldr	r3, [pc, #296]	; (800695c <main+0x370>)
 8006832:	f644 6290 	movw	r2, #20112	; 0x4e90
 8006836:	443a      	add	r2, r7
 8006838:	4413      	add	r3, r2
 800683a:	484d      	ldr	r0, [pc, #308]	; (8006970 <main+0x384>)
 800683c:	f644 6290 	movw	r2, #20112	; 0x4e90
 8006840:	443a      	add	r2, r7
 8006842:	4410      	add	r0, r2
 8006844:	220b      	movs	r2, #11
 8006846:	9200      	str	r2, [sp, #0]
 8006848:	2202      	movs	r2, #2
 800684a:	f7fb f84d 	bl	80018e8 <Create_String_buffer>
 Size=sizeof(S4)-1;
 800684e:	230c      	movs	r3, #12
 8006850:	f644 6288 	movw	r2, #20104	; 0x4e88
 8006854:	443a      	add	r2, r7
 8006856:	6013      	str	r3, [r2, #0]
Create_String_buffer (S4, Size, 3 , ZaprDoSalonuFryzStudio,Purple);
 8006858:	f644 6388 	movw	r3, #20104	; 0x4e88
 800685c:	443b      	add	r3, r7
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	b2d9      	uxtb	r1, r3
 8006862:	4b3e      	ldr	r3, [pc, #248]	; (800695c <main+0x370>)
 8006864:	f644 6290 	movw	r2, #20112	; 0x4e90
 8006868:	443a      	add	r2, r7
 800686a:	4413      	add	r3, r2
 800686c:	4842      	ldr	r0, [pc, #264]	; (8006978 <main+0x38c>)
 800686e:	f644 6290 	movw	r2, #20112	; 0x4e90
 8006872:	443a      	add	r2, r7
 8006874:	4410      	add	r0, r2
 8006876:	2201      	movs	r2, #1
 8006878:	9200      	str	r2, [sp, #0]
 800687a:	2203      	movs	r2, #3
 800687c:	f7fb f834 	bl	80018e8 <Create_String_buffer>
Size=sizeof(S5)-1;
 8006880:	230b      	movs	r3, #11
 8006882:	f644 6288 	movw	r2, #20104	; 0x4e88
 8006886:	443a      	add	r2, r7
 8006888:	6013      	str	r3, [r2, #0]
Create_String_buffer (S5, Size, 4 , ZaprDoSalonuFryzStudio,White);
 800688a:	f644 6388 	movw	r3, #20104	; 0x4e88
 800688e:	443b      	add	r3, r7
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	b2d9      	uxtb	r1, r3
 8006894:	4b31      	ldr	r3, [pc, #196]	; (800695c <main+0x370>)
 8006896:	f644 6290 	movw	r2, #20112	; 0x4e90
 800689a:	443a      	add	r2, r7
 800689c:	4413      	add	r3, r2
 800689e:	4838      	ldr	r0, [pc, #224]	; (8006980 <main+0x394>)
 80068a0:	f644 6290 	movw	r2, #20112	; 0x4e90
 80068a4:	443a      	add	r2, r7
 80068a6:	4410      	add	r0, r2
 80068a8:	220f      	movs	r2, #15
 80068aa:	9200      	str	r2, [sp, #0]
 80068ac:	2204      	movs	r2, #4
 80068ae:	f7fb f81b 	bl	80018e8 <Create_String_buffer>
int ZaprDoSalonuFryzStudioRow=4+1;
 80068b2:	2305      	movs	r3, #5
 80068b4:	f644 6284 	movw	r2, #20100	; 0x4e84
 80068b8:	443a      	add	r2, r7
 80068ba:	6013      	str	r3, [r2, #0]
Create_String_buffer (S5, Size, 4 , ZaprDoSalonuFryzStudio,Purple);
int ZaprDoSalonuFryzStudioRow2=4+1;
*/


SedingBufor_Adr=OUT_B1;
 80068bc:	4b32      	ldr	r3, [pc, #200]	; (8006988 <main+0x39c>)
 80068be:	4a33      	ldr	r2, [pc, #204]	; (800698c <main+0x3a0>)
 80068c0:	601a      	str	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_IWDG_Refresh(&hiwdg1);
 80068c2:	4833      	ldr	r0, [pc, #204]	; (8006990 <main+0x3a4>)
 80068c4:	f001 fdc2 	bl	800844c <HAL_IWDG_Refresh>
	  HandleEcho(&Thuart3);
 80068c8:	4832      	ldr	r0, [pc, #200]	; (8006994 <main+0x3a8>)
 80068ca:	f7fa feaf 	bl	800162c <HandleEcho>

	  switch( Proces_num )
 80068ce:	f644 638f 	movw	r3, #20111	; 0x4e8f
 80068d2:	443b      	add	r3, r7
 80068d4:	781b      	ldrb	r3, [r3, #0]
 80068d6:	2b05      	cmp	r3, #5
 80068d8:	f200 8147 	bhi.w	8006b6a <main+0x57e>
 80068dc:	a201      	add	r2, pc, #4	; (adr r2, 80068e4 <main+0x2f8>)
 80068de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068e2:	bf00      	nop
 80068e4:	080068fd 	.word	0x080068fd
 80068e8:	0800699d 	.word	0x0800699d
 80068ec:	080069e9 	.word	0x080069e9
 80068f0:	08006a1b 	.word	0x08006a1b
 80068f4:	08006a4d 	.word	0x08006a4d
 80068f8:	08006a7b 	.word	0x08006a7b
	  {
	  case 0:
	  	Verical_Scroll_Flow_withHOLD(ZaprDoSalonuFryzStudio, ZaprDoSalonuFryzStudioRow*16, 50, 800,300, 0);  //this fucion execution maks 550us
 80068fc:	f644 6384 	movw	r3, #20100	; 0x4e84
 8006900:	443b      	add	r3, r7
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	b2db      	uxtb	r3, r3
 8006906:	011b      	lsls	r3, r3, #4
 8006908:	b2d9      	uxtb	r1, r3
 800690a:	4814      	ldr	r0, [pc, #80]	; (800695c <main+0x370>)
 800690c:	f644 6390 	movw	r3, #20112	; 0x4e90
 8006910:	443b      	add	r3, r7
 8006912:	4418      	add	r0, r3
 8006914:	2300      	movs	r3, #0
 8006916:	9301      	str	r3, [sp, #4]
 8006918:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800691c:	9300      	str	r3, [sp, #0]
 800691e:	f44f 7348 	mov.w	r3, #800	; 0x320
 8006922:	2232      	movs	r2, #50	; 0x32
 8006924:	f7fa fac6 	bl	8000eb4 <Verical_Scroll_Flow_withHOLD>
	   if(SCR_PROCESS==SCR_VIEWING_PROCESS_DONE)
 8006928:	4b1b      	ldr	r3, [pc, #108]	; (8006998 <main+0x3ac>)
 800692a:	781b      	ldrb	r3, [r3, #0]
 800692c:	2b02      	cmp	r3, #2
 800692e:	f040 8122 	bne.w	8006b76 <main+0x58a>
	   {
	  	 Proces_num++;
 8006932:	f644 638f 	movw	r3, #20111	; 0x4e8f
 8006936:	443b      	add	r3, r7
 8006938:	781b      	ldrb	r3, [r3, #0]
 800693a:	3301      	adds	r3, #1
 800693c:	f644 628f 	movw	r2, #20111	; 0x4e8f
 8006940:	443a      	add	r2, r7
 8006942:	7013      	strb	r3, [r2, #0]
	   }
	  break;
 8006944:	e117      	b.n	8006b76 <main+0x58a>
 8006946:	bf00      	nop
 8006948:	ffffd8e4 	.word	0xffffd8e4
 800694c:	ffffd8d4 	.word	0xffffd8d4
 8006950:	0800e938 	.word	0x0800e938
 8006954:	ffffd8c8 	.word	0xffffd8c8
 8006958:	0800e948 	.word	0x0800e948
 800695c:	ffffb1b8 	.word	0xffffb1b8
 8006960:	ffffb1ac 	.word	0xffffb1ac
 8006964:	0800e954 	.word	0x0800e954
 8006968:	ffffb19c 	.word	0xffffb19c
 800696c:	0800e960 	.word	0x0800e960
 8006970:	ffffb18c 	.word	0xffffb18c
 8006974:	0800e970 	.word	0x0800e970
 8006978:	ffffb17c 	.word	0xffffb17c
 800697c:	0800e980 	.word	0x0800e980
 8006980:	ffffb170 	.word	0xffffb170
 8006984:	0800e990 	.word	0x0800e990
 8006988:	2400cce8 	.word	0x2400cce8
 800698c:	2400b8e4 	.word	0x2400b8e4
 8006990:	24014694 	.word	0x24014694
 8006994:	2400f464 	.word	0x2400f464
 8006998:	2400f424 	.word	0x2400f424
	  case 1:

	  	Verical_Scroll_Flow_withHOLD(ZaprDoSalonuFryzStudio, (ZaprDoSalonuFryzStudioRow*16) +16 , 50, 300,800, 1);
 800699c:	f644 6384 	movw	r3, #20100	; 0x4e84
 80069a0:	443b      	add	r3, r7
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	3301      	adds	r3, #1
 80069a6:	b2db      	uxtb	r3, r3
 80069a8:	011b      	lsls	r3, r3, #4
 80069aa:	b2d9      	uxtb	r1, r3
 80069ac:	4878      	ldr	r0, [pc, #480]	; (8006b90 <main+0x5a4>)
 80069ae:	f644 6390 	movw	r3, #20112	; 0x4e90
 80069b2:	443b      	add	r3, r7
 80069b4:	4418      	add	r0, r3
 80069b6:	2301      	movs	r3, #1
 80069b8:	9301      	str	r3, [sp, #4]
 80069ba:	f44f 7348 	mov.w	r3, #800	; 0x320
 80069be:	9300      	str	r3, [sp, #0]
 80069c0:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80069c4:	2232      	movs	r2, #50	; 0x32
 80069c6:	f7fa fa75 	bl	8000eb4 <Verical_Scroll_Flow_withHOLD>
	  	 if(SCR_PROCESS==SCR_VIEWING_PROCESS_DONE)
 80069ca:	4b72      	ldr	r3, [pc, #456]	; (8006b94 <main+0x5a8>)
 80069cc:	781b      	ldrb	r3, [r3, #0]
 80069ce:	2b02      	cmp	r3, #2
 80069d0:	f040 80d3 	bne.w	8006b7a <main+0x58e>
	  	 {
	  		 Proces_num++;
 80069d4:	f644 638f 	movw	r3, #20111	; 0x4e8f
 80069d8:	443b      	add	r3, r7
 80069da:	781b      	ldrb	r3, [r3, #0]
 80069dc:	3301      	adds	r3, #1
 80069de:	f644 628f 	movw	r2, #20111	; 0x4e8f
 80069e2:	443a      	add	r2, r7
 80069e4:	7013      	strb	r3, [r2, #0]
	  	 }
	  	break;
 80069e6:	e0c8      	b.n	8006b7a <main+0x58e>
	  case 2:

	  	Viewing_BitMapBy_Time(Pozdr_widzow, 2000);
 80069e8:	4b6b      	ldr	r3, [pc, #428]	; (8006b98 <main+0x5ac>)
 80069ea:	f644 6290 	movw	r2, #20112	; 0x4e90
 80069ee:	443a      	add	r2, r7
 80069f0:	4413      	add	r3, r2
 80069f2:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80069f6:	4618      	mov	r0, r3
 80069f8:	f7fa fb9e 	bl	8001138 <Viewing_BitMapBy_Time>
	  	 if(SCR_PROCESS==SCR_VIEWING_PROCESS_DONE)
 80069fc:	4b65      	ldr	r3, [pc, #404]	; (8006b94 <main+0x5a8>)
 80069fe:	781b      	ldrb	r3, [r3, #0]
 8006a00:	2b02      	cmp	r3, #2
 8006a02:	f040 80bc 	bne.w	8006b7e <main+0x592>
	  	 {
	  		 Proces_num++;
 8006a06:	f644 638f 	movw	r3, #20111	; 0x4e8f
 8006a0a:	443b      	add	r3, r7
 8006a0c:	781b      	ldrb	r3, [r3, #0]
 8006a0e:	3301      	adds	r3, #1
 8006a10:	f644 628f 	movw	r2, #20111	; 0x4e8f
 8006a14:	443a      	add	r2, r7
 8006a16:	7013      	strb	r3, [r2, #0]
	  	 }

	  	break;
 8006a18:	e0b1      	b.n	8006b7e <main+0x592>
	  case 3:

	  	Viewing_BitMapBy_Time(Pozdr_widzow, 1000);
 8006a1a:	4b5f      	ldr	r3, [pc, #380]	; (8006b98 <main+0x5ac>)
 8006a1c:	f644 6290 	movw	r2, #20112	; 0x4e90
 8006a20:	443a      	add	r2, r7
 8006a22:	4413      	add	r3, r2
 8006a24:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8006a28:	4618      	mov	r0, r3
 8006a2a:	f7fa fb85 	bl	8001138 <Viewing_BitMapBy_Time>
	  	 if(SCR_PROCESS==SCR_VIEWING_PROCESS_DONE)
 8006a2e:	4b59      	ldr	r3, [pc, #356]	; (8006b94 <main+0x5a8>)
 8006a30:	781b      	ldrb	r3, [r3, #0]
 8006a32:	2b02      	cmp	r3, #2
 8006a34:	f040 80a5 	bne.w	8006b82 <main+0x596>
	  	 {
	  		 Proces_num++;
 8006a38:	f644 638f 	movw	r3, #20111	; 0x4e8f
 8006a3c:	443b      	add	r3, r7
 8006a3e:	781b      	ldrb	r3, [r3, #0]
 8006a40:	3301      	adds	r3, #1
 8006a42:	f644 628f 	movw	r2, #20111	; 0x4e8f
 8006a46:	443a      	add	r2, r7
 8006a48:	7013      	strb	r3, [r2, #0]
	  	 }

	  	break;
 8006a4a:	e09a      	b.n	8006b82 <main+0x596>

	  case 4:
		  	 Horizontal_SCROLL( Pozdr_wsz, 1300 , 500, 20);  //Pozdr_wsz
 8006a4c:	2314      	movs	r3, #20
 8006a4e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8006a52:	f240 5114 	movw	r1, #1300	; 0x514
 8006a56:	4851      	ldr	r0, [pc, #324]	; (8006b9c <main+0x5b0>)
 8006a58:	f7fa fba4 	bl	80011a4 <Horizontal_SCROLL>
		  	 if(SCR_PROCESS==SCR_VIEWING_PROCESS_DONE)
 8006a5c:	4b4d      	ldr	r3, [pc, #308]	; (8006b94 <main+0x5a8>)
 8006a5e:	781b      	ldrb	r3, [r3, #0]
 8006a60:	2b02      	cmp	r3, #2
 8006a62:	f040 8090 	bne.w	8006b86 <main+0x59a>
		  	 {
		  		 Proces_num++;
 8006a66:	f644 638f 	movw	r3, #20111	; 0x4e8f
 8006a6a:	443b      	add	r3, r7
 8006a6c:	781b      	ldrb	r3, [r3, #0]
 8006a6e:	3301      	adds	r3, #1
 8006a70:	f644 628f 	movw	r2, #20111	; 0x4e8f
 8006a74:	443a      	add	r2, r7
 8006a76:	7013      	strb	r3, [r2, #0]
		  	 }


	  	break;
 8006a78:	e085      	b.n	8006b86 <main+0x59a>
	  case 5:
		  	  	  	  //Napisy z UARTU czyli bluetootha
		  if(Ilosc_Lini_tesktu>0)
 8006a7a:	4b49      	ldr	r3, [pc, #292]	; (8006ba0 <main+0x5b4>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	dd66      	ble.n	8006b50 <main+0x564>
		  {

			  if(Ilosc_Lini_tesktu==1 || Ilosc_Lini_tesktu==2)
 8006a82:	4b47      	ldr	r3, [pc, #284]	; (8006ba0 <main+0x5b4>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	2b01      	cmp	r3, #1
 8006a88:	d003      	beq.n	8006a92 <main+0x4a6>
 8006a8a:	4b45      	ldr	r3, [pc, #276]	; (8006ba0 <main+0x5b4>)
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	2b02      	cmp	r3, #2
 8006a90:	d112      	bne.n	8006ab8 <main+0x4cc>
			  {
				  	Viewing_BitMapBy_Time( Created_By_UART_BMP , 6000);
 8006a92:	f241 7170 	movw	r1, #6000	; 0x1770
 8006a96:	4843      	ldr	r0, [pc, #268]	; (8006ba4 <main+0x5b8>)
 8006a98:	f7fa fb4e 	bl	8001138 <Viewing_BitMapBy_Time>

						  	 if(SCR_PROCESS==SCR_VIEWING_PROCESS_DONE)
 8006a9c:	4b3d      	ldr	r3, [pc, #244]	; (8006b94 <main+0x5a8>)
 8006a9e:	781b      	ldrb	r3, [r3, #0]
 8006aa0:	2b02      	cmp	r3, #2
 8006aa2:	d138      	bne.n	8006b16 <main+0x52a>
						  	 {
						  		Proces_num++;
 8006aa4:	f644 638f 	movw	r3, #20111	; 0x4e8f
 8006aa8:	443b      	add	r3, r7
 8006aaa:	781b      	ldrb	r3, [r3, #0]
 8006aac:	3301      	adds	r3, #1
 8006aae:	f644 628f 	movw	r2, #20111	; 0x4e8f
 8006ab2:	443a      	add	r2, r7
 8006ab4:	7013      	strb	r3, [r2, #0]
						  		break;
 8006ab6:	e069      	b.n	8006b8c <main+0x5a0>
						  	 }
			  }


			  else if(Ilosc_Lini_tesktu==3 || Ilosc_Lini_tesktu==4)
 8006ab8:	4b39      	ldr	r3, [pc, #228]	; (8006ba0 <main+0x5b4>)
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	2b03      	cmp	r3, #3
 8006abe:	d003      	beq.n	8006ac8 <main+0x4dc>
 8006ac0:	4b37      	ldr	r3, [pc, #220]	; (8006ba0 <main+0x5b4>)
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	2b04      	cmp	r3, #4
 8006ac6:	d119      	bne.n	8006afc <main+0x510>
			  {
				  Verical_Scroll_Flow_withHOLD(Created_By_UART_BMP, 64, 80, 3200,3200, 1);
 8006ac8:	2301      	movs	r3, #1
 8006aca:	9301      	str	r3, [sp, #4]
 8006acc:	f44f 6348 	mov.w	r3, #3200	; 0xc80
 8006ad0:	9300      	str	r3, [sp, #0]
 8006ad2:	f44f 6348 	mov.w	r3, #3200	; 0xc80
 8006ad6:	2250      	movs	r2, #80	; 0x50
 8006ad8:	2140      	movs	r1, #64	; 0x40
 8006ada:	4832      	ldr	r0, [pc, #200]	; (8006ba4 <main+0x5b8>)
 8006adc:	f7fa f9ea 	bl	8000eb4 <Verical_Scroll_Flow_withHOLD>
				  	 if(SCR_PROCESS==SCR_VIEWING_PROCESS_DONE)
 8006ae0:	4b2c      	ldr	r3, [pc, #176]	; (8006b94 <main+0x5a8>)
 8006ae2:	781b      	ldrb	r3, [r3, #0]
 8006ae4:	2b02      	cmp	r3, #2
 8006ae6:	d116      	bne.n	8006b16 <main+0x52a>
				  	 {
				  		Proces_num++;
 8006ae8:	f644 638f 	movw	r3, #20111	; 0x4e8f
 8006aec:	443b      	add	r3, r7
 8006aee:	781b      	ldrb	r3, [r3, #0]
 8006af0:	3301      	adds	r3, #1
 8006af2:	f644 628f 	movw	r2, #20111	; 0x4e8f
 8006af6:	443a      	add	r2, r7
 8006af8:	7013      	strb	r3, [r2, #0]
				  		break;
 8006afa:	e047      	b.n	8006b8c <main+0x5a0>
				  	 }
			  }
			  else
			  {
				  SCR_PROCESS=SCR_VIEWING_PROCESS_DONE;
 8006afc:	4b25      	ldr	r3, [pc, #148]	; (8006b94 <main+0x5a8>)
 8006afe:	2202      	movs	r2, #2
 8006b00:	701a      	strb	r2, [r3, #0]
				  Proces_num++;
 8006b02:	f644 638f 	movw	r3, #20111	; 0x4e8f
 8006b06:	443b      	add	r3, r7
 8006b08:	781b      	ldrb	r3, [r3, #0]
 8006b0a:	3301      	adds	r3, #1
 8006b0c:	f644 628f 	movw	r2, #20111	; 0x4e8f
 8006b10:	443a      	add	r2, r7
 8006b12:	7013      	strb	r3, [r2, #0]
				  break;
 8006b14:	e03a      	b.n	8006b8c <main+0x5a0>
			  }

			  if(  (HAL_GetTick() - Z_czasOtrzymania_tekstu) > (1000*60*1) )
 8006b16:	f001 f93f 	bl	8007d98 <HAL_GetTick>
 8006b1a:	4602      	mov	r2, r0
 8006b1c:	4b22      	ldr	r3, [pc, #136]	; (8006ba8 <main+0x5bc>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	1ad3      	subs	r3, r2, r3
 8006b22:	f64e 2260 	movw	r2, #60000	; 0xea60
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d92f      	bls.n	8006b8a <main+0x59e>
			  {
				  SCR_PROCESS=SCR_VIEWING_PROCESS_DONE;
 8006b2a:	4b1a      	ldr	r3, [pc, #104]	; (8006b94 <main+0x5a8>)
 8006b2c:	2202      	movs	r2, #2
 8006b2e:	701a      	strb	r2, [r3, #0]
				  Ilosc_Lini_tesktu=0;
 8006b30:	4b1b      	ldr	r3, [pc, #108]	; (8006ba0 <main+0x5b4>)
 8006b32:	2200      	movs	r2, #0
 8006b34:	601a      	str	r2, [r3, #0]
				  f_start_view=1;
 8006b36:	4b1d      	ldr	r3, [pc, #116]	; (8006bac <main+0x5c0>)
 8006b38:	2201      	movs	r2, #1
 8006b3a:	601a      	str	r2, [r3, #0]
				  Proces_num++;
 8006b3c:	f644 638f 	movw	r3, #20111	; 0x4e8f
 8006b40:	443b      	add	r3, r7
 8006b42:	781b      	ldrb	r3, [r3, #0]
 8006b44:	3301      	adds	r3, #1
 8006b46:	f644 628f 	movw	r2, #20111	; 0x4e8f
 8006b4a:	443a      	add	r2, r7
 8006b4c:	7013      	strb	r3, [r2, #0]
				  break;
 8006b4e:	e01d      	b.n	8006b8c <main+0x5a0>

		  }

		  else
		  {
			  SCR_PROCESS=SCR_VIEWING_PROCESS_DONE;
 8006b50:	4b10      	ldr	r3, [pc, #64]	; (8006b94 <main+0x5a8>)
 8006b52:	2202      	movs	r2, #2
 8006b54:	701a      	strb	r2, [r3, #0]
			  Proces_num++;
 8006b56:	f644 638f 	movw	r3, #20111	; 0x4e8f
 8006b5a:	443b      	add	r3, r7
 8006b5c:	781b      	ldrb	r3, [r3, #0]
 8006b5e:	3301      	adds	r3, #1
 8006b60:	f644 628f 	movw	r2, #20111	; 0x4e8f
 8006b64:	443a      	add	r2, r7
 8006b66:	7013      	strb	r3, [r2, #0]
			  break;
 8006b68:	e010      	b.n	8006b8c <main+0x5a0>
		  }
	  	break;

	  default :
	  	Proces_num=0;
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	f644 628f 	movw	r2, #20111	; 0x4e8f
 8006b70:	443a      	add	r2, r7
 8006b72:	7013      	strb	r3, [r2, #0]

	  	break;
 8006b74:	e00a      	b.n	8006b8c <main+0x5a0>
	  break;
 8006b76:	bf00      	nop
 8006b78:	e6a3      	b.n	80068c2 <main+0x2d6>
	  	break;
 8006b7a:	bf00      	nop
 8006b7c:	e6a1      	b.n	80068c2 <main+0x2d6>
	  	break;
 8006b7e:	bf00      	nop
 8006b80:	e69f      	b.n	80068c2 <main+0x2d6>
	  	break;
 8006b82:	bf00      	nop
 8006b84:	e69d      	b.n	80068c2 <main+0x2d6>
	  	break;
 8006b86:	bf00      	nop
 8006b88:	e69b      	b.n	80068c2 <main+0x2d6>
	  	break;
 8006b8a:	bf00      	nop
	  HAL_IWDG_Refresh(&hiwdg1);
 8006b8c:	e699      	b.n	80068c2 <main+0x2d6>
 8006b8e:	bf00      	nop
 8006b90:	ffffb1b8 	.word	0xffffb1b8
 8006b94:	2400f424 	.word	0x2400f424
 8006b98:	ffffd8e4 	.word	0xffffd8e4
 8006b9c:	24004004 	.word	0x24004004
 8006ba0:	2400f40c 	.word	0x2400f40c
 8006ba4:	2400ccfc 	.word	0x2400ccfc
 8006ba8:	2400f410 	.word	0x2400f410
 8006bac:	24000000 	.word	0x24000000

08006bb0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b09c      	sub	sp, #112	; 0x70
 8006bb4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006bb6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006bba:	224c      	movs	r2, #76	; 0x4c
 8006bbc:	2100      	movs	r1, #0
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	f007 fa28 	bl	800e014 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006bc4:	1d3b      	adds	r3, r7, #4
 8006bc6:	2220      	movs	r2, #32
 8006bc8:	2100      	movs	r1, #0
 8006bca:	4618      	mov	r0, r3
 8006bcc:	f007 fa22 	bl	800e014 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8006bd0:	2002      	movs	r0, #2
 8006bd2:	f001 ffef 	bl	8008bb4 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	603b      	str	r3, [r7, #0]
 8006bda:	4b36      	ldr	r3, [pc, #216]	; (8006cb4 <SystemClock_Config+0x104>)
 8006bdc:	699b      	ldr	r3, [r3, #24]
 8006bde:	4a35      	ldr	r2, [pc, #212]	; (8006cb4 <SystemClock_Config+0x104>)
 8006be0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006be4:	6193      	str	r3, [r2, #24]
 8006be6:	4b33      	ldr	r3, [pc, #204]	; (8006cb4 <SystemClock_Config+0x104>)
 8006be8:	699b      	ldr	r3, [r3, #24]
 8006bea:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006bee:	603b      	str	r3, [r7, #0]
 8006bf0:	4b31      	ldr	r3, [pc, #196]	; (8006cb8 <SystemClock_Config+0x108>)
 8006bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bf4:	4a30      	ldr	r2, [pc, #192]	; (8006cb8 <SystemClock_Config+0x108>)
 8006bf6:	f043 0301 	orr.w	r3, r3, #1
 8006bfa:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006bfc:	4b2e      	ldr	r3, [pc, #184]	; (8006cb8 <SystemClock_Config+0x108>)
 8006bfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c00:	f003 0301 	and.w	r3, r3, #1
 8006c04:	603b      	str	r3, [r7, #0]
 8006c06:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8006c08:	bf00      	nop
 8006c0a:	4b2a      	ldr	r3, [pc, #168]	; (8006cb4 <SystemClock_Config+0x104>)
 8006c0c:	699b      	ldr	r3, [r3, #24]
 8006c0e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006c12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c16:	d1f8      	bne.n	8006c0a <SystemClock_Config+0x5a>
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_CSI);
 8006c18:	4b28      	ldr	r3, [pc, #160]	; (8006cbc <SystemClock_Config+0x10c>)
 8006c1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c1c:	f023 0303 	bic.w	r3, r3, #3
 8006c20:	4a26      	ldr	r2, [pc, #152]	; (8006cbc <SystemClock_Config+0x10c>)
 8006c22:	f043 0301 	orr.w	r3, r3, #1
 8006c26:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI|RCC_OSCILLATORTYPE_LSI;
 8006c28:	2318      	movs	r3, #24
 8006c2a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8006c2c:	2301      	movs	r3, #1
 8006c2e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 8006c30:	2380      	movs	r3, #128	; 0x80
 8006c32:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 8006c34:	2320      	movs	r3, #32
 8006c36:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006c38:	2302      	movs	r3, #2
 8006c3a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_CSI;
 8006c3c:	2301      	movs	r3, #1
 8006c3e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8006c40:	2301      	movs	r3, #1
 8006c42:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 240;
 8006c44:	23f0      	movs	r3, #240	; 0xf0
 8006c46:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8006c48:	2302      	movs	r3, #2
 8006c4a:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 120;
 8006c4c:	2378      	movs	r3, #120	; 0x78
 8006c4e:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8006c50:	2302      	movs	r3, #2
 8006c52:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8006c54:	2308      	movs	r3, #8
 8006c56:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8006c58:	2300      	movs	r3, #0
 8006c5a:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8006c5c:	2300      	movs	r3, #0
 8006c5e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006c60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006c64:	4618      	mov	r0, r3
 8006c66:	f002 fe31 	bl	80098cc <HAL_RCC_OscConfig>
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d001      	beq.n	8006c74 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8006c70:	f000 f856 	bl	8006d20 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006c74:	233f      	movs	r3, #63	; 0x3f
 8006c76:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006c78:	2303      	movs	r3, #3
 8006c7a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8006c80:	2308      	movs	r3, #8
 8006c82:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8006c84:	2340      	movs	r3, #64	; 0x40
 8006c86:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8006c88:	2340      	movs	r3, #64	; 0x40
 8006c8a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8006c8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c90:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8006c92:	2340      	movs	r3, #64	; 0x40
 8006c94:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8006c96:	1d3b      	adds	r3, r7, #4
 8006c98:	2104      	movs	r1, #4
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	f003 fa26 	bl	800a0ec <HAL_RCC_ClockConfig>
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d001      	beq.n	8006caa <SystemClock_Config+0xfa>
  {
    Error_Handler();
 8006ca6:	f000 f83b 	bl	8006d20 <Error_Handler>
  }
}
 8006caa:	bf00      	nop
 8006cac:	3770      	adds	r7, #112	; 0x70
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bd80      	pop	{r7, pc}
 8006cb2:	bf00      	nop
 8006cb4:	58024800 	.word	0x58024800
 8006cb8:	58000400 	.word	0x58000400
 8006cbc:	58024400 	.word	0x58024400

08006cc0 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b0b0      	sub	sp, #192	; 0xc0
 8006cc4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006cc6:	1d3b      	adds	r3, r7, #4
 8006cc8:	22bc      	movs	r2, #188	; 0xbc
 8006cca:	2100      	movs	r1, #0
 8006ccc:	4618      	mov	r0, r3
 8006cce:	f007 f9a1 	bl	800e014 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI|RCC_PERIPHCLK_SPI2;
 8006cd2:	4b12      	ldr	r3, [pc, #72]	; (8006d1c <PeriphCommonClock_Config+0x5c>)
 8006cd4:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLL2.PLL2M = 1;
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 60;
 8006cda:	233c      	movs	r3, #60	; 0x3c
 8006cdc:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 120;
 8006cde:	2378      	movs	r3, #120	; 0x78
 8006ce0:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 120;
 8006ce2:	2378      	movs	r3, #120	; 0x78
 8006ce4:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 5;
 8006ce6:	2305      	movs	r3, #5
 8006ce8:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 8006cea:	2380      	movs	r3, #128	; 0x80
 8006cec:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8006cee:	2300      	movs	r3, #0
 8006cf0:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_PLL2;
 8006cf6:	2320      	movs	r3, #32
 8006cf8:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 8006cfa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006cfe:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006d00:	1d3b      	adds	r3, r7, #4
 8006d02:	4618      	mov	r0, r3
 8006d04:	f003 fd22 	bl	800a74c <HAL_RCCEx_PeriphCLKConfig>
 8006d08:	4603      	mov	r3, r0
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d001      	beq.n	8006d12 <PeriphCommonClock_Config+0x52>
  {
    Error_Handler();
 8006d0e:	f000 f807 	bl	8006d20 <Error_Handler>
  }
}
 8006d12:	bf00      	nop
 8006d14:	37c0      	adds	r7, #192	; 0xc0
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}
 8006d1a:	bf00      	nop
 8006d1c:	02001000 	.word	0x02001000

08006d20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006d20:	b480      	push	{r7}
 8006d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8006d24:	bf00      	nop
 8006d26:	46bd      	mov	sp, r7
 8006d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2c:	4770      	bx	lr
	...

08006d30 <MX_MDMA_Init>:

/**
  * Enable MDMA controller clock
  */
void MX_MDMA_Init(void)
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b082      	sub	sp, #8
 8006d34:	af00      	add	r7, sp, #0

  /* MDMA controller clock enable */
  __HAL_RCC_MDMA_CLK_ENABLE();
 8006d36:	4b0d      	ldr	r3, [pc, #52]	; (8006d6c <MX_MDMA_Init+0x3c>)
 8006d38:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8006d3c:	4a0b      	ldr	r2, [pc, #44]	; (8006d6c <MX_MDMA_Init+0x3c>)
 8006d3e:	f043 0301 	orr.w	r3, r3, #1
 8006d42:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 8006d46:	4b09      	ldr	r3, [pc, #36]	; (8006d6c <MX_MDMA_Init+0x3c>)
 8006d48:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8006d4c:	f003 0301 	and.w	r3, r3, #1
 8006d50:	607b      	str	r3, [r7, #4]
 8006d52:	687b      	ldr	r3, [r7, #4]
  /* Local variables */

  /* MDMA interrupt initialization */
  /* MDMA_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MDMA_IRQn, 2, 0);
 8006d54:	2200      	movs	r2, #0
 8006d56:	2102      	movs	r1, #2
 8006d58:	207a      	movs	r0, #122	; 0x7a
 8006d5a:	f001 f910 	bl	8007f7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(MDMA_IRQn);
 8006d5e:	207a      	movs	r0, #122	; 0x7a
 8006d60:	f001 f927 	bl	8007fb2 <HAL_NVIC_EnableIRQ>

}
 8006d64:	bf00      	nop
 8006d66:	3708      	adds	r7, #8
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	bd80      	pop	{r7, pc}
 8006d6c:	58024400 	.word	0x58024400

08006d70 <MX_QUADSPI_Init>:
QSPI_HandleTypeDef hqspi;
MDMA_HandleTypeDef hmdma_quadspi_fifo_th;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 8006d74:	4b12      	ldr	r3, [pc, #72]	; (8006dc0 <MX_QUADSPI_Init+0x50>)
 8006d76:	4a13      	ldr	r2, [pc, #76]	; (8006dc4 <MX_QUADSPI_Init+0x54>)
 8006d78:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 4;
 8006d7a:	4b11      	ldr	r3, [pc, #68]	; (8006dc0 <MX_QUADSPI_Init+0x50>)
 8006d7c:	2204      	movs	r2, #4
 8006d7e:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8006d80:	4b0f      	ldr	r3, [pc, #60]	; (8006dc0 <MX_QUADSPI_Init+0x50>)
 8006d82:	2204      	movs	r2, #4
 8006d84:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8006d86:	4b0e      	ldr	r3, [pc, #56]	; (8006dc0 <MX_QUADSPI_Init+0x50>)
 8006d88:	2200      	movs	r2, #0
 8006d8a:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 25;
 8006d8c:	4b0c      	ldr	r3, [pc, #48]	; (8006dc0 <MX_QUADSPI_Init+0x50>)
 8006d8e:	2219      	movs	r2, #25
 8006d90:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8006d92:	4b0b      	ldr	r3, [pc, #44]	; (8006dc0 <MX_QUADSPI_Init+0x50>)
 8006d94:	2200      	movs	r2, #0
 8006d96:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8006d98:	4b09      	ldr	r3, [pc, #36]	; (8006dc0 <MX_QUADSPI_Init+0x50>)
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_2;
 8006d9e:	4b08      	ldr	r3, [pc, #32]	; (8006dc0 <MX_QUADSPI_Init+0x50>)
 8006da0:	2280      	movs	r2, #128	; 0x80
 8006da2:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8006da4:	4b06      	ldr	r3, [pc, #24]	; (8006dc0 <MX_QUADSPI_Init+0x50>)
 8006da6:	2200      	movs	r2, #0
 8006da8:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8006daa:	4805      	ldr	r0, [pc, #20]	; (8006dc0 <MX_QUADSPI_Init+0x50>)
 8006dac:	f001 ff3c 	bl	8008c28 <HAL_QSPI_Init>
 8006db0:	4603      	mov	r3, r0
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d001      	beq.n	8006dba <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 8006db6:	f7ff ffb3 	bl	8006d20 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8006dba:	bf00      	nop
 8006dbc:	bd80      	pop	{r7, pc}
 8006dbe:	bf00      	nop
 8006dc0:	24014710 	.word	0x24014710
 8006dc4:	52005000 	.word	0x52005000

08006dc8 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b08c      	sub	sp, #48	; 0x30
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006dd0:	f107 031c 	add.w	r3, r7, #28
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	601a      	str	r2, [r3, #0]
 8006dd8:	605a      	str	r2, [r3, #4]
 8006dda:	609a      	str	r2, [r3, #8]
 8006ddc:	60da      	str	r2, [r3, #12]
 8006dde:	611a      	str	r2, [r3, #16]
  if(qspiHandle->Instance==QUADSPI)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	4a61      	ldr	r2, [pc, #388]	; (8006f6c <HAL_QSPI_MspInit+0x1a4>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	f040 80bc 	bne.w	8006f64 <HAL_QSPI_MspInit+0x19c>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8006dec:	4b60      	ldr	r3, [pc, #384]	; (8006f70 <HAL_QSPI_MspInit+0x1a8>)
 8006dee:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8006df2:	4a5f      	ldr	r2, [pc, #380]	; (8006f70 <HAL_QSPI_MspInit+0x1a8>)
 8006df4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006df8:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 8006dfc:	4b5c      	ldr	r3, [pc, #368]	; (8006f70 <HAL_QSPI_MspInit+0x1a8>)
 8006dfe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8006e02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006e06:	61bb      	str	r3, [r7, #24]
 8006e08:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006e0a:	4b59      	ldr	r3, [pc, #356]	; (8006f70 <HAL_QSPI_MspInit+0x1a8>)
 8006e0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006e10:	4a57      	ldr	r2, [pc, #348]	; (8006f70 <HAL_QSPI_MspInit+0x1a8>)
 8006e12:	f043 0302 	orr.w	r3, r3, #2
 8006e16:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8006e1a:	4b55      	ldr	r3, [pc, #340]	; (8006f70 <HAL_QSPI_MspInit+0x1a8>)
 8006e1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006e20:	f003 0302 	and.w	r3, r3, #2
 8006e24:	617b      	str	r3, [r7, #20]
 8006e26:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006e28:	4b51      	ldr	r3, [pc, #324]	; (8006f70 <HAL_QSPI_MspInit+0x1a8>)
 8006e2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006e2e:	4a50      	ldr	r2, [pc, #320]	; (8006f70 <HAL_QSPI_MspInit+0x1a8>)
 8006e30:	f043 0310 	orr.w	r3, r3, #16
 8006e34:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8006e38:	4b4d      	ldr	r3, [pc, #308]	; (8006f70 <HAL_QSPI_MspInit+0x1a8>)
 8006e3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006e3e:	f003 0310 	and.w	r3, r3, #16
 8006e42:	613b      	str	r3, [r7, #16]
 8006e44:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006e46:	4b4a      	ldr	r3, [pc, #296]	; (8006f70 <HAL_QSPI_MspInit+0x1a8>)
 8006e48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006e4c:	4a48      	ldr	r2, [pc, #288]	; (8006f70 <HAL_QSPI_MspInit+0x1a8>)
 8006e4e:	f043 0304 	orr.w	r3, r3, #4
 8006e52:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8006e56:	4b46      	ldr	r3, [pc, #280]	; (8006f70 <HAL_QSPI_MspInit+0x1a8>)
 8006e58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006e5c:	f003 0304 	and.w	r3, r3, #4
 8006e60:	60fb      	str	r3, [r7, #12]
 8006e62:	68fb      	ldr	r3, [r7, #12]
    PE8     ------> QUADSPI_BK2_IO1
    PE9     ------> QUADSPI_BK2_IO2
    PE10     ------> QUADSPI_BK2_IO3
    PC11     ------> QUADSPI_BK2_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006e64:	2304      	movs	r3, #4
 8006e66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e68:	2302      	movs	r3, #2
 8006e6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006e70:	2300      	movs	r3, #0
 8006e72:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8006e74:	2309      	movs	r3, #9
 8006e76:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006e78:	f107 031c 	add.w	r3, r7, #28
 8006e7c:	4619      	mov	r1, r3
 8006e7e:	483d      	ldr	r0, [pc, #244]	; (8006f74 <HAL_QSPI_MspInit+0x1ac>)
 8006e80:	f001 f8b2 	bl	8007fe8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8006e84:	f44f 63f0 	mov.w	r3, #1920	; 0x780
 8006e88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e8a:	2302      	movs	r3, #2
 8006e8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e8e:	2300      	movs	r3, #0
 8006e90:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006e92:	2300      	movs	r3, #0
 8006e94:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8006e96:	230a      	movs	r3, #10
 8006e98:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006e9a:	f107 031c 	add.w	r3, r7, #28
 8006e9e:	4619      	mov	r1, r3
 8006ea0:	4835      	ldr	r0, [pc, #212]	; (8006f78 <HAL_QSPI_MspInit+0x1b0>)
 8006ea2:	f001 f8a1 	bl	8007fe8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8006ea6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006eaa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006eac:	2302      	movs	r3, #2
 8006eae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8006eb8:	2309      	movs	r3, #9
 8006eba:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006ebc:	f107 031c 	add.w	r3, r7, #28
 8006ec0:	4619      	mov	r1, r3
 8006ec2:	482e      	ldr	r0, [pc, #184]	; (8006f7c <HAL_QSPI_MspInit+0x1b4>)
 8006ec4:	f001 f890 	bl	8007fe8 <HAL_GPIO_Init>

    /* QUADSPI MDMA Init */
    /* QUADSPI_FIFO_TH Init */
    hmdma_quadspi_fifo_th.Instance = MDMA_Channel0;
 8006ec8:	4b2d      	ldr	r3, [pc, #180]	; (8006f80 <HAL_QSPI_MspInit+0x1b8>)
 8006eca:	4a2e      	ldr	r2, [pc, #184]	; (8006f84 <HAL_QSPI_MspInit+0x1bc>)
 8006ecc:	601a      	str	r2, [r3, #0]
    hmdma_quadspi_fifo_th.Init.Request = MDMA_REQUEST_QUADSPI_FIFO_TH;
 8006ece:	4b2c      	ldr	r3, [pc, #176]	; (8006f80 <HAL_QSPI_MspInit+0x1b8>)
 8006ed0:	2216      	movs	r2, #22
 8006ed2:	605a      	str	r2, [r3, #4]
    hmdma_quadspi_fifo_th.Init.TransferTriggerMode = MDMA_BUFFER_TRANSFER;
 8006ed4:	4b2a      	ldr	r3, [pc, #168]	; (8006f80 <HAL_QSPI_MspInit+0x1b8>)
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	609a      	str	r2, [r3, #8]
    hmdma_quadspi_fifo_th.Init.Priority = MDMA_PRIORITY_LOW;
 8006eda:	4b29      	ldr	r3, [pc, #164]	; (8006f80 <HAL_QSPI_MspInit+0x1b8>)
 8006edc:	2200      	movs	r2, #0
 8006ede:	60da      	str	r2, [r3, #12]
    hmdma_quadspi_fifo_th.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8006ee0:	4b27      	ldr	r3, [pc, #156]	; (8006f80 <HAL_QSPI_MspInit+0x1b8>)
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	611a      	str	r2, [r3, #16]
    hmdma_quadspi_fifo_th.Init.SourceInc = MDMA_SRC_INC_BYTE;
 8006ee6:	4b26      	ldr	r3, [pc, #152]	; (8006f80 <HAL_QSPI_MspInit+0x1b8>)
 8006ee8:	2202      	movs	r2, #2
 8006eea:	615a      	str	r2, [r3, #20]
    hmdma_quadspi_fifo_th.Init.DestinationInc = MDMA_DEST_INC_DISABLE;
 8006eec:	4b24      	ldr	r3, [pc, #144]	; (8006f80 <HAL_QSPI_MspInit+0x1b8>)
 8006eee:	2200      	movs	r2, #0
 8006ef0:	619a      	str	r2, [r3, #24]
    hmdma_quadspi_fifo_th.Init.SourceDataSize = MDMA_SRC_DATASIZE_BYTE;
 8006ef2:	4b23      	ldr	r3, [pc, #140]	; (8006f80 <HAL_QSPI_MspInit+0x1b8>)
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	61da      	str	r2, [r3, #28]
    hmdma_quadspi_fifo_th.Init.DestDataSize = MDMA_DEST_DATASIZE_BYTE;
 8006ef8:	4b21      	ldr	r3, [pc, #132]	; (8006f80 <HAL_QSPI_MspInit+0x1b8>)
 8006efa:	2200      	movs	r2, #0
 8006efc:	621a      	str	r2, [r3, #32]
    hmdma_quadspi_fifo_th.Init.DataAlignment = MDMA_DATAALIGN_PACKENABLE;
 8006efe:	4b20      	ldr	r3, [pc, #128]	; (8006f80 <HAL_QSPI_MspInit+0x1b8>)
 8006f00:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006f04:	625a      	str	r2, [r3, #36]	; 0x24
    hmdma_quadspi_fifo_th.Init.BufferTransferLength = 4;
 8006f06:	4b1e      	ldr	r3, [pc, #120]	; (8006f80 <HAL_QSPI_MspInit+0x1b8>)
 8006f08:	2204      	movs	r2, #4
 8006f0a:	629a      	str	r2, [r3, #40]	; 0x28
    hmdma_quadspi_fifo_th.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 8006f0c:	4b1c      	ldr	r3, [pc, #112]	; (8006f80 <HAL_QSPI_MspInit+0x1b8>)
 8006f0e:	2200      	movs	r2, #0
 8006f10:	62da      	str	r2, [r3, #44]	; 0x2c
    hmdma_quadspi_fifo_th.Init.DestBurst = MDMA_DEST_BURST_SINGLE;
 8006f12:	4b1b      	ldr	r3, [pc, #108]	; (8006f80 <HAL_QSPI_MspInit+0x1b8>)
 8006f14:	2200      	movs	r2, #0
 8006f16:	631a      	str	r2, [r3, #48]	; 0x30
    hmdma_quadspi_fifo_th.Init.SourceBlockAddressOffset = 0;
 8006f18:	4b19      	ldr	r3, [pc, #100]	; (8006f80 <HAL_QSPI_MspInit+0x1b8>)
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	635a      	str	r2, [r3, #52]	; 0x34
    hmdma_quadspi_fifo_th.Init.DestBlockAddressOffset = 0;
 8006f1e:	4b18      	ldr	r3, [pc, #96]	; (8006f80 <HAL_QSPI_MspInit+0x1b8>)
 8006f20:	2200      	movs	r2, #0
 8006f22:	639a      	str	r2, [r3, #56]	; 0x38
    if (HAL_MDMA_Init(&hmdma_quadspi_fifo_th) != HAL_OK)
 8006f24:	4816      	ldr	r0, [pc, #88]	; (8006f80 <HAL_QSPI_MspInit+0x1b8>)
 8006f26:	f001 faa1 	bl	800846c <HAL_MDMA_Init>
 8006f2a:	4603      	mov	r3, r0
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d001      	beq.n	8006f34 <HAL_QSPI_MspInit+0x16c>
    {
      Error_Handler();
 8006f30:	f7ff fef6 	bl	8006d20 <Error_Handler>
    }

    if (HAL_MDMA_ConfigPostRequestMask(&hmdma_quadspi_fifo_th, 0, 0) != HAL_OK)
 8006f34:	2200      	movs	r2, #0
 8006f36:	2100      	movs	r1, #0
 8006f38:	4811      	ldr	r0, [pc, #68]	; (8006f80 <HAL_QSPI_MspInit+0x1b8>)
 8006f3a:	f001 fae3 	bl	8008504 <HAL_MDMA_ConfigPostRequestMask>
 8006f3e:	4603      	mov	r3, r0
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d001      	beq.n	8006f48 <HAL_QSPI_MspInit+0x180>
    {
      Error_Handler();
 8006f44:	f7ff feec 	bl	8006d20 <Error_Handler>
    }

    __HAL_LINKDMA(qspiHandle,hmdma,hmdma_quadspi_fifo_th);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	4a0d      	ldr	r2, [pc, #52]	; (8006f80 <HAL_QSPI_MspInit+0x1b8>)
 8006f4c:	63da      	str	r2, [r3, #60]	; 0x3c
 8006f4e:	4a0c      	ldr	r2, [pc, #48]	; (8006f80 <HAL_QSPI_MspInit+0x1b8>)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	6413      	str	r3, [r2, #64]	; 0x40

    /* QUADSPI interrupt Init */
    HAL_NVIC_SetPriority(QUADSPI_IRQn, 2, 0);
 8006f54:	2200      	movs	r2, #0
 8006f56:	2102      	movs	r1, #2
 8006f58:	205c      	movs	r0, #92	; 0x5c
 8006f5a:	f001 f810 	bl	8007f7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(QUADSPI_IRQn);
 8006f5e:	205c      	movs	r0, #92	; 0x5c
 8006f60:	f001 f827 	bl	8007fb2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8006f64:	bf00      	nop
 8006f66:	3730      	adds	r7, #48	; 0x30
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	bd80      	pop	{r7, pc}
 8006f6c:	52005000 	.word	0x52005000
 8006f70:	58024400 	.word	0x58024400
 8006f74:	58020400 	.word	0x58020400
 8006f78:	58021000 	.word	0x58021000
 8006f7c:	58020800 	.word	0x58020800
 8006f80:	240146a4 	.word	0x240146a4
 8006f84:	52000040 	.word	0x52000040

08006f88 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8006f8c:	4b27      	ldr	r3, [pc, #156]	; (800702c <MX_SPI2_Init+0xa4>)
 8006f8e:	4a28      	ldr	r2, [pc, #160]	; (8007030 <MX_SPI2_Init+0xa8>)
 8006f90:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8006f92:	4b26      	ldr	r3, [pc, #152]	; (800702c <MX_SPI2_Init+0xa4>)
 8006f94:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8006f98:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8006f9a:	4b24      	ldr	r3, [pc, #144]	; (800702c <MX_SPI2_Init+0xa4>)
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8006fa0:	4b22      	ldr	r3, [pc, #136]	; (800702c <MX_SPI2_Init+0xa4>)
 8006fa2:	2203      	movs	r2, #3
 8006fa4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006fa6:	4b21      	ldr	r3, [pc, #132]	; (800702c <MX_SPI2_Init+0xa4>)
 8006fa8:	2200      	movs	r2, #0
 8006faa:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006fac:	4b1f      	ldr	r3, [pc, #124]	; (800702c <MX_SPI2_Init+0xa4>)
 8006fae:	2200      	movs	r2, #0
 8006fb0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8006fb2:	4b1e      	ldr	r3, [pc, #120]	; (800702c <MX_SPI2_Init+0xa4>)
 8006fb4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8006fb8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006fba:	4b1c      	ldr	r3, [pc, #112]	; (800702c <MX_SPI2_Init+0xa4>)
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006fc0:	4b1a      	ldr	r3, [pc, #104]	; (800702c <MX_SPI2_Init+0xa4>)
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8006fc6:	4b19      	ldr	r3, [pc, #100]	; (800702c <MX_SPI2_Init+0xa4>)
 8006fc8:	2200      	movs	r2, #0
 8006fca:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006fcc:	4b17      	ldr	r3, [pc, #92]	; (800702c <MX_SPI2_Init+0xa4>)
 8006fce:	2200      	movs	r2, #0
 8006fd0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8006fd2:	4b16      	ldr	r3, [pc, #88]	; (800702c <MX_SPI2_Init+0xa4>)
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8006fd8:	4b14      	ldr	r3, [pc, #80]	; (800702c <MX_SPI2_Init+0xa4>)
 8006fda:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006fde:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8006fe0:	4b12      	ldr	r3, [pc, #72]	; (800702c <MX_SPI2_Init+0xa4>)
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8006fe6:	4b11      	ldr	r3, [pc, #68]	; (800702c <MX_SPI2_Init+0xa4>)
 8006fe8:	2200      	movs	r2, #0
 8006fea:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8006fec:	4b0f      	ldr	r3, [pc, #60]	; (800702c <MX_SPI2_Init+0xa4>)
 8006fee:	2200      	movs	r2, #0
 8006ff0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8006ff2:	4b0e      	ldr	r3, [pc, #56]	; (800702c <MX_SPI2_Init+0xa4>)
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8006ff8:	4b0c      	ldr	r3, [pc, #48]	; (800702c <MX_SPI2_Init+0xa4>)
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8006ffe:	4b0b      	ldr	r3, [pc, #44]	; (800702c <MX_SPI2_Init+0xa4>)
 8007000:	2200      	movs	r2, #0
 8007002:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8007004:	4b09      	ldr	r3, [pc, #36]	; (800702c <MX_SPI2_Init+0xa4>)
 8007006:	2200      	movs	r2, #0
 8007008:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800700a:	4b08      	ldr	r3, [pc, #32]	; (800702c <MX_SPI2_Init+0xa4>)
 800700c:	2200      	movs	r2, #0
 800700e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8007010:	4b06      	ldr	r3, [pc, #24]	; (800702c <MX_SPI2_Init+0xa4>)
 8007012:	2200      	movs	r2, #0
 8007014:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8007016:	4805      	ldr	r0, [pc, #20]	; (800702c <MX_SPI2_Init+0xa4>)
 8007018:	f004 fc3c 	bl	800b894 <HAL_SPI_Init>
 800701c:	4603      	mov	r3, r0
 800701e:	2b00      	cmp	r3, #0
 8007020:	d001      	beq.n	8007026 <MX_SPI2_Init+0x9e>
  {
    Error_Handler();
 8007022:	f7ff fe7d 	bl	8006d20 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8007026:	bf00      	nop
 8007028:	bd80      	pop	{r7, pc}
 800702a:	bf00      	nop
 800702c:	2401475c 	.word	0x2401475c
 8007030:	40003800 	.word	0x40003800

08007034 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8007034:	b580      	push	{r7, lr}
 8007036:	b08a      	sub	sp, #40	; 0x28
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800703c:	f107 0314 	add.w	r3, r7, #20
 8007040:	2200      	movs	r2, #0
 8007042:	601a      	str	r2, [r3, #0]
 8007044:	605a      	str	r2, [r3, #4]
 8007046:	609a      	str	r2, [r3, #8]
 8007048:	60da      	str	r2, [r3, #12]
 800704a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	4a2a      	ldr	r2, [pc, #168]	; (80070fc <HAL_SPI_MspInit+0xc8>)
 8007052:	4293      	cmp	r3, r2
 8007054:	d14d      	bne.n	80070f2 <HAL_SPI_MspInit+0xbe>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8007056:	4b2a      	ldr	r3, [pc, #168]	; (8007100 <HAL_SPI_MspInit+0xcc>)
 8007058:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800705c:	4a28      	ldr	r2, [pc, #160]	; (8007100 <HAL_SPI_MspInit+0xcc>)
 800705e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007062:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8007066:	4b26      	ldr	r3, [pc, #152]	; (8007100 <HAL_SPI_MspInit+0xcc>)
 8007068:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800706c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007070:	613b      	str	r3, [r7, #16]
 8007072:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007074:	4b22      	ldr	r3, [pc, #136]	; (8007100 <HAL_SPI_MspInit+0xcc>)
 8007076:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800707a:	4a21      	ldr	r2, [pc, #132]	; (8007100 <HAL_SPI_MspInit+0xcc>)
 800707c:	f043 0304 	orr.w	r3, r3, #4
 8007080:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8007084:	4b1e      	ldr	r3, [pc, #120]	; (8007100 <HAL_SPI_MspInit+0xcc>)
 8007086:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800708a:	f003 0304 	and.w	r3, r3, #4
 800708e:	60fb      	str	r3, [r7, #12]
 8007090:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007092:	4b1b      	ldr	r3, [pc, #108]	; (8007100 <HAL_SPI_MspInit+0xcc>)
 8007094:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007098:	4a19      	ldr	r2, [pc, #100]	; (8007100 <HAL_SPI_MspInit+0xcc>)
 800709a:	f043 0302 	orr.w	r3, r3, #2
 800709e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80070a2:	4b17      	ldr	r3, [pc, #92]	; (8007100 <HAL_SPI_MspInit+0xcc>)
 80070a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80070a8:	f003 0302 	and.w	r3, r3, #2
 80070ac:	60bb      	str	r3, [r7, #8]
 80070ae:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC1     ------> SPI2_MOSI
    PC2_C     ------> SPI2_MISO
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80070b0:	2306      	movs	r3, #6
 80070b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80070b4:	2302      	movs	r3, #2
 80070b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070b8:	2300      	movs	r3, #0
 80070ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80070bc:	2300      	movs	r3, #0
 80070be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80070c0:	2305      	movs	r3, #5
 80070c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80070c4:	f107 0314 	add.w	r3, r7, #20
 80070c8:	4619      	mov	r1, r3
 80070ca:	480e      	ldr	r0, [pc, #56]	; (8007104 <HAL_SPI_MspInit+0xd0>)
 80070cc:	f000 ff8c 	bl	8007fe8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80070d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80070d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80070d6:	2302      	movs	r3, #2
 80070d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070da:	2300      	movs	r3, #0
 80070dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80070de:	2300      	movs	r3, #0
 80070e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80070e2:	2305      	movs	r3, #5
 80070e4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80070e6:	f107 0314 	add.w	r3, r7, #20
 80070ea:	4619      	mov	r1, r3
 80070ec:	4806      	ldr	r0, [pc, #24]	; (8007108 <HAL_SPI_MspInit+0xd4>)
 80070ee:	f000 ff7b 	bl	8007fe8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80070f2:	bf00      	nop
 80070f4:	3728      	adds	r7, #40	; 0x28
 80070f6:	46bd      	mov	sp, r7
 80070f8:	bd80      	pop	{r7, pc}
 80070fa:	bf00      	nop
 80070fc:	40003800 	.word	0x40003800
 8007100:	58024400 	.word	0x58024400
 8007104:	58020800 	.word	0x58020800
 8007108:	58020400 	.word	0x58020400

0800710c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800710c:	b480      	push	{r7}
 800710e:	b083      	sub	sp, #12
 8007110:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007112:	4b0a      	ldr	r3, [pc, #40]	; (800713c <HAL_MspInit+0x30>)
 8007114:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007118:	4a08      	ldr	r2, [pc, #32]	; (800713c <HAL_MspInit+0x30>)
 800711a:	f043 0302 	orr.w	r3, r3, #2
 800711e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8007122:	4b06      	ldr	r3, [pc, #24]	; (800713c <HAL_MspInit+0x30>)
 8007124:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007128:	f003 0302 	and.w	r3, r3, #2
 800712c:	607b      	str	r3, [r7, #4]
 800712e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007130:	bf00      	nop
 8007132:	370c      	adds	r7, #12
 8007134:	46bd      	mov	sp, r7
 8007136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713a:	4770      	bx	lr
 800713c:	58024400 	.word	0x58024400

08007140 <LL_TIM_ClearFlag_CC1>:
{
 8007140:	b480      	push	{r7}
 8007142:	b083      	sub	sp, #12
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	f06f 0202 	mvn.w	r2, #2
 800714e:	611a      	str	r2, [r3, #16]
}
 8007150:	bf00      	nop
 8007152:	370c      	adds	r7, #12
 8007154:	46bd      	mov	sp, r7
 8007156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715a:	4770      	bx	lr

0800715c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800715c:	b480      	push	{r7}
 800715e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8007160:	bf00      	nop
 8007162:	46bd      	mov	sp, r7
 8007164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007168:	4770      	bx	lr

0800716a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800716a:	b480      	push	{r7}
 800716c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800716e:	e7fe      	b.n	800716e <HardFault_Handler+0x4>

08007170 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007170:	b480      	push	{r7}
 8007172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007174:	e7fe      	b.n	8007174 <MemManage_Handler+0x4>

08007176 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007176:	b480      	push	{r7}
 8007178:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800717a:	e7fe      	b.n	800717a <BusFault_Handler+0x4>

0800717c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800717c:	b480      	push	{r7}
 800717e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007180:	e7fe      	b.n	8007180 <UsageFault_Handler+0x4>

08007182 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007182:	b480      	push	{r7}
 8007184:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007186:	bf00      	nop
 8007188:	46bd      	mov	sp, r7
 800718a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718e:	4770      	bx	lr

08007190 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007190:	b480      	push	{r7}
 8007192:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007194:	bf00      	nop
 8007196:	46bd      	mov	sp, r7
 8007198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719c:	4770      	bx	lr

0800719e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800719e:	b480      	push	{r7}
 80071a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80071a2:	bf00      	nop
 80071a4:	46bd      	mov	sp, r7
 80071a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071aa:	4770      	bx	lr

080071ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80071b0:	f000 fdde 	bl	8007d70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80071b4:	bf00      	nop
 80071b6:	bd80      	pop	{r7, pc}

080071b8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	++t2;
 80071bc:	4b05      	ldr	r3, [pc, #20]	; (80071d4 <TIM2_IRQHandler+0x1c>)
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	3301      	adds	r3, #1
 80071c2:	4a04      	ldr	r2, [pc, #16]	; (80071d4 <TIM2_IRQHandler+0x1c>)
 80071c4:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM2_IRQn 0 */
  /* USER CODE BEGIN TIM2_IRQn 1 */
	LL_TIM_ClearFlag_CC1(TIM2);
 80071c6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80071ca:	f7ff ffb9 	bl	8007140 <LL_TIM_ClearFlag_CC1>
  /* USER CODE END TIM2_IRQn 1 */
}
 80071ce:	bf00      	nop
 80071d0:	bd80      	pop	{r7, pc}
 80071d2:	bf00      	nop
 80071d4:	2400f414 	.word	0x2400f414

080071d8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80071d8:	b480      	push	{r7}
 80071da:	af00      	add	r7, sp, #0
  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */


  /* USER CODE END TIM3_IRQn 1 */
}
 80071dc:	bf00      	nop
 80071de:	46bd      	mov	sp, r7
 80071e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e4:	4770      	bx	lr
	...

080071e8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
	TUART_CallBack_IRQ(&Thuart3);
 80071ec:	4802      	ldr	r0, [pc, #8]	; (80071f8 <USART3_IRQHandler+0x10>)
 80071ee:	f7fa fb34 	bl	800185a <TUART_CallBack_IRQ>
  /* USER CODE END USART3_IRQn 0 */
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80071f2:	bf00      	nop
 80071f4:	bd80      	pop	{r7, pc}
 80071f6:	bf00      	nop
 80071f8:	2400f464 	.word	0x2400f464

080071fc <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80071fc:	b580      	push	{r7, lr}
 80071fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	TIM5_CallBack();
 8007200:	f7f9 f8de 	bl	80003c0 <TIM5_CallBack>
	LL_TIM_ClearFlag_CC1(TIM5);
 8007204:	4802      	ldr	r0, [pc, #8]	; (8007210 <TIM5_IRQHandler+0x14>)
 8007206:	f7ff ff9b 	bl	8007140 <LL_TIM_ClearFlag_CC1>

  /* USER CODE END TIM5_IRQn 0 */
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800720a:	bf00      	nop
 800720c:	bd80      	pop	{r7, pc}
 800720e:	bf00      	nop
 8007210:	40000c00 	.word	0x40000c00

08007214 <QUADSPI_IRQHandler>:

/**
  * @brief This function handles QUADSPI global interrupt.
  */
void QUADSPI_IRQHandler(void)
{
 8007214:	b580      	push	{r7, lr}
 8007216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN QUADSPI_IRQn 0 */

  /* USER CODE END QUADSPI_IRQn 0 */
  HAL_QSPI_IRQHandler(&hqspi);
 8007218:	4802      	ldr	r0, [pc, #8]	; (8007224 <QUADSPI_IRQHandler+0x10>)
 800721a:	f001 fd79 	bl	8008d10 <HAL_QSPI_IRQHandler>
  /* USER CODE BEGIN QUADSPI_IRQn 1 */

  /* USER CODE END QUADSPI_IRQn 1 */
}
 800721e:	bf00      	nop
 8007220:	bd80      	pop	{r7, pc}
 8007222:	bf00      	nop
 8007224:	24014710 	.word	0x24014710

08007228 <MDMA_IRQHandler>:

/**
  * @brief This function handles MDMA global interrupt.
  */
void MDMA_IRQHandler(void)
{
 8007228:	b580      	push	{r7, lr}
 800722a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MDMA_IRQn 0 */

  /* USER CODE END MDMA_IRQn 0 */
  HAL_MDMA_IRQHandler(&hmdma_quadspi_fifo_th);
 800722c:	4802      	ldr	r0, [pc, #8]	; (8007238 <MDMA_IRQHandler+0x10>)
 800722e:	f001 fa63 	bl	80086f8 <HAL_MDMA_IRQHandler>
  /* USER CODE BEGIN MDMA_IRQn 1 */

  /* USER CODE END MDMA_IRQn 1 */
}
 8007232:	bf00      	nop
 8007234:	bd80      	pop	{r7, pc}
 8007236:	bf00      	nop
 8007238:	240146a4 	.word	0x240146a4

0800723c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800723c:	b580      	push	{r7, lr}
 800723e:	b086      	sub	sp, #24
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007244:	4a14      	ldr	r2, [pc, #80]	; (8007298 <_sbrk+0x5c>)
 8007246:	4b15      	ldr	r3, [pc, #84]	; (800729c <_sbrk+0x60>)
 8007248:	1ad3      	subs	r3, r2, r3
 800724a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800724c:	697b      	ldr	r3, [r7, #20]
 800724e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007250:	4b13      	ldr	r3, [pc, #76]	; (80072a0 <_sbrk+0x64>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d102      	bne.n	800725e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007258:	4b11      	ldr	r3, [pc, #68]	; (80072a0 <_sbrk+0x64>)
 800725a:	4a12      	ldr	r2, [pc, #72]	; (80072a4 <_sbrk+0x68>)
 800725c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800725e:	4b10      	ldr	r3, [pc, #64]	; (80072a0 <_sbrk+0x64>)
 8007260:	681a      	ldr	r2, [r3, #0]
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	4413      	add	r3, r2
 8007266:	693a      	ldr	r2, [r7, #16]
 8007268:	429a      	cmp	r2, r3
 800726a:	d207      	bcs.n	800727c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800726c:	f006 fea8 	bl	800dfc0 <__errno>
 8007270:	4603      	mov	r3, r0
 8007272:	220c      	movs	r2, #12
 8007274:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8007276:	f04f 33ff 	mov.w	r3, #4294967295
 800727a:	e009      	b.n	8007290 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800727c:	4b08      	ldr	r3, [pc, #32]	; (80072a0 <_sbrk+0x64>)
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007282:	4b07      	ldr	r3, [pc, #28]	; (80072a0 <_sbrk+0x64>)
 8007284:	681a      	ldr	r2, [r3, #0]
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	4413      	add	r3, r2
 800728a:	4a05      	ldr	r2, [pc, #20]	; (80072a0 <_sbrk+0x64>)
 800728c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800728e:	68fb      	ldr	r3, [r7, #12]
}
 8007290:	4618      	mov	r0, r3
 8007292:	3718      	adds	r7, #24
 8007294:	46bd      	mov	sp, r7
 8007296:	bd80      	pop	{r7, pc}
 8007298:	24080000 	.word	0x24080000
 800729c:	00000400 	.word	0x00000400
 80072a0:	2400f418 	.word	0x2400f418
 80072a4:	24014848 	.word	0x24014848

080072a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80072a8:	b480      	push	{r7}
 80072aa:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80072ac:	4b29      	ldr	r3, [pc, #164]	; (8007354 <SystemInit+0xac>)
 80072ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072b2:	4a28      	ldr	r2, [pc, #160]	; (8007354 <SystemInit+0xac>)
 80072b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80072b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80072bc:	4b26      	ldr	r3, [pc, #152]	; (8007358 <SystemInit+0xb0>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	4a25      	ldr	r2, [pc, #148]	; (8007358 <SystemInit+0xb0>)
 80072c2:	f043 0301 	orr.w	r3, r3, #1
 80072c6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80072c8:	4b23      	ldr	r3, [pc, #140]	; (8007358 <SystemInit+0xb0>)
 80072ca:	2200      	movs	r2, #0
 80072cc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80072ce:	4b22      	ldr	r3, [pc, #136]	; (8007358 <SystemInit+0xb0>)
 80072d0:	681a      	ldr	r2, [r3, #0]
 80072d2:	4921      	ldr	r1, [pc, #132]	; (8007358 <SystemInit+0xb0>)
 80072d4:	4b21      	ldr	r3, [pc, #132]	; (800735c <SystemInit+0xb4>)
 80072d6:	4013      	ands	r3, r2
 80072d8:	600b      	str	r3, [r1, #0]

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80072da:	4b1f      	ldr	r3, [pc, #124]	; (8007358 <SystemInit+0xb0>)
 80072dc:	2200      	movs	r2, #0
 80072de:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80072e0:	4b1d      	ldr	r3, [pc, #116]	; (8007358 <SystemInit+0xb0>)
 80072e2:	2200      	movs	r2, #0
 80072e4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80072e6:	4b1c      	ldr	r3, [pc, #112]	; (8007358 <SystemInit+0xb0>)
 80072e8:	2200      	movs	r2, #0
 80072ea:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 80072ec:	4b1a      	ldr	r3, [pc, #104]	; (8007358 <SystemInit+0xb0>)
 80072ee:	2200      	movs	r2, #0
 80072f0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 80072f2:	4b19      	ldr	r3, [pc, #100]	; (8007358 <SystemInit+0xb0>)
 80072f4:	2200      	movs	r2, #0
 80072f6:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 80072f8:	4b17      	ldr	r3, [pc, #92]	; (8007358 <SystemInit+0xb0>)
 80072fa:	2200      	movs	r2, #0
 80072fc:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80072fe:	4b16      	ldr	r3, [pc, #88]	; (8007358 <SystemInit+0xb0>)
 8007300:	2200      	movs	r2, #0
 8007302:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 8007304:	4b14      	ldr	r3, [pc, #80]	; (8007358 <SystemInit+0xb0>)
 8007306:	2200      	movs	r2, #0
 8007308:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800730a:	4b13      	ldr	r3, [pc, #76]	; (8007358 <SystemInit+0xb0>)
 800730c:	2200      	movs	r2, #0
 800730e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 8007310:	4b11      	ldr	r3, [pc, #68]	; (8007358 <SystemInit+0xb0>)
 8007312:	2200      	movs	r2, #0
 8007314:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8007316:	4b10      	ldr	r3, [pc, #64]	; (8007358 <SystemInit+0xb0>)
 8007318:	2200      	movs	r2, #0
 800731a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800731c:	4b0e      	ldr	r3, [pc, #56]	; (8007358 <SystemInit+0xb0>)
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	4a0d      	ldr	r2, [pc, #52]	; (8007358 <SystemInit+0xb0>)
 8007322:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007326:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8007328:	4b0b      	ldr	r3, [pc, #44]	; (8007358 <SystemInit+0xb0>)
 800732a:	2200      	movs	r2, #0
 800732c:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800732e:	4b0c      	ldr	r3, [pc, #48]	; (8007360 <SystemInit+0xb8>)
 8007330:	681a      	ldr	r2, [r3, #0]
 8007332:	4b0c      	ldr	r3, [pc, #48]	; (8007364 <SystemInit+0xbc>)
 8007334:	4013      	ands	r3, r2
 8007336:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800733a:	d202      	bcs.n	8007342 <SystemInit+0x9a>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800733c:	4b0a      	ldr	r3, [pc, #40]	; (8007368 <SystemInit+0xc0>)
 800733e:	2201      	movs	r2, #1
 8007340:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007342:	4b04      	ldr	r3, [pc, #16]	; (8007354 <SystemInit+0xac>)
 8007344:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007348:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 800734a:	bf00      	nop
 800734c:	46bd      	mov	sp, r7
 800734e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007352:	4770      	bx	lr
 8007354:	e000ed00 	.word	0xe000ed00
 8007358:	58024400 	.word	0x58024400
 800735c:	eaf6ed7f 	.word	0xeaf6ed7f
 8007360:	5c001000 	.word	0x5c001000
 8007364:	ffff0000 	.word	0xffff0000
 8007368:	51008108 	.word	0x51008108

0800736c <__NVIC_GetPriorityGrouping>:
{
 800736c:	b480      	push	{r7}
 800736e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007370:	4b04      	ldr	r3, [pc, #16]	; (8007384 <__NVIC_GetPriorityGrouping+0x18>)
 8007372:	68db      	ldr	r3, [r3, #12]
 8007374:	0a1b      	lsrs	r3, r3, #8
 8007376:	f003 0307 	and.w	r3, r3, #7
}
 800737a:	4618      	mov	r0, r3
 800737c:	46bd      	mov	sp, r7
 800737e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007382:	4770      	bx	lr
 8007384:	e000ed00 	.word	0xe000ed00

08007388 <__NVIC_EnableIRQ>:
{
 8007388:	b480      	push	{r7}
 800738a:	b083      	sub	sp, #12
 800738c:	af00      	add	r7, sp, #0
 800738e:	4603      	mov	r3, r0
 8007390:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007392:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007396:	2b00      	cmp	r3, #0
 8007398:	db0b      	blt.n	80073b2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800739a:	88fb      	ldrh	r3, [r7, #6]
 800739c:	f003 021f 	and.w	r2, r3, #31
 80073a0:	4907      	ldr	r1, [pc, #28]	; (80073c0 <__NVIC_EnableIRQ+0x38>)
 80073a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80073a6:	095b      	lsrs	r3, r3, #5
 80073a8:	2001      	movs	r0, #1
 80073aa:	fa00 f202 	lsl.w	r2, r0, r2
 80073ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80073b2:	bf00      	nop
 80073b4:	370c      	adds	r7, #12
 80073b6:	46bd      	mov	sp, r7
 80073b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073bc:	4770      	bx	lr
 80073be:	bf00      	nop
 80073c0:	e000e100 	.word	0xe000e100

080073c4 <__NVIC_SetPriority>:
{
 80073c4:	b480      	push	{r7}
 80073c6:	b083      	sub	sp, #12
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	4603      	mov	r3, r0
 80073cc:	6039      	str	r1, [r7, #0]
 80073ce:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80073d0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	db0a      	blt.n	80073ee <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	b2da      	uxtb	r2, r3
 80073dc:	490c      	ldr	r1, [pc, #48]	; (8007410 <__NVIC_SetPriority+0x4c>)
 80073de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80073e2:	0112      	lsls	r2, r2, #4
 80073e4:	b2d2      	uxtb	r2, r2
 80073e6:	440b      	add	r3, r1
 80073e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80073ec:	e00a      	b.n	8007404 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	b2da      	uxtb	r2, r3
 80073f2:	4908      	ldr	r1, [pc, #32]	; (8007414 <__NVIC_SetPriority+0x50>)
 80073f4:	88fb      	ldrh	r3, [r7, #6]
 80073f6:	f003 030f 	and.w	r3, r3, #15
 80073fa:	3b04      	subs	r3, #4
 80073fc:	0112      	lsls	r2, r2, #4
 80073fe:	b2d2      	uxtb	r2, r2
 8007400:	440b      	add	r3, r1
 8007402:	761a      	strb	r2, [r3, #24]
}
 8007404:	bf00      	nop
 8007406:	370c      	adds	r7, #12
 8007408:	46bd      	mov	sp, r7
 800740a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740e:	4770      	bx	lr
 8007410:	e000e100 	.word	0xe000e100
 8007414:	e000ed00 	.word	0xe000ed00

08007418 <NVIC_EncodePriority>:
{
 8007418:	b480      	push	{r7}
 800741a:	b089      	sub	sp, #36	; 0x24
 800741c:	af00      	add	r7, sp, #0
 800741e:	60f8      	str	r0, [r7, #12]
 8007420:	60b9      	str	r1, [r7, #8]
 8007422:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	f003 0307 	and.w	r3, r3, #7
 800742a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800742c:	69fb      	ldr	r3, [r7, #28]
 800742e:	f1c3 0307 	rsb	r3, r3, #7
 8007432:	2b04      	cmp	r3, #4
 8007434:	bf28      	it	cs
 8007436:	2304      	movcs	r3, #4
 8007438:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800743a:	69fb      	ldr	r3, [r7, #28]
 800743c:	3304      	adds	r3, #4
 800743e:	2b06      	cmp	r3, #6
 8007440:	d902      	bls.n	8007448 <NVIC_EncodePriority+0x30>
 8007442:	69fb      	ldr	r3, [r7, #28]
 8007444:	3b03      	subs	r3, #3
 8007446:	e000      	b.n	800744a <NVIC_EncodePriority+0x32>
 8007448:	2300      	movs	r3, #0
 800744a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800744c:	f04f 32ff 	mov.w	r2, #4294967295
 8007450:	69bb      	ldr	r3, [r7, #24]
 8007452:	fa02 f303 	lsl.w	r3, r2, r3
 8007456:	43da      	mvns	r2, r3
 8007458:	68bb      	ldr	r3, [r7, #8]
 800745a:	401a      	ands	r2, r3
 800745c:	697b      	ldr	r3, [r7, #20]
 800745e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007460:	f04f 31ff 	mov.w	r1, #4294967295
 8007464:	697b      	ldr	r3, [r7, #20]
 8007466:	fa01 f303 	lsl.w	r3, r1, r3
 800746a:	43d9      	mvns	r1, r3
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007470:	4313      	orrs	r3, r2
}
 8007472:	4618      	mov	r0, r3
 8007474:	3724      	adds	r7, #36	; 0x24
 8007476:	46bd      	mov	sp, r7
 8007478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747c:	4770      	bx	lr

0800747e <LL_TIM_DisableARRPreload>:
{
 800747e:	b480      	push	{r7}
 8007480:	b083      	sub	sp, #12
 8007482:	af00      	add	r7, sp, #0
 8007484:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	601a      	str	r2, [r3, #0]
}
 8007492:	bf00      	nop
 8007494:	370c      	adds	r7, #12
 8007496:	46bd      	mov	sp, r7
 8007498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749c:	4770      	bx	lr
	...

080074a0 <LL_TIM_SetClockSource>:
{
 80074a0:	b480      	push	{r7}
 80074a2:	b083      	sub	sp, #12
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
 80074a8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	689a      	ldr	r2, [r3, #8]
 80074ae:	4b06      	ldr	r3, [pc, #24]	; (80074c8 <LL_TIM_SetClockSource+0x28>)
 80074b0:	4013      	ands	r3, r2
 80074b2:	683a      	ldr	r2, [r7, #0]
 80074b4:	431a      	orrs	r2, r3
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	609a      	str	r2, [r3, #8]
}
 80074ba:	bf00      	nop
 80074bc:	370c      	adds	r7, #12
 80074be:	46bd      	mov	sp, r7
 80074c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c4:	4770      	bx	lr
 80074c6:	bf00      	nop
 80074c8:	fffebff8 	.word	0xfffebff8

080074cc <LL_TIM_SetTriggerOutput>:
{
 80074cc:	b480      	push	{r7}
 80074ce:	b083      	sub	sp, #12
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
 80074d4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	685b      	ldr	r3, [r3, #4]
 80074da:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80074de:	683b      	ldr	r3, [r7, #0]
 80074e0:	431a      	orrs	r2, r3
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	605a      	str	r2, [r3, #4]
}
 80074e6:	bf00      	nop
 80074e8:	370c      	adds	r7, #12
 80074ea:	46bd      	mov	sp, r7
 80074ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f0:	4770      	bx	lr

080074f2 <LL_TIM_DisableMasterSlaveMode>:
{
 80074f2:	b480      	push	{r7}
 80074f4:	b083      	sub	sp, #12
 80074f6:	af00      	add	r7, sp, #0
 80074f8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	689b      	ldr	r3, [r3, #8]
 80074fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	609a      	str	r2, [r3, #8]
}
 8007506:	bf00      	nop
 8007508:	370c      	adds	r7, #12
 800750a:	46bd      	mov	sp, r7
 800750c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007510:	4770      	bx	lr
	...

08007514 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8007514:	b480      	push	{r7}
 8007516:	b085      	sub	sp, #20
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1LENR, Periphs);
 800751c:	4b0a      	ldr	r3, [pc, #40]	; (8007548 <LL_APB1_GRP1_EnableClock+0x34>)
 800751e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8007522:	4909      	ldr	r1, [pc, #36]	; (8007548 <LL_APB1_GRP1_EnableClock+0x34>)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	4313      	orrs	r3, r2
 8007528:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1LENR, Periphs);
 800752c:	4b06      	ldr	r3, [pc, #24]	; (8007548 <LL_APB1_GRP1_EnableClock+0x34>)
 800752e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	4013      	ands	r3, r2
 8007536:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007538:	68fb      	ldr	r3, [r7, #12]
}
 800753a:	bf00      	nop
 800753c:	3714      	adds	r7, #20
 800753e:	46bd      	mov	sp, r7
 8007540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007544:	4770      	bx	lr
 8007546:	bf00      	nop
 8007548:	58024400 	.word	0x58024400

0800754c <MX_TIM2_Init>:

TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b086      	sub	sp, #24
 8007550:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8007552:	1d3b      	adds	r3, r7, #4
 8007554:	2200      	movs	r2, #0
 8007556:	601a      	str	r2, [r3, #0]
 8007558:	605a      	str	r2, [r3, #4]
 800755a:	609a      	str	r2, [r3, #8]
 800755c:	60da      	str	r2, [r3, #12]
 800755e:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8007560:	2001      	movs	r0, #1
 8007562:	f7ff ffd7 	bl	8007514 <LL_APB1_GRP1_EnableClock>

  /* TIM2 interrupt Init */
  NVIC_SetPriority(TIM2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),4, 0));
 8007566:	f7ff ff01 	bl	800736c <__NVIC_GetPriorityGrouping>
 800756a:	4603      	mov	r3, r0
 800756c:	2200      	movs	r2, #0
 800756e:	2104      	movs	r1, #4
 8007570:	4618      	mov	r0, r3
 8007572:	f7ff ff51 	bl	8007418 <NVIC_EncodePriority>
 8007576:	4603      	mov	r3, r0
 8007578:	4619      	mov	r1, r3
 800757a:	201c      	movs	r0, #28
 800757c:	f7ff ff22 	bl	80073c4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM2_IRQn);
 8007580:	201c      	movs	r0, #28
 8007582:	f7ff ff01 	bl	8007388 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = 239;
 8007586:	23ef      	movs	r3, #239	; 0xef
 8007588:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800758a:	2300      	movs	r3, #0
 800758c:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 99;
 800758e:	2363      	movs	r3, #99	; 0x63
 8007590:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8007592:	2300      	movs	r3, #0
 8007594:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8007596:	1d3b      	adds	r3, r7, #4
 8007598:	4619      	mov	r1, r3
 800759a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800759e:	f006 fb33 	bl	800dc08 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 80075a2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80075a6:	f7ff ff6a 	bl	800747e <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 80075aa:	2100      	movs	r1, #0
 80075ac:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80075b0:	f7ff ff76 	bl	80074a0 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 80075b4:	2100      	movs	r1, #0
 80075b6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80075ba:	f7ff ff87 	bl	80074cc <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 80075be:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80075c2:	f7ff ff96 	bl	80074f2 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80075c6:	bf00      	nop
 80075c8:	3718      	adds	r7, #24
 80075ca:	46bd      	mov	sp, r7
 80075cc:	bd80      	pop	{r7, pc}
	...

080075d0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b086      	sub	sp, #24
 80075d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80075d6:	1d3b      	adds	r3, r7, #4
 80075d8:	2200      	movs	r2, #0
 80075da:	601a      	str	r2, [r3, #0]
 80075dc:	605a      	str	r2, [r3, #4]
 80075de:	609a      	str	r2, [r3, #8]
 80075e0:	60da      	str	r2, [r3, #12]
 80075e2:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 80075e4:	2002      	movs	r0, #2
 80075e6:	f7ff ff95 	bl	8007514 <LL_APB1_GRP1_EnableClock>

  /* TIM3 interrupt Init */
  NVIC_SetPriority(TIM3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),4, 0));
 80075ea:	f7ff febf 	bl	800736c <__NVIC_GetPriorityGrouping>
 80075ee:	4603      	mov	r3, r0
 80075f0:	2200      	movs	r2, #0
 80075f2:	2104      	movs	r1, #4
 80075f4:	4618      	mov	r0, r3
 80075f6:	f7ff ff0f 	bl	8007418 <NVIC_EncodePriority>
 80075fa:	4603      	mov	r3, r0
 80075fc:	4619      	mov	r1, r3
 80075fe:	201d      	movs	r0, #29
 8007600:	f7ff fee0 	bl	80073c4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM3_IRQn);
 8007604:	201d      	movs	r0, #29
 8007606:	f7ff febf 	bl	8007388 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 239;
 800760a:	23ef      	movs	r3, #239	; 0xef
 800760c:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800760e:	2300      	movs	r3, #0
 8007610:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 9;
 8007612:	2309      	movs	r3, #9
 8007614:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8007616:	2300      	movs	r3, #0
 8007618:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 800761a:	1d3b      	adds	r3, r7, #4
 800761c:	4619      	mov	r1, r3
 800761e:	480a      	ldr	r0, [pc, #40]	; (8007648 <MX_TIM3_Init+0x78>)
 8007620:	f006 faf2 	bl	800dc08 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 8007624:	4808      	ldr	r0, [pc, #32]	; (8007648 <MX_TIM3_Init+0x78>)
 8007626:	f7ff ff2a 	bl	800747e <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 800762a:	2100      	movs	r1, #0
 800762c:	4806      	ldr	r0, [pc, #24]	; (8007648 <MX_TIM3_Init+0x78>)
 800762e:	f7ff ff37 	bl	80074a0 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8007632:	2100      	movs	r1, #0
 8007634:	4804      	ldr	r0, [pc, #16]	; (8007648 <MX_TIM3_Init+0x78>)
 8007636:	f7ff ff49 	bl	80074cc <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 800763a:	4803      	ldr	r0, [pc, #12]	; (8007648 <MX_TIM3_Init+0x78>)
 800763c:	f7ff ff59 	bl	80074f2 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8007640:	bf00      	nop
 8007642:	3718      	adds	r7, #24
 8007644:	46bd      	mov	sp, r7
 8007646:	bd80      	pop	{r7, pc}
 8007648:	40000400 	.word	0x40000400

0800764c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b08e      	sub	sp, #56	; 0x38
 8007650:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007652:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007656:	2200      	movs	r2, #0
 8007658:	601a      	str	r2, [r3, #0]
 800765a:	605a      	str	r2, [r3, #4]
 800765c:	609a      	str	r2, [r3, #8]
 800765e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007660:	f107 031c 	add.w	r3, r7, #28
 8007664:	2200      	movs	r2, #0
 8007666:	601a      	str	r2, [r3, #0]
 8007668:	605a      	str	r2, [r3, #4]
 800766a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800766c:	463b      	mov	r3, r7
 800766e:	2200      	movs	r2, #0
 8007670:	601a      	str	r2, [r3, #0]
 8007672:	605a      	str	r2, [r3, #4]
 8007674:	609a      	str	r2, [r3, #8]
 8007676:	60da      	str	r2, [r3, #12]
 8007678:	611a      	str	r2, [r3, #16]
 800767a:	615a      	str	r2, [r3, #20]
 800767c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800767e:	4b2c      	ldr	r3, [pc, #176]	; (8007730 <MX_TIM4_Init+0xe4>)
 8007680:	4a2c      	ldr	r2, [pc, #176]	; (8007734 <MX_TIM4_Init+0xe8>)
 8007682:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1;
 8007684:	4b2a      	ldr	r3, [pc, #168]	; (8007730 <MX_TIM4_Init+0xe4>)
 8007686:	2201      	movs	r2, #1
 8007688:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800768a:	4b29      	ldr	r3, [pc, #164]	; (8007730 <MX_TIM4_Init+0xe4>)
 800768c:	2200      	movs	r2, #0
 800768e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100;
 8007690:	4b27      	ldr	r3, [pc, #156]	; (8007730 <MX_TIM4_Init+0xe4>)
 8007692:	2264      	movs	r2, #100	; 0x64
 8007694:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007696:	4b26      	ldr	r3, [pc, #152]	; (8007730 <MX_TIM4_Init+0xe4>)
 8007698:	2200      	movs	r2, #0
 800769a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800769c:	4b24      	ldr	r3, [pc, #144]	; (8007730 <MX_TIM4_Init+0xe4>)
 800769e:	2200      	movs	r2, #0
 80076a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80076a2:	4823      	ldr	r0, [pc, #140]	; (8007730 <MX_TIM4_Init+0xe4>)
 80076a4:	f004 fa13 	bl	800bace <HAL_TIM_Base_Init>
 80076a8:	4603      	mov	r3, r0
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d001      	beq.n	80076b2 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80076ae:	f7ff fb37 	bl	8006d20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80076b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80076b6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80076b8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80076bc:	4619      	mov	r1, r3
 80076be:	481c      	ldr	r0, [pc, #112]	; (8007730 <MX_TIM4_Init+0xe4>)
 80076c0:	f004 fcd6 	bl	800c070 <HAL_TIM_ConfigClockSource>
 80076c4:	4603      	mov	r3, r0
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d001      	beq.n	80076ce <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80076ca:	f7ff fb29 	bl	8006d20 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80076ce:	4818      	ldr	r0, [pc, #96]	; (8007730 <MX_TIM4_Init+0xe4>)
 80076d0:	f004 fa54 	bl	800bb7c <HAL_TIM_PWM_Init>
 80076d4:	4603      	mov	r3, r0
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d001      	beq.n	80076de <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80076da:	f7ff fb21 	bl	8006d20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80076de:	2300      	movs	r3, #0
 80076e0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80076e2:	2300      	movs	r3, #0
 80076e4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80076e6:	f107 031c 	add.w	r3, r7, #28
 80076ea:	4619      	mov	r1, r3
 80076ec:	4810      	ldr	r0, [pc, #64]	; (8007730 <MX_TIM4_Init+0xe4>)
 80076ee:	f005 f9df 	bl	800cab0 <HAL_TIMEx_MasterConfigSynchronization>
 80076f2:	4603      	mov	r3, r0
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d001      	beq.n	80076fc <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80076f8:	f7ff fb12 	bl	8006d20 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80076fc:	2360      	movs	r3, #96	; 0x60
 80076fe:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8007700:	2300      	movs	r3, #0
 8007702:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007704:	2300      	movs	r3, #0
 8007706:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007708:	2300      	movs	r3, #0
 800770a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800770c:	463b      	mov	r3, r7
 800770e:	2200      	movs	r2, #0
 8007710:	4619      	mov	r1, r3
 8007712:	4807      	ldr	r0, [pc, #28]	; (8007730 <MX_TIM4_Init+0xe4>)
 8007714:	f004 fb9c 	bl	800be50 <HAL_TIM_PWM_ConfigChannel>
 8007718:	4603      	mov	r3, r0
 800771a:	2b00      	cmp	r3, #0
 800771c:	d001      	beq.n	8007722 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800771e:	f7ff faff 	bl	8006d20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8007722:	4803      	ldr	r0, [pc, #12]	; (8007730 <MX_TIM4_Init+0xe4>)
 8007724:	f000 f868 	bl	80077f8 <HAL_TIM_MspPostInit>

}
 8007728:	bf00      	nop
 800772a:	3738      	adds	r7, #56	; 0x38
 800772c:	46bd      	mov	sp, r7
 800772e:	bd80      	pop	{r7, pc}
 8007730:	240147e4 	.word	0x240147e4
 8007734:	40000800 	.word	0x40000800

08007738 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8007738:	b580      	push	{r7, lr}
 800773a:	b086      	sub	sp, #24
 800773c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800773e:	1d3b      	adds	r3, r7, #4
 8007740:	2200      	movs	r2, #0
 8007742:	601a      	str	r2, [r3, #0]
 8007744:	605a      	str	r2, [r3, #4]
 8007746:	609a      	str	r2, [r3, #8]
 8007748:	60da      	str	r2, [r3, #12]
 800774a:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM5);
 800774c:	2008      	movs	r0, #8
 800774e:	f7ff fee1 	bl	8007514 <LL_APB1_GRP1_EnableClock>

  /* TIM5 interrupt Init */
  NVIC_SetPriority(TIM5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),3, 0));
 8007752:	f7ff fe0b 	bl	800736c <__NVIC_GetPriorityGrouping>
 8007756:	4603      	mov	r3, r0
 8007758:	2200      	movs	r2, #0
 800775a:	2103      	movs	r1, #3
 800775c:	4618      	mov	r0, r3
 800775e:	f7ff fe5b 	bl	8007418 <NVIC_EncodePriority>
 8007762:	4603      	mov	r3, r0
 8007764:	4619      	mov	r1, r3
 8007766:	2032      	movs	r0, #50	; 0x32
 8007768:	f7ff fe2c 	bl	80073c4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM5_IRQn);
 800776c:	2032      	movs	r0, #50	; 0x32
 800776e:	f7ff fe0b 	bl	8007388 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  TIM_InitStruct.Prescaler = 239;
 8007772:	23ef      	movs	r3, #239	; 0xef
 8007774:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8007776:	2300      	movs	r3, #0
 8007778:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 200;
 800777a:	23c8      	movs	r3, #200	; 0xc8
 800777c:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800777e:	2300      	movs	r3, #0
 8007780:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM5, &TIM_InitStruct);
 8007782:	1d3b      	adds	r3, r7, #4
 8007784:	4619      	mov	r1, r3
 8007786:	480a      	ldr	r0, [pc, #40]	; (80077b0 <MX_TIM5_Init+0x78>)
 8007788:	f006 fa3e 	bl	800dc08 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM5);
 800778c:	4808      	ldr	r0, [pc, #32]	; (80077b0 <MX_TIM5_Init+0x78>)
 800778e:	f7ff fe76 	bl	800747e <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM5, LL_TIM_CLOCKSOURCE_INTERNAL);
 8007792:	2100      	movs	r1, #0
 8007794:	4806      	ldr	r0, [pc, #24]	; (80077b0 <MX_TIM5_Init+0x78>)
 8007796:	f7ff fe83 	bl	80074a0 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM5, LL_TIM_TRGO_RESET);
 800779a:	2100      	movs	r1, #0
 800779c:	4804      	ldr	r0, [pc, #16]	; (80077b0 <MX_TIM5_Init+0x78>)
 800779e:	f7ff fe95 	bl	80074cc <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM5);
 80077a2:	4803      	ldr	r0, [pc, #12]	; (80077b0 <MX_TIM5_Init+0x78>)
 80077a4:	f7ff fea5 	bl	80074f2 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80077a8:	bf00      	nop
 80077aa:	3718      	adds	r7, #24
 80077ac:	46bd      	mov	sp, r7
 80077ae:	bd80      	pop	{r7, pc}
 80077b0:	40000c00 	.word	0x40000c00

080077b4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80077b4:	b480      	push	{r7}
 80077b6:	b085      	sub	sp, #20
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	4a0b      	ldr	r2, [pc, #44]	; (80077f0 <HAL_TIM_Base_MspInit+0x3c>)
 80077c2:	4293      	cmp	r3, r2
 80077c4:	d10e      	bne.n	80077e4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80077c6:	4b0b      	ldr	r3, [pc, #44]	; (80077f4 <HAL_TIM_Base_MspInit+0x40>)
 80077c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80077cc:	4a09      	ldr	r2, [pc, #36]	; (80077f4 <HAL_TIM_Base_MspInit+0x40>)
 80077ce:	f043 0304 	orr.w	r3, r3, #4
 80077d2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80077d6:	4b07      	ldr	r3, [pc, #28]	; (80077f4 <HAL_TIM_Base_MspInit+0x40>)
 80077d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80077dc:	f003 0304 	and.w	r3, r3, #4
 80077e0:	60fb      	str	r3, [r7, #12]
 80077e2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80077e4:	bf00      	nop
 80077e6:	3714      	adds	r7, #20
 80077e8:	46bd      	mov	sp, r7
 80077ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ee:	4770      	bx	lr
 80077f0:	40000800 	.word	0x40000800
 80077f4:	58024400 	.word	0x58024400

080077f8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b088      	sub	sp, #32
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007800:	f107 030c 	add.w	r3, r7, #12
 8007804:	2200      	movs	r2, #0
 8007806:	601a      	str	r2, [r3, #0]
 8007808:	605a      	str	r2, [r3, #4]
 800780a:	609a      	str	r2, [r3, #8]
 800780c:	60da      	str	r2, [r3, #12]
 800780e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	4a13      	ldr	r2, [pc, #76]	; (8007864 <HAL_TIM_MspPostInit+0x6c>)
 8007816:	4293      	cmp	r3, r2
 8007818:	d11f      	bne.n	800785a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800781a:	4b13      	ldr	r3, [pc, #76]	; (8007868 <HAL_TIM_MspPostInit+0x70>)
 800781c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007820:	4a11      	ldr	r2, [pc, #68]	; (8007868 <HAL_TIM_MspPostInit+0x70>)
 8007822:	f043 0308 	orr.w	r3, r3, #8
 8007826:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800782a:	4b0f      	ldr	r3, [pc, #60]	; (8007868 <HAL_TIM_MspPostInit+0x70>)
 800782c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007830:	f003 0308 	and.w	r3, r3, #8
 8007834:	60bb      	str	r3, [r7, #8]
 8007836:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8007838:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800783c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800783e:	2302      	movs	r3, #2
 8007840:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007842:	2300      	movs	r3, #0
 8007844:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007846:	2300      	movs	r3, #0
 8007848:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800784a:	2302      	movs	r3, #2
 800784c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800784e:	f107 030c 	add.w	r3, r7, #12
 8007852:	4619      	mov	r1, r3
 8007854:	4805      	ldr	r0, [pc, #20]	; (800786c <HAL_TIM_MspPostInit+0x74>)
 8007856:	f000 fbc7 	bl	8007fe8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800785a:	bf00      	nop
 800785c:	3720      	adds	r7, #32
 800785e:	46bd      	mov	sp, r7
 8007860:	bd80      	pop	{r7, pc}
 8007862:	bf00      	nop
 8007864:	40000800 	.word	0x40000800
 8007868:	58024400 	.word	0x58024400
 800786c:	58020c00 	.word	0x58020c00

08007870 <__NVIC_GetPriorityGrouping>:
{
 8007870:	b480      	push	{r7}
 8007872:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007874:	4b04      	ldr	r3, [pc, #16]	; (8007888 <__NVIC_GetPriorityGrouping+0x18>)
 8007876:	68db      	ldr	r3, [r3, #12]
 8007878:	0a1b      	lsrs	r3, r3, #8
 800787a:	f003 0307 	and.w	r3, r3, #7
}
 800787e:	4618      	mov	r0, r3
 8007880:	46bd      	mov	sp, r7
 8007882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007886:	4770      	bx	lr
 8007888:	e000ed00 	.word	0xe000ed00

0800788c <__NVIC_EnableIRQ>:
{
 800788c:	b480      	push	{r7}
 800788e:	b083      	sub	sp, #12
 8007890:	af00      	add	r7, sp, #0
 8007892:	4603      	mov	r3, r0
 8007894:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007896:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800789a:	2b00      	cmp	r3, #0
 800789c:	db0b      	blt.n	80078b6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800789e:	88fb      	ldrh	r3, [r7, #6]
 80078a0:	f003 021f 	and.w	r2, r3, #31
 80078a4:	4907      	ldr	r1, [pc, #28]	; (80078c4 <__NVIC_EnableIRQ+0x38>)
 80078a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80078aa:	095b      	lsrs	r3, r3, #5
 80078ac:	2001      	movs	r0, #1
 80078ae:	fa00 f202 	lsl.w	r2, r0, r2
 80078b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80078b6:	bf00      	nop
 80078b8:	370c      	adds	r7, #12
 80078ba:	46bd      	mov	sp, r7
 80078bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c0:	4770      	bx	lr
 80078c2:	bf00      	nop
 80078c4:	e000e100 	.word	0xe000e100

080078c8 <__NVIC_SetPriority>:
{
 80078c8:	b480      	push	{r7}
 80078ca:	b083      	sub	sp, #12
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	4603      	mov	r3, r0
 80078d0:	6039      	str	r1, [r7, #0]
 80078d2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80078d4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	db0a      	blt.n	80078f2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80078dc:	683b      	ldr	r3, [r7, #0]
 80078de:	b2da      	uxtb	r2, r3
 80078e0:	490c      	ldr	r1, [pc, #48]	; (8007914 <__NVIC_SetPriority+0x4c>)
 80078e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80078e6:	0112      	lsls	r2, r2, #4
 80078e8:	b2d2      	uxtb	r2, r2
 80078ea:	440b      	add	r3, r1
 80078ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80078f0:	e00a      	b.n	8007908 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	b2da      	uxtb	r2, r3
 80078f6:	4908      	ldr	r1, [pc, #32]	; (8007918 <__NVIC_SetPriority+0x50>)
 80078f8:	88fb      	ldrh	r3, [r7, #6]
 80078fa:	f003 030f 	and.w	r3, r3, #15
 80078fe:	3b04      	subs	r3, #4
 8007900:	0112      	lsls	r2, r2, #4
 8007902:	b2d2      	uxtb	r2, r2
 8007904:	440b      	add	r3, r1
 8007906:	761a      	strb	r2, [r3, #24]
}
 8007908:	bf00      	nop
 800790a:	370c      	adds	r7, #12
 800790c:	46bd      	mov	sp, r7
 800790e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007912:	4770      	bx	lr
 8007914:	e000e100 	.word	0xe000e100
 8007918:	e000ed00 	.word	0xe000ed00

0800791c <NVIC_EncodePriority>:
{
 800791c:	b480      	push	{r7}
 800791e:	b089      	sub	sp, #36	; 0x24
 8007920:	af00      	add	r7, sp, #0
 8007922:	60f8      	str	r0, [r7, #12]
 8007924:	60b9      	str	r1, [r7, #8]
 8007926:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	f003 0307 	and.w	r3, r3, #7
 800792e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007930:	69fb      	ldr	r3, [r7, #28]
 8007932:	f1c3 0307 	rsb	r3, r3, #7
 8007936:	2b04      	cmp	r3, #4
 8007938:	bf28      	it	cs
 800793a:	2304      	movcs	r3, #4
 800793c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800793e:	69fb      	ldr	r3, [r7, #28]
 8007940:	3304      	adds	r3, #4
 8007942:	2b06      	cmp	r3, #6
 8007944:	d902      	bls.n	800794c <NVIC_EncodePriority+0x30>
 8007946:	69fb      	ldr	r3, [r7, #28]
 8007948:	3b03      	subs	r3, #3
 800794a:	e000      	b.n	800794e <NVIC_EncodePriority+0x32>
 800794c:	2300      	movs	r3, #0
 800794e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007950:	f04f 32ff 	mov.w	r2, #4294967295
 8007954:	69bb      	ldr	r3, [r7, #24]
 8007956:	fa02 f303 	lsl.w	r3, r2, r3
 800795a:	43da      	mvns	r2, r3
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	401a      	ands	r2, r3
 8007960:	697b      	ldr	r3, [r7, #20]
 8007962:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007964:	f04f 31ff 	mov.w	r1, #4294967295
 8007968:	697b      	ldr	r3, [r7, #20]
 800796a:	fa01 f303 	lsl.w	r3, r1, r3
 800796e:	43d9      	mvns	r1, r3
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007974:	4313      	orrs	r3, r2
}
 8007976:	4618      	mov	r0, r3
 8007978:	3724      	adds	r7, #36	; 0x24
 800797a:	46bd      	mov	sp, r7
 800797c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007980:	4770      	bx	lr

08007982 <LL_USART_Enable>:
{
 8007982:	b480      	push	{r7}
 8007984:	b083      	sub	sp, #12
 8007986:	af00      	add	r7, sp, #0
 8007988:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	f043 0201 	orr.w	r2, r3, #1
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	601a      	str	r2, [r3, #0]
}
 8007996:	bf00      	nop
 8007998:	370c      	adds	r7, #12
 800799a:	46bd      	mov	sp, r7
 800799c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a0:	4770      	bx	lr

080079a2 <LL_USART_DisableFIFO>:
{
 80079a2:	b480      	push	{r7}
 80079a4:	b083      	sub	sp, #12
 80079a6:	af00      	add	r7, sp, #0
 80079a8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	601a      	str	r2, [r3, #0]
}
 80079b6:	bf00      	nop
 80079b8:	370c      	adds	r7, #12
 80079ba:	46bd      	mov	sp, r7
 80079bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c0:	4770      	bx	lr

080079c2 <LL_USART_SetTXFIFOThreshold>:
{
 80079c2:	b480      	push	{r7}
 80079c4:	b083      	sub	sp, #12
 80079c6:	af00      	add	r7, sp, #0
 80079c8:	6078      	str	r0, [r7, #4]
 80079ca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	689b      	ldr	r3, [r3, #8]
 80079d0:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	075b      	lsls	r3, r3, #29
 80079d8:	431a      	orrs	r2, r3
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	609a      	str	r2, [r3, #8]
}
 80079de:	bf00      	nop
 80079e0:	370c      	adds	r7, #12
 80079e2:	46bd      	mov	sp, r7
 80079e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e8:	4770      	bx	lr

080079ea <LL_USART_SetRXFIFOThreshold>:
{
 80079ea:	b480      	push	{r7}
 80079ec:	b083      	sub	sp, #12
 80079ee:	af00      	add	r7, sp, #0
 80079f0:	6078      	str	r0, [r7, #4]
 80079f2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	689b      	ldr	r3, [r3, #8]
 80079f8:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	065b      	lsls	r3, r3, #25
 8007a00:	431a      	orrs	r2, r3
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	609a      	str	r2, [r3, #8]
}
 8007a06:	bf00      	nop
 8007a08:	370c      	adds	r7, #12
 8007a0a:	46bd      	mov	sp, r7
 8007a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a10:	4770      	bx	lr

08007a12 <LL_USART_ConfigAsyncMode>:
{
 8007a12:	b480      	push	{r7}
 8007a14:	b083      	sub	sp, #12
 8007a16:	af00      	add	r7, sp, #0
 8007a18:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	685b      	ldr	r3, [r3, #4]
 8007a1e:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	689b      	ldr	r3, [r3, #8]
 8007a2a:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	609a      	str	r2, [r3, #8]
}
 8007a32:	bf00      	nop
 8007a34:	370c      	adds	r7, #12
 8007a36:	46bd      	mov	sp, r7
 8007a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3c:	4770      	bx	lr

08007a3e <LL_USART_IsActiveFlag_TEACK>:
{
 8007a3e:	b480      	push	{r7}
 8007a40:	b083      	sub	sp, #12
 8007a42:	af00      	add	r7, sp, #0
 8007a44:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	69db      	ldr	r3, [r3, #28]
 8007a4a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007a4e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007a52:	d101      	bne.n	8007a58 <LL_USART_IsActiveFlag_TEACK+0x1a>
 8007a54:	2301      	movs	r3, #1
 8007a56:	e000      	b.n	8007a5a <LL_USART_IsActiveFlag_TEACK+0x1c>
 8007a58:	2300      	movs	r3, #0
}
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	370c      	adds	r7, #12
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a64:	4770      	bx	lr

08007a66 <LL_USART_IsActiveFlag_REACK>:
{
 8007a66:	b480      	push	{r7}
 8007a68:	b083      	sub	sp, #12
 8007a6a:	af00      	add	r7, sp, #0
 8007a6c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	69db      	ldr	r3, [r3, #28]
 8007a72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007a76:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007a7a:	d101      	bne.n	8007a80 <LL_USART_IsActiveFlag_REACK+0x1a>
 8007a7c:	2301      	movs	r3, #1
 8007a7e:	e000      	b.n	8007a82 <LL_USART_IsActiveFlag_REACK+0x1c>
 8007a80:	2300      	movs	r3, #0
}
 8007a82:	4618      	mov	r0, r3
 8007a84:	370c      	adds	r7, #12
 8007a86:	46bd      	mov	sp, r7
 8007a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8c:	4770      	bx	lr
	...

08007a90 <LL_AHB4_GRP1_EnableClock>:
{
 8007a90:	b480      	push	{r7}
 8007a92:	b085      	sub	sp, #20
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB4ENR, Periphs);
 8007a98:	4b0a      	ldr	r3, [pc, #40]	; (8007ac4 <LL_AHB4_GRP1_EnableClock+0x34>)
 8007a9a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8007a9e:	4909      	ldr	r1, [pc, #36]	; (8007ac4 <LL_AHB4_GRP1_EnableClock+0x34>)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	4313      	orrs	r3, r2
 8007aa4:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  tmpreg = READ_BIT(RCC->AHB4ENR, Periphs);
 8007aa8:	4b06      	ldr	r3, [pc, #24]	; (8007ac4 <LL_AHB4_GRP1_EnableClock+0x34>)
 8007aaa:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	4013      	ands	r3, r2
 8007ab2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
}
 8007ab6:	bf00      	nop
 8007ab8:	3714      	adds	r7, #20
 8007aba:	46bd      	mov	sp, r7
 8007abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac0:	4770      	bx	lr
 8007ac2:	bf00      	nop
 8007ac4:	58024400 	.word	0x58024400

08007ac8 <LL_APB1_GRP1_EnableClock>:
{
 8007ac8:	b480      	push	{r7}
 8007aca:	b085      	sub	sp, #20
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1LENR, Periphs);
 8007ad0:	4b0a      	ldr	r3, [pc, #40]	; (8007afc <LL_APB1_GRP1_EnableClock+0x34>)
 8007ad2:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8007ad6:	4909      	ldr	r1, [pc, #36]	; (8007afc <LL_APB1_GRP1_EnableClock+0x34>)
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	4313      	orrs	r3, r2
 8007adc:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  tmpreg = READ_BIT(RCC->APB1LENR, Periphs);
 8007ae0:	4b06      	ldr	r3, [pc, #24]	; (8007afc <LL_APB1_GRP1_EnableClock+0x34>)
 8007ae2:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	4013      	ands	r3, r2
 8007aea:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007aec:	68fb      	ldr	r3, [r7, #12]
}
 8007aee:	bf00      	nop
 8007af0:	3714      	adds	r7, #20
 8007af2:	46bd      	mov	sp, r7
 8007af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af8:	4770      	bx	lr
 8007afa:	bf00      	nop
 8007afc:	58024400 	.word	0x58024400

08007b00 <MX_USART3_UART_Init>:
/* USER CODE END 0 */

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b0be      	sub	sp, #248	; 0xf8
 8007b04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */

  /* USER CODE END USART3_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8007b06:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8007b0a:	2220      	movs	r2, #32
 8007b0c:	2100      	movs	r1, #0
 8007b0e:	4618      	mov	r0, r3
 8007b10:	f006 fa80 	bl	800e014 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007b14:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8007b18:	2200      	movs	r2, #0
 8007b1a:	601a      	str	r2, [r3, #0]
 8007b1c:	605a      	str	r2, [r3, #4]
 8007b1e:	609a      	str	r2, [r3, #8]
 8007b20:	60da      	str	r2, [r3, #12]
 8007b22:	611a      	str	r2, [r3, #16]
 8007b24:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8007b26:	1d3b      	adds	r3, r7, #4
 8007b28:	22bc      	movs	r2, #188	; 0xbc
 8007b2a:	2100      	movs	r1, #0
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	f006 fa71 	bl	800e014 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8007b32:	2302      	movs	r3, #2
 8007b34:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8007b36:	2300      	movs	r3, #0
 8007b38:	67bb      	str	r3, [r7, #120]	; 0x78
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007b3a:	1d3b      	adds	r3, r7, #4
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	f002 fe05 	bl	800a74c <HAL_RCCEx_PeriphCLKConfig>
 8007b42:	4603      	mov	r3, r0
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d001      	beq.n	8007b4c <MX_USART3_UART_Init+0x4c>
  {
    Error_Handler();
 8007b48:	f7ff f8ea 	bl	8006d20 <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 8007b4c:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8007b50:	f7ff ffba 	bl	8007ac8 <LL_APB1_GRP1_EnableClock>

  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOD);
 8007b54:	2008      	movs	r0, #8
 8007b56:	f7ff ff9b 	bl	8007a90 <LL_AHB4_GRP1_EnableClock>
  /**USART3 GPIO Configuration
  PD8   ------> USART3_TX
  PD9   ------> USART3_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8|LL_GPIO_PIN_9;
 8007b5a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8007b5e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8007b62:	2302      	movs	r3, #2
 8007b64:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8007b68:	2300      	movs	r3, #0
 8007b6a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007b6e:	2300      	movs	r3, #0
 8007b70:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007b74:	2300      	movs	r3, #0
 8007b76:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8007b7a:	2307      	movs	r3, #7
 8007b7c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007b80:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8007b84:	4619      	mov	r1, r3
 8007b86:	482a      	ldr	r0, [pc, #168]	; (8007c30 <MX_USART3_UART_Init+0x130>)
 8007b88:	f005 f8f4 	bl	800cd74 <LL_GPIO_Init>

  /* USART3 interrupt Init */
  NVIC_SetPriority(USART3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8007b8c:	f7ff fe70 	bl	8007870 <__NVIC_GetPriorityGrouping>
 8007b90:	4603      	mov	r3, r0
 8007b92:	2200      	movs	r2, #0
 8007b94:	2100      	movs	r1, #0
 8007b96:	4618      	mov	r0, r3
 8007b98:	f7ff fec0 	bl	800791c <NVIC_EncodePriority>
 8007b9c:	4603      	mov	r3, r0
 8007b9e:	4619      	mov	r1, r3
 8007ba0:	2027      	movs	r0, #39	; 0x27
 8007ba2:	f7ff fe91 	bl	80078c8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART3_IRQn);
 8007ba6:	2027      	movs	r0, #39	; 0x27
 8007ba8:	f7ff fe70 	bl	800788c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8007bac:	2300      	movs	r3, #0
 8007bae:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  USART_InitStruct.BaudRate = 9600;
 8007bb2:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8007bb6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8007bba:	2300      	movs	r3, #0
 8007bbc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8007bcc:	230c      	movs	r3, #12
 8007bce:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8007bd8:	2300      	movs	r3, #0
 8007bda:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  LL_USART_Init(USART3, &USART_InitStruct);
 8007bde:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8007be2:	4619      	mov	r1, r3
 8007be4:	4813      	ldr	r0, [pc, #76]	; (8007c34 <MX_USART3_UART_Init+0x134>)
 8007be6:	f006 f941 	bl	800de6c <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART3, LL_USART_FIFOTHRESHOLD_1_8);
 8007bea:	2100      	movs	r1, #0
 8007bec:	4811      	ldr	r0, [pc, #68]	; (8007c34 <MX_USART3_UART_Init+0x134>)
 8007bee:	f7ff fee8 	bl	80079c2 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART3, LL_USART_FIFOTHRESHOLD_1_8);
 8007bf2:	2100      	movs	r1, #0
 8007bf4:	480f      	ldr	r0, [pc, #60]	; (8007c34 <MX_USART3_UART_Init+0x134>)
 8007bf6:	f7ff fef8 	bl	80079ea <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART3);
 8007bfa:	480e      	ldr	r0, [pc, #56]	; (8007c34 <MX_USART3_UART_Init+0x134>)
 8007bfc:	f7ff fed1 	bl	80079a2 <LL_USART_DisableFIFO>
  LL_USART_ConfigAsyncMode(USART3);
 8007c00:	480c      	ldr	r0, [pc, #48]	; (8007c34 <MX_USART3_UART_Init+0x134>)
 8007c02:	f7ff ff06 	bl	8007a12 <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART3 */

  /* USER CODE END WKUPType USART3 */

  LL_USART_Enable(USART3);
 8007c06:	480b      	ldr	r0, [pc, #44]	; (8007c34 <MX_USART3_UART_Init+0x134>)
 8007c08:	f7ff febb 	bl	8007982 <LL_USART_Enable>

  /* Polling USART3 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART3))) || (!(LL_USART_IsActiveFlag_REACK(USART3))))
 8007c0c:	bf00      	nop
 8007c0e:	4809      	ldr	r0, [pc, #36]	; (8007c34 <MX_USART3_UART_Init+0x134>)
 8007c10:	f7ff ff15 	bl	8007a3e <LL_USART_IsActiveFlag_TEACK>
 8007c14:	4603      	mov	r3, r0
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d0f9      	beq.n	8007c0e <MX_USART3_UART_Init+0x10e>
 8007c1a:	4806      	ldr	r0, [pc, #24]	; (8007c34 <MX_USART3_UART_Init+0x134>)
 8007c1c:	f7ff ff23 	bl	8007a66 <LL_USART_IsActiveFlag_REACK>
 8007c20:	4603      	mov	r3, r0
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d0f3      	beq.n	8007c0e <MX_USART3_UART_Init+0x10e>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8007c26:	bf00      	nop
 8007c28:	bf00      	nop
 8007c2a:	37f8      	adds	r7, #248	; 0xf8
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	bd80      	pop	{r7, pc}
 8007c30:	58020c00 	.word	0x58020c00
 8007c34:	40004800 	.word	0x40004800

08007c38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8007c38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007c70 <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8007c3c:	f7ff fb34 	bl	80072a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8007c40:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8007c42:	e003      	b.n	8007c4c <LoopCopyDataInit>

08007c44 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8007c44:	4b0b      	ldr	r3, [pc, #44]	; (8007c74 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 8007c46:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8007c48:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8007c4a:	3104      	adds	r1, #4

08007c4c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8007c4c:	480a      	ldr	r0, [pc, #40]	; (8007c78 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 8007c4e:	4b0b      	ldr	r3, [pc, #44]	; (8007c7c <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 8007c50:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8007c52:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8007c54:	d3f6      	bcc.n	8007c44 <CopyDataInit>
  ldr  r2, =_sbss
 8007c56:	4a0a      	ldr	r2, [pc, #40]	; (8007c80 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 8007c58:	e002      	b.n	8007c60 <LoopFillZerobss>

08007c5a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8007c5a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8007c5c:	f842 3b04 	str.w	r3, [r2], #4

08007c60 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8007c60:	4b08      	ldr	r3, [pc, #32]	; (8007c84 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 8007c62:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8007c64:	d3f9      	bcc.n	8007c5a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8007c66:	f006 f9b1 	bl	800dfcc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007c6a:	f7fe fcbf 	bl	80065ec <main>
  bx  lr    
 8007c6e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8007c70:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 8007c74:	0800ea28 	.word	0x0800ea28
  ldr  r0, =_sdata
 8007c78:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 8007c7c:	240091b8 	.word	0x240091b8
  ldr  r2, =_sbss
 8007c80:	240091b8 	.word	0x240091b8
  ldr  r3, = _ebss
 8007c84:	24014844 	.word	0x24014844

08007c88 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007c88:	e7fe      	b.n	8007c88 <ADC3_IRQHandler>
	...

08007c8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b082      	sub	sp, #8
 8007c90:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007c92:	2003      	movs	r0, #3
 8007c94:	f000 f968 	bl	8007f68 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007c98:	f002 fbde 	bl	800a458 <HAL_RCC_GetSysClockFreq>
 8007c9c:	4602      	mov	r2, r0
 8007c9e:	4b15      	ldr	r3, [pc, #84]	; (8007cf4 <HAL_Init+0x68>)
 8007ca0:	699b      	ldr	r3, [r3, #24]
 8007ca2:	0a1b      	lsrs	r3, r3, #8
 8007ca4:	f003 030f 	and.w	r3, r3, #15
 8007ca8:	4913      	ldr	r1, [pc, #76]	; (8007cf8 <HAL_Init+0x6c>)
 8007caa:	5ccb      	ldrb	r3, [r1, r3]
 8007cac:	f003 031f 	and.w	r3, r3, #31
 8007cb0:	fa22 f303 	lsr.w	r3, r2, r3
 8007cb4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007cb6:	4b0f      	ldr	r3, [pc, #60]	; (8007cf4 <HAL_Init+0x68>)
 8007cb8:	699b      	ldr	r3, [r3, #24]
 8007cba:	f003 030f 	and.w	r3, r3, #15
 8007cbe:	4a0e      	ldr	r2, [pc, #56]	; (8007cf8 <HAL_Init+0x6c>)
 8007cc0:	5cd3      	ldrb	r3, [r2, r3]
 8007cc2:	f003 031f 	and.w	r3, r3, #31
 8007cc6:	687a      	ldr	r2, [r7, #4]
 8007cc8:	fa22 f303 	lsr.w	r3, r2, r3
 8007ccc:	4a0b      	ldr	r2, [pc, #44]	; (8007cfc <HAL_Init+0x70>)
 8007cce:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007cd0:	4a0b      	ldr	r2, [pc, #44]	; (8007d00 <HAL_Init+0x74>)
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8007cd6:	2000      	movs	r0, #0
 8007cd8:	f000 f814 	bl	8007d04 <HAL_InitTick>
 8007cdc:	4603      	mov	r3, r0
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d001      	beq.n	8007ce6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8007ce2:	2301      	movs	r3, #1
 8007ce4:	e002      	b.n	8007cec <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8007ce6:	f7ff fa11 	bl	800710c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007cea:	2300      	movs	r3, #0
}
 8007cec:	4618      	mov	r0, r3
 8007cee:	3708      	adds	r7, #8
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	bd80      	pop	{r7, pc}
 8007cf4:	58024400 	.word	0x58024400
 8007cf8:	0800e99c 	.word	0x0800e99c
 8007cfc:	24009148 	.word	0x24009148
 8007d00:	24009144 	.word	0x24009144

08007d04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007d04:	b580      	push	{r7, lr}
 8007d06:	b082      	sub	sp, #8
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8007d0c:	4b15      	ldr	r3, [pc, #84]	; (8007d64 <HAL_InitTick+0x60>)
 8007d0e:	781b      	ldrb	r3, [r3, #0]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d101      	bne.n	8007d18 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8007d14:	2301      	movs	r3, #1
 8007d16:	e021      	b.n	8007d5c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8007d18:	4b13      	ldr	r3, [pc, #76]	; (8007d68 <HAL_InitTick+0x64>)
 8007d1a:	681a      	ldr	r2, [r3, #0]
 8007d1c:	4b11      	ldr	r3, [pc, #68]	; (8007d64 <HAL_InitTick+0x60>)
 8007d1e:	781b      	ldrb	r3, [r3, #0]
 8007d20:	4619      	mov	r1, r3
 8007d22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007d26:	fbb3 f3f1 	udiv	r3, r3, r1
 8007d2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d2e:	4618      	mov	r0, r3
 8007d30:	f000 f94d 	bl	8007fce <HAL_SYSTICK_Config>
 8007d34:	4603      	mov	r3, r0
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d001      	beq.n	8007d3e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8007d3a:	2301      	movs	r3, #1
 8007d3c:	e00e      	b.n	8007d5c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2b0f      	cmp	r3, #15
 8007d42:	d80a      	bhi.n	8007d5a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007d44:	2200      	movs	r2, #0
 8007d46:	6879      	ldr	r1, [r7, #4]
 8007d48:	f04f 30ff 	mov.w	r0, #4294967295
 8007d4c:	f000 f917 	bl	8007f7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8007d50:	4a06      	ldr	r2, [pc, #24]	; (8007d6c <HAL_InitTick+0x68>)
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8007d56:	2300      	movs	r3, #0
 8007d58:	e000      	b.n	8007d5c <HAL_InitTick+0x58>
    return HAL_ERROR;
 8007d5a:	2301      	movs	r3, #1
}
 8007d5c:	4618      	mov	r0, r3
 8007d5e:	3708      	adds	r7, #8
 8007d60:	46bd      	mov	sp, r7
 8007d62:	bd80      	pop	{r7, pc}
 8007d64:	24009150 	.word	0x24009150
 8007d68:	24009144 	.word	0x24009144
 8007d6c:	2400914c 	.word	0x2400914c

08007d70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007d70:	b480      	push	{r7}
 8007d72:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8007d74:	4b06      	ldr	r3, [pc, #24]	; (8007d90 <HAL_IncTick+0x20>)
 8007d76:	781b      	ldrb	r3, [r3, #0]
 8007d78:	461a      	mov	r2, r3
 8007d7a:	4b06      	ldr	r3, [pc, #24]	; (8007d94 <HAL_IncTick+0x24>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	4413      	add	r3, r2
 8007d80:	4a04      	ldr	r2, [pc, #16]	; (8007d94 <HAL_IncTick+0x24>)
 8007d82:	6013      	str	r3, [r2, #0]
}
 8007d84:	bf00      	nop
 8007d86:	46bd      	mov	sp, r7
 8007d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8c:	4770      	bx	lr
 8007d8e:	bf00      	nop
 8007d90:	24009150 	.word	0x24009150
 8007d94:	24014830 	.word	0x24014830

08007d98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007d98:	b480      	push	{r7}
 8007d9a:	af00      	add	r7, sp, #0
  return uwTick;
 8007d9c:	4b03      	ldr	r3, [pc, #12]	; (8007dac <HAL_GetTick+0x14>)
 8007d9e:	681b      	ldr	r3, [r3, #0]
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	46bd      	mov	sp, r7
 8007da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da8:	4770      	bx	lr
 8007daa:	bf00      	nop
 8007dac:	24014830 	.word	0x24014830

08007db0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8007db0:	b480      	push	{r7}
 8007db2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8007db4:	4b03      	ldr	r3, [pc, #12]	; (8007dc4 <HAL_GetREVID+0x14>)
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	0c1b      	lsrs	r3, r3, #16
}
 8007dba:	4618      	mov	r0, r3
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc2:	4770      	bx	lr
 8007dc4:	5c001000 	.word	0x5c001000

08007dc8 <__NVIC_SetPriorityGrouping>:
{
 8007dc8:	b480      	push	{r7}
 8007dca:	b085      	sub	sp, #20
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	f003 0307 	and.w	r3, r3, #7
 8007dd6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007dd8:	4b0b      	ldr	r3, [pc, #44]	; (8007e08 <__NVIC_SetPriorityGrouping+0x40>)
 8007dda:	68db      	ldr	r3, [r3, #12]
 8007ddc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007dde:	68ba      	ldr	r2, [r7, #8]
 8007de0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007de4:	4013      	ands	r3, r2
 8007de6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007dec:	68bb      	ldr	r3, [r7, #8]
 8007dee:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8007df0:	4b06      	ldr	r3, [pc, #24]	; (8007e0c <__NVIC_SetPriorityGrouping+0x44>)
 8007df2:	4313      	orrs	r3, r2
 8007df4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007df6:	4a04      	ldr	r2, [pc, #16]	; (8007e08 <__NVIC_SetPriorityGrouping+0x40>)
 8007df8:	68bb      	ldr	r3, [r7, #8]
 8007dfa:	60d3      	str	r3, [r2, #12]
}
 8007dfc:	bf00      	nop
 8007dfe:	3714      	adds	r7, #20
 8007e00:	46bd      	mov	sp, r7
 8007e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e06:	4770      	bx	lr
 8007e08:	e000ed00 	.word	0xe000ed00
 8007e0c:	05fa0000 	.word	0x05fa0000

08007e10 <__NVIC_GetPriorityGrouping>:
{
 8007e10:	b480      	push	{r7}
 8007e12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007e14:	4b04      	ldr	r3, [pc, #16]	; (8007e28 <__NVIC_GetPriorityGrouping+0x18>)
 8007e16:	68db      	ldr	r3, [r3, #12]
 8007e18:	0a1b      	lsrs	r3, r3, #8
 8007e1a:	f003 0307 	and.w	r3, r3, #7
}
 8007e1e:	4618      	mov	r0, r3
 8007e20:	46bd      	mov	sp, r7
 8007e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e26:	4770      	bx	lr
 8007e28:	e000ed00 	.word	0xe000ed00

08007e2c <__NVIC_EnableIRQ>:
{
 8007e2c:	b480      	push	{r7}
 8007e2e:	b083      	sub	sp, #12
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	4603      	mov	r3, r0
 8007e34:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007e36:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	db0b      	blt.n	8007e56 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007e3e:	88fb      	ldrh	r3, [r7, #6]
 8007e40:	f003 021f 	and.w	r2, r3, #31
 8007e44:	4907      	ldr	r1, [pc, #28]	; (8007e64 <__NVIC_EnableIRQ+0x38>)
 8007e46:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007e4a:	095b      	lsrs	r3, r3, #5
 8007e4c:	2001      	movs	r0, #1
 8007e4e:	fa00 f202 	lsl.w	r2, r0, r2
 8007e52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007e56:	bf00      	nop
 8007e58:	370c      	adds	r7, #12
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e60:	4770      	bx	lr
 8007e62:	bf00      	nop
 8007e64:	e000e100 	.word	0xe000e100

08007e68 <__NVIC_SetPriority>:
{
 8007e68:	b480      	push	{r7}
 8007e6a:	b083      	sub	sp, #12
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	4603      	mov	r3, r0
 8007e70:	6039      	str	r1, [r7, #0]
 8007e72:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007e74:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	db0a      	blt.n	8007e92 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007e7c:	683b      	ldr	r3, [r7, #0]
 8007e7e:	b2da      	uxtb	r2, r3
 8007e80:	490c      	ldr	r1, [pc, #48]	; (8007eb4 <__NVIC_SetPriority+0x4c>)
 8007e82:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007e86:	0112      	lsls	r2, r2, #4
 8007e88:	b2d2      	uxtb	r2, r2
 8007e8a:	440b      	add	r3, r1
 8007e8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007e90:	e00a      	b.n	8007ea8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	b2da      	uxtb	r2, r3
 8007e96:	4908      	ldr	r1, [pc, #32]	; (8007eb8 <__NVIC_SetPriority+0x50>)
 8007e98:	88fb      	ldrh	r3, [r7, #6]
 8007e9a:	f003 030f 	and.w	r3, r3, #15
 8007e9e:	3b04      	subs	r3, #4
 8007ea0:	0112      	lsls	r2, r2, #4
 8007ea2:	b2d2      	uxtb	r2, r2
 8007ea4:	440b      	add	r3, r1
 8007ea6:	761a      	strb	r2, [r3, #24]
}
 8007ea8:	bf00      	nop
 8007eaa:	370c      	adds	r7, #12
 8007eac:	46bd      	mov	sp, r7
 8007eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb2:	4770      	bx	lr
 8007eb4:	e000e100 	.word	0xe000e100
 8007eb8:	e000ed00 	.word	0xe000ed00

08007ebc <NVIC_EncodePriority>:
{
 8007ebc:	b480      	push	{r7}
 8007ebe:	b089      	sub	sp, #36	; 0x24
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	60f8      	str	r0, [r7, #12]
 8007ec4:	60b9      	str	r1, [r7, #8]
 8007ec6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	f003 0307 	and.w	r3, r3, #7
 8007ece:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007ed0:	69fb      	ldr	r3, [r7, #28]
 8007ed2:	f1c3 0307 	rsb	r3, r3, #7
 8007ed6:	2b04      	cmp	r3, #4
 8007ed8:	bf28      	it	cs
 8007eda:	2304      	movcs	r3, #4
 8007edc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007ede:	69fb      	ldr	r3, [r7, #28]
 8007ee0:	3304      	adds	r3, #4
 8007ee2:	2b06      	cmp	r3, #6
 8007ee4:	d902      	bls.n	8007eec <NVIC_EncodePriority+0x30>
 8007ee6:	69fb      	ldr	r3, [r7, #28]
 8007ee8:	3b03      	subs	r3, #3
 8007eea:	e000      	b.n	8007eee <NVIC_EncodePriority+0x32>
 8007eec:	2300      	movs	r3, #0
 8007eee:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007ef0:	f04f 32ff 	mov.w	r2, #4294967295
 8007ef4:	69bb      	ldr	r3, [r7, #24]
 8007ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8007efa:	43da      	mvns	r2, r3
 8007efc:	68bb      	ldr	r3, [r7, #8]
 8007efe:	401a      	ands	r2, r3
 8007f00:	697b      	ldr	r3, [r7, #20]
 8007f02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007f04:	f04f 31ff 	mov.w	r1, #4294967295
 8007f08:	697b      	ldr	r3, [r7, #20]
 8007f0a:	fa01 f303 	lsl.w	r3, r1, r3
 8007f0e:	43d9      	mvns	r1, r3
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007f14:	4313      	orrs	r3, r2
}
 8007f16:	4618      	mov	r0, r3
 8007f18:	3724      	adds	r7, #36	; 0x24
 8007f1a:	46bd      	mov	sp, r7
 8007f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f20:	4770      	bx	lr
	...

08007f24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b082      	sub	sp, #8
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	3b01      	subs	r3, #1
 8007f30:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007f34:	d301      	bcc.n	8007f3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007f36:	2301      	movs	r3, #1
 8007f38:	e00f      	b.n	8007f5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007f3a:	4a0a      	ldr	r2, [pc, #40]	; (8007f64 <SysTick_Config+0x40>)
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	3b01      	subs	r3, #1
 8007f40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007f42:	210f      	movs	r1, #15
 8007f44:	f04f 30ff 	mov.w	r0, #4294967295
 8007f48:	f7ff ff8e 	bl	8007e68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007f4c:	4b05      	ldr	r3, [pc, #20]	; (8007f64 <SysTick_Config+0x40>)
 8007f4e:	2200      	movs	r2, #0
 8007f50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007f52:	4b04      	ldr	r3, [pc, #16]	; (8007f64 <SysTick_Config+0x40>)
 8007f54:	2207      	movs	r2, #7
 8007f56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007f58:	2300      	movs	r3, #0
}
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	3708      	adds	r7, #8
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	bd80      	pop	{r7, pc}
 8007f62:	bf00      	nop
 8007f64:	e000e010 	.word	0xe000e010

08007f68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b082      	sub	sp, #8
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007f70:	6878      	ldr	r0, [r7, #4]
 8007f72:	f7ff ff29 	bl	8007dc8 <__NVIC_SetPriorityGrouping>
}
 8007f76:	bf00      	nop
 8007f78:	3708      	adds	r7, #8
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	bd80      	pop	{r7, pc}

08007f7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007f7e:	b580      	push	{r7, lr}
 8007f80:	b086      	sub	sp, #24
 8007f82:	af00      	add	r7, sp, #0
 8007f84:	4603      	mov	r3, r0
 8007f86:	60b9      	str	r1, [r7, #8]
 8007f88:	607a      	str	r2, [r7, #4]
 8007f8a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007f8c:	f7ff ff40 	bl	8007e10 <__NVIC_GetPriorityGrouping>
 8007f90:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007f92:	687a      	ldr	r2, [r7, #4]
 8007f94:	68b9      	ldr	r1, [r7, #8]
 8007f96:	6978      	ldr	r0, [r7, #20]
 8007f98:	f7ff ff90 	bl	8007ebc <NVIC_EncodePriority>
 8007f9c:	4602      	mov	r2, r0
 8007f9e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007fa2:	4611      	mov	r1, r2
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	f7ff ff5f 	bl	8007e68 <__NVIC_SetPriority>
}
 8007faa:	bf00      	nop
 8007fac:	3718      	adds	r7, #24
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	bd80      	pop	{r7, pc}

08007fb2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007fb2:	b580      	push	{r7, lr}
 8007fb4:	b082      	sub	sp, #8
 8007fb6:	af00      	add	r7, sp, #0
 8007fb8:	4603      	mov	r3, r0
 8007fba:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007fbc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007fc0:	4618      	mov	r0, r3
 8007fc2:	f7ff ff33 	bl	8007e2c <__NVIC_EnableIRQ>
}
 8007fc6:	bf00      	nop
 8007fc8:	3708      	adds	r7, #8
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	bd80      	pop	{r7, pc}

08007fce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007fce:	b580      	push	{r7, lr}
 8007fd0:	b082      	sub	sp, #8
 8007fd2:	af00      	add	r7, sp, #0
 8007fd4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007fd6:	6878      	ldr	r0, [r7, #4]
 8007fd8:	f7ff ffa4 	bl	8007f24 <SysTick_Config>
 8007fdc:	4603      	mov	r3, r0
}
 8007fde:	4618      	mov	r0, r3
 8007fe0:	3708      	adds	r7, #8
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	bd80      	pop	{r7, pc}
	...

08007fe8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007fe8:	b480      	push	{r7}
 8007fea:	b089      	sub	sp, #36	; 0x24
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	6078      	str	r0, [r7, #4]
 8007ff0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8007ff6:	4b89      	ldr	r3, [pc, #548]	; (800821c <HAL_GPIO_Init+0x234>)
 8007ff8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007ffa:	e194      	b.n	8008326 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007ffc:	683b      	ldr	r3, [r7, #0]
 8007ffe:	681a      	ldr	r2, [r3, #0]
 8008000:	2101      	movs	r1, #1
 8008002:	69fb      	ldr	r3, [r7, #28]
 8008004:	fa01 f303 	lsl.w	r3, r1, r3
 8008008:	4013      	ands	r3, r2
 800800a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800800c:	693b      	ldr	r3, [r7, #16]
 800800e:	2b00      	cmp	r3, #0
 8008010:	f000 8186 	beq.w	8008320 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008014:	683b      	ldr	r3, [r7, #0]
 8008016:	685b      	ldr	r3, [r3, #4]
 8008018:	2b01      	cmp	r3, #1
 800801a:	d00b      	beq.n	8008034 <HAL_GPIO_Init+0x4c>
 800801c:	683b      	ldr	r3, [r7, #0]
 800801e:	685b      	ldr	r3, [r3, #4]
 8008020:	2b02      	cmp	r3, #2
 8008022:	d007      	beq.n	8008034 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008028:	2b11      	cmp	r3, #17
 800802a:	d003      	beq.n	8008034 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	685b      	ldr	r3, [r3, #4]
 8008030:	2b12      	cmp	r3, #18
 8008032:	d130      	bne.n	8008096 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	689b      	ldr	r3, [r3, #8]
 8008038:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800803a:	69fb      	ldr	r3, [r7, #28]
 800803c:	005b      	lsls	r3, r3, #1
 800803e:	2203      	movs	r2, #3
 8008040:	fa02 f303 	lsl.w	r3, r2, r3
 8008044:	43db      	mvns	r3, r3
 8008046:	69ba      	ldr	r2, [r7, #24]
 8008048:	4013      	ands	r3, r2
 800804a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800804c:	683b      	ldr	r3, [r7, #0]
 800804e:	68da      	ldr	r2, [r3, #12]
 8008050:	69fb      	ldr	r3, [r7, #28]
 8008052:	005b      	lsls	r3, r3, #1
 8008054:	fa02 f303 	lsl.w	r3, r2, r3
 8008058:	69ba      	ldr	r2, [r7, #24]
 800805a:	4313      	orrs	r3, r2
 800805c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	69ba      	ldr	r2, [r7, #24]
 8008062:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	685b      	ldr	r3, [r3, #4]
 8008068:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800806a:	2201      	movs	r2, #1
 800806c:	69fb      	ldr	r3, [r7, #28]
 800806e:	fa02 f303 	lsl.w	r3, r2, r3
 8008072:	43db      	mvns	r3, r3
 8008074:	69ba      	ldr	r2, [r7, #24]
 8008076:	4013      	ands	r3, r2
 8008078:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	685b      	ldr	r3, [r3, #4]
 800807e:	091b      	lsrs	r3, r3, #4
 8008080:	f003 0201 	and.w	r2, r3, #1
 8008084:	69fb      	ldr	r3, [r7, #28]
 8008086:	fa02 f303 	lsl.w	r3, r2, r3
 800808a:	69ba      	ldr	r2, [r7, #24]
 800808c:	4313      	orrs	r3, r2
 800808e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	69ba      	ldr	r2, [r7, #24]
 8008094:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	68db      	ldr	r3, [r3, #12]
 800809a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800809c:	69fb      	ldr	r3, [r7, #28]
 800809e:	005b      	lsls	r3, r3, #1
 80080a0:	2203      	movs	r2, #3
 80080a2:	fa02 f303 	lsl.w	r3, r2, r3
 80080a6:	43db      	mvns	r3, r3
 80080a8:	69ba      	ldr	r2, [r7, #24]
 80080aa:	4013      	ands	r3, r2
 80080ac:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	689a      	ldr	r2, [r3, #8]
 80080b2:	69fb      	ldr	r3, [r7, #28]
 80080b4:	005b      	lsls	r3, r3, #1
 80080b6:	fa02 f303 	lsl.w	r3, r2, r3
 80080ba:	69ba      	ldr	r2, [r7, #24]
 80080bc:	4313      	orrs	r3, r2
 80080be:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	69ba      	ldr	r2, [r7, #24]
 80080c4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80080c6:	683b      	ldr	r3, [r7, #0]
 80080c8:	685b      	ldr	r3, [r3, #4]
 80080ca:	2b02      	cmp	r3, #2
 80080cc:	d003      	beq.n	80080d6 <HAL_GPIO_Init+0xee>
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	685b      	ldr	r3, [r3, #4]
 80080d2:	2b12      	cmp	r3, #18
 80080d4:	d123      	bne.n	800811e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80080d6:	69fb      	ldr	r3, [r7, #28]
 80080d8:	08da      	lsrs	r2, r3, #3
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	3208      	adds	r2, #8
 80080de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80080e4:	69fb      	ldr	r3, [r7, #28]
 80080e6:	f003 0307 	and.w	r3, r3, #7
 80080ea:	009b      	lsls	r3, r3, #2
 80080ec:	220f      	movs	r2, #15
 80080ee:	fa02 f303 	lsl.w	r3, r2, r3
 80080f2:	43db      	mvns	r3, r3
 80080f4:	69ba      	ldr	r2, [r7, #24]
 80080f6:	4013      	ands	r3, r2
 80080f8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	691a      	ldr	r2, [r3, #16]
 80080fe:	69fb      	ldr	r3, [r7, #28]
 8008100:	f003 0307 	and.w	r3, r3, #7
 8008104:	009b      	lsls	r3, r3, #2
 8008106:	fa02 f303 	lsl.w	r3, r2, r3
 800810a:	69ba      	ldr	r2, [r7, #24]
 800810c:	4313      	orrs	r3, r2
 800810e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008110:	69fb      	ldr	r3, [r7, #28]
 8008112:	08da      	lsrs	r2, r3, #3
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	3208      	adds	r2, #8
 8008118:	69b9      	ldr	r1, [r7, #24]
 800811a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008124:	69fb      	ldr	r3, [r7, #28]
 8008126:	005b      	lsls	r3, r3, #1
 8008128:	2203      	movs	r2, #3
 800812a:	fa02 f303 	lsl.w	r3, r2, r3
 800812e:	43db      	mvns	r3, r3
 8008130:	69ba      	ldr	r2, [r7, #24]
 8008132:	4013      	ands	r3, r2
 8008134:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008136:	683b      	ldr	r3, [r7, #0]
 8008138:	685b      	ldr	r3, [r3, #4]
 800813a:	f003 0203 	and.w	r2, r3, #3
 800813e:	69fb      	ldr	r3, [r7, #28]
 8008140:	005b      	lsls	r3, r3, #1
 8008142:	fa02 f303 	lsl.w	r3, r2, r3
 8008146:	69ba      	ldr	r2, [r7, #24]
 8008148:	4313      	orrs	r3, r2
 800814a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	69ba      	ldr	r2, [r7, #24]
 8008150:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	685b      	ldr	r3, [r3, #4]
 8008156:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800815a:	2b00      	cmp	r3, #0
 800815c:	f000 80e0 	beq.w	8008320 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008160:	4b2f      	ldr	r3, [pc, #188]	; (8008220 <HAL_GPIO_Init+0x238>)
 8008162:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008166:	4a2e      	ldr	r2, [pc, #184]	; (8008220 <HAL_GPIO_Init+0x238>)
 8008168:	f043 0302 	orr.w	r3, r3, #2
 800816c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8008170:	4b2b      	ldr	r3, [pc, #172]	; (8008220 <HAL_GPIO_Init+0x238>)
 8008172:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008176:	f003 0302 	and.w	r3, r3, #2
 800817a:	60fb      	str	r3, [r7, #12]
 800817c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800817e:	4a29      	ldr	r2, [pc, #164]	; (8008224 <HAL_GPIO_Init+0x23c>)
 8008180:	69fb      	ldr	r3, [r7, #28]
 8008182:	089b      	lsrs	r3, r3, #2
 8008184:	3302      	adds	r3, #2
 8008186:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800818a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800818c:	69fb      	ldr	r3, [r7, #28]
 800818e:	f003 0303 	and.w	r3, r3, #3
 8008192:	009b      	lsls	r3, r3, #2
 8008194:	220f      	movs	r2, #15
 8008196:	fa02 f303 	lsl.w	r3, r2, r3
 800819a:	43db      	mvns	r3, r3
 800819c:	69ba      	ldr	r2, [r7, #24]
 800819e:	4013      	ands	r3, r2
 80081a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	4a20      	ldr	r2, [pc, #128]	; (8008228 <HAL_GPIO_Init+0x240>)
 80081a6:	4293      	cmp	r3, r2
 80081a8:	d052      	beq.n	8008250 <HAL_GPIO_Init+0x268>
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	4a1f      	ldr	r2, [pc, #124]	; (800822c <HAL_GPIO_Init+0x244>)
 80081ae:	4293      	cmp	r3, r2
 80081b0:	d031      	beq.n	8008216 <HAL_GPIO_Init+0x22e>
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	4a1e      	ldr	r2, [pc, #120]	; (8008230 <HAL_GPIO_Init+0x248>)
 80081b6:	4293      	cmp	r3, r2
 80081b8:	d02b      	beq.n	8008212 <HAL_GPIO_Init+0x22a>
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	4a1d      	ldr	r2, [pc, #116]	; (8008234 <HAL_GPIO_Init+0x24c>)
 80081be:	4293      	cmp	r3, r2
 80081c0:	d025      	beq.n	800820e <HAL_GPIO_Init+0x226>
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	4a1c      	ldr	r2, [pc, #112]	; (8008238 <HAL_GPIO_Init+0x250>)
 80081c6:	4293      	cmp	r3, r2
 80081c8:	d01f      	beq.n	800820a <HAL_GPIO_Init+0x222>
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	4a1b      	ldr	r2, [pc, #108]	; (800823c <HAL_GPIO_Init+0x254>)
 80081ce:	4293      	cmp	r3, r2
 80081d0:	d019      	beq.n	8008206 <HAL_GPIO_Init+0x21e>
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	4a1a      	ldr	r2, [pc, #104]	; (8008240 <HAL_GPIO_Init+0x258>)
 80081d6:	4293      	cmp	r3, r2
 80081d8:	d013      	beq.n	8008202 <HAL_GPIO_Init+0x21a>
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	4a19      	ldr	r2, [pc, #100]	; (8008244 <HAL_GPIO_Init+0x25c>)
 80081de:	4293      	cmp	r3, r2
 80081e0:	d00d      	beq.n	80081fe <HAL_GPIO_Init+0x216>
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	4a18      	ldr	r2, [pc, #96]	; (8008248 <HAL_GPIO_Init+0x260>)
 80081e6:	4293      	cmp	r3, r2
 80081e8:	d007      	beq.n	80081fa <HAL_GPIO_Init+0x212>
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	4a17      	ldr	r2, [pc, #92]	; (800824c <HAL_GPIO_Init+0x264>)
 80081ee:	4293      	cmp	r3, r2
 80081f0:	d101      	bne.n	80081f6 <HAL_GPIO_Init+0x20e>
 80081f2:	2309      	movs	r3, #9
 80081f4:	e02d      	b.n	8008252 <HAL_GPIO_Init+0x26a>
 80081f6:	230a      	movs	r3, #10
 80081f8:	e02b      	b.n	8008252 <HAL_GPIO_Init+0x26a>
 80081fa:	2308      	movs	r3, #8
 80081fc:	e029      	b.n	8008252 <HAL_GPIO_Init+0x26a>
 80081fe:	2307      	movs	r3, #7
 8008200:	e027      	b.n	8008252 <HAL_GPIO_Init+0x26a>
 8008202:	2306      	movs	r3, #6
 8008204:	e025      	b.n	8008252 <HAL_GPIO_Init+0x26a>
 8008206:	2305      	movs	r3, #5
 8008208:	e023      	b.n	8008252 <HAL_GPIO_Init+0x26a>
 800820a:	2304      	movs	r3, #4
 800820c:	e021      	b.n	8008252 <HAL_GPIO_Init+0x26a>
 800820e:	2303      	movs	r3, #3
 8008210:	e01f      	b.n	8008252 <HAL_GPIO_Init+0x26a>
 8008212:	2302      	movs	r3, #2
 8008214:	e01d      	b.n	8008252 <HAL_GPIO_Init+0x26a>
 8008216:	2301      	movs	r3, #1
 8008218:	e01b      	b.n	8008252 <HAL_GPIO_Init+0x26a>
 800821a:	bf00      	nop
 800821c:	58000080 	.word	0x58000080
 8008220:	58024400 	.word	0x58024400
 8008224:	58000400 	.word	0x58000400
 8008228:	58020000 	.word	0x58020000
 800822c:	58020400 	.word	0x58020400
 8008230:	58020800 	.word	0x58020800
 8008234:	58020c00 	.word	0x58020c00
 8008238:	58021000 	.word	0x58021000
 800823c:	58021400 	.word	0x58021400
 8008240:	58021800 	.word	0x58021800
 8008244:	58021c00 	.word	0x58021c00
 8008248:	58022000 	.word	0x58022000
 800824c:	58022400 	.word	0x58022400
 8008250:	2300      	movs	r3, #0
 8008252:	69fa      	ldr	r2, [r7, #28]
 8008254:	f002 0203 	and.w	r2, r2, #3
 8008258:	0092      	lsls	r2, r2, #2
 800825a:	4093      	lsls	r3, r2
 800825c:	69ba      	ldr	r2, [r7, #24]
 800825e:	4313      	orrs	r3, r2
 8008260:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008262:	4938      	ldr	r1, [pc, #224]	; (8008344 <HAL_GPIO_Init+0x35c>)
 8008264:	69fb      	ldr	r3, [r7, #28]
 8008266:	089b      	lsrs	r3, r3, #2
 8008268:	3302      	adds	r3, #2
 800826a:	69ba      	ldr	r2, [r7, #24]
 800826c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8008270:	697b      	ldr	r3, [r7, #20]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008276:	693b      	ldr	r3, [r7, #16]
 8008278:	43db      	mvns	r3, r3
 800827a:	69ba      	ldr	r2, [r7, #24]
 800827c:	4013      	ands	r3, r2
 800827e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008280:	683b      	ldr	r3, [r7, #0]
 8008282:	685b      	ldr	r3, [r3, #4]
 8008284:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008288:	2b00      	cmp	r3, #0
 800828a:	d003      	beq.n	8008294 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800828c:	69ba      	ldr	r2, [r7, #24]
 800828e:	693b      	ldr	r3, [r7, #16]
 8008290:	4313      	orrs	r3, r2
 8008292:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8008294:	697b      	ldr	r3, [r7, #20]
 8008296:	69ba      	ldr	r2, [r7, #24]
 8008298:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 800829a:	697b      	ldr	r3, [r7, #20]
 800829c:	685b      	ldr	r3, [r3, #4]
 800829e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80082a0:	693b      	ldr	r3, [r7, #16]
 80082a2:	43db      	mvns	r3, r3
 80082a4:	69ba      	ldr	r2, [r7, #24]
 80082a6:	4013      	ands	r3, r2
 80082a8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	685b      	ldr	r3, [r3, #4]
 80082ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d003      	beq.n	80082be <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80082b6:	69ba      	ldr	r2, [r7, #24]
 80082b8:	693b      	ldr	r3, [r7, #16]
 80082ba:	4313      	orrs	r3, r2
 80082bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80082be:	697b      	ldr	r3, [r7, #20]
 80082c0:	69ba      	ldr	r2, [r7, #24]
 80082c2:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80082c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80082cc:	693b      	ldr	r3, [r7, #16]
 80082ce:	43db      	mvns	r3, r3
 80082d0:	69ba      	ldr	r2, [r7, #24]
 80082d2:	4013      	ands	r3, r2
 80082d4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80082d6:	683b      	ldr	r3, [r7, #0]
 80082d8:	685b      	ldr	r3, [r3, #4]
 80082da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d003      	beq.n	80082ea <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 80082e2:	69ba      	ldr	r2, [r7, #24]
 80082e4:	693b      	ldr	r3, [r7, #16]
 80082e6:	4313      	orrs	r3, r2
 80082e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80082ea:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80082ee:	69bb      	ldr	r3, [r7, #24]
 80082f0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80082f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80082f6:	685b      	ldr	r3, [r3, #4]
 80082f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80082fa:	693b      	ldr	r3, [r7, #16]
 80082fc:	43db      	mvns	r3, r3
 80082fe:	69ba      	ldr	r2, [r7, #24]
 8008300:	4013      	ands	r3, r2
 8008302:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	685b      	ldr	r3, [r3, #4]
 8008308:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800830c:	2b00      	cmp	r3, #0
 800830e:	d003      	beq.n	8008318 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8008310:	69ba      	ldr	r2, [r7, #24]
 8008312:	693b      	ldr	r3, [r7, #16]
 8008314:	4313      	orrs	r3, r2
 8008316:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8008318:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800831c:	69bb      	ldr	r3, [r7, #24]
 800831e:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8008320:	69fb      	ldr	r3, [r7, #28]
 8008322:	3301      	adds	r3, #1
 8008324:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	681a      	ldr	r2, [r3, #0]
 800832a:	69fb      	ldr	r3, [r7, #28]
 800832c:	fa22 f303 	lsr.w	r3, r2, r3
 8008330:	2b00      	cmp	r3, #0
 8008332:	f47f ae63 	bne.w	8007ffc <HAL_GPIO_Init+0x14>
  }
}
 8008336:	bf00      	nop
 8008338:	bf00      	nop
 800833a:	3724      	adds	r7, #36	; 0x24
 800833c:	46bd      	mov	sp, r7
 800833e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008342:	4770      	bx	lr
 8008344:	58000400 	.word	0x58000400

08008348 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008348:	b480      	push	{r7}
 800834a:	b083      	sub	sp, #12
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
 8008350:	460b      	mov	r3, r1
 8008352:	807b      	strh	r3, [r7, #2]
 8008354:	4613      	mov	r3, r2
 8008356:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008358:	787b      	ldrb	r3, [r7, #1]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d003      	beq.n	8008366 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800835e:	887a      	ldrh	r2, [r7, #2]
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8008364:	e003      	b.n	800836e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8008366:	887b      	ldrh	r3, [r7, #2]
 8008368:	041a      	lsls	r2, r3, #16
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	619a      	str	r2, [r3, #24]
}
 800836e:	bf00      	nop
 8008370:	370c      	adds	r7, #12
 8008372:	46bd      	mov	sp, r7
 8008374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008378:	4770      	bx	lr

0800837a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800837a:	b480      	push	{r7}
 800837c:	b085      	sub	sp, #20
 800837e:	af00      	add	r7, sp, #0
 8008380:	6078      	str	r0, [r7, #4]
 8008382:	460b      	mov	r3, r1
 8008384:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	695b      	ldr	r3, [r3, #20]
 800838a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800838c:	887a      	ldrh	r2, [r7, #2]
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	4013      	ands	r3, r2
 8008392:	041a      	lsls	r2, r3, #16
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	43d9      	mvns	r1, r3
 8008398:	887b      	ldrh	r3, [r7, #2]
 800839a:	400b      	ands	r3, r1
 800839c:	431a      	orrs	r2, r3
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	619a      	str	r2, [r3, #24]
}
 80083a2:	bf00      	nop
 80083a4:	3714      	adds	r7, #20
 80083a6:	46bd      	mov	sp, r7
 80083a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ac:	4770      	bx	lr

080083ae <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80083ae:	b580      	push	{r7, lr}
 80083b0:	b084      	sub	sp, #16
 80083b2:	af00      	add	r7, sp, #0
 80083b4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d101      	bne.n	80083c0 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80083bc:	2301      	movs	r3, #1
 80083be:	e041      	b.n	8008444 <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 80083c8:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	f245 5255 	movw	r2, #21845	; 0x5555
 80083d2:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	687a      	ldr	r2, [r7, #4]
 80083da:	6852      	ldr	r2, [r2, #4]
 80083dc:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	687a      	ldr	r2, [r7, #4]
 80083e4:	6892      	ldr	r2, [r2, #8]
 80083e6:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80083e8:	f7ff fcd6 	bl	8007d98 <HAL_GetTick>
 80083ec:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80083ee:	e00f      	b.n	8008410 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80083f0:	f7ff fcd2 	bl	8007d98 <HAL_GetTick>
 80083f4:	4602      	mov	r2, r0
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	1ad3      	subs	r3, r2, r3
 80083fa:	2b30      	cmp	r3, #48	; 0x30
 80083fc:	d908      	bls.n	8008410 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	68db      	ldr	r3, [r3, #12]
 8008404:	f003 0307 	and.w	r3, r3, #7
 8008408:	2b00      	cmp	r3, #0
 800840a:	d001      	beq.n	8008410 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 800840c:	2303      	movs	r3, #3
 800840e:	e019      	b.n	8008444 <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	68db      	ldr	r3, [r3, #12]
 8008416:	f003 0307 	and.w	r3, r3, #7
 800841a:	2b00      	cmp	r3, #0
 800841c:	d1e8      	bne.n	80083f0 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	691a      	ldr	r2, [r3, #16]
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	68db      	ldr	r3, [r3, #12]
 8008428:	429a      	cmp	r2, r3
 800842a:	d005      	beq.n	8008438 <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	687a      	ldr	r2, [r7, #4]
 8008432:	68d2      	ldr	r2, [r2, #12]
 8008434:	611a      	str	r2, [r3, #16]
 8008436:	e004      	b.n	8008442 <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8008440:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008442:	2300      	movs	r3, #0
}
 8008444:	4618      	mov	r0, r3
 8008446:	3710      	adds	r7, #16
 8008448:	46bd      	mov	sp, r7
 800844a:	bd80      	pop	{r7, pc}

0800844c <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800844c:	b480      	push	{r7}
 800844e:	b083      	sub	sp, #12
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800845c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800845e:	2300      	movs	r3, #0
}
 8008460:	4618      	mov	r0, r3
 8008462:	370c      	adds	r7, #12
 8008464:	46bd      	mov	sp, r7
 8008466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846a:	4770      	bx	lr

0800846c <HAL_MDMA_Init>:
  * @param  hmdma: Pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 800846c:	b580      	push	{r7, lr}
 800846e:	b084      	sub	sp, #16
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008474:	f7ff fc90 	bl	8007d98 <HAL_GetTick>
 8008478:	60f8      	str	r0, [r7, #12]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d101      	bne.n	8008484 <HAL_MDMA_Init+0x18>
  {
    return HAL_ERROR;
 8008480:	2301      	movs	r3, #1
 8008482:	e03b      	b.n	80084fc <HAL_MDMA_Init+0x90>
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.SourceBlockAddressOffset));
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.DestBlockAddressOffset));


  /* Allocate lock resource */
  __HAL_UNLOCK(hmdma);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2200      	movs	r2, #0
 8008488:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change MDMA peripheral state */
  hmdma->State = HAL_MDMA_STATE_BUSY;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2202      	movs	r2, #2
 8008490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the MDMA channel */
  __HAL_MDMA_DISABLE(hmdma);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	68da      	ldr	r2, [r3, #12]
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f022 0201 	bic.w	r2, r2, #1
 80084a2:	60da      	str	r2, [r3, #12]

  /* Check if the MDMA channel is effectively disabled */
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 80084a4:	e00f      	b.n	80084c6 <HAL_MDMA_Init+0x5a>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_MDMA_ABORT)
 80084a6:	f7ff fc77 	bl	8007d98 <HAL_GetTick>
 80084aa:	4602      	mov	r2, r0
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	1ad3      	subs	r3, r2, r3
 80084b0:	2b05      	cmp	r3, #5
 80084b2:	d908      	bls.n	80084c6 <HAL_MDMA_Init+0x5a>
    {
      /* Update error code */
      hmdma->ErrorCode = HAL_MDMA_ERROR_TIMEOUT;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	2240      	movs	r2, #64	; 0x40
 80084b8:	669a      	str	r2, [r3, #104]	; 0x68

      /* Change the MDMA state */
      hmdma->State = HAL_MDMA_STATE_ERROR;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2203      	movs	r2, #3
 80084be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      return HAL_ERROR;
 80084c2:	2301      	movs	r3, #1
 80084c4:	e01a      	b.n	80084fc <HAL_MDMA_Init+0x90>
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	68db      	ldr	r3, [r3, #12]
 80084cc:	f003 0301 	and.w	r3, r3, #1
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d1e8      	bne.n	80084a6 <HAL_MDMA_Init+0x3a>
    }
  }

  /* Initialize the MDMA channel registers */
  MDMA_Init(hmdma);
 80084d4:	6878      	ldr	r0, [r7, #4]
 80084d6:	f000 fad5 	bl	8008a84 <MDMA_Init>

  /* Reset the MDMA first/last linkedlist node addresses and node counter */
  hmdma->FirstLinkedListNodeAddress  = 0;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	2200      	movs	r2, #0
 80084de:	65da      	str	r2, [r3, #92]	; 0x5c
  hmdma->LastLinkedListNodeAddress   = 0;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	2200      	movs	r2, #0
 80084e4:	661a      	str	r2, [r3, #96]	; 0x60
  hmdma->LinkedListNodeCounter  = 0;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	2200      	movs	r2, #0
 80084ea:	665a      	str	r2, [r3, #100]	; 0x64

  /* Initialize the error code */
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2200      	movs	r2, #0
 80084f0:	669a      	str	r2, [r3, #104]	; 0x68

  /* Initialize the MDMA state */
  hmdma->State = HAL_MDMA_STATE_READY;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	2201      	movs	r2, #1
 80084f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80084fa:	2300      	movs	r3, #0
}
 80084fc:	4618      	mov	r0, r3
 80084fe:	3710      	adds	r7, #16
 8008500:	46bd      	mov	sp, r7
 8008502:	bd80      	pop	{r7, pc}

08008504 <HAL_MDMA_ConfigPostRequestMask>:
  * @param  MaskData:    specifies the value to be written to MaskAddress after a request is served.
  *                      MaskAddress and MaskData could be used to automatically clear a peripheral flag when the request is served.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_ConfigPostRequestMask(MDMA_HandleTypeDef *hmdma, uint32_t MaskAddress, uint32_t MaskData)
{
 8008504:	b480      	push	{r7}
 8008506:	b087      	sub	sp, #28
 8008508:	af00      	add	r7, sp, #0
 800850a:	60f8      	str	r0, [r7, #12]
 800850c:	60b9      	str	r1, [r7, #8]
 800850e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8008510:	2300      	movs	r3, #0
 8008512:	75fb      	strb	r3, [r7, #23]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d101      	bne.n	800851e <HAL_MDMA_ConfigPostRequestMask+0x1a>
  {
    return HAL_ERROR;
 800851a:	2301      	movs	r3, #1
 800851c:	e03e      	b.n	800859c <HAL_MDMA_ConfigPostRequestMask+0x98>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008524:	2b01      	cmp	r3, #1
 8008526:	d101      	bne.n	800852c <HAL_MDMA_ConfigPostRequestMask+0x28>
 8008528:	2302      	movs	r3, #2
 800852a:	e037      	b.n	800859c <HAL_MDMA_ConfigPostRequestMask+0x98>
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	2201      	movs	r2, #1
 8008530:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800853a:	b2db      	uxtb	r3, r3
 800853c:	2b01      	cmp	r3, #1
 800853e:	d126      	bne.n	800858e <HAL_MDMA_ConfigPostRequestMask+0x8a>
  {
    /* if HW request set Post Request MaskAddress and MaskData,  */
    if((hmdma->Instance->CTCR & MDMA_CTCR_SWRM) == 0U)
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	691b      	ldr	r3, [r3, #16]
 8008546:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800854a:	2b00      	cmp	r3, #0
 800854c:	d11c      	bne.n	8008588 <HAL_MDMA_ConfigPostRequestMask+0x84>
    {
      /* Set the HW request clear Mask and Data */
      hmdma->Instance->CMAR = MaskAddress;
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	68ba      	ldr	r2, [r7, #8]
 8008554:	631a      	str	r2, [r3, #48]	; 0x30
      hmdma->Instance->CMDR = MaskData;
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	687a      	ldr	r2, [r7, #4]
 800855c:	635a      	str	r2, [r3, #52]	; 0x34
      -If the request is done by SW : BWM could be set to 1 or 0.
      -If the request is done by a peripheral :
         If mask address not set (0) => BWM must be set to 0
         If mask address set (different than 0) => BWM could be set to 1 or 0
      */
      if(MaskAddress == 0U)
 800855e:	68bb      	ldr	r3, [r7, #8]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d108      	bne.n	8008576 <HAL_MDMA_ConfigPostRequestMask+0x72>
      {
        hmdma->Instance->CTCR &=  ~MDMA_CTCR_BWM;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	691a      	ldr	r2, [r3, #16]
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8008572:	611a      	str	r2, [r3, #16]
 8008574:	e00d      	b.n	8008592 <HAL_MDMA_ConfigPostRequestMask+0x8e>
      }
      else
      {
        hmdma->Instance->CTCR |=  MDMA_CTCR_BWM;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	691a      	ldr	r2, [r3, #16]
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8008584:	611a      	str	r2, [r3, #16]
 8008586:	e004      	b.n	8008592 <HAL_MDMA_ConfigPostRequestMask+0x8e>
      }
    }
    else
    {
      /* Return error status */
      status =  HAL_ERROR;
 8008588:	2301      	movs	r3, #1
 800858a:	75fb      	strb	r3, [r7, #23]
 800858c:	e001      	b.n	8008592 <HAL_MDMA_ConfigPostRequestMask+0x8e>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 800858e:	2301      	movs	r3, #1
 8008590:	75fb      	strb	r3, [r7, #23]
  }
  /* Release Lock */
  __HAL_UNLOCK(hmdma);
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	2200      	movs	r2, #0
 8008596:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800859a:	7dfb      	ldrb	r3, [r7, #23]
}
 800859c:	4618      	mov	r0, r3
 800859e:	371c      	adds	r7, #28
 80085a0:	46bd      	mov	sp, r7
 80085a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a6:	4770      	bx	lr

080085a8 <HAL_MDMA_Start_IT>:
  * @param  BlockDataLength : The length of a block transfer in bytes
  * @param  BlockCount      : The number of a blocks to be transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Start_IT(MDMA_HandleTypeDef *hmdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t BlockDataLength, uint32_t BlockCount)
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b086      	sub	sp, #24
 80085ac:	af02      	add	r7, sp, #8
 80085ae:	60f8      	str	r0, [r7, #12]
 80085b0:	60b9      	str	r1, [r7, #8]
 80085b2:	607a      	str	r2, [r7, #4]
 80085b4:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_MDMA_TRANSFER_LENGTH(BlockDataLength));
  assert_param(IS_MDMA_BLOCK_COUNT(BlockCount));

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d101      	bne.n	80085c0 <HAL_MDMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 80085bc:	2301      	movs	r3, #1
 80085be:	e070      	b.n	80086a2 <HAL_MDMA_Start_IT+0xfa>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80085c6:	2b01      	cmp	r3, #1
 80085c8:	d101      	bne.n	80085ce <HAL_MDMA_Start_IT+0x26>
 80085ca:	2302      	movs	r3, #2
 80085cc:	e069      	b.n	80086a2 <HAL_MDMA_Start_IT+0xfa>
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	2201      	movs	r2, #1
 80085d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80085dc:	b2db      	uxtb	r3, r3
 80085de:	2b01      	cmp	r3, #1
 80085e0:	d158      	bne.n	8008694 <HAL_MDMA_Start_IT+0xec>
  {
    /* Change MDMA peripheral state */
    hmdma->State = HAL_MDMA_STATE_BUSY;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	2202      	movs	r2, #2
 80085e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Initialize the error code */
    hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	2200      	movs	r2, #0
 80085ee:	669a      	str	r2, [r3, #104]	; 0x68

    /* Disable the peripheral */
    __HAL_MDMA_DISABLE(hmdma);
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	68da      	ldr	r2, [r3, #12]
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	f022 0201 	bic.w	r2, r2, #1
 80085fe:	60da      	str	r2, [r3, #12]

    /* Configure the source, destination address and the data length */
    MDMA_SetConfig(hmdma, SrcAddress, DstAddress, BlockDataLength, BlockCount);
 8008600:	69bb      	ldr	r3, [r7, #24]
 8008602:	9300      	str	r3, [sp, #0]
 8008604:	683b      	ldr	r3, [r7, #0]
 8008606:	687a      	ldr	r2, [r7, #4]
 8008608:	68b9      	ldr	r1, [r7, #8]
 800860a:	68f8      	ldr	r0, [r7, #12]
 800860c:	f000 f9ca 	bl	80089a4 <MDMA_SetConfig>

    /* Enable Common interrupts i.e Transfer Error IT and Channel Transfer Complete IT*/
    __HAL_MDMA_ENABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC));
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	68da      	ldr	r2, [r3, #12]
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	f042 0206 	orr.w	r2, r2, #6
 800861e:	60da      	str	r2, [r3, #12]

    if(hmdma->XferBlockCpltCallback != NULL)
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008624:	2b00      	cmp	r3, #0
 8008626:	d007      	beq.n	8008638 <HAL_MDMA_Start_IT+0x90>
    {
      /* if Block transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BT);
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	68da      	ldr	r2, [r3, #12]
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f042 0210 	orr.w	r2, r2, #16
 8008636:	60da      	str	r2, [r3, #12]
    }

    if(hmdma->XferRepeatBlockCpltCallback != NULL)
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800863c:	2b00      	cmp	r3, #0
 800863e:	d007      	beq.n	8008650 <HAL_MDMA_Start_IT+0xa8>
    {
      /* if Repeated Block transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BRT);
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	68da      	ldr	r2, [r3, #12]
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f042 0208 	orr.w	r2, r2, #8
 800864e:	60da      	str	r2, [r3, #12]
    }

    if(hmdma->XferBufferCpltCallback != NULL)
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008654:	2b00      	cmp	r3, #0
 8008656:	d007      	beq.n	8008668 <HAL_MDMA_Start_IT+0xc0>
    {
      /* if buffer transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BFTC);
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	68da      	ldr	r2, [r3, #12]
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	f042 0220 	orr.w	r2, r2, #32
 8008666:	60da      	str	r2, [r3, #12]
    }

    /* Enable the Peripheral */
    __HAL_MDMA_ENABLE(hmdma);
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	68da      	ldr	r2, [r3, #12]
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f042 0201 	orr.w	r2, r2, #1
 8008676:	60da      	str	r2, [r3, #12]

    if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	685b      	ldr	r3, [r3, #4]
 800867c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008680:	d10e      	bne.n	80086a0 <HAL_MDMA_Start_IT+0xf8>
    {
      /* activate If SW request mode*/
      hmdma->Instance->CCR |=  MDMA_CCR_SWRQ;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	68da      	ldr	r2, [r3, #12]
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8008690:	60da      	str	r2, [r3, #12]
 8008692:	e005      	b.n	80086a0 <HAL_MDMA_Start_IT+0xf8>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	2200      	movs	r2, #0
 8008698:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Return error status */
    return HAL_BUSY;
 800869c:	2302      	movs	r3, #2
 800869e:	e000      	b.n	80086a2 <HAL_MDMA_Start_IT+0xfa>
  }

  return HAL_OK;
 80086a0:	2300      	movs	r3, #0
}
 80086a2:	4618      	mov	r0, r3
 80086a4:	3710      	adds	r7, #16
 80086a6:	46bd      	mov	sp, r7
 80086a8:	bd80      	pop	{r7, pc}

080086aa <HAL_MDMA_Abort_IT>:
  * @param  hmdma  : pointer to a MDMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Abort_IT(MDMA_HandleTypeDef *hmdma)
{
 80086aa:	b480      	push	{r7}
 80086ac:	b083      	sub	sp, #12
 80086ae:	af00      	add	r7, sp, #0
 80086b0:	6078      	str	r0, [r7, #4]
  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d101      	bne.n	80086bc <HAL_MDMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80086b8:	2301      	movs	r3, #1
 80086ba:	e017      	b.n	80086ec <HAL_MDMA_Abort_IT+0x42>
  }

  if(HAL_MDMA_STATE_BUSY != hmdma->State)
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086c2:	b2db      	uxtb	r3, r3
 80086c4:	2b02      	cmp	r3, #2
 80086c6:	d004      	beq.n	80086d2 <HAL_MDMA_Abort_IT+0x28>
  {
    /* No transfer ongoing */
    hmdma->ErrorCode = HAL_MDMA_ERROR_NO_XFER;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2280      	movs	r2, #128	; 0x80
 80086cc:	669a      	str	r2, [r3, #104]	; 0x68

    return HAL_ERROR;
 80086ce:	2301      	movs	r3, #1
 80086d0:	e00c      	b.n	80086ec <HAL_MDMA_Abort_IT+0x42>
  }
  else
  {
    /* Set Abort State  */
    hmdma->State = HAL_MDMA_STATE_ABORT;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2204      	movs	r2, #4
 80086d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the stream */
    __HAL_MDMA_DISABLE(hmdma);
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	68da      	ldr	r2, [r3, #12]
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	f022 0201 	bic.w	r2, r2, #1
 80086e8:	60da      	str	r2, [r3, #12]
  }

  return HAL_OK;
 80086ea:	2300      	movs	r3, #0
}
 80086ec:	4618      	mov	r0, r3
 80086ee:	370c      	adds	r7, #12
 80086f0:	46bd      	mov	sp, r7
 80086f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f6:	4770      	bx	lr

080086f8 <HAL_MDMA_IRQHandler>:
  * @param  hmdma: pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval None
  */
void HAL_MDMA_IRQHandler(MDMA_HandleTypeDef *hmdma)
{
 80086f8:	b580      	push	{r7, lr}
 80086fa:	b086      	sub	sp, #24
 80086fc:	af00      	add	r7, sp, #0
 80086fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0;
 8008700:	2300      	movs	r3, #0
 8008702:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8008704:	4b9a      	ldr	r3, [pc, #616]	; (8008970 <HAL_MDMA_IRQHandler+0x278>)
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	4a9a      	ldr	r2, [pc, #616]	; (8008974 <HAL_MDMA_IRQHandler+0x27c>)
 800870a:	fba2 2303 	umull	r2, r3, r2, r3
 800870e:	0a9b      	lsrs	r3, r3, #10
 8008710:	617b      	str	r3, [r7, #20]

  uint32_t generalIntFlag, errorFlag;

  /* General Interrupt Flag management ****************************************/
  generalIntFlag =  1UL << ((((uint32_t)hmdma->Instance - (uint32_t)(MDMA_Channel0))/HAL_MDMA_CHANNEL_SIZE) & 0x1FU);
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	461a      	mov	r2, r3
 8008718:	4b97      	ldr	r3, [pc, #604]	; (8008978 <HAL_MDMA_IRQHandler+0x280>)
 800871a:	4413      	add	r3, r2
 800871c:	099b      	lsrs	r3, r3, #6
 800871e:	f003 031f 	and.w	r3, r3, #31
 8008722:	2201      	movs	r2, #1
 8008724:	fa02 f303 	lsl.w	r3, r2, r3
 8008728:	613b      	str	r3, [r7, #16]
  if((MDMA->GISR0 & generalIntFlag) == 0U)
 800872a:	f04f 43a4 	mov.w	r3, #1375731712	; 0x52000000
 800872e:	681a      	ldr	r2, [r3, #0]
 8008730:	693b      	ldr	r3, [r7, #16]
 8008732:	4013      	ands	r3, r2
 8008734:	2b00      	cmp	r3, #0
 8008736:	f000 812e 	beq.w	8008996 <HAL_MDMA_IRQHandler+0x29e>
  {
    return; /* the  General interrupt flag for the current channel is down , nothing to do */
  }

  /* Transfer Error Interrupt management ***************************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_TE) != 0U))
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	f003 0301 	and.w	r3, r3, #1
 8008744:	2b00      	cmp	r3, #0
 8008746:	d054      	beq.n	80087f2 <HAL_MDMA_IRQHandler+0xfa>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_TE) != 0U)
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	68db      	ldr	r3, [r3, #12]
 800874e:	f003 0302 	and.w	r3, r3, #2
 8008752:	2b00      	cmp	r3, #0
 8008754:	d04d      	beq.n	80087f2 <HAL_MDMA_IRQHandler+0xfa>
    {
      /* Disable the transfer error interrupt */
      __HAL_MDMA_DISABLE_IT(hmdma, MDMA_IT_TE);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	68da      	ldr	r2, [r3, #12]
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	f022 0202 	bic.w	r2, r2, #2
 8008764:	60da      	str	r2, [r3, #12]

      /* Get the transfer error source flag */
      errorFlag = hmdma->Instance->CESR;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	689b      	ldr	r3, [r3, #8]
 800876c:	60fb      	str	r3, [r7, #12]

      if((errorFlag & MDMA_CESR_TED) == 0U)
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008774:	2b00      	cmp	r3, #0
 8008776:	d106      	bne.n	8008786 <HAL_MDMA_IRQHandler+0x8e>
      {
        /* Update error code : Read Transfer error  */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_READ_XFER;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800877c:	f043 0201 	orr.w	r2, r3, #1
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	669a      	str	r2, [r3, #104]	; 0x68
 8008784:	e005      	b.n	8008792 <HAL_MDMA_IRQHandler+0x9a>
      }
      else
      {
        /* Update error code : Write Transfer error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_WRITE_XFER;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800878a:	f043 0202 	orr.w	r2, r3, #2
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	669a      	str	r2, [r3, #104]	; 0x68
      }

      if((errorFlag & MDMA_CESR_TEMD) != 0U)
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008798:	2b00      	cmp	r3, #0
 800879a:	d005      	beq.n	80087a8 <HAL_MDMA_IRQHandler+0xb0>
      {
        /* Update error code : Error Mask Data */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_MASK_DATA;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80087a0:	f043 0204 	orr.w	r2, r3, #4
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	669a      	str	r2, [r3, #104]	; 0x68
      }

      if((errorFlag & MDMA_CESR_TELD) != 0U)
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d005      	beq.n	80087be <HAL_MDMA_IRQHandler+0xc6>
      {
        /* Update error code : Error Linked list */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_LINKED_LIST;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80087b6:	f043 0208 	orr.w	r2, r3, #8
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	669a      	str	r2, [r3, #104]	; 0x68
      }

      if((errorFlag & MDMA_CESR_ASE) != 0U)
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d005      	beq.n	80087d4 <HAL_MDMA_IRQHandler+0xdc>
      {
        /* Update error code : Address/Size alignment error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_ALIGNMENT;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80087cc:	f043 0210 	orr.w	r2, r3, #16
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	669a      	str	r2, [r3, #104]	; 0x68
      }

      if((errorFlag & MDMA_CESR_BSE) != 0U)
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d005      	beq.n	80087ea <HAL_MDMA_IRQHandler+0xf2>
      {
        /* Update error code : Block Size error error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_BLOCK_SIZE;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80087e2:	f043 0220 	orr.w	r2, r3, #32
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	669a      	str	r2, [r3, #104]	; 0x68
      }

      /* Clear the transfer error flags */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_TE);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	2201      	movs	r2, #1
 80087f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* Buffer Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BFTC) != 0U))
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	f003 0310 	and.w	r3, r3, #16
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d012      	beq.n	8008826 <HAL_MDMA_IRQHandler+0x12e>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BFTC) != 0U)
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	68db      	ldr	r3, [r3, #12]
 8008806:	f003 0320 	and.w	r3, r3, #32
 800880a:	2b00      	cmp	r3, #0
 800880c:	d00b      	beq.n	8008826 <HAL_MDMA_IRQHandler+0x12e>
    {
      /* Clear the buffer transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BFTC);
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	2210      	movs	r2, #16
 8008814:	605a      	str	r2, [r3, #4]

      if(hmdma->XferBufferCpltCallback != NULL)
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800881a:	2b00      	cmp	r3, #0
 800881c:	d003      	beq.n	8008826 <HAL_MDMA_IRQHandler+0x12e>
      {
        /* Buffer transfer callback */
        hmdma->XferBufferCpltCallback(hmdma);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008822:	6878      	ldr	r0, [r7, #4]
 8008824:	4798      	blx	r3
      }
    }
  }

  /* Block Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BT) != 0U))
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	f003 0308 	and.w	r3, r3, #8
 8008830:	2b00      	cmp	r3, #0
 8008832:	d012      	beq.n	800885a <HAL_MDMA_IRQHandler+0x162>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BT) != 0U)
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	68db      	ldr	r3, [r3, #12]
 800883a:	f003 0310 	and.w	r3, r3, #16
 800883e:	2b00      	cmp	r3, #0
 8008840:	d00b      	beq.n	800885a <HAL_MDMA_IRQHandler+0x162>
    {
      /* Clear the block transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BT);
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	2208      	movs	r2, #8
 8008848:	605a      	str	r2, [r3, #4]

      if(hmdma->XferBlockCpltCallback != NULL)
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800884e:	2b00      	cmp	r3, #0
 8008850:	d003      	beq.n	800885a <HAL_MDMA_IRQHandler+0x162>
      {
        /* Block transfer callback */
        hmdma->XferBlockCpltCallback(hmdma);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008856:	6878      	ldr	r0, [r7, #4]
 8008858:	4798      	blx	r3
      }
    }
  }

  /* Repeated Block Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BRT) != 0U))
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	f003 0304 	and.w	r3, r3, #4
 8008864:	2b00      	cmp	r3, #0
 8008866:	d012      	beq.n	800888e <HAL_MDMA_IRQHandler+0x196>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BRT) != 0U)
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	68db      	ldr	r3, [r3, #12]
 800886e:	f003 0308 	and.w	r3, r3, #8
 8008872:	2b00      	cmp	r3, #0
 8008874:	d00b      	beq.n	800888e <HAL_MDMA_IRQHandler+0x196>
    {
      /* Clear the repeat block transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BRT);
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	2204      	movs	r2, #4
 800887c:	605a      	str	r2, [r3, #4]

      if(hmdma->XferRepeatBlockCpltCallback != NULL)
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008882:	2b00      	cmp	r3, #0
 8008884:	d003      	beq.n	800888e <HAL_MDMA_IRQHandler+0x196>
      {
        /* Repeated Block transfer callback */
        hmdma->XferRepeatBlockCpltCallback(hmdma);
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800888a:	6878      	ldr	r0, [r7, #4]
 800888c:	4798      	blx	r3
      }
    }
  }

  /* Channel Transfer Complete Interrupt management ***********************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_CTC) != 0U))
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	f003 0302 	and.w	r3, r3, #2
 8008898:	2b00      	cmp	r3, #0
 800889a:	d039      	beq.n	8008910 <HAL_MDMA_IRQHandler+0x218>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_CTC) != 0U)
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	68db      	ldr	r3, [r3, #12]
 80088a2:	f003 0304 	and.w	r3, r3, #4
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d032      	beq.n	8008910 <HAL_MDMA_IRQHandler+0x218>
    {
      /* Disable all the transfer interrupts */
      __HAL_MDMA_DISABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC | MDMA_IT_BT | MDMA_IT_BRT | MDMA_IT_BFTC));
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	68da      	ldr	r2, [r3, #12]
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	f022 023e 	bic.w	r2, r2, #62	; 0x3e
 80088b8:	60da      	str	r2, [r3, #12]

      if(HAL_MDMA_STATE_ABORT == hmdma->State)
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80088c0:	b2db      	uxtb	r3, r3
 80088c2:	2b04      	cmp	r3, #4
 80088c4:	d110      	bne.n	80088e8 <HAL_MDMA_IRQHandler+0x1f0>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hmdma);
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	2200      	movs	r2, #0
 80088ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        /* Change the DMA state */
        hmdma->State = HAL_MDMA_STATE_READY;
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	2201      	movs	r2, #1
 80088d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        if(hmdma->XferAbortCallback != NULL)
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d05d      	beq.n	800899a <HAL_MDMA_IRQHandler+0x2a2>
        {
          hmdma->XferAbortCallback(hmdma);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80088e2:	6878      	ldr	r0, [r7, #4]
 80088e4:	4798      	blx	r3
        }
        return;
 80088e6:	e058      	b.n	800899a <HAL_MDMA_IRQHandler+0x2a2>
      }

      /* Clear the Channel Transfer Complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_CTC);
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	2202      	movs	r2, #2
 80088ee:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hmdma);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	2200      	movs	r2, #0
 80088f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      /* Change MDMA peripheral state */
      hmdma->State = HAL_MDMA_STATE_READY;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2201      	movs	r2, #1
 80088fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if(hmdma->XferCpltCallback != NULL)
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008904:	2b00      	cmp	r3, #0
 8008906:	d003      	beq.n	8008910 <HAL_MDMA_IRQHandler+0x218>
      {
        /* Channel Transfer Complete callback */
        hmdma->XferCpltCallback(hmdma);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800890c:	6878      	ldr	r0, [r7, #4]
 800890e:	4798      	blx	r3
      }
    }
  }

  /* manage error case */
  if(hmdma->ErrorCode != HAL_MDMA_ERROR_NONE)
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008914:	2b00      	cmp	r3, #0
 8008916:	d041      	beq.n	800899c <HAL_MDMA_IRQHandler+0x2a4>
  {
    hmdma->State = HAL_MDMA_STATE_ABORT;
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	2204      	movs	r2, #4
 800891c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the channel */
    __HAL_MDMA_DISABLE(hmdma);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	68da      	ldr	r2, [r3, #12]
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	f022 0201 	bic.w	r2, r2, #1
 800892e:	60da      	str	r2, [r3, #12]

    do
    {
      if (++count > timeout)
 8008930:	68bb      	ldr	r3, [r7, #8]
 8008932:	3301      	adds	r3, #1
 8008934:	60bb      	str	r3, [r7, #8]
 8008936:	697a      	ldr	r2, [r7, #20]
 8008938:	429a      	cmp	r2, r3
 800893a:	d307      	bcc.n	800894c <HAL_MDMA_IRQHandler+0x254>
      {
        break;
      }
    }
    while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U);
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	68db      	ldr	r3, [r3, #12]
 8008942:	f003 0301 	and.w	r3, r3, #1
 8008946:	2b00      	cmp	r3, #0
 8008948:	d1f2      	bne.n	8008930 <HAL_MDMA_IRQHandler+0x238>
 800894a:	e000      	b.n	800894e <HAL_MDMA_IRQHandler+0x256>
        break;
 800894c:	bf00      	nop

    /* Process Unlocked */
    __HAL_UNLOCK(hmdma);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	2200      	movs	r2, #0
 8008952:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    if((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	68db      	ldr	r3, [r3, #12]
 800895c:	f003 0301 	and.w	r3, r3, #1
 8008960:	2b00      	cmp	r3, #0
 8008962:	d00b      	beq.n	800897c <HAL_MDMA_IRQHandler+0x284>
    {
      /* Change the MDMA state to error if MDMA disable fails */
      hmdma->State = HAL_MDMA_STATE_ERROR;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	2203      	movs	r2, #3
 8008968:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800896c:	e00a      	b.n	8008984 <HAL_MDMA_IRQHandler+0x28c>
 800896e:	bf00      	nop
 8008970:	24009144 	.word	0x24009144
 8008974:	1b4e81b5 	.word	0x1b4e81b5
 8008978:	adffffc0 	.word	0xadffffc0
    }
    else
    {
      /* Change the MDMA state to Ready if MDMA disable success */
      hmdma->State = HAL_MDMA_STATE_READY;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	2201      	movs	r2, #1
 8008980:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }


    if (hmdma->XferErrorCallback != NULL)
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008988:	2b00      	cmp	r3, #0
 800898a:	d007      	beq.n	800899c <HAL_MDMA_IRQHandler+0x2a4>
    {
      /* Transfer error callback */
      hmdma->XferErrorCallback(hmdma);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008990:	6878      	ldr	r0, [r7, #4]
 8008992:	4798      	blx	r3
 8008994:	e002      	b.n	800899c <HAL_MDMA_IRQHandler+0x2a4>
    return; /* the  General interrupt flag for the current channel is down , nothing to do */
 8008996:	bf00      	nop
 8008998:	e000      	b.n	800899c <HAL_MDMA_IRQHandler+0x2a4>
        return;
 800899a:	bf00      	nop
    }
  }
}
 800899c:	3718      	adds	r7, #24
 800899e:	46bd      	mov	sp, r7
 80089a0:	bd80      	pop	{r7, pc}
 80089a2:	bf00      	nop

080089a4 <MDMA_SetConfig>:
  * @param  BlockDataLength : The length of a block transfer in bytes
  * @param  BlockCount: The number of blocks to be transferred
  * @retval HAL status
  */
static void MDMA_SetConfig(MDMA_HandleTypeDef *hmdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t BlockDataLength, uint32_t BlockCount)
{
 80089a4:	b480      	push	{r7}
 80089a6:	b087      	sub	sp, #28
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	60f8      	str	r0, [r7, #12]
 80089ac:	60b9      	str	r1, [r7, #8]
 80089ae:	607a      	str	r2, [r7, #4]
 80089b0:	603b      	str	r3, [r7, #0]
  uint32_t addressMask;

  /* Configure the MDMA Channel data length */
  MODIFY_REG(hmdma->Instance->CBNDTR ,MDMA_CBNDTR_BNDT, (BlockDataLength & MDMA_CBNDTR_BNDT));
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	695a      	ldr	r2, [r3, #20]
 80089b8:	4b31      	ldr	r3, [pc, #196]	; (8008a80 <MDMA_SetConfig+0xdc>)
 80089ba:	4013      	ands	r3, r2
 80089bc:	683a      	ldr	r2, [r7, #0]
 80089be:	f3c2 0110 	ubfx	r1, r2, #0, #17
 80089c2:	68fa      	ldr	r2, [r7, #12]
 80089c4:	6812      	ldr	r2, [r2, #0]
 80089c6:	430b      	orrs	r3, r1
 80089c8:	6153      	str	r3, [r2, #20]

  /* Configure the MDMA block repeat count */
  MODIFY_REG(hmdma->Instance->CBNDTR , MDMA_CBNDTR_BRC , ((BlockCount - 1U) << MDMA_CBNDTR_BRC_Pos) & MDMA_CBNDTR_BRC);
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	695b      	ldr	r3, [r3, #20]
 80089d0:	f3c3 0113 	ubfx	r1, r3, #0, #20
 80089d4:	6a3b      	ldr	r3, [r7, #32]
 80089d6:	3b01      	subs	r3, #1
 80089d8:	051a      	lsls	r2, r3, #20
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	430a      	orrs	r2, r1
 80089e0:	615a      	str	r2, [r3, #20]

  /* Clear all interrupt flags */
  __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_CISR_BRTIF | MDMA_CISR_BTIF | MDMA_CISR_TCIF);
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	221f      	movs	r2, #31
 80089e8:	605a      	str	r2, [r3, #4]

  /* Configure MDMA Channel destination address */
  hmdma->Instance->CDAR = DstAddress;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	687a      	ldr	r2, [r7, #4]
 80089f0:	61da      	str	r2, [r3, #28]

  /* Configure MDMA Channel Source address */
  hmdma->Instance->CSAR = SrcAddress;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	68ba      	ldr	r2, [r7, #8]
 80089f8:	619a      	str	r2, [r3, #24]

  addressMask = SrcAddress & 0xFF000000U;
 80089fa:	68bb      	ldr	r3, [r7, #8]
 80089fc:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8008a00:	617b      	str	r3, [r7, #20]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 8008a02:	697b      	ldr	r3, [r7, #20]
 8008a04:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008a08:	d002      	beq.n	8008a10 <MDMA_SetConfig+0x6c>
 8008a0a:	697b      	ldr	r3, [r7, #20]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d108      	bne.n	8008a22 <MDMA_SetConfig+0x7e>
  {
    /*The AHBSbus is used as source (read operation) on channel x */
    hmdma->Instance->CTBR |= MDMA_CTBR_SBUS;
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8008a1e:	629a      	str	r2, [r3, #40]	; 0x28
 8008a20:	e007      	b.n	8008a32 <MDMA_SetConfig+0x8e>
  }
  else
  {
    /*The AXI bus is used as source (read operation) on channel x */
    hmdma->Instance->CTBR &= (~MDMA_CTBR_SBUS);
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008a30:	629a      	str	r2, [r3, #40]	; 0x28
  }

  addressMask = DstAddress & 0xFF000000U;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8008a38:	617b      	str	r3, [r7, #20]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 8008a3a:	697b      	ldr	r3, [r7, #20]
 8008a3c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008a40:	d002      	beq.n	8008a48 <MDMA_SetConfig+0xa4>
 8008a42:	697b      	ldr	r3, [r7, #20]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d108      	bne.n	8008a5a <MDMA_SetConfig+0xb6>
  {
    /*The AHB bus is used as destination (write operation) on channel x */
    hmdma->Instance->CTBR |= MDMA_CTBR_DBUS;
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008a56:	629a      	str	r2, [r3, #40]	; 0x28
 8008a58:	e007      	b.n	8008a6a <MDMA_SetConfig+0xc6>
  }
  else
  {
    /*The AXI bus is used as destination (write operation) on channel x */
    hmdma->Instance->CTBR &= (~MDMA_CTBR_DBUS);
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8008a68:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Set the linked list register to the first node of the list */
  hmdma->Instance->CLAR = (uint32_t)hmdma->FirstLinkedListNodeAddress;
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	625a      	str	r2, [r3, #36]	; 0x24
}
 8008a74:	bf00      	nop
 8008a76:	371c      	adds	r7, #28
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7e:	4770      	bx	lr
 8008a80:	fffe0000 	.word	0xfffe0000

08008a84 <MDMA_Init>:
  * @param  hmdma:       pointer to a MDMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified MDMA Channel.
  * @retval None
  */
static void MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 8008a84:	b480      	push	{r7}
 8008a86:	b085      	sub	sp, #20
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
  uint32_t blockoffset;

  /* Prepare the MDMA Channel configuration */
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	68d9      	ldr	r1, [r3, #12]
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	691a      	ldr	r2, [r3, #16]
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	430a      	orrs	r2, r1
 8008a9a:	60da      	str	r2, [r3, #12]

  /* Write new CTCR Register value */
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	695a      	ldr	r2, [r3, #20]
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	699b      	ldr	r3, [r3, #24]
 8008aa4:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	69db      	ldr	r3, [r3, #28]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8008aaa:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	6a1b      	ldr	r3, [r3, #32]
 8008ab0:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 8008ab6:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008abc:	431a      	orrs	r2, r3
                           hmdma->Init.DestBurst                                   | \
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 8008ac2:	431a      	orrs	r2, r3
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ac8:	3b01      	subs	r3, #1
 8008aca:	049b      	lsls	r3, r3, #18
                           hmdma->Init.DestBurst                                   | \
 8008acc:	ea42 0103 	orr.w	r1, r2, r3
                           hmdma->Init.TransferTriggerMode;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	689a      	ldr	r2, [r3, #8]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8008ad8:	430a      	orrs	r2, r1
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8008ada:	611a      	str	r2, [r3, #16]

  /* If SW request set the CTCR register to SW Request Mode */
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	685b      	ldr	r3, [r3, #4]
 8008ae0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ae4:	d107      	bne.n	8008af6 <MDMA_Init+0x72>
    -If the request is done by SW : BWM could be set to 1 or 0.
    -If the request is done by a peripheral :
    If mask address not set (0) => BWM must be set to 0
    If mask address set (different than 0) => BWM could be set to 1 or 0
    */
    hmdma->Instance->CTCR |= (MDMA_CTCR_SWRM | MDMA_CTCR_BWM);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	691a      	ldr	r2, [r3, #16]
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
 8008af4:	611a      	str	r2, [r3, #16]
  }

  /* Reset CBNDTR Register */
  hmdma->Instance->CBNDTR = 0;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	2200      	movs	r2, #0
 8008afc:	615a      	str	r2, [r3, #20]

  /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */
  if(hmdma->Init.SourceBlockAddressOffset < 0)
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	da11      	bge.n	8008b2a <MDMA_Init+0xa6>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	695a      	ldr	r2, [r3, #20]
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8008b14:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : source repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.SourceBlockAddressOffset);
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b1a:	425b      	negs	r3, r3
 8008b1c:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	68fa      	ldr	r2, [r7, #12]
 8008b24:	b292      	uxth	r2, r2
 8008b26:	621a      	str	r2, [r3, #32]
 8008b28:	e006      	b.n	8008b38 <MDMA_Init+0xb4>
  }
  else
  {
    /* Write new CBRUR Register value : source repeat block offset */
    hmdma->Instance->CBRUR = (((uint32_t)hmdma->Init.SourceBlockAddressOffset) & 0x0000FFFFU);
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b2e:	461a      	mov	r2, r3
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	b292      	uxth	r2, r2
 8008b36:	621a      	str	r2, [r3, #32]
  }

  /* If block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */
  if(hmdma->Init.DestBlockAddressOffset < 0)
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	da15      	bge.n	8008b6c <MDMA_Init+0xe8>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRDUM;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	695a      	ldr	r2, [r3, #20]
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8008b4e:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : destination repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.DestBlockAddressOffset);
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b54:	425b      	negs	r3, r3
 8008b56:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	6a19      	ldr	r1, [r3, #32]
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	041a      	lsls	r2, r3, #16
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	430a      	orrs	r2, r1
 8008b68:	621a      	str	r2, [r3, #32]
 8008b6a:	e009      	b.n	8008b80 <MDMA_Init+0xfc>
  }
  else
  {
    /*write new CBRUR Register value : destination repeat block offset */
    hmdma->Instance->CBRUR |= ((((uint32_t)hmdma->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	6a19      	ldr	r1, [r3, #32]
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b76:	041a      	lsls	r2, r3, #16
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	430a      	orrs	r2, r1
 8008b7e:	621a      	str	r2, [r3, #32]
  }

  /* if HW request set the HW request and the requet CleraMask and ClearData MaskData, */
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	685b      	ldr	r3, [r3, #4]
 8008b84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b88:	d006      	beq.n	8008b98 <MDMA_Init+0x114>
  {
    /* Set the HW request in CTRB register  */
    hmdma->Instance->CTBR = hmdma->Init.Request & MDMA_CTBR_TSEL;
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	685a      	ldr	r2, [r3, #4]
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	b2d2      	uxtb	r2, r2
 8008b94:	629a      	str	r2, [r3, #40]	; 0x28
 8008b96:	e003      	b.n	8008ba0 <MDMA_Init+0x11c>
  }
  else /* SW request : reset the CTBR register */
  {
    hmdma->Instance->CTBR = 0;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	2200      	movs	r2, #0
 8008b9e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Write Link Address Register */
  hmdma->Instance->CLAR =  0;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	625a      	str	r2, [r3, #36]	; 0x24
}
 8008ba8:	bf00      	nop
 8008baa:	3714      	adds	r7, #20
 8008bac:	46bd      	mov	sp, r7
 8008bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb2:	4770      	bx	lr

08008bb4 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b084      	sub	sp, #16
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8008bbc:	4b19      	ldr	r3, [pc, #100]	; (8008c24 <HAL_PWREx_ConfigSupply+0x70>)
 8008bbe:	68db      	ldr	r3, [r3, #12]
 8008bc0:	f003 0304 	and.w	r3, r3, #4
 8008bc4:	2b04      	cmp	r3, #4
 8008bc6:	d00a      	beq.n	8008bde <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8008bc8:	4b16      	ldr	r3, [pc, #88]	; (8008c24 <HAL_PWREx_ConfigSupply+0x70>)
 8008bca:	68db      	ldr	r3, [r3, #12]
 8008bcc:	f003 0307 	and.w	r3, r3, #7
 8008bd0:	687a      	ldr	r2, [r7, #4]
 8008bd2:	429a      	cmp	r2, r3
 8008bd4:	d001      	beq.n	8008bda <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8008bd6:	2301      	movs	r3, #1
 8008bd8:	e01f      	b.n	8008c1a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8008bda:	2300      	movs	r3, #0
 8008bdc:	e01d      	b.n	8008c1a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8008bde:	4b11      	ldr	r3, [pc, #68]	; (8008c24 <HAL_PWREx_ConfigSupply+0x70>)
 8008be0:	68db      	ldr	r3, [r3, #12]
 8008be2:	f023 0207 	bic.w	r2, r3, #7
 8008be6:	490f      	ldr	r1, [pc, #60]	; (8008c24 <HAL_PWREx_ConfigSupply+0x70>)
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	4313      	orrs	r3, r2
 8008bec:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8008bee:	f7ff f8d3 	bl	8007d98 <HAL_GetTick>
 8008bf2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8008bf4:	e009      	b.n	8008c0a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8008bf6:	f7ff f8cf 	bl	8007d98 <HAL_GetTick>
 8008bfa:	4602      	mov	r2, r0
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	1ad3      	subs	r3, r2, r3
 8008c00:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008c04:	d901      	bls.n	8008c0a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8008c06:	2301      	movs	r3, #1
 8008c08:	e007      	b.n	8008c1a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8008c0a:	4b06      	ldr	r3, [pc, #24]	; (8008c24 <HAL_PWREx_ConfigSupply+0x70>)
 8008c0c:	685b      	ldr	r3, [r3, #4]
 8008c0e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008c12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c16:	d1ee      	bne.n	8008bf6 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8008c18:	2300      	movs	r3, #0
}
 8008c1a:	4618      	mov	r0, r3
 8008c1c:	3710      	adds	r7, #16
 8008c1e:	46bd      	mov	sp, r7
 8008c20:	bd80      	pop	{r7, pc}
 8008c22:	bf00      	nop
 8008c24:	58024800 	.word	0x58024800

08008c28 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8008c28:	b580      	push	{r7, lr}
 8008c2a:	b086      	sub	sp, #24
 8008c2c:	af02      	add	r7, sp, #8
 8008c2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8008c30:	f7ff f8b2 	bl	8007d98 <HAL_GetTick>
 8008c34:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d101      	bne.n	8008c40 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8008c3c:	2301      	movs	r3, #1
 8008c3e:	e05f      	b.n	8008d00 <HAL_QSPI_Init+0xd8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008c46:	b2db      	uxtb	r3, r3
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d107      	bne.n	8008c5c <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8008c4c:	6878      	ldr	r0, [r7, #4]
 8008c4e:	f7fe f8bb 	bl	8006dc8 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8008c52:	f241 3188 	movw	r1, #5000	; 0x1388
 8008c56:	6878      	ldr	r0, [r7, #4]
 8008c58:	f000 fc00 	bl	800945c <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	689b      	ldr	r3, [r3, #8]
 8008c6a:	3b01      	subs	r3, #1
 8008c6c:	021a      	lsls	r2, r3, #8
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	430a      	orrs	r2, r1
 8008c74:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008c7a:	9300      	str	r3, [sp, #0]
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	2200      	movs	r2, #0
 8008c80:	2120      	movs	r1, #32
 8008c82:	6878      	ldr	r0, [r7, #4]
 8008c84:	f000 fc65 	bl	8009552 <QSPI_WaitFlagStateUntilTimeout>
 8008c88:	4603      	mov	r3, r0
 8008c8a:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8008c8c:	7afb      	ldrb	r3, [r7, #11]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d135      	bne.n	8008cfe <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	681a      	ldr	r2, [r3, #0]
 8008c98:	4b1b      	ldr	r3, [pc, #108]	; (8008d08 <HAL_QSPI_Init+0xe0>)
 8008c9a:	4013      	ands	r3, r2
 8008c9c:	687a      	ldr	r2, [r7, #4]
 8008c9e:	6852      	ldr	r2, [r2, #4]
 8008ca0:	0611      	lsls	r1, r2, #24
 8008ca2:	687a      	ldr	r2, [r7, #4]
 8008ca4:	68d2      	ldr	r2, [r2, #12]
 8008ca6:	4311      	orrs	r1, r2
 8008ca8:	687a      	ldr	r2, [r7, #4]
 8008caa:	69d2      	ldr	r2, [r2, #28]
 8008cac:	4311      	orrs	r1, r2
 8008cae:	687a      	ldr	r2, [r7, #4]
 8008cb0:	6a12      	ldr	r2, [r2, #32]
 8008cb2:	4311      	orrs	r1, r2
 8008cb4:	687a      	ldr	r2, [r7, #4]
 8008cb6:	6812      	ldr	r2, [r2, #0]
 8008cb8:	430b      	orrs	r3, r1
 8008cba:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	685a      	ldr	r2, [r3, #4]
 8008cc2:	4b12      	ldr	r3, [pc, #72]	; (8008d0c <HAL_QSPI_Init+0xe4>)
 8008cc4:	4013      	ands	r3, r2
 8008cc6:	687a      	ldr	r2, [r7, #4]
 8008cc8:	6912      	ldr	r2, [r2, #16]
 8008cca:	0411      	lsls	r1, r2, #16
 8008ccc:	687a      	ldr	r2, [r7, #4]
 8008cce:	6952      	ldr	r2, [r2, #20]
 8008cd0:	4311      	orrs	r1, r2
 8008cd2:	687a      	ldr	r2, [r7, #4]
 8008cd4:	6992      	ldr	r2, [r2, #24]
 8008cd6:	4311      	orrs	r1, r2
 8008cd8:	687a      	ldr	r2, [r7, #4]
 8008cda:	6812      	ldr	r2, [r2, #0]
 8008cdc:	430b      	orrs	r3, r1
 8008cde:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	681a      	ldr	r2, [r3, #0]
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	f042 0201 	orr.w	r2, r2, #1
 8008cee:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	2201      	movs	r2, #1
 8008cfa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 8008cfe:	7afb      	ldrb	r3, [r7, #11]
}
 8008d00:	4618      	mov	r0, r3
 8008d02:	3710      	adds	r7, #16
 8008d04:	46bd      	mov	sp, r7
 8008d06:	bd80      	pop	{r7, pc}
 8008d08:	00ffff2f 	.word	0x00ffff2f
 8008d0c:	ffe0f8fe 	.word	0xffe0f8fe

08008d10 <HAL_QSPI_IRQHandler>:
  * @brief Handle QSPI interrupt request.
  * @param hqspi : QSPI handle
  * @retval None
  */
void HAL_QSPI_IRQHandler(QSPI_HandleTypeDef *hqspi)
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b086      	sub	sp, #24
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	6078      	str	r0, [r7, #4]
  __IO uint32_t *data_reg;
  uint32_t flag = READ_REG(hqspi->Instance->SR);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	689b      	ldr	r3, [r3, #8]
 8008d1e:	617b      	str	r3, [r7, #20]
  uint32_t itsource = READ_REG(hqspi->Instance->CR);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	613b      	str	r3, [r7, #16]

  /* QSPI Fifo Threshold interrupt occurred ----------------------------------*/
  if(((flag & QSPI_FLAG_FT) != 0U) && ((itsource & QSPI_IT_FT) != 0U))
 8008d28:	697b      	ldr	r3, [r7, #20]
 8008d2a:	f003 0304 	and.w	r3, r3, #4
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d064      	beq.n	8008dfc <HAL_QSPI_IRQHandler+0xec>
 8008d32:	693b      	ldr	r3, [r7, #16]
 8008d34:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d05f      	beq.n	8008dfc <HAL_QSPI_IRQHandler+0xec>
  {
    data_reg = &hqspi->Instance->DR;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	3320      	adds	r3, #32
 8008d42:	60fb      	str	r3, [r7, #12]

    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008d4a:	b2db      	uxtb	r3, r3
 8008d4c:	2b12      	cmp	r3, #18
 8008d4e:	d125      	bne.n	8008d9c <HAL_QSPI_IRQHandler+0x8c>
    {
      /* Transmission process */
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 8008d50:	e01c      	b.n	8008d8c <HAL_QSPI_IRQHandler+0x7c>
      {
        if (hqspi->TxXferCount > 0U)
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d00f      	beq.n	8008d7a <HAL_QSPI_IRQHandler+0x6a>
        {
          /* Fill the FIFO until the threshold is reached */
          *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d5e:	781a      	ldrb	r2, [r3, #0]
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	701a      	strb	r2, [r3, #0]
          hqspi->pTxBuffPtr++;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d68:	1c5a      	adds	r2, r3, #1
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	625a      	str	r2, [r3, #36]	; 0x24
          hqspi->TxXferCount--;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d72:	1e5a      	subs	r2, r3, #1
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	62da      	str	r2, [r3, #44]	; 0x2c
 8008d78:	e008      	b.n	8008d8c <HAL_QSPI_IRQHandler+0x7c>
        }
        else
        {
          /* No more data available for the transfer */
          /* Disable the QSPI FIFO Threshold Interrupt */
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	681a      	ldr	r2, [r3, #0]
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008d88:	601a      	str	r2, [r3, #0]
          break;
 8008d8a:	e033      	b.n	8008df4 <HAL_QSPI_IRQHandler+0xe4>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	689b      	ldr	r3, [r3, #8]
 8008d92:	f003 0304 	and.w	r3, r3, #4
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d1db      	bne.n	8008d52 <HAL_QSPI_IRQHandler+0x42>
 8008d9a:	e02b      	b.n	8008df4 <HAL_QSPI_IRQHandler+0xe4>
        }
      }
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008da2:	b2db      	uxtb	r3, r3
 8008da4:	2b22      	cmp	r3, #34	; 0x22
 8008da6:	d125      	bne.n	8008df4 <HAL_QSPI_IRQHandler+0xe4>
    {
      /* Receiving Process */
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 8008da8:	e01d      	b.n	8008de6 <HAL_QSPI_IRQHandler+0xd6>
      {
        if (hqspi->RxXferCount > 0U)
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d010      	beq.n	8008dd4 <HAL_QSPI_IRQHandler+0xc4>
        {
          /* Read the FIFO until the threshold is reached */
          *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008db6:	68fa      	ldr	r2, [r7, #12]
 8008db8:	7812      	ldrb	r2, [r2, #0]
 8008dba:	b2d2      	uxtb	r2, r2
 8008dbc:	701a      	strb	r2, [r3, #0]
          hqspi->pRxBuffPtr++;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dc2:	1c5a      	adds	r2, r3, #1
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	631a      	str	r2, [r3, #48]	; 0x30
          hqspi->RxXferCount--;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dcc:	1e5a      	subs	r2, r3, #1
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	639a      	str	r2, [r3, #56]	; 0x38
 8008dd2:	e008      	b.n	8008de6 <HAL_QSPI_IRQHandler+0xd6>
        }
        else
        {
          /* All data have been received for the transfer */
          /* Disable the QSPI FIFO Threshold Interrupt */
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	681a      	ldr	r2, [r3, #0]
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008de2:	601a      	str	r2, [r3, #0]
          break;
 8008de4:	e006      	b.n	8008df4 <HAL_QSPI_IRQHandler+0xe4>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	689b      	ldr	r3, [r3, #8]
 8008dec:	f003 0304 	and.w	r3, r3, #4
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d1da      	bne.n	8008daa <HAL_QSPI_IRQHandler+0x9a>

    /* FIFO Threshold callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->FifoThresholdCallback(hqspi);
#else
    HAL_QSPI_FifoThresholdCallback(hqspi);
 8008df4:	6878      	ldr	r0, [r7, #4]
 8008df6:	f000 fab7 	bl	8009368 <HAL_QSPI_FifoThresholdCallback>
 8008dfa:	e13c      	b.n	8009076 <HAL_QSPI_IRQHandler+0x366>
#endif
  }

  /* QSPI Transfer Complete interrupt occurred -------------------------------*/
  else if(((flag & QSPI_FLAG_TC) != 0U) && ((itsource & QSPI_IT_TC) != 0U))
 8008dfc:	697b      	ldr	r3, [r7, #20]
 8008dfe:	f003 0302 	and.w	r3, r3, #2
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	f000 80b0 	beq.w	8008f68 <HAL_QSPI_IRQHandler+0x258>
 8008e08:	693b      	ldr	r3, [r7, #16]
 8008e0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	f000 80aa 	beq.w	8008f68 <HAL_QSPI_IRQHandler+0x258>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TC);
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	2202      	movs	r2, #2
 8008e1a:	60da      	str	r2, [r3, #12]

    /* Disable the QSPI FIFO Threshold, Transfer Error and Transfer complete Interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	681a      	ldr	r2, [r3, #0]
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 8008e2a:	601a      	str	r2, [r3, #0]

    /* Transfer complete callback */
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008e32:	b2db      	uxtb	r3, r3
 8008e34:	2b12      	cmp	r3, #18
 8008e36:	d120      	bne.n	8008e7a <HAL_QSPI_IRQHandler+0x16a>
    {
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	f003 0304 	and.w	r3, r3, #4
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d011      	beq.n	8008e6a <HAL_QSPI_IRQHandler+0x15a>
      {
        /* Disable using MDMA by clearing DMAEN, note that DMAEN bit is "reserved"
           but no impact on H7 HW and it minimize the cost in the footprint */
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	681a      	ldr	r2, [r3, #0]
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	f022 0204 	bic.w	r2, r2, #4
 8008e54:	601a      	str	r2, [r3, #0]

        /* Disable the MDMA channel */
        __HAL_MDMA_DISABLE(hqspi->hmdma);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	68da      	ldr	r2, [r3, #12]
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f022 0201 	bic.w	r2, r2, #1
 8008e68:	60da      	str	r2, [r3, #12]
      }


      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	2201      	movs	r2, #1
 8008e6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* TX Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->TxCpltCallback(hqspi);
#else
      HAL_QSPI_TxCpltCallback(hqspi);
 8008e72:	6878      	ldr	r0, [r7, #4]
 8008e74:	f7f7 ff78 	bl	8000d68 <HAL_QSPI_TxCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8008e78:	e0fa      	b.n	8009070 <HAL_QSPI_IRQHandler+0x360>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008e80:	b2db      	uxtb	r3, r3
 8008e82:	2b22      	cmp	r3, #34	; 0x22
 8008e84:	d143      	bne.n	8008f0e <HAL_QSPI_IRQHandler+0x1fe>
    {
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	f003 0304 	and.w	r3, r3, #4
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d012      	beq.n	8008eba <HAL_QSPI_IRQHandler+0x1aa>
      {
        /* Disable using MDMA by clearing DMAEN, note that DMAEN bit is "reserved"
           but no impact on H7 HW and it minimize the cost in the footprint */
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	681a      	ldr	r2, [r3, #0]
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	f022 0204 	bic.w	r2, r2, #4
 8008ea2:	601a      	str	r2, [r3, #0]

        /* Disable the MDMA channel */
        __HAL_MDMA_DISABLE(hqspi->hmdma);
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	68da      	ldr	r2, [r3, #12]
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	f022 0201 	bic.w	r2, r2, #1
 8008eb6:	60da      	str	r2, [r3, #12]
 8008eb8:	e021      	b.n	8008efe <HAL_QSPI_IRQHandler+0x1ee>
      }
      else
      {
        data_reg = &hqspi->Instance->DR;
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	3320      	adds	r3, #32
 8008ec0:	60fb      	str	r3, [r7, #12]
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0U)
 8008ec2:	e013      	b.n	8008eec <HAL_QSPI_IRQHandler+0x1dc>
        {
          if (hqspi->RxXferCount > 0U)
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d017      	beq.n	8008efc <HAL_QSPI_IRQHandler+0x1ec>
          {
            /* Read the last data received in the FIFO until it is empty */
            *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ed0:	68fa      	ldr	r2, [r7, #12]
 8008ed2:	7812      	ldrb	r2, [r2, #0]
 8008ed4:	b2d2      	uxtb	r2, r2
 8008ed6:	701a      	strb	r2, [r3, #0]
            hqspi->pRxBuffPtr++;
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008edc:	1c5a      	adds	r2, r3, #1
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	631a      	str	r2, [r3, #48]	; 0x30
            hqspi->RxXferCount--;
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ee6:	1e5a      	subs	r2, r3, #1
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	639a      	str	r2, [r3, #56]	; 0x38
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0U)
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	689b      	ldr	r3, [r3, #8]
 8008ef2:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d1e4      	bne.n	8008ec4 <HAL_QSPI_IRQHandler+0x1b4>
 8008efa:	e000      	b.n	8008efe <HAL_QSPI_IRQHandler+0x1ee>
          }
          else
          {
            /* All data have been received for the transfer */
            break;
 8008efc:	bf00      	nop
        }
      }


      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	2201      	movs	r2, #1
 8008f02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* RX Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->RxCpltCallback(hqspi);
#else
      HAL_QSPI_RxCpltCallback(hqspi);
 8008f06:	6878      	ldr	r0, [r7, #4]
 8008f08:	f000 fa24 	bl	8009354 <HAL_QSPI_RxCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8008f0c:	e0b0      	b.n	8009070 <HAL_QSPI_IRQHandler+0x360>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY)
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008f14:	b2db      	uxtb	r3, r3
 8008f16:	2b02      	cmp	r3, #2
 8008f18:	d107      	bne.n	8008f2a <HAL_QSPI_IRQHandler+0x21a>
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	2201      	movs	r2, #1
 8008f1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Command Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->CmdCpltCallback(hqspi);
#else
      HAL_QSPI_CmdCpltCallback(hqspi);
 8008f22:	6878      	ldr	r0, [r7, #4]
 8008f24:	f000 fa0c 	bl	8009340 <HAL_QSPI_CmdCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8008f28:	e0a2      	b.n	8009070 <HAL_QSPI_IRQHandler+0x360>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_ABORT)
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008f30:	b2db      	uxtb	r3, r3
 8008f32:	2b08      	cmp	r3, #8
 8008f34:	f040 809c 	bne.w	8009070 <HAL_QSPI_IRQHandler+0x360>
    {
      /* Reset functional mode configuration to indirect write mode by default */
      CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	695a      	ldr	r2, [r3, #20]
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8008f46:	615a      	str	r2, [r3, #20]

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	2201      	movs	r2, #1
 8008f4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      if (hqspi->ErrorCode == HAL_QSPI_ERROR_NONE)
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d103      	bne.n	8008f60 <HAL_QSPI_IRQHandler+0x250>

        /* Abort Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->AbortCpltCallback(hqspi);
#else
        HAL_QSPI_AbortCpltCallback(hqspi);
 8008f58:	6878      	ldr	r0, [r7, #4]
 8008f5a:	f000 f9e7 	bl	800932c <HAL_QSPI_AbortCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8008f5e:	e087      	b.n	8009070 <HAL_QSPI_IRQHandler+0x360>

        /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->ErrorCallback(hqspi);
#else
        HAL_QSPI_ErrorCallback(hqspi);
 8008f60:	6878      	ldr	r0, [r7, #4]
 8008f62:	f000 f9d9 	bl	8009318 <HAL_QSPI_ErrorCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8008f66:	e083      	b.n	8009070 <HAL_QSPI_IRQHandler+0x360>
     /* Nothing to do */
    }
  }

  /* QSPI Status Match interrupt occurred ------------------------------------*/
  else if(((flag & QSPI_FLAG_SM) != 0U) && ((itsource & QSPI_IT_SM) != 0U))
 8008f68:	697b      	ldr	r3, [r7, #20]
 8008f6a:	f003 0308 	and.w	r3, r3, #8
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d01f      	beq.n	8008fb2 <HAL_QSPI_IRQHandler+0x2a2>
 8008f72:	693b      	ldr	r3, [r7, #16]
 8008f74:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d01a      	beq.n	8008fb2 <HAL_QSPI_IRQHandler+0x2a2>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_SM);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	2208      	movs	r2, #8
 8008f82:	60da      	str	r2, [r3, #12]

    /* Check if the automatic poll mode stop is activated */
    if(READ_BIT(hqspi->Instance->CR, QUADSPI_CR_APMS) != 0U)
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d00b      	beq.n	8008faa <HAL_QSPI_IRQHandler+0x29a>
    {
      /* Disable the QSPI Transfer Error and Status Match Interrupts */
      __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_SM | QSPI_IT_TE));
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	681a      	ldr	r2, [r3, #0]
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8008fa0:	601a      	str	r2, [r3, #0]

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	2201      	movs	r2, #1
 8008fa6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Status match callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->StatusMatchCallback(hqspi);
#else
    HAL_QSPI_StatusMatchCallback(hqspi);
 8008faa:	6878      	ldr	r0, [r7, #4]
 8008fac:	f000 f9e6 	bl	800937c <HAL_QSPI_StatusMatchCallback>
 8008fb0:	e061      	b.n	8009076 <HAL_QSPI_IRQHandler+0x366>
#endif
  }

  /* QSPI Transfer Error interrupt occurred ----------------------------------*/
  else if(((flag & QSPI_FLAG_TE) != 0U) && ((itsource & QSPI_IT_TE) != 0U))
 8008fb2:	697b      	ldr	r3, [r7, #20]
 8008fb4:	f003 0301 	and.w	r3, r3, #1
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d047      	beq.n	800904c <HAL_QSPI_IRQHandler+0x33c>
 8008fbc:	693b      	ldr	r3, [r7, #16]
 8008fbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d042      	beq.n	800904c <HAL_QSPI_IRQHandler+0x33c>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TE);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	2201      	movs	r2, #1
 8008fcc:	60da      	str	r2, [r3, #12]

    /* Disable all the QSPI Interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_SM | QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	681a      	ldr	r2, [r3, #0]
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8008fdc:	601a      	str	r2, [r3, #0]

    /* Set error code */
    hqspi->ErrorCode |= HAL_QSPI_ERROR_TRANSFER;
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008fe2:	f043 0202 	orr.w	r2, r3, #2
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	645a      	str	r2, [r3, #68]	; 0x44

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	f003 0304 	and.w	r3, r3, #4
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d021      	beq.n	800903c <HAL_QSPI_IRQHandler+0x32c>
    {
      /* Disable using MDMA by clearing DMAEN, note that DMAEN bit is "reserved"
         but no impact on H7 HW and it minimize the cost in the footprint */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	681a      	ldr	r2, [r3, #0]
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	f022 0204 	bic.w	r2, r2, #4
 8009006:	601a      	str	r2, [r3, #0]

      /* Disable the MDMA channel */
      hqspi->hmdma->XferAbortCallback = QSPI_DMAAbortCplt;
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800900c:	4a1c      	ldr	r2, [pc, #112]	; (8009080 <HAL_QSPI_IRQHandler+0x370>)
 800900e:	659a      	str	r2, [r3, #88]	; 0x58
      if (HAL_MDMA_Abort_IT(hqspi->hmdma) != HAL_OK)
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009014:	4618      	mov	r0, r3
 8009016:	f7ff fb48 	bl	80086aa <HAL_MDMA_Abort_IT>
 800901a:	4603      	mov	r3, r0
 800901c:	2b00      	cmp	r3, #0
 800901e:	d029      	beq.n	8009074 <HAL_QSPI_IRQHandler+0x364>
      {
        /* Set error code to DMA */
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009024:	f043 0204 	orr.w	r2, r3, #4
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	645a      	str	r2, [r3, #68]	; 0x44

        /* Change state of QSPI */
        hqspi->State = HAL_QSPI_STATE_READY;
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	2201      	movs	r2, #1
 8009030:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->ErrorCallback(hqspi);
#else
        HAL_QSPI_ErrorCallback(hqspi);
 8009034:	6878      	ldr	r0, [r7, #4]
 8009036:	f000 f96f 	bl	8009318 <HAL_QSPI_ErrorCallback>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 800903a:	e01b      	b.n	8009074 <HAL_QSPI_IRQHandler+0x364>
      }
    }
    else
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	2201      	movs	r2, #1
 8009040:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->ErrorCallback(hqspi);
#else
      HAL_QSPI_ErrorCallback(hqspi);
 8009044:	6878      	ldr	r0, [r7, #4]
 8009046:	f000 f967 	bl	8009318 <HAL_QSPI_ErrorCallback>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 800904a:	e013      	b.n	8009074 <HAL_QSPI_IRQHandler+0x364>
#endif
    }
  }

  /* QSPI Timeout interrupt occurred -----------------------------------------*/
  else if(((flag & QSPI_FLAG_TO) != 0U) && ((itsource & QSPI_IT_TO) != 0U))
 800904c:	697b      	ldr	r3, [r7, #20]
 800904e:	f003 0310 	and.w	r3, r3, #16
 8009052:	2b00      	cmp	r3, #0
 8009054:	d00f      	beq.n	8009076 <HAL_QSPI_IRQHandler+0x366>
 8009056:	693b      	ldr	r3, [r7, #16]
 8009058:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800905c:	2b00      	cmp	r3, #0
 800905e:	d00a      	beq.n	8009076 <HAL_QSPI_IRQHandler+0x366>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TO);
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	2210      	movs	r2, #16
 8009066:	60da      	str	r2, [r3, #12]

    /* Timeout callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->TimeOutCallback(hqspi);
#else
    HAL_QSPI_TimeOutCallback(hqspi);
 8009068:	6878      	ldr	r0, [r7, #4]
 800906a:	f000 f991 	bl	8009390 <HAL_QSPI_TimeOutCallback>

   else
  {
   /* Nothing to do */
  }
}
 800906e:	e002      	b.n	8009076 <HAL_QSPI_IRQHandler+0x366>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8009070:	bf00      	nop
 8009072:	e000      	b.n	8009076 <HAL_QSPI_IRQHandler+0x366>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8009074:	bf00      	nop
}
 8009076:	bf00      	nop
 8009078:	3718      	adds	r7, #24
 800907a:	46bd      	mov	sp, r7
 800907c:	bd80      	pop	{r7, pc}
 800907e:	bf00      	nop
 8009080:	080094ed 	.word	0x080094ed

08009084 <HAL_QSPI_Command>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 8009084:	b580      	push	{r7, lr}
 8009086:	b088      	sub	sp, #32
 8009088:	af02      	add	r7, sp, #8
 800908a:	60f8      	str	r0, [r7, #12]
 800908c:	60b9      	str	r1, [r7, #8]
 800908e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8009090:	f7fe fe82 	bl	8007d98 <HAL_GetTick>
 8009094:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800909c:	b2db      	uxtb	r3, r3
 800909e:	2b01      	cmp	r3, #1
 80090a0:	d101      	bne.n	80090a6 <HAL_QSPI_Command+0x22>
 80090a2:	2302      	movs	r3, #2
 80090a4:	e048      	b.n	8009138 <HAL_QSPI_Command+0xb4>
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	2201      	movs	r2, #1
 80090aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80090b4:	b2db      	uxtb	r3, r3
 80090b6:	2b01      	cmp	r3, #1
 80090b8:	d137      	bne.n	800912a <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	2200      	movs	r2, #0
 80090be:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	2202      	movs	r2, #2
 80090c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	9300      	str	r3, [sp, #0]
 80090cc:	693b      	ldr	r3, [r7, #16]
 80090ce:	2200      	movs	r2, #0
 80090d0:	2120      	movs	r1, #32
 80090d2:	68f8      	ldr	r0, [r7, #12]
 80090d4:	f000 fa3d 	bl	8009552 <QSPI_WaitFlagStateUntilTimeout>
 80090d8:	4603      	mov	r3, r0
 80090da:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 80090dc:	7dfb      	ldrb	r3, [r7, #23]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d125      	bne.n	800912e <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 80090e2:	2200      	movs	r2, #0
 80090e4:	68b9      	ldr	r1, [r7, #8]
 80090e6:	68f8      	ldr	r0, [r7, #12]
 80090e8:	f000 fa6a 	bl	80095c0 <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 80090ec:	68bb      	ldr	r3, [r7, #8]
 80090ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d115      	bne.n	8009120 <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	9300      	str	r3, [sp, #0]
 80090f8:	693b      	ldr	r3, [r7, #16]
 80090fa:	2201      	movs	r2, #1
 80090fc:	2102      	movs	r1, #2
 80090fe:	68f8      	ldr	r0, [r7, #12]
 8009100:	f000 fa27 	bl	8009552 <QSPI_WaitFlagStateUntilTimeout>
 8009104:	4603      	mov	r3, r0
 8009106:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8009108:	7dfb      	ldrb	r3, [r7, #23]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d10f      	bne.n	800912e <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	2202      	movs	r2, #2
 8009114:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	2201      	movs	r2, #1
 800911a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800911e:	e006      	b.n	800912e <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	2201      	movs	r2, #1
 8009124:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009128:	e001      	b.n	800912e <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 800912a:	2302      	movs	r3, #2
 800912c:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	2200      	movs	r2, #0
 8009132:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8009136:	7dfb      	ldrb	r3, [r7, #23]
}
 8009138:	4618      	mov	r0, r3
 800913a:	3718      	adds	r7, #24
 800913c:	46bd      	mov	sp, r7
 800913e:	bd80      	pop	{r7, pc}

08009140 <HAL_QSPI_Transmit_DMA>:
  * @param  pData : pointer to data buffer
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit_DMA(QSPI_HandleTypeDef *hqspi, uint8_t *pData)
{
 8009140:	b590      	push	{r4, r7, lr}
 8009142:	b087      	sub	sp, #28
 8009144:	af02      	add	r7, sp, #8
 8009146:	6078      	str	r0, [r7, #4]
 8009148:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800914a:	2300      	movs	r3, #0
 800914c:	73fb      	strb	r3, [r7, #15]
  uint32_t data_size = (READ_REG(hqspi->Instance->DLR) + 1U);
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	691b      	ldr	r3, [r3, #16]
 8009154:	3301      	adds	r3, #1
 8009156:	60bb      	str	r3, [r7, #8]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800915e:	b2db      	uxtb	r3, r3
 8009160:	2b01      	cmp	r3, #1
 8009162:	d101      	bne.n	8009168 <HAL_QSPI_Transmit_DMA+0x28>
 8009164:	2302      	movs	r3, #2
 8009166:	e0cb      	b.n	8009300 <HAL_QSPI_Transmit_DMA+0x1c0>
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2201      	movs	r2, #1
 800916c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009176:	b2db      	uxtb	r3, r3
 8009178:	2b01      	cmp	r3, #1
 800917a:	f040 80ba 	bne.w	80092f2 <HAL_QSPI_Transmit_DMA+0x1b2>
  {
    /* Clear the error code */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	2200      	movs	r2, #0
 8009182:	645a      	str	r2, [r3, #68]	; 0x44

    if(pData != NULL )
 8009184:	683b      	ldr	r3, [r7, #0]
 8009186:	2b00      	cmp	r3, #0
 8009188:	f000 80a6 	beq.w	80092d8 <HAL_QSPI_Transmit_DMA+0x198>
    {
      /* Configure counters of the handle */
      hqspi->TxXferCount = data_size;
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	68ba      	ldr	r2, [r7, #8]
 8009190:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Update state */
        hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	2212      	movs	r2, #18
 8009196:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Clear interrupt */
        __HAL_QSPI_CLEAR_FLAG(hqspi, (QSPI_FLAG_TE | QSPI_FLAG_TC));
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	2203      	movs	r2, #3
 80091a0:	60da      	str	r2, [r3, #12]

        /* Configure size and pointer of the handle */
        hqspi->TxXferSize = hqspi->TxXferCount;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	629a      	str	r2, [r3, #40]	; 0x28
        hqspi->pTxBuffPtr = pData;
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	683a      	ldr	r2, [r7, #0]
 80091ae:	625a      	str	r2, [r3, #36]	; 0x24

        /* Configure QSPI: CCR register with functional mode as indirect write */
        MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	695a      	ldr	r2, [r3, #20]
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80091be:	615a      	str	r2, [r3, #20]

        /* Set the QSPI MDMA transfer complete callback */
        hqspi->hmdma->XferCpltCallback = QSPI_DMATxCplt;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091c4:	4a50      	ldr	r2, [pc, #320]	; (8009308 <HAL_QSPI_Transmit_DMA+0x1c8>)
 80091c6:	645a      	str	r2, [r3, #68]	; 0x44

        /* Set the MDMA error callback */
        hqspi->hmdma->XferErrorCallback = QSPI_DMAError;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091cc:	4a4f      	ldr	r2, [pc, #316]	; (800930c <HAL_QSPI_Transmit_DMA+0x1cc>)
 80091ce:	655a      	str	r2, [r3, #84]	; 0x54

        /* Clear the MDMA abort callback */
        hqspi->hmdma->XferAbortCallback = NULL;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091d4:	2200      	movs	r2, #0
 80091d6:	659a      	str	r2, [r3, #88]	; 0x58

        /* In Transmit mode , the MDMA destination is the QSPI DR register : Force the MDMA Destination Increment to disable */
        MODIFY_REG(hqspi->hmdma->Instance->CTCR, (MDMA_CTCR_DINC | MDMA_CTCR_DINCOS) ,MDMA_DEST_INC_DISABLE);
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	6919      	ldr	r1, [r3, #16]
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091e4:	681a      	ldr	r2, [r3, #0]
 80091e6:	4b4a      	ldr	r3, [pc, #296]	; (8009310 <HAL_QSPI_Transmit_DMA+0x1d0>)
 80091e8:	400b      	ands	r3, r1
 80091ea:	6113      	str	r3, [r2, #16]

        /* Update MDMA configuration with the correct SourceInc field for Write operation */
        if (hqspi->hmdma->Init.SourceDataSize == MDMA_SRC_DATASIZE_BYTE)
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091f0:	69db      	ldr	r3, [r3, #28]
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d10c      	bne.n	8009210 <HAL_QSPI_Transmit_DMA+0xd0>
        {
          MODIFY_REG(hqspi->hmdma->Instance->CTCR, (MDMA_CTCR_SINC | MDMA_CTCR_SINCOS) , MDMA_SRC_INC_BYTE);
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	691a      	ldr	r2, [r3, #16]
 80091fe:	4b45      	ldr	r3, [pc, #276]	; (8009314 <HAL_QSPI_Transmit_DMA+0x1d4>)
 8009200:	4013      	ands	r3, r2
 8009202:	687a      	ldr	r2, [r7, #4]
 8009204:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8009206:	6812      	ldr	r2, [r2, #0]
 8009208:	f043 0302 	orr.w	r3, r3, #2
 800920c:	6113      	str	r3, [r2, #16]
 800920e:	e02c      	b.n	800926a <HAL_QSPI_Transmit_DMA+0x12a>
        }
        else if (hqspi->hmdma->Init.SourceDataSize == MDMA_SRC_DATASIZE_HALFWORD)
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009214:	69db      	ldr	r3, [r3, #28]
 8009216:	2b10      	cmp	r3, #16
 8009218:	d10c      	bne.n	8009234 <HAL_QSPI_Transmit_DMA+0xf4>
        {
          MODIFY_REG(hqspi->hmdma->Instance->CTCR, (MDMA_CTCR_SINC | MDMA_CTCR_SINCOS) , MDMA_SRC_INC_HALFWORD);
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	691a      	ldr	r2, [r3, #16]
 8009222:	4b3c      	ldr	r3, [pc, #240]	; (8009314 <HAL_QSPI_Transmit_DMA+0x1d4>)
 8009224:	4013      	ands	r3, r2
 8009226:	687a      	ldr	r2, [r7, #4]
 8009228:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800922a:	6812      	ldr	r2, [r2, #0]
 800922c:	f443 7381 	orr.w	r3, r3, #258	; 0x102
 8009230:	6113      	str	r3, [r2, #16]
 8009232:	e01a      	b.n	800926a <HAL_QSPI_Transmit_DMA+0x12a>
        }
        else if (hqspi->hmdma->Init.SourceDataSize == MDMA_SRC_DATASIZE_WORD)
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009238:	69db      	ldr	r3, [r3, #28]
 800923a:	2b20      	cmp	r3, #32
 800923c:	d10d      	bne.n	800925a <HAL_QSPI_Transmit_DMA+0x11a>
        {
          MODIFY_REG(hqspi->hmdma->Instance->CTCR, (MDMA_CTCR_SINC | MDMA_CTCR_SINCOS) , MDMA_SRC_INC_WORD);
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	691b      	ldr	r3, [r3, #16]
 8009246:	4a33      	ldr	r2, [pc, #204]	; (8009314 <HAL_QSPI_Transmit_DMA+0x1d4>)
 8009248:	401a      	ands	r2, r3
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800924e:	6819      	ldr	r1, [r3, #0]
 8009250:	f240 2302 	movw	r3, #514	; 0x202
 8009254:	4313      	orrs	r3, r2
 8009256:	610b      	str	r3, [r1, #16]
 8009258:	e007      	b.n	800926a <HAL_QSPI_Transmit_DMA+0x12a>
        }
        else
        {
          /* in case of incorrect source data size */
          hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800925e:	f043 0204 	orr.w	r2, r3, #4
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	645a      	str	r2, [r3, #68]	; 0x44
          status = HAL_ERROR;
 8009266:	2301      	movs	r3, #1
 8009268:	73fb      	strb	r3, [r7, #15]
        }

        /* Enable the QSPI transmit MDMA */
        if (HAL_MDMA_Start_IT(hqspi->hmdma, (uint32_t)pData, (uint32_t)&hqspi->Instance->DR, hqspi->TxXferSize, 1) == HAL_OK)
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800926e:	6839      	ldr	r1, [r7, #0]
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	3320      	adds	r3, #32
 8009276:	461c      	mov	r4, r3
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800927c:	2201      	movs	r2, #1
 800927e:	9200      	str	r2, [sp, #0]
 8009280:	4622      	mov	r2, r4
 8009282:	f7ff f991 	bl	80085a8 <HAL_MDMA_Start_IT>
 8009286:	4603      	mov	r3, r0
 8009288:	2b00      	cmp	r3, #0
 800928a:	d114      	bne.n	80092b6 <HAL_QSPI_Transmit_DMA+0x176>
        {
          /* Process unlocked */
          __HAL_UNLOCK(hqspi);
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2200      	movs	r2, #0
 8009290:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Enable the QSPI transfer error Interrupt */
          __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TE);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	681a      	ldr	r2, [r3, #0]
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80092a2:	601a      	str	r2, [r3, #0]

          /* Enable using MDMA by setting DMAEN, note that DMAEN bit is "reserved"
             but no impact on H7 HW and it minimize the cost in the footprint */
          SET_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	681a      	ldr	r2, [r3, #0]
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	f042 0204 	orr.w	r2, r2, #4
 80092b2:	601a      	str	r2, [r3, #0]
 80092b4:	e023      	b.n	80092fe <HAL_QSPI_Transmit_DMA+0x1be>
        }
        else
        {
          status = HAL_ERROR;
 80092b6:	2301      	movs	r3, #1
 80092b8:	73fb      	strb	r3, [r7, #15]
          hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80092be:	f043 0204 	orr.w	r2, r3, #4
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	645a      	str	r2, [r3, #68]	; 0x44
          hqspi->State = HAL_QSPI_STATE_READY;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	2201      	movs	r2, #1
 80092ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

          /* Process unlocked */
          __HAL_UNLOCK(hqspi);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	2200      	movs	r2, #0
 80092d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80092d6:	e012      	b.n	80092fe <HAL_QSPI_Transmit_DMA+0x1be>
        }
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80092dc:	f043 0208 	orr.w	r2, r3, #8
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	645a      	str	r2, [r3, #68]	; 0x44
      status = HAL_ERROR;
 80092e4:	2301      	movs	r3, #1
 80092e6:	73fb      	strb	r3, [r7, #15]

      /* Process unlocked */
      __HAL_UNLOCK(hqspi);
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	2200      	movs	r2, #0
 80092ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80092f0:	e005      	b.n	80092fe <HAL_QSPI_Transmit_DMA+0x1be>
    }
  }
  else
  {
    status = HAL_BUSY;
 80092f2:	2302      	movs	r3, #2
 80092f4:	73fb      	strb	r3, [r7, #15]

    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	2200      	movs	r2, #0
 80092fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80092fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8009300:	4618      	mov	r0, r3
 8009302:	3714      	adds	r7, #20
 8009304:	46bd      	mov	sp, r7
 8009306:	bd90      	pop	{r4, r7, pc}
 8009308:	08009479 	.word	0x08009479
 800930c:	080094a9 	.word	0x080094a9
 8009310:	fffff3f3 	.word	0xfffff3f3
 8009314:	fffffcfc 	.word	0xfffffcfc

08009318 <HAL_QSPI_ErrorCallback>:
  * @brief  Transfer Error callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_ErrorCallback(QSPI_HandleTypeDef *hqspi)
{
 8009318:	b480      	push	{r7}
 800931a:	b083      	sub	sp, #12
 800931c:	af00      	add	r7, sp, #0
 800931e:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_ErrorCallback could be implemented in the user file
   */
}
 8009320:	bf00      	nop
 8009322:	370c      	adds	r7, #12
 8009324:	46bd      	mov	sp, r7
 8009326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932a:	4770      	bx	lr

0800932c <HAL_QSPI_AbortCpltCallback>:
  * @brief  Abort completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_AbortCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 800932c:	b480      	push	{r7}
 800932e:	b083      	sub	sp, #12
 8009330:	af00      	add	r7, sp, #0
 8009332:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_AbortCpltCallback could be implemented in the user file
   */
}
 8009334:	bf00      	nop
 8009336:	370c      	adds	r7, #12
 8009338:	46bd      	mov	sp, r7
 800933a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933e:	4770      	bx	lr

08009340 <HAL_QSPI_CmdCpltCallback>:
  * @brief  Command completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_CmdCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8009340:	b480      	push	{r7}
 8009342:	b083      	sub	sp, #12
 8009344:	af00      	add	r7, sp, #0
 8009346:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_CmdCpltCallback could be implemented in the user file
   */
}
 8009348:	bf00      	nop
 800934a:	370c      	adds	r7, #12
 800934c:	46bd      	mov	sp, r7
 800934e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009352:	4770      	bx	lr

08009354 <HAL_QSPI_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_RxCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8009354:	b480      	push	{r7}
 8009356:	b083      	sub	sp, #12
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_RxCpltCallback could be implemented in the user file
   */
}
 800935c:	bf00      	nop
 800935e:	370c      	adds	r7, #12
 8009360:	46bd      	mov	sp, r7
 8009362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009366:	4770      	bx	lr

08009368 <HAL_QSPI_FifoThresholdCallback>:
  * @brief  FIFO Threshold callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_FifoThresholdCallback(QSPI_HandleTypeDef *hqspi)
{
 8009368:	b480      	push	{r7}
 800936a:	b083      	sub	sp, #12
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_FIFOThresholdCallback could be implemented in the user file
   */
}
 8009370:	bf00      	nop
 8009372:	370c      	adds	r7, #12
 8009374:	46bd      	mov	sp, r7
 8009376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800937a:	4770      	bx	lr

0800937c <HAL_QSPI_StatusMatchCallback>:
  * @brief  Status Match callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_StatusMatchCallback(QSPI_HandleTypeDef *hqspi)
{
 800937c:	b480      	push	{r7}
 800937e:	b083      	sub	sp, #12
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_StatusMatchCallback could be implemented in the user file
   */
}
 8009384:	bf00      	nop
 8009386:	370c      	adds	r7, #12
 8009388:	46bd      	mov	sp, r7
 800938a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938e:	4770      	bx	lr

08009390 <HAL_QSPI_TimeOutCallback>:
  * @brief  Timeout callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_TimeOutCallback(QSPI_HandleTypeDef *hqspi)
{
 8009390:	b480      	push	{r7}
 8009392:	b083      	sub	sp, #12
 8009394:	af00      	add	r7, sp, #0
 8009396:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_TimeOutCallback could be implemented in the user file
   */
}
 8009398:	bf00      	nop
 800939a:	370c      	adds	r7, #12
 800939c:	46bd      	mov	sp, r7
 800939e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a2:	4770      	bx	lr

080093a4 <HAL_QSPI_Abort_IT>:
* @brief  Abort the current transmission (non-blocking function)
* @param  hqspi : QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort_IT(QSPI_HandleTypeDef *hqspi)
{
 80093a4:	b580      	push	{r7, lr}
 80093a6:	b084      	sub	sp, #16
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80093ac:	2300      	movs	r3, #0
 80093ae:	73fb      	strb	r3, [r7, #15]

  /* Check if the state is in one of the busy states */
  if (((uint32_t)hqspi->State & 0x2U) != 0U)
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80093b6:	b2db      	uxtb	r3, r3
 80093b8:	f003 0302 	and.w	r3, r3, #2
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d046      	beq.n	800944e <HAL_QSPI_Abort_IT+0xaa>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	2200      	movs	r2, #0
 80093c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_ABORT;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	2208      	movs	r2, #8
 80093cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable all interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_TO | QSPI_IT_SM | QSPI_IT_FT | QSPI_IT_TC | QSPI_IT_TE));
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	681a      	ldr	r2, [r3, #0]
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 80093de:	601a      	str	r2, [r3, #0]

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	f003 0304 	and.w	r3, r3, #4
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d01b      	beq.n	8009426 <HAL_QSPI_Abort_IT+0x82>
    {
      /* Disable using MDMA by clearing DMAEN, note that DMAEN bit is "reserved"
         but no impact on H7 HW and it minimize the cost in the footprint */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	681a      	ldr	r2, [r3, #0]
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	f022 0204 	bic.w	r2, r2, #4
 80093fc:	601a      	str	r2, [r3, #0]

      /* Abort MDMA channel */
      hqspi->hmdma->XferAbortCallback = QSPI_DMAAbortCplt;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009402:	4a15      	ldr	r2, [pc, #84]	; (8009458 <HAL_QSPI_Abort_IT+0xb4>)
 8009404:	659a      	str	r2, [r3, #88]	; 0x58
      if (HAL_MDMA_Abort_IT(hqspi->hmdma) != HAL_OK)
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800940a:	4618      	mov	r0, r3
 800940c:	f7ff f94d 	bl	80086aa <HAL_MDMA_Abort_IT>
 8009410:	4603      	mov	r3, r0
 8009412:	2b00      	cmp	r3, #0
 8009414:	d01b      	beq.n	800944e <HAL_QSPI_Abort_IT+0xaa>
      {
        /* Change state of QSPI */
        hqspi->State = HAL_QSPI_STATE_READY;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	2201      	movs	r2, #1
 800941a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Abort Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->AbortCpltCallback(hqspi);
#else
        HAL_QSPI_AbortCpltCallback(hqspi);
 800941e:	6878      	ldr	r0, [r7, #4]
 8009420:	f7ff ff84 	bl	800932c <HAL_QSPI_AbortCpltCallback>
 8009424:	e013      	b.n	800944e <HAL_QSPI_Abort_IT+0xaa>
      }
    }
    else
    {
      /* Clear interrupt */
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	2202      	movs	r2, #2
 800942c:	60da      	str	r2, [r3, #12]

      /* Enable the QSPI Transfer Complete Interrupt */
      __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	681a      	ldr	r2, [r3, #0]
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800943c:	601a      	str	r2, [r3, #0]

      /* Configure QSPI: CR register with Abort request */
      SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	681a      	ldr	r2, [r3, #0]
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	f042 0202 	orr.w	r2, r2, #2
 800944c:	601a      	str	r2, [r3, #0]
    }
  }
  return status;
 800944e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009450:	4618      	mov	r0, r3
 8009452:	3710      	adds	r7, #16
 8009454:	46bd      	mov	sp, r7
 8009456:	bd80      	pop	{r7, pc}
 8009458:	080094ed 	.word	0x080094ed

0800945c <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800945c:	b480      	push	{r7}
 800945e:	b083      	sub	sp, #12
 8009460:	af00      	add	r7, sp, #0
 8009462:	6078      	str	r0, [r7, #4]
 8009464:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	683a      	ldr	r2, [r7, #0]
 800946a:	649a      	str	r2, [r3, #72]	; 0x48
}
 800946c:	bf00      	nop
 800946e:	370c      	adds	r7, #12
 8009470:	46bd      	mov	sp, r7
 8009472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009476:	4770      	bx	lr

08009478 <QSPI_DMATxCplt>:
  * @brief  DMA QSPI transmit process complete callback.
  * @param  hmdma : MDMA handle
  * @retval None
  */
static void QSPI_DMATxCplt(MDMA_HandleTypeDef *hmdma)
{
 8009478:	b480      	push	{r7}
 800947a:	b085      	sub	sp, #20
 800947c:	af00      	add	r7, sp, #0
 800947e:	6078      	str	r0, [r7, #4]
  QSPI_HandleTypeDef* hqspi = (QSPI_HandleTypeDef*)(hmdma->Parent);
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009484:	60fb      	str	r3, [r7, #12]
  hqspi->TxXferCount = 0U;
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	2200      	movs	r2, #0
 800948a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the QSPI transfer complete Interrupt */
  __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	681a      	ldr	r2, [r3, #0]
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800949a:	601a      	str	r2, [r3, #0]
}
 800949c:	bf00      	nop
 800949e:	3714      	adds	r7, #20
 80094a0:	46bd      	mov	sp, r7
 80094a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a6:	4770      	bx	lr

080094a8 <QSPI_DMAError>:
  * @brief  DMA QSPI communication error callback.
  * @param  hmdma : MDMA handle
  * @retval None
  */
static void QSPI_DMAError(MDMA_HandleTypeDef *hmdma)
{
 80094a8:	b580      	push	{r7, lr}
 80094aa:	b084      	sub	sp, #16
 80094ac:	af00      	add	r7, sp, #0
 80094ae:	6078      	str	r0, [r7, #4]
  QSPI_HandleTypeDef* hqspi = ( QSPI_HandleTypeDef* )(hmdma->Parent);
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094b4:	60fb      	str	r3, [r7, #12]

  hqspi->RxXferCount = 0U;
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	2200      	movs	r2, #0
 80094ba:	639a      	str	r2, [r3, #56]	; 0x38
  hqspi->TxXferCount = 0U;
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	2200      	movs	r2, #0
 80094c0:	62da      	str	r2, [r3, #44]	; 0x2c
  hqspi->ErrorCode   |= HAL_QSPI_ERROR_DMA;
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80094c6:	f043 0204 	orr.w	r2, r3, #4
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable using MDMA by clearing DMAEN, note that DMAEN bit is "reserved"
     but no impact on H7 HW and it minimize the cost in the footprint */
  CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	681a      	ldr	r2, [r3, #0]
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	f022 0204 	bic.w	r2, r2, #4
 80094dc:	601a      	str	r2, [r3, #0]

  /* Abort the QSPI */
  (void)HAL_QSPI_Abort_IT(hqspi);
 80094de:	68f8      	ldr	r0, [r7, #12]
 80094e0:	f7ff ff60 	bl	80093a4 <HAL_QSPI_Abort_IT>

}
 80094e4:	bf00      	nop
 80094e6:	3710      	adds	r7, #16
 80094e8:	46bd      	mov	sp, r7
 80094ea:	bd80      	pop	{r7, pc}

080094ec <QSPI_DMAAbortCplt>:
  * @brief  MDMA QSPI abort complete callback.
  * @param  hmdma : MDMA handle
  * @retval None
  */
static void QSPI_DMAAbortCplt(MDMA_HandleTypeDef *hmdma)
{
 80094ec:	b580      	push	{r7, lr}
 80094ee:	b084      	sub	sp, #16
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	6078      	str	r0, [r7, #4]
  QSPI_HandleTypeDef* hqspi = ( QSPI_HandleTypeDef* )(hmdma->Parent);
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094f8:	60fb      	str	r3, [r7, #12]

  hqspi->RxXferCount = 0U;
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	2200      	movs	r2, #0
 80094fe:	639a      	str	r2, [r3, #56]	; 0x38
  hqspi->TxXferCount = 0U;
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	2200      	movs	r2, #0
 8009504:	62da      	str	r2, [r3, #44]	; 0x2c

  if(hqspi->State == HAL_QSPI_STATE_ABORT)
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800950c:	b2db      	uxtb	r3, r3
 800950e:	2b08      	cmp	r3, #8
 8009510:	d114      	bne.n	800953c <QSPI_DMAAbortCplt+0x50>
  {
    /* MDMA Abort called by QSPI abort */
    /* Clear interrupt */
    __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	2202      	movs	r2, #2
 8009518:	60da      	str	r2, [r3, #12]

    /* Enable the QSPI Transfer Complete Interrupt */
    __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	681a      	ldr	r2, [r3, #0]
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8009528:	601a      	str	r2, [r3, #0]

    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	681a      	ldr	r2, [r3, #0]
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	f042 0202 	orr.w	r2, r2, #2
 8009538:	601a      	str	r2, [r3, #0]
    hqspi->ErrorCallback(hqspi);
#else
    HAL_QSPI_ErrorCallback(hqspi);
#endif
  }
}
 800953a:	e006      	b.n	800954a <QSPI_DMAAbortCplt+0x5e>
    hqspi->State = HAL_QSPI_STATE_READY;
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	2201      	movs	r2, #1
 8009540:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    HAL_QSPI_ErrorCallback(hqspi);
 8009544:	68f8      	ldr	r0, [r7, #12]
 8009546:	f7ff fee7 	bl	8009318 <HAL_QSPI_ErrorCallback>
}
 800954a:	bf00      	nop
 800954c:	3710      	adds	r7, #16
 800954e:	46bd      	mov	sp, r7
 8009550:	bd80      	pop	{r7, pc}

08009552 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8009552:	b580      	push	{r7, lr}
 8009554:	b084      	sub	sp, #16
 8009556:	af00      	add	r7, sp, #0
 8009558:	60f8      	str	r0, [r7, #12]
 800955a:	60b9      	str	r1, [r7, #8]
 800955c:	603b      	str	r3, [r7, #0]
 800955e:	4613      	mov	r3, r2
 8009560:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8009562:	e01a      	b.n	800959a <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009564:	69bb      	ldr	r3, [r7, #24]
 8009566:	f1b3 3fff 	cmp.w	r3, #4294967295
 800956a:	d016      	beq.n	800959a <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800956c:	f7fe fc14 	bl	8007d98 <HAL_GetTick>
 8009570:	4602      	mov	r2, r0
 8009572:	683b      	ldr	r3, [r7, #0]
 8009574:	1ad3      	subs	r3, r2, r3
 8009576:	69ba      	ldr	r2, [r7, #24]
 8009578:	429a      	cmp	r2, r3
 800957a:	d302      	bcc.n	8009582 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800957c:	69bb      	ldr	r3, [r7, #24]
 800957e:	2b00      	cmp	r3, #0
 8009580:	d10b      	bne.n	800959a <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	2204      	movs	r2, #4
 8009586:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800958e:	f043 0201 	orr.w	r2, r3, #1
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 8009596:	2301      	movs	r3, #1
 8009598:	e00e      	b.n	80095b8 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	689a      	ldr	r2, [r3, #8]
 80095a0:	68bb      	ldr	r3, [r7, #8]
 80095a2:	4013      	ands	r3, r2
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	bf14      	ite	ne
 80095a8:	2301      	movne	r3, #1
 80095aa:	2300      	moveq	r3, #0
 80095ac:	b2db      	uxtb	r3, r3
 80095ae:	461a      	mov	r2, r3
 80095b0:	79fb      	ldrb	r3, [r7, #7]
 80095b2:	429a      	cmp	r2, r3
 80095b4:	d1d6      	bne.n	8009564 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80095b6:	2300      	movs	r3, #0
}
 80095b8:	4618      	mov	r0, r3
 80095ba:	3710      	adds	r7, #16
 80095bc:	46bd      	mov	sp, r7
 80095be:	bd80      	pop	{r7, pc}

080095c0 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 80095c0:	b480      	push	{r7}
 80095c2:	b085      	sub	sp, #20
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	60f8      	str	r0, [r7, #12]
 80095c8:	60b9      	str	r1, [r7, #8]
 80095ca:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 80095cc:	68bb      	ldr	r3, [r7, #8]
 80095ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d009      	beq.n	80095e8 <QSPI_Config+0x28>
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80095da:	d005      	beq.n	80095e8 <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 80095dc:	68bb      	ldr	r3, [r7, #8]
 80095de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	3a01      	subs	r2, #1
 80095e6:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 80095e8:	68bb      	ldr	r3, [r7, #8]
 80095ea:	699b      	ldr	r3, [r3, #24]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	f000 80b9 	beq.w	8009764 <QSPI_Config+0x1a4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 80095f2:	68bb      	ldr	r3, [r7, #8]
 80095f4:	6a1b      	ldr	r3, [r3, #32]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d05f      	beq.n	80096ba <QSPI_Config+0xfa>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	68ba      	ldr	r2, [r7, #8]
 8009600:	6892      	ldr	r2, [r2, #8]
 8009602:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8009604:	68bb      	ldr	r3, [r7, #8]
 8009606:	69db      	ldr	r3, [r3, #28]
 8009608:	2b00      	cmp	r3, #0
 800960a:	d031      	beq.n	8009670 <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800960c:	68bb      	ldr	r3, [r7, #8]
 800960e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009610:	68bb      	ldr	r3, [r7, #8]
 8009612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009614:	431a      	orrs	r2, r3
 8009616:	68bb      	ldr	r3, [r7, #8]
 8009618:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800961a:	431a      	orrs	r2, r3
 800961c:	68bb      	ldr	r3, [r7, #8]
 800961e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009620:	431a      	orrs	r2, r3
 8009622:	68bb      	ldr	r3, [r7, #8]
 8009624:	695b      	ldr	r3, [r3, #20]
 8009626:	049b      	lsls	r3, r3, #18
 8009628:	431a      	orrs	r2, r3
 800962a:	68bb      	ldr	r3, [r7, #8]
 800962c:	691b      	ldr	r3, [r3, #16]
 800962e:	431a      	orrs	r2, r3
 8009630:	68bb      	ldr	r3, [r7, #8]
 8009632:	6a1b      	ldr	r3, [r3, #32]
 8009634:	431a      	orrs	r2, r3
 8009636:	68bb      	ldr	r3, [r7, #8]
 8009638:	68db      	ldr	r3, [r3, #12]
 800963a:	431a      	orrs	r2, r3
 800963c:	68bb      	ldr	r3, [r7, #8]
 800963e:	69db      	ldr	r3, [r3, #28]
 8009640:	431a      	orrs	r2, r3
 8009642:	68bb      	ldr	r3, [r7, #8]
 8009644:	699b      	ldr	r3, [r3, #24]
 8009646:	431a      	orrs	r2, r3
 8009648:	68bb      	ldr	r3, [r7, #8]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	ea42 0103 	orr.w	r1, r2, r3
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	687a      	ldr	r2, [r7, #4]
 8009656:	430a      	orrs	r2, r1
 8009658:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8009660:	f000 812e 	beq.w	80098c0 <QSPI_Config+0x300>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	68ba      	ldr	r2, [r7, #8]
 800966a:	6852      	ldr	r2, [r2, #4]
 800966c:	619a      	str	r2, [r3, #24]
                                           cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 800966e:	e127      	b.n	80098c0 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8009670:	68bb      	ldr	r3, [r7, #8]
 8009672:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009674:	68bb      	ldr	r3, [r7, #8]
 8009676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009678:	431a      	orrs	r2, r3
 800967a:	68bb      	ldr	r3, [r7, #8]
 800967c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800967e:	431a      	orrs	r2, r3
 8009680:	68bb      	ldr	r3, [r7, #8]
 8009682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009684:	431a      	orrs	r2, r3
 8009686:	68bb      	ldr	r3, [r7, #8]
 8009688:	695b      	ldr	r3, [r3, #20]
 800968a:	049b      	lsls	r3, r3, #18
 800968c:	431a      	orrs	r2, r3
 800968e:	68bb      	ldr	r3, [r7, #8]
 8009690:	691b      	ldr	r3, [r3, #16]
 8009692:	431a      	orrs	r2, r3
 8009694:	68bb      	ldr	r3, [r7, #8]
 8009696:	6a1b      	ldr	r3, [r3, #32]
 8009698:	431a      	orrs	r2, r3
 800969a:	68bb      	ldr	r3, [r7, #8]
 800969c:	69db      	ldr	r3, [r3, #28]
 800969e:	431a      	orrs	r2, r3
 80096a0:	68bb      	ldr	r3, [r7, #8]
 80096a2:	699b      	ldr	r3, [r3, #24]
 80096a4:	431a      	orrs	r2, r3
 80096a6:	68bb      	ldr	r3, [r7, #8]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	ea42 0103 	orr.w	r1, r2, r3
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	687a      	ldr	r2, [r7, #4]
 80096b4:	430a      	orrs	r2, r1
 80096b6:	615a      	str	r2, [r3, #20]
}
 80096b8:	e102      	b.n	80098c0 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80096ba:	68bb      	ldr	r3, [r7, #8]
 80096bc:	69db      	ldr	r3, [r3, #28]
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d02e      	beq.n	8009720 <QSPI_Config+0x160>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80096c2:	68bb      	ldr	r3, [r7, #8]
 80096c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096c6:	68bb      	ldr	r3, [r7, #8]
 80096c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096ca:	431a      	orrs	r2, r3
 80096cc:	68bb      	ldr	r3, [r7, #8]
 80096ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80096d0:	431a      	orrs	r2, r3
 80096d2:	68bb      	ldr	r3, [r7, #8]
 80096d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096d6:	431a      	orrs	r2, r3
 80096d8:	68bb      	ldr	r3, [r7, #8]
 80096da:	695b      	ldr	r3, [r3, #20]
 80096dc:	049b      	lsls	r3, r3, #18
 80096de:	431a      	orrs	r2, r3
 80096e0:	68bb      	ldr	r3, [r7, #8]
 80096e2:	6a1b      	ldr	r3, [r3, #32]
 80096e4:	431a      	orrs	r2, r3
 80096e6:	68bb      	ldr	r3, [r7, #8]
 80096e8:	68db      	ldr	r3, [r3, #12]
 80096ea:	431a      	orrs	r2, r3
 80096ec:	68bb      	ldr	r3, [r7, #8]
 80096ee:	69db      	ldr	r3, [r3, #28]
 80096f0:	431a      	orrs	r2, r3
 80096f2:	68bb      	ldr	r3, [r7, #8]
 80096f4:	699b      	ldr	r3, [r3, #24]
 80096f6:	431a      	orrs	r2, r3
 80096f8:	68bb      	ldr	r3, [r7, #8]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	ea42 0103 	orr.w	r1, r2, r3
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	687a      	ldr	r2, [r7, #4]
 8009706:	430a      	orrs	r2, r1
 8009708:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8009710:	f000 80d6 	beq.w	80098c0 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	68ba      	ldr	r2, [r7, #8]
 800971a:	6852      	ldr	r2, [r2, #4]
 800971c:	619a      	str	r2, [r3, #24]
}
 800971e:	e0cf      	b.n	80098c0 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8009720:	68bb      	ldr	r3, [r7, #8]
 8009722:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009724:	68bb      	ldr	r3, [r7, #8]
 8009726:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009728:	431a      	orrs	r2, r3
 800972a:	68bb      	ldr	r3, [r7, #8]
 800972c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800972e:	431a      	orrs	r2, r3
 8009730:	68bb      	ldr	r3, [r7, #8]
 8009732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009734:	431a      	orrs	r2, r3
 8009736:	68bb      	ldr	r3, [r7, #8]
 8009738:	695b      	ldr	r3, [r3, #20]
 800973a:	049b      	lsls	r3, r3, #18
 800973c:	431a      	orrs	r2, r3
 800973e:	68bb      	ldr	r3, [r7, #8]
 8009740:	6a1b      	ldr	r3, [r3, #32]
 8009742:	431a      	orrs	r2, r3
 8009744:	68bb      	ldr	r3, [r7, #8]
 8009746:	69db      	ldr	r3, [r3, #28]
 8009748:	431a      	orrs	r2, r3
 800974a:	68bb      	ldr	r3, [r7, #8]
 800974c:	699b      	ldr	r3, [r3, #24]
 800974e:	431a      	orrs	r2, r3
 8009750:	68bb      	ldr	r3, [r7, #8]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	ea42 0103 	orr.w	r1, r2, r3
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	687a      	ldr	r2, [r7, #4]
 800975e:	430a      	orrs	r2, r1
 8009760:	615a      	str	r2, [r3, #20]
}
 8009762:	e0ad      	b.n	80098c0 <QSPI_Config+0x300>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8009764:	68bb      	ldr	r3, [r7, #8]
 8009766:	6a1b      	ldr	r3, [r3, #32]
 8009768:	2b00      	cmp	r3, #0
 800976a:	d058      	beq.n	800981e <QSPI_Config+0x25e>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	68ba      	ldr	r2, [r7, #8]
 8009772:	6892      	ldr	r2, [r2, #8]
 8009774:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8009776:	68bb      	ldr	r3, [r7, #8]
 8009778:	69db      	ldr	r3, [r3, #28]
 800977a:	2b00      	cmp	r3, #0
 800977c:	d02d      	beq.n	80097da <QSPI_Config+0x21a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800977e:	68bb      	ldr	r3, [r7, #8]
 8009780:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009782:	68bb      	ldr	r3, [r7, #8]
 8009784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009786:	431a      	orrs	r2, r3
 8009788:	68bb      	ldr	r3, [r7, #8]
 800978a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800978c:	431a      	orrs	r2, r3
 800978e:	68bb      	ldr	r3, [r7, #8]
 8009790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009792:	431a      	orrs	r2, r3
 8009794:	68bb      	ldr	r3, [r7, #8]
 8009796:	695b      	ldr	r3, [r3, #20]
 8009798:	049b      	lsls	r3, r3, #18
 800979a:	431a      	orrs	r2, r3
 800979c:	68bb      	ldr	r3, [r7, #8]
 800979e:	691b      	ldr	r3, [r3, #16]
 80097a0:	431a      	orrs	r2, r3
 80097a2:	68bb      	ldr	r3, [r7, #8]
 80097a4:	6a1b      	ldr	r3, [r3, #32]
 80097a6:	431a      	orrs	r2, r3
 80097a8:	68bb      	ldr	r3, [r7, #8]
 80097aa:	68db      	ldr	r3, [r3, #12]
 80097ac:	431a      	orrs	r2, r3
 80097ae:	68bb      	ldr	r3, [r7, #8]
 80097b0:	69db      	ldr	r3, [r3, #28]
 80097b2:	431a      	orrs	r2, r3
 80097b4:	68bb      	ldr	r3, [r7, #8]
 80097b6:	699b      	ldr	r3, [r3, #24]
 80097b8:	ea42 0103 	orr.w	r1, r2, r3
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	687a      	ldr	r2, [r7, #4]
 80097c2:	430a      	orrs	r2, r1
 80097c4:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80097cc:	d078      	beq.n	80098c0 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	68ba      	ldr	r2, [r7, #8]
 80097d4:	6852      	ldr	r2, [r2, #4]
 80097d6:	619a      	str	r2, [r3, #24]
}
 80097d8:	e072      	b.n	80098c0 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80097da:	68bb      	ldr	r3, [r7, #8]
 80097dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097de:	68bb      	ldr	r3, [r7, #8]
 80097e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097e2:	431a      	orrs	r2, r3
 80097e4:	68bb      	ldr	r3, [r7, #8]
 80097e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80097e8:	431a      	orrs	r2, r3
 80097ea:	68bb      	ldr	r3, [r7, #8]
 80097ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097ee:	431a      	orrs	r2, r3
 80097f0:	68bb      	ldr	r3, [r7, #8]
 80097f2:	695b      	ldr	r3, [r3, #20]
 80097f4:	049b      	lsls	r3, r3, #18
 80097f6:	431a      	orrs	r2, r3
 80097f8:	68bb      	ldr	r3, [r7, #8]
 80097fa:	691b      	ldr	r3, [r3, #16]
 80097fc:	431a      	orrs	r2, r3
 80097fe:	68bb      	ldr	r3, [r7, #8]
 8009800:	6a1b      	ldr	r3, [r3, #32]
 8009802:	431a      	orrs	r2, r3
 8009804:	68bb      	ldr	r3, [r7, #8]
 8009806:	69db      	ldr	r3, [r3, #28]
 8009808:	431a      	orrs	r2, r3
 800980a:	68bb      	ldr	r3, [r7, #8]
 800980c:	699b      	ldr	r3, [r3, #24]
 800980e:	ea42 0103 	orr.w	r1, r2, r3
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	687a      	ldr	r2, [r7, #4]
 8009818:	430a      	orrs	r2, r1
 800981a:	615a      	str	r2, [r3, #20]
}
 800981c:	e050      	b.n	80098c0 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800981e:	68bb      	ldr	r3, [r7, #8]
 8009820:	69db      	ldr	r3, [r3, #28]
 8009822:	2b00      	cmp	r3, #0
 8009824:	d02a      	beq.n	800987c <QSPI_Config+0x2bc>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8009826:	68bb      	ldr	r3, [r7, #8]
 8009828:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800982a:	68bb      	ldr	r3, [r7, #8]
 800982c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800982e:	431a      	orrs	r2, r3
 8009830:	68bb      	ldr	r3, [r7, #8]
 8009832:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009834:	431a      	orrs	r2, r3
 8009836:	68bb      	ldr	r3, [r7, #8]
 8009838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800983a:	431a      	orrs	r2, r3
 800983c:	68bb      	ldr	r3, [r7, #8]
 800983e:	695b      	ldr	r3, [r3, #20]
 8009840:	049b      	lsls	r3, r3, #18
 8009842:	431a      	orrs	r2, r3
 8009844:	68bb      	ldr	r3, [r7, #8]
 8009846:	6a1b      	ldr	r3, [r3, #32]
 8009848:	431a      	orrs	r2, r3
 800984a:	68bb      	ldr	r3, [r7, #8]
 800984c:	68db      	ldr	r3, [r3, #12]
 800984e:	431a      	orrs	r2, r3
 8009850:	68bb      	ldr	r3, [r7, #8]
 8009852:	69db      	ldr	r3, [r3, #28]
 8009854:	431a      	orrs	r2, r3
 8009856:	68bb      	ldr	r3, [r7, #8]
 8009858:	699b      	ldr	r3, [r3, #24]
 800985a:	ea42 0103 	orr.w	r1, r2, r3
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	687a      	ldr	r2, [r7, #4]
 8009864:	430a      	orrs	r2, r1
 8009866:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800986e:	d027      	beq.n	80098c0 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	68ba      	ldr	r2, [r7, #8]
 8009876:	6852      	ldr	r2, [r2, #4]
 8009878:	619a      	str	r2, [r3, #24]
}
 800987a:	e021      	b.n	80098c0 <QSPI_Config+0x300>
        if (cmd->DataMode != QSPI_DATA_NONE)
 800987c:	68bb      	ldr	r3, [r7, #8]
 800987e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009880:	2b00      	cmp	r3, #0
 8009882:	d01d      	beq.n	80098c0 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8009884:	68bb      	ldr	r3, [r7, #8]
 8009886:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009888:	68bb      	ldr	r3, [r7, #8]
 800988a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800988c:	431a      	orrs	r2, r3
 800988e:	68bb      	ldr	r3, [r7, #8]
 8009890:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009892:	431a      	orrs	r2, r3
 8009894:	68bb      	ldr	r3, [r7, #8]
 8009896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009898:	431a      	orrs	r2, r3
 800989a:	68bb      	ldr	r3, [r7, #8]
 800989c:	695b      	ldr	r3, [r3, #20]
 800989e:	049b      	lsls	r3, r3, #18
 80098a0:	431a      	orrs	r2, r3
 80098a2:	68bb      	ldr	r3, [r7, #8]
 80098a4:	6a1b      	ldr	r3, [r3, #32]
 80098a6:	431a      	orrs	r2, r3
 80098a8:	68bb      	ldr	r3, [r7, #8]
 80098aa:	69db      	ldr	r3, [r3, #28]
 80098ac:	431a      	orrs	r2, r3
 80098ae:	68bb      	ldr	r3, [r7, #8]
 80098b0:	699b      	ldr	r3, [r3, #24]
 80098b2:	ea42 0103 	orr.w	r1, r2, r3
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	687a      	ldr	r2, [r7, #4]
 80098bc:	430a      	orrs	r2, r1
 80098be:	615a      	str	r2, [r3, #20]
}
 80098c0:	bf00      	nop
 80098c2:	3714      	adds	r7, #20
 80098c4:	46bd      	mov	sp, r7
 80098c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ca:	4770      	bx	lr

080098cc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80098cc:	b580      	push	{r7, lr}
 80098ce:	b08c      	sub	sp, #48	; 0x30
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d101      	bne.n	80098de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80098da:	2301      	movs	r3, #1
 80098dc:	e3ff      	b.n	800a0de <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	f003 0301 	and.w	r3, r3, #1
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	f000 8087 	beq.w	80099fa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80098ec:	4b99      	ldr	r3, [pc, #612]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 80098ee:	691b      	ldr	r3, [r3, #16]
 80098f0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80098f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80098f6:	4b97      	ldr	r3, [pc, #604]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 80098f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098fa:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80098fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098fe:	2b10      	cmp	r3, #16
 8009900:	d007      	beq.n	8009912 <HAL_RCC_OscConfig+0x46>
 8009902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009904:	2b18      	cmp	r3, #24
 8009906:	d110      	bne.n	800992a <HAL_RCC_OscConfig+0x5e>
 8009908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800990a:	f003 0303 	and.w	r3, r3, #3
 800990e:	2b02      	cmp	r3, #2
 8009910:	d10b      	bne.n	800992a <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009912:	4b90      	ldr	r3, [pc, #576]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800991a:	2b00      	cmp	r3, #0
 800991c:	d06c      	beq.n	80099f8 <HAL_RCC_OscConfig+0x12c>
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	685b      	ldr	r3, [r3, #4]
 8009922:	2b00      	cmp	r3, #0
 8009924:	d168      	bne.n	80099f8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8009926:	2301      	movs	r3, #1
 8009928:	e3d9      	b.n	800a0de <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	685b      	ldr	r3, [r3, #4]
 800992e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009932:	d106      	bne.n	8009942 <HAL_RCC_OscConfig+0x76>
 8009934:	4b87      	ldr	r3, [pc, #540]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	4a86      	ldr	r2, [pc, #536]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 800993a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800993e:	6013      	str	r3, [r2, #0]
 8009940:	e02e      	b.n	80099a0 <HAL_RCC_OscConfig+0xd4>
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	685b      	ldr	r3, [r3, #4]
 8009946:	2b00      	cmp	r3, #0
 8009948:	d10c      	bne.n	8009964 <HAL_RCC_OscConfig+0x98>
 800994a:	4b82      	ldr	r3, [pc, #520]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	4a81      	ldr	r2, [pc, #516]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 8009950:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009954:	6013      	str	r3, [r2, #0]
 8009956:	4b7f      	ldr	r3, [pc, #508]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	4a7e      	ldr	r2, [pc, #504]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 800995c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009960:	6013      	str	r3, [r2, #0]
 8009962:	e01d      	b.n	80099a0 <HAL_RCC_OscConfig+0xd4>
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	685b      	ldr	r3, [r3, #4]
 8009968:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800996c:	d10c      	bne.n	8009988 <HAL_RCC_OscConfig+0xbc>
 800996e:	4b79      	ldr	r3, [pc, #484]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	4a78      	ldr	r2, [pc, #480]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 8009974:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009978:	6013      	str	r3, [r2, #0]
 800997a:	4b76      	ldr	r3, [pc, #472]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	4a75      	ldr	r2, [pc, #468]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 8009980:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009984:	6013      	str	r3, [r2, #0]
 8009986:	e00b      	b.n	80099a0 <HAL_RCC_OscConfig+0xd4>
 8009988:	4b72      	ldr	r3, [pc, #456]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	4a71      	ldr	r2, [pc, #452]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 800998e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009992:	6013      	str	r3, [r2, #0]
 8009994:	4b6f      	ldr	r3, [pc, #444]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	4a6e      	ldr	r2, [pc, #440]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 800999a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800999e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	685b      	ldr	r3, [r3, #4]
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d013      	beq.n	80099d0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099a8:	f7fe f9f6 	bl	8007d98 <HAL_GetTick>
 80099ac:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80099ae:	e008      	b.n	80099c2 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80099b0:	f7fe f9f2 	bl	8007d98 <HAL_GetTick>
 80099b4:	4602      	mov	r2, r0
 80099b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099b8:	1ad3      	subs	r3, r2, r3
 80099ba:	2b64      	cmp	r3, #100	; 0x64
 80099bc:	d901      	bls.n	80099c2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80099be:	2303      	movs	r3, #3
 80099c0:	e38d      	b.n	800a0de <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80099c2:	4b64      	ldr	r3, [pc, #400]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d0f0      	beq.n	80099b0 <HAL_RCC_OscConfig+0xe4>
 80099ce:	e014      	b.n	80099fa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099d0:	f7fe f9e2 	bl	8007d98 <HAL_GetTick>
 80099d4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80099d6:	e008      	b.n	80099ea <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80099d8:	f7fe f9de 	bl	8007d98 <HAL_GetTick>
 80099dc:	4602      	mov	r2, r0
 80099de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099e0:	1ad3      	subs	r3, r2, r3
 80099e2:	2b64      	cmp	r3, #100	; 0x64
 80099e4:	d901      	bls.n	80099ea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80099e6:	2303      	movs	r3, #3
 80099e8:	e379      	b.n	800a0de <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80099ea:	4b5a      	ldr	r3, [pc, #360]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d1f0      	bne.n	80099d8 <HAL_RCC_OscConfig+0x10c>
 80099f6:	e000      	b.n	80099fa <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80099f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	f003 0302 	and.w	r3, r3, #2
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	f000 80ae 	beq.w	8009b64 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009a08:	4b52      	ldr	r3, [pc, #328]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 8009a0a:	691b      	ldr	r3, [r3, #16]
 8009a0c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009a10:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009a12:	4b50      	ldr	r3, [pc, #320]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 8009a14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a16:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8009a18:	6a3b      	ldr	r3, [r7, #32]
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d007      	beq.n	8009a2e <HAL_RCC_OscConfig+0x162>
 8009a1e:	6a3b      	ldr	r3, [r7, #32]
 8009a20:	2b18      	cmp	r3, #24
 8009a22:	d13a      	bne.n	8009a9a <HAL_RCC_OscConfig+0x1ce>
 8009a24:	69fb      	ldr	r3, [r7, #28]
 8009a26:	f003 0303 	and.w	r3, r3, #3
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d135      	bne.n	8009a9a <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009a2e:	4b49      	ldr	r3, [pc, #292]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	f003 0304 	and.w	r3, r3, #4
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d005      	beq.n	8009a46 <HAL_RCC_OscConfig+0x17a>
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	68db      	ldr	r3, [r3, #12]
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d101      	bne.n	8009a46 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8009a42:	2301      	movs	r3, #1
 8009a44:	e34b      	b.n	800a0de <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009a46:	f7fe f9b3 	bl	8007db0 <HAL_GetREVID>
 8009a4a:	4603      	mov	r3, r0
 8009a4c:	f241 0203 	movw	r2, #4099	; 0x1003
 8009a50:	4293      	cmp	r3, r2
 8009a52:	d817      	bhi.n	8009a84 <HAL_RCC_OscConfig+0x1b8>
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	691b      	ldr	r3, [r3, #16]
 8009a58:	2b40      	cmp	r3, #64	; 0x40
 8009a5a:	d108      	bne.n	8009a6e <HAL_RCC_OscConfig+0x1a2>
 8009a5c:	4b3d      	ldr	r3, [pc, #244]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 8009a5e:	685b      	ldr	r3, [r3, #4]
 8009a60:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8009a64:	4a3b      	ldr	r2, [pc, #236]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 8009a66:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009a6a:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009a6c:	e07a      	b.n	8009b64 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009a6e:	4b39      	ldr	r3, [pc, #228]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 8009a70:	685b      	ldr	r3, [r3, #4]
 8009a72:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	691b      	ldr	r3, [r3, #16]
 8009a7a:	031b      	lsls	r3, r3, #12
 8009a7c:	4935      	ldr	r1, [pc, #212]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 8009a7e:	4313      	orrs	r3, r2
 8009a80:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009a82:	e06f      	b.n	8009b64 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009a84:	4b33      	ldr	r3, [pc, #204]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 8009a86:	685b      	ldr	r3, [r3, #4]
 8009a88:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	691b      	ldr	r3, [r3, #16]
 8009a90:	061b      	lsls	r3, r3, #24
 8009a92:	4930      	ldr	r1, [pc, #192]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 8009a94:	4313      	orrs	r3, r2
 8009a96:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009a98:	e064      	b.n	8009b64 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	68db      	ldr	r3, [r3, #12]
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d045      	beq.n	8009b2e <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009aa2:	4b2c      	ldr	r3, [pc, #176]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	f023 0219 	bic.w	r2, r3, #25
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	68db      	ldr	r3, [r3, #12]
 8009aae:	4929      	ldr	r1, [pc, #164]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 8009ab0:	4313      	orrs	r3, r2
 8009ab2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ab4:	f7fe f970 	bl	8007d98 <HAL_GetTick>
 8009ab8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009aba:	e008      	b.n	8009ace <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009abc:	f7fe f96c 	bl	8007d98 <HAL_GetTick>
 8009ac0:	4602      	mov	r2, r0
 8009ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ac4:	1ad3      	subs	r3, r2, r3
 8009ac6:	2b02      	cmp	r3, #2
 8009ac8:	d901      	bls.n	8009ace <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 8009aca:	2303      	movs	r3, #3
 8009acc:	e307      	b.n	800a0de <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009ace:	4b21      	ldr	r3, [pc, #132]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	f003 0304 	and.w	r3, r3, #4
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d0f0      	beq.n	8009abc <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009ada:	f7fe f969 	bl	8007db0 <HAL_GetREVID>
 8009ade:	4603      	mov	r3, r0
 8009ae0:	f241 0203 	movw	r2, #4099	; 0x1003
 8009ae4:	4293      	cmp	r3, r2
 8009ae6:	d817      	bhi.n	8009b18 <HAL_RCC_OscConfig+0x24c>
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	691b      	ldr	r3, [r3, #16]
 8009aec:	2b40      	cmp	r3, #64	; 0x40
 8009aee:	d108      	bne.n	8009b02 <HAL_RCC_OscConfig+0x236>
 8009af0:	4b18      	ldr	r3, [pc, #96]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 8009af2:	685b      	ldr	r3, [r3, #4]
 8009af4:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8009af8:	4a16      	ldr	r2, [pc, #88]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 8009afa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009afe:	6053      	str	r3, [r2, #4]
 8009b00:	e030      	b.n	8009b64 <HAL_RCC_OscConfig+0x298>
 8009b02:	4b14      	ldr	r3, [pc, #80]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 8009b04:	685b      	ldr	r3, [r3, #4]
 8009b06:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	691b      	ldr	r3, [r3, #16]
 8009b0e:	031b      	lsls	r3, r3, #12
 8009b10:	4910      	ldr	r1, [pc, #64]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 8009b12:	4313      	orrs	r3, r2
 8009b14:	604b      	str	r3, [r1, #4]
 8009b16:	e025      	b.n	8009b64 <HAL_RCC_OscConfig+0x298>
 8009b18:	4b0e      	ldr	r3, [pc, #56]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 8009b1a:	685b      	ldr	r3, [r3, #4]
 8009b1c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	691b      	ldr	r3, [r3, #16]
 8009b24:	061b      	lsls	r3, r3, #24
 8009b26:	490b      	ldr	r1, [pc, #44]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 8009b28:	4313      	orrs	r3, r2
 8009b2a:	604b      	str	r3, [r1, #4]
 8009b2c:	e01a      	b.n	8009b64 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009b2e:	4b09      	ldr	r3, [pc, #36]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	4a08      	ldr	r2, [pc, #32]	; (8009b54 <HAL_RCC_OscConfig+0x288>)
 8009b34:	f023 0301 	bic.w	r3, r3, #1
 8009b38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b3a:	f7fe f92d 	bl	8007d98 <HAL_GetTick>
 8009b3e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009b40:	e00a      	b.n	8009b58 <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009b42:	f7fe f929 	bl	8007d98 <HAL_GetTick>
 8009b46:	4602      	mov	r2, r0
 8009b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b4a:	1ad3      	subs	r3, r2, r3
 8009b4c:	2b02      	cmp	r3, #2
 8009b4e:	d903      	bls.n	8009b58 <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 8009b50:	2303      	movs	r3, #3
 8009b52:	e2c4      	b.n	800a0de <HAL_RCC_OscConfig+0x812>
 8009b54:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009b58:	4ba4      	ldr	r3, [pc, #656]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	f003 0304 	and.w	r3, r3, #4
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d1ee      	bne.n	8009b42 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	f003 0310 	and.w	r3, r3, #16
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	f000 80a9 	beq.w	8009cc4 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009b72:	4b9e      	ldr	r3, [pc, #632]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009b74:	691b      	ldr	r3, [r3, #16]
 8009b76:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009b7a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009b7c:	4b9b      	ldr	r3, [pc, #620]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009b7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b80:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8009b82:	69bb      	ldr	r3, [r7, #24]
 8009b84:	2b08      	cmp	r3, #8
 8009b86:	d007      	beq.n	8009b98 <HAL_RCC_OscConfig+0x2cc>
 8009b88:	69bb      	ldr	r3, [r7, #24]
 8009b8a:	2b18      	cmp	r3, #24
 8009b8c:	d13a      	bne.n	8009c04 <HAL_RCC_OscConfig+0x338>
 8009b8e:	697b      	ldr	r3, [r7, #20]
 8009b90:	f003 0303 	and.w	r3, r3, #3
 8009b94:	2b01      	cmp	r3, #1
 8009b96:	d135      	bne.n	8009c04 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009b98:	4b94      	ldr	r3, [pc, #592]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d005      	beq.n	8009bb0 <HAL_RCC_OscConfig+0x2e4>
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	69db      	ldr	r3, [r3, #28]
 8009ba8:	2b80      	cmp	r3, #128	; 0x80
 8009baa:	d001      	beq.n	8009bb0 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 8009bac:	2301      	movs	r3, #1
 8009bae:	e296      	b.n	800a0de <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009bb0:	f7fe f8fe 	bl	8007db0 <HAL_GetREVID>
 8009bb4:	4603      	mov	r3, r0
 8009bb6:	f241 0203 	movw	r2, #4099	; 0x1003
 8009bba:	4293      	cmp	r3, r2
 8009bbc:	d817      	bhi.n	8009bee <HAL_RCC_OscConfig+0x322>
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	6a1b      	ldr	r3, [r3, #32]
 8009bc2:	2b20      	cmp	r3, #32
 8009bc4:	d108      	bne.n	8009bd8 <HAL_RCC_OscConfig+0x30c>
 8009bc6:	4b89      	ldr	r3, [pc, #548]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009bc8:	685b      	ldr	r3, [r3, #4]
 8009bca:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8009bce:	4a87      	ldr	r2, [pc, #540]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009bd0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009bd4:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009bd6:	e075      	b.n	8009cc4 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009bd8:	4b84      	ldr	r3, [pc, #528]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009bda:	685b      	ldr	r3, [r3, #4]
 8009bdc:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	6a1b      	ldr	r3, [r3, #32]
 8009be4:	069b      	lsls	r3, r3, #26
 8009be6:	4981      	ldr	r1, [pc, #516]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009be8:	4313      	orrs	r3, r2
 8009bea:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009bec:	e06a      	b.n	8009cc4 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009bee:	4b7f      	ldr	r3, [pc, #508]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009bf0:	68db      	ldr	r3, [r3, #12]
 8009bf2:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	6a1b      	ldr	r3, [r3, #32]
 8009bfa:	061b      	lsls	r3, r3, #24
 8009bfc:	497b      	ldr	r1, [pc, #492]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009bfe:	4313      	orrs	r3, r2
 8009c00:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009c02:	e05f      	b.n	8009cc4 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	69db      	ldr	r3, [r3, #28]
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d042      	beq.n	8009c92 <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8009c0c:	4b77      	ldr	r3, [pc, #476]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	4a76      	ldr	r2, [pc, #472]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009c12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c18:	f7fe f8be 	bl	8007d98 <HAL_GetTick>
 8009c1c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009c1e:	e008      	b.n	8009c32 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8009c20:	f7fe f8ba 	bl	8007d98 <HAL_GetTick>
 8009c24:	4602      	mov	r2, r0
 8009c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c28:	1ad3      	subs	r3, r2, r3
 8009c2a:	2b02      	cmp	r3, #2
 8009c2c:	d901      	bls.n	8009c32 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8009c2e:	2303      	movs	r3, #3
 8009c30:	e255      	b.n	800a0de <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009c32:	4b6e      	ldr	r3, [pc, #440]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d0f0      	beq.n	8009c20 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009c3e:	f7fe f8b7 	bl	8007db0 <HAL_GetREVID>
 8009c42:	4603      	mov	r3, r0
 8009c44:	f241 0203 	movw	r2, #4099	; 0x1003
 8009c48:	4293      	cmp	r3, r2
 8009c4a:	d817      	bhi.n	8009c7c <HAL_RCC_OscConfig+0x3b0>
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	6a1b      	ldr	r3, [r3, #32]
 8009c50:	2b20      	cmp	r3, #32
 8009c52:	d108      	bne.n	8009c66 <HAL_RCC_OscConfig+0x39a>
 8009c54:	4b65      	ldr	r3, [pc, #404]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009c56:	685b      	ldr	r3, [r3, #4]
 8009c58:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8009c5c:	4a63      	ldr	r2, [pc, #396]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009c5e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009c62:	6053      	str	r3, [r2, #4]
 8009c64:	e02e      	b.n	8009cc4 <HAL_RCC_OscConfig+0x3f8>
 8009c66:	4b61      	ldr	r3, [pc, #388]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009c68:	685b      	ldr	r3, [r3, #4]
 8009c6a:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	6a1b      	ldr	r3, [r3, #32]
 8009c72:	069b      	lsls	r3, r3, #26
 8009c74:	495d      	ldr	r1, [pc, #372]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009c76:	4313      	orrs	r3, r2
 8009c78:	604b      	str	r3, [r1, #4]
 8009c7a:	e023      	b.n	8009cc4 <HAL_RCC_OscConfig+0x3f8>
 8009c7c:	4b5b      	ldr	r3, [pc, #364]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009c7e:	68db      	ldr	r3, [r3, #12]
 8009c80:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	6a1b      	ldr	r3, [r3, #32]
 8009c88:	061b      	lsls	r3, r3, #24
 8009c8a:	4958      	ldr	r1, [pc, #352]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009c8c:	4313      	orrs	r3, r2
 8009c8e:	60cb      	str	r3, [r1, #12]
 8009c90:	e018      	b.n	8009cc4 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8009c92:	4b56      	ldr	r3, [pc, #344]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	4a55      	ldr	r2, [pc, #340]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009c98:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009c9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c9e:	f7fe f87b 	bl	8007d98 <HAL_GetTick>
 8009ca2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009ca4:	e008      	b.n	8009cb8 <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8009ca6:	f7fe f877 	bl	8007d98 <HAL_GetTick>
 8009caa:	4602      	mov	r2, r0
 8009cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cae:	1ad3      	subs	r3, r2, r3
 8009cb0:	2b02      	cmp	r3, #2
 8009cb2:	d901      	bls.n	8009cb8 <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 8009cb4:	2303      	movs	r3, #3
 8009cb6:	e212      	b.n	800a0de <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009cb8:	4b4c      	ldr	r3, [pc, #304]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d1f0      	bne.n	8009ca6 <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	f003 0308 	and.w	r3, r3, #8
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d036      	beq.n	8009d3e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	695b      	ldr	r3, [r3, #20]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d019      	beq.n	8009d0c <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009cd8:	4b44      	ldr	r3, [pc, #272]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009cda:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009cdc:	4a43      	ldr	r2, [pc, #268]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009cde:	f043 0301 	orr.w	r3, r3, #1
 8009ce2:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009ce4:	f7fe f858 	bl	8007d98 <HAL_GetTick>
 8009ce8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009cea:	e008      	b.n	8009cfe <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009cec:	f7fe f854 	bl	8007d98 <HAL_GetTick>
 8009cf0:	4602      	mov	r2, r0
 8009cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cf4:	1ad3      	subs	r3, r2, r3
 8009cf6:	2b02      	cmp	r3, #2
 8009cf8:	d901      	bls.n	8009cfe <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8009cfa:	2303      	movs	r3, #3
 8009cfc:	e1ef      	b.n	800a0de <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009cfe:	4b3b      	ldr	r3, [pc, #236]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009d00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009d02:	f003 0302 	and.w	r3, r3, #2
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d0f0      	beq.n	8009cec <HAL_RCC_OscConfig+0x420>
 8009d0a:	e018      	b.n	8009d3e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009d0c:	4b37      	ldr	r3, [pc, #220]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009d0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009d10:	4a36      	ldr	r2, [pc, #216]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009d12:	f023 0301 	bic.w	r3, r3, #1
 8009d16:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d18:	f7fe f83e 	bl	8007d98 <HAL_GetTick>
 8009d1c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009d1e:	e008      	b.n	8009d32 <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009d20:	f7fe f83a 	bl	8007d98 <HAL_GetTick>
 8009d24:	4602      	mov	r2, r0
 8009d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d28:	1ad3      	subs	r3, r2, r3
 8009d2a:	2b02      	cmp	r3, #2
 8009d2c:	d901      	bls.n	8009d32 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8009d2e:	2303      	movs	r3, #3
 8009d30:	e1d5      	b.n	800a0de <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009d32:	4b2e      	ldr	r3, [pc, #184]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009d34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009d36:	f003 0302 	and.w	r3, r3, #2
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d1f0      	bne.n	8009d20 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	f003 0320 	and.w	r3, r3, #32
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d036      	beq.n	8009db8 <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	699b      	ldr	r3, [r3, #24]
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d019      	beq.n	8009d86 <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009d52:	4b26      	ldr	r3, [pc, #152]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	4a25      	ldr	r2, [pc, #148]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009d58:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009d5c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8009d5e:	f7fe f81b 	bl	8007d98 <HAL_GetTick>
 8009d62:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009d64:	e008      	b.n	8009d78 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8009d66:	f7fe f817 	bl	8007d98 <HAL_GetTick>
 8009d6a:	4602      	mov	r2, r0
 8009d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d6e:	1ad3      	subs	r3, r2, r3
 8009d70:	2b02      	cmp	r3, #2
 8009d72:	d901      	bls.n	8009d78 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8009d74:	2303      	movs	r3, #3
 8009d76:	e1b2      	b.n	800a0de <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009d78:	4b1c      	ldr	r3, [pc, #112]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d0f0      	beq.n	8009d66 <HAL_RCC_OscConfig+0x49a>
 8009d84:	e018      	b.n	8009db8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009d86:	4b19      	ldr	r3, [pc, #100]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	4a18      	ldr	r2, [pc, #96]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009d8c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009d90:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8009d92:	f7fe f801 	bl	8007d98 <HAL_GetTick>
 8009d96:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8009d98:	e008      	b.n	8009dac <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8009d9a:	f7fd fffd 	bl	8007d98 <HAL_GetTick>
 8009d9e:	4602      	mov	r2, r0
 8009da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009da2:	1ad3      	subs	r3, r2, r3
 8009da4:	2b02      	cmp	r3, #2
 8009da6:	d901      	bls.n	8009dac <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 8009da8:	2303      	movs	r3, #3
 8009daa:	e198      	b.n	800a0de <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8009dac:	4b0f      	ldr	r3, [pc, #60]	; (8009dec <HAL_RCC_OscConfig+0x520>)
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d1f0      	bne.n	8009d9a <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	f003 0304 	and.w	r3, r3, #4
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	f000 8085 	beq.w	8009ed0 <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8009dc6:	4b0a      	ldr	r3, [pc, #40]	; (8009df0 <HAL_RCC_OscConfig+0x524>)
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	4a09      	ldr	r2, [pc, #36]	; (8009df0 <HAL_RCC_OscConfig+0x524>)
 8009dcc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009dd0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009dd2:	f7fd ffe1 	bl	8007d98 <HAL_GetTick>
 8009dd6:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009dd8:	e00c      	b.n	8009df4 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8009dda:	f7fd ffdd 	bl	8007d98 <HAL_GetTick>
 8009dde:	4602      	mov	r2, r0
 8009de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009de2:	1ad3      	subs	r3, r2, r3
 8009de4:	2b64      	cmp	r3, #100	; 0x64
 8009de6:	d905      	bls.n	8009df4 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 8009de8:	2303      	movs	r3, #3
 8009dea:	e178      	b.n	800a0de <HAL_RCC_OscConfig+0x812>
 8009dec:	58024400 	.word	0x58024400
 8009df0:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009df4:	4b96      	ldr	r3, [pc, #600]	; (800a050 <HAL_RCC_OscConfig+0x784>)
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d0ec      	beq.n	8009dda <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	689b      	ldr	r3, [r3, #8]
 8009e04:	2b01      	cmp	r3, #1
 8009e06:	d106      	bne.n	8009e16 <HAL_RCC_OscConfig+0x54a>
 8009e08:	4b92      	ldr	r3, [pc, #584]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009e0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009e0c:	4a91      	ldr	r2, [pc, #580]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009e0e:	f043 0301 	orr.w	r3, r3, #1
 8009e12:	6713      	str	r3, [r2, #112]	; 0x70
 8009e14:	e02d      	b.n	8009e72 <HAL_RCC_OscConfig+0x5a6>
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	689b      	ldr	r3, [r3, #8]
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d10c      	bne.n	8009e38 <HAL_RCC_OscConfig+0x56c>
 8009e1e:	4b8d      	ldr	r3, [pc, #564]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009e20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009e22:	4a8c      	ldr	r2, [pc, #560]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009e24:	f023 0301 	bic.w	r3, r3, #1
 8009e28:	6713      	str	r3, [r2, #112]	; 0x70
 8009e2a:	4b8a      	ldr	r3, [pc, #552]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009e2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009e2e:	4a89      	ldr	r2, [pc, #548]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009e30:	f023 0304 	bic.w	r3, r3, #4
 8009e34:	6713      	str	r3, [r2, #112]	; 0x70
 8009e36:	e01c      	b.n	8009e72 <HAL_RCC_OscConfig+0x5a6>
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	689b      	ldr	r3, [r3, #8]
 8009e3c:	2b05      	cmp	r3, #5
 8009e3e:	d10c      	bne.n	8009e5a <HAL_RCC_OscConfig+0x58e>
 8009e40:	4b84      	ldr	r3, [pc, #528]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009e42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009e44:	4a83      	ldr	r2, [pc, #524]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009e46:	f043 0304 	orr.w	r3, r3, #4
 8009e4a:	6713      	str	r3, [r2, #112]	; 0x70
 8009e4c:	4b81      	ldr	r3, [pc, #516]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009e4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009e50:	4a80      	ldr	r2, [pc, #512]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009e52:	f043 0301 	orr.w	r3, r3, #1
 8009e56:	6713      	str	r3, [r2, #112]	; 0x70
 8009e58:	e00b      	b.n	8009e72 <HAL_RCC_OscConfig+0x5a6>
 8009e5a:	4b7e      	ldr	r3, [pc, #504]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009e5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009e5e:	4a7d      	ldr	r2, [pc, #500]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009e60:	f023 0301 	bic.w	r3, r3, #1
 8009e64:	6713      	str	r3, [r2, #112]	; 0x70
 8009e66:	4b7b      	ldr	r3, [pc, #492]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009e68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009e6a:	4a7a      	ldr	r2, [pc, #488]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009e6c:	f023 0304 	bic.w	r3, r3, #4
 8009e70:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	689b      	ldr	r3, [r3, #8]
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d015      	beq.n	8009ea6 <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009e7a:	f7fd ff8d 	bl	8007d98 <HAL_GetTick>
 8009e7e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009e80:	e00a      	b.n	8009e98 <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009e82:	f7fd ff89 	bl	8007d98 <HAL_GetTick>
 8009e86:	4602      	mov	r2, r0
 8009e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e8a:	1ad3      	subs	r3, r2, r3
 8009e8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009e90:	4293      	cmp	r3, r2
 8009e92:	d901      	bls.n	8009e98 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8009e94:	2303      	movs	r3, #3
 8009e96:	e122      	b.n	800a0de <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009e98:	4b6e      	ldr	r3, [pc, #440]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009e9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009e9c:	f003 0302 	and.w	r3, r3, #2
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d0ee      	beq.n	8009e82 <HAL_RCC_OscConfig+0x5b6>
 8009ea4:	e014      	b.n	8009ed0 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009ea6:	f7fd ff77 	bl	8007d98 <HAL_GetTick>
 8009eaa:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009eac:	e00a      	b.n	8009ec4 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009eae:	f7fd ff73 	bl	8007d98 <HAL_GetTick>
 8009eb2:	4602      	mov	r2, r0
 8009eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009eb6:	1ad3      	subs	r3, r2, r3
 8009eb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ebc:	4293      	cmp	r3, r2
 8009ebe:	d901      	bls.n	8009ec4 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 8009ec0:	2303      	movs	r3, #3
 8009ec2:	e10c      	b.n	800a0de <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009ec4:	4b63      	ldr	r3, [pc, #396]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009ec6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ec8:	f003 0302 	and.w	r3, r3, #2
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d1ee      	bne.n	8009eae <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	f000 8101 	beq.w	800a0dc <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8009eda:	4b5e      	ldr	r3, [pc, #376]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009edc:	691b      	ldr	r3, [r3, #16]
 8009ede:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009ee2:	2b18      	cmp	r3, #24
 8009ee4:	f000 80bc 	beq.w	800a060 <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009eec:	2b02      	cmp	r3, #2
 8009eee:	f040 8095 	bne.w	800a01c <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009ef2:	4b58      	ldr	r3, [pc, #352]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	4a57      	ldr	r2, [pc, #348]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009ef8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009efc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009efe:	f7fd ff4b 	bl	8007d98 <HAL_GetTick>
 8009f02:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009f04:	e008      	b.n	8009f18 <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009f06:	f7fd ff47 	bl	8007d98 <HAL_GetTick>
 8009f0a:	4602      	mov	r2, r0
 8009f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f0e:	1ad3      	subs	r3, r2, r3
 8009f10:	2b02      	cmp	r3, #2
 8009f12:	d901      	bls.n	8009f18 <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8009f14:	2303      	movs	r3, #3
 8009f16:	e0e2      	b.n	800a0de <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009f18:	4b4e      	ldr	r3, [pc, #312]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d1f0      	bne.n	8009f06 <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009f24:	4b4b      	ldr	r3, [pc, #300]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009f26:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009f28:	4b4b      	ldr	r3, [pc, #300]	; (800a058 <HAL_RCC_OscConfig+0x78c>)
 8009f2a:	4013      	ands	r3, r2
 8009f2c:	687a      	ldr	r2, [r7, #4]
 8009f2e:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8009f30:	687a      	ldr	r2, [r7, #4]
 8009f32:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009f34:	0112      	lsls	r2, r2, #4
 8009f36:	430a      	orrs	r2, r1
 8009f38:	4946      	ldr	r1, [pc, #280]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009f3a:	4313      	orrs	r3, r2
 8009f3c:	628b      	str	r3, [r1, #40]	; 0x28
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f42:	3b01      	subs	r3, #1
 8009f44:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f4c:	3b01      	subs	r3, #1
 8009f4e:	025b      	lsls	r3, r3, #9
 8009f50:	b29b      	uxth	r3, r3
 8009f52:	431a      	orrs	r2, r3
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f58:	3b01      	subs	r3, #1
 8009f5a:	041b      	lsls	r3, r3, #16
 8009f5c:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8009f60:	431a      	orrs	r2, r3
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f66:	3b01      	subs	r3, #1
 8009f68:	061b      	lsls	r3, r3, #24
 8009f6a:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8009f6e:	4939      	ldr	r1, [pc, #228]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009f70:	4313      	orrs	r3, r2
 8009f72:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8009f74:	4b37      	ldr	r3, [pc, #220]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f78:	4a36      	ldr	r2, [pc, #216]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009f7a:	f023 0301 	bic.w	r3, r3, #1
 8009f7e:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8009f80:	4b34      	ldr	r3, [pc, #208]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009f82:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009f84:	4b35      	ldr	r3, [pc, #212]	; (800a05c <HAL_RCC_OscConfig+0x790>)
 8009f86:	4013      	ands	r3, r2
 8009f88:	687a      	ldr	r2, [r7, #4]
 8009f8a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8009f8c:	00d2      	lsls	r2, r2, #3
 8009f8e:	4931      	ldr	r1, [pc, #196]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009f90:	4313      	orrs	r3, r2
 8009f92:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8009f94:	4b2f      	ldr	r3, [pc, #188]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009f96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f98:	f023 020c 	bic.w	r2, r3, #12
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fa0:	492c      	ldr	r1, [pc, #176]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009fa2:	4313      	orrs	r3, r2
 8009fa4:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8009fa6:	4b2b      	ldr	r3, [pc, #172]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009fa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009faa:	f023 0202 	bic.w	r2, r3, #2
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009fb2:	4928      	ldr	r1, [pc, #160]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009fb4:	4313      	orrs	r3, r2
 8009fb6:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009fb8:	4b26      	ldr	r3, [pc, #152]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fbc:	4a25      	ldr	r2, [pc, #148]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009fbe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009fc2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009fc4:	4b23      	ldr	r3, [pc, #140]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009fc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fc8:	4a22      	ldr	r2, [pc, #136]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009fca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009fce:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8009fd0:	4b20      	ldr	r3, [pc, #128]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fd4:	4a1f      	ldr	r2, [pc, #124]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009fd6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009fda:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8009fdc:	4b1d      	ldr	r3, [pc, #116]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009fde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fe0:	4a1c      	ldr	r2, [pc, #112]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009fe2:	f043 0301 	orr.w	r3, r3, #1
 8009fe6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009fe8:	4b1a      	ldr	r3, [pc, #104]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	4a19      	ldr	r2, [pc, #100]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 8009fee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009ff2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ff4:	f7fd fed0 	bl	8007d98 <HAL_GetTick>
 8009ff8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009ffa:	e008      	b.n	800a00e <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009ffc:	f7fd fecc 	bl	8007d98 <HAL_GetTick>
 800a000:	4602      	mov	r2, r0
 800a002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a004:	1ad3      	subs	r3, r2, r3
 800a006:	2b02      	cmp	r3, #2
 800a008:	d901      	bls.n	800a00e <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 800a00a:	2303      	movs	r3, #3
 800a00c:	e067      	b.n	800a0de <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a00e:	4b11      	ldr	r3, [pc, #68]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a016:	2b00      	cmp	r3, #0
 800a018:	d0f0      	beq.n	8009ffc <HAL_RCC_OscConfig+0x730>
 800a01a:	e05f      	b.n	800a0dc <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a01c:	4b0d      	ldr	r3, [pc, #52]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	4a0c      	ldr	r2, [pc, #48]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 800a022:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a026:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a028:	f7fd feb6 	bl	8007d98 <HAL_GetTick>
 800a02c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a02e:	e008      	b.n	800a042 <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a030:	f7fd feb2 	bl	8007d98 <HAL_GetTick>
 800a034:	4602      	mov	r2, r0
 800a036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a038:	1ad3      	subs	r3, r2, r3
 800a03a:	2b02      	cmp	r3, #2
 800a03c:	d901      	bls.n	800a042 <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 800a03e:	2303      	movs	r3, #3
 800a040:	e04d      	b.n	800a0de <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a042:	4b04      	ldr	r3, [pc, #16]	; (800a054 <HAL_RCC_OscConfig+0x788>)
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d1f0      	bne.n	800a030 <HAL_RCC_OscConfig+0x764>
 800a04e:	e045      	b.n	800a0dc <HAL_RCC_OscConfig+0x810>
 800a050:	58024800 	.word	0x58024800
 800a054:	58024400 	.word	0x58024400
 800a058:	fffffc0c 	.word	0xfffffc0c
 800a05c:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800a060:	4b21      	ldr	r3, [pc, #132]	; (800a0e8 <HAL_RCC_OscConfig+0x81c>)
 800a062:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a064:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800a066:	4b20      	ldr	r3, [pc, #128]	; (800a0e8 <HAL_RCC_OscConfig+0x81c>)
 800a068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a06a:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a070:	2b01      	cmp	r3, #1
 800a072:	d031      	beq.n	800a0d8 <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a074:	693b      	ldr	r3, [r7, #16]
 800a076:	f003 0203 	and.w	r2, r3, #3
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a07e:	429a      	cmp	r2, r3
 800a080:	d12a      	bne.n	800a0d8 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800a082:	693b      	ldr	r3, [r7, #16]
 800a084:	091b      	lsrs	r3, r3, #4
 800a086:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a08e:	429a      	cmp	r2, r3
 800a090:	d122      	bne.n	800a0d8 <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a09c:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800a09e:	429a      	cmp	r2, r3
 800a0a0:	d11a      	bne.n	800a0d8 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	0a5b      	lsrs	r3, r3, #9
 800a0a6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a0ae:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800a0b0:	429a      	cmp	r2, r3
 800a0b2:	d111      	bne.n	800a0d8 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	0c1b      	lsrs	r3, r3, #16
 800a0b8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0c0:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800a0c2:	429a      	cmp	r2, r3
 800a0c4:	d108      	bne.n	800a0d8 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	0e1b      	lsrs	r3, r3, #24
 800a0ca:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a0d2:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800a0d4:	429a      	cmp	r2, r3
 800a0d6:	d001      	beq.n	800a0dc <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 800a0d8:	2301      	movs	r3, #1
 800a0da:	e000      	b.n	800a0de <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 800a0dc:	2300      	movs	r3, #0
}
 800a0de:	4618      	mov	r0, r3
 800a0e0:	3730      	adds	r7, #48	; 0x30
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	bd80      	pop	{r7, pc}
 800a0e6:	bf00      	nop
 800a0e8:	58024400 	.word	0x58024400

0800a0ec <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a0ec:	b580      	push	{r7, lr}
 800a0ee:	b086      	sub	sp, #24
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	6078      	str	r0, [r7, #4]
 800a0f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d101      	bne.n	800a100 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a0fc:	2301      	movs	r3, #1
 800a0fe:	e19c      	b.n	800a43a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a100:	4b8a      	ldr	r3, [pc, #552]	; (800a32c <HAL_RCC_ClockConfig+0x240>)
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	f003 030f 	and.w	r3, r3, #15
 800a108:	683a      	ldr	r2, [r7, #0]
 800a10a:	429a      	cmp	r2, r3
 800a10c:	d910      	bls.n	800a130 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a10e:	4b87      	ldr	r3, [pc, #540]	; (800a32c <HAL_RCC_ClockConfig+0x240>)
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	f023 020f 	bic.w	r2, r3, #15
 800a116:	4985      	ldr	r1, [pc, #532]	; (800a32c <HAL_RCC_ClockConfig+0x240>)
 800a118:	683b      	ldr	r3, [r7, #0]
 800a11a:	4313      	orrs	r3, r2
 800a11c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a11e:	4b83      	ldr	r3, [pc, #524]	; (800a32c <HAL_RCC_ClockConfig+0x240>)
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	f003 030f 	and.w	r3, r3, #15
 800a126:	683a      	ldr	r2, [r7, #0]
 800a128:	429a      	cmp	r2, r3
 800a12a:	d001      	beq.n	800a130 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800a12c:	2301      	movs	r3, #1
 800a12e:	e184      	b.n	800a43a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	f003 0304 	and.w	r3, r3, #4
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d010      	beq.n	800a15e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	691a      	ldr	r2, [r3, #16]
 800a140:	4b7b      	ldr	r3, [pc, #492]	; (800a330 <HAL_RCC_ClockConfig+0x244>)
 800a142:	699b      	ldr	r3, [r3, #24]
 800a144:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a148:	429a      	cmp	r2, r3
 800a14a:	d908      	bls.n	800a15e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a14c:	4b78      	ldr	r3, [pc, #480]	; (800a330 <HAL_RCC_ClockConfig+0x244>)
 800a14e:	699b      	ldr	r3, [r3, #24]
 800a150:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	691b      	ldr	r3, [r3, #16]
 800a158:	4975      	ldr	r1, [pc, #468]	; (800a330 <HAL_RCC_ClockConfig+0x244>)
 800a15a:	4313      	orrs	r3, r2
 800a15c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	f003 0308 	and.w	r3, r3, #8
 800a166:	2b00      	cmp	r3, #0
 800a168:	d010      	beq.n	800a18c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	695a      	ldr	r2, [r3, #20]
 800a16e:	4b70      	ldr	r3, [pc, #448]	; (800a330 <HAL_RCC_ClockConfig+0x244>)
 800a170:	69db      	ldr	r3, [r3, #28]
 800a172:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a176:	429a      	cmp	r2, r3
 800a178:	d908      	bls.n	800a18c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a17a:	4b6d      	ldr	r3, [pc, #436]	; (800a330 <HAL_RCC_ClockConfig+0x244>)
 800a17c:	69db      	ldr	r3, [r3, #28]
 800a17e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	695b      	ldr	r3, [r3, #20]
 800a186:	496a      	ldr	r1, [pc, #424]	; (800a330 <HAL_RCC_ClockConfig+0x244>)
 800a188:	4313      	orrs	r3, r2
 800a18a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	f003 0310 	and.w	r3, r3, #16
 800a194:	2b00      	cmp	r3, #0
 800a196:	d010      	beq.n	800a1ba <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	699a      	ldr	r2, [r3, #24]
 800a19c:	4b64      	ldr	r3, [pc, #400]	; (800a330 <HAL_RCC_ClockConfig+0x244>)
 800a19e:	69db      	ldr	r3, [r3, #28]
 800a1a0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a1a4:	429a      	cmp	r2, r3
 800a1a6:	d908      	bls.n	800a1ba <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a1a8:	4b61      	ldr	r3, [pc, #388]	; (800a330 <HAL_RCC_ClockConfig+0x244>)
 800a1aa:	69db      	ldr	r3, [r3, #28]
 800a1ac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	699b      	ldr	r3, [r3, #24]
 800a1b4:	495e      	ldr	r1, [pc, #376]	; (800a330 <HAL_RCC_ClockConfig+0x244>)
 800a1b6:	4313      	orrs	r3, r2
 800a1b8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	f003 0320 	and.w	r3, r3, #32
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d010      	beq.n	800a1e8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	69da      	ldr	r2, [r3, #28]
 800a1ca:	4b59      	ldr	r3, [pc, #356]	; (800a330 <HAL_RCC_ClockConfig+0x244>)
 800a1cc:	6a1b      	ldr	r3, [r3, #32]
 800a1ce:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a1d2:	429a      	cmp	r2, r3
 800a1d4:	d908      	bls.n	800a1e8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800a1d6:	4b56      	ldr	r3, [pc, #344]	; (800a330 <HAL_RCC_ClockConfig+0x244>)
 800a1d8:	6a1b      	ldr	r3, [r3, #32]
 800a1da:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	69db      	ldr	r3, [r3, #28]
 800a1e2:	4953      	ldr	r1, [pc, #332]	; (800a330 <HAL_RCC_ClockConfig+0x244>)
 800a1e4:	4313      	orrs	r3, r2
 800a1e6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	f003 0302 	and.w	r3, r3, #2
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d010      	beq.n	800a216 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	68da      	ldr	r2, [r3, #12]
 800a1f8:	4b4d      	ldr	r3, [pc, #308]	; (800a330 <HAL_RCC_ClockConfig+0x244>)
 800a1fa:	699b      	ldr	r3, [r3, #24]
 800a1fc:	f003 030f 	and.w	r3, r3, #15
 800a200:	429a      	cmp	r2, r3
 800a202:	d908      	bls.n	800a216 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a204:	4b4a      	ldr	r3, [pc, #296]	; (800a330 <HAL_RCC_ClockConfig+0x244>)
 800a206:	699b      	ldr	r3, [r3, #24]
 800a208:	f023 020f 	bic.w	r2, r3, #15
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	68db      	ldr	r3, [r3, #12]
 800a210:	4947      	ldr	r1, [pc, #284]	; (800a330 <HAL_RCC_ClockConfig+0x244>)
 800a212:	4313      	orrs	r3, r2
 800a214:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	f003 0301 	and.w	r3, r3, #1
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d055      	beq.n	800a2ce <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800a222:	4b43      	ldr	r3, [pc, #268]	; (800a330 <HAL_RCC_ClockConfig+0x244>)
 800a224:	699b      	ldr	r3, [r3, #24]
 800a226:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	689b      	ldr	r3, [r3, #8]
 800a22e:	4940      	ldr	r1, [pc, #256]	; (800a330 <HAL_RCC_ClockConfig+0x244>)
 800a230:	4313      	orrs	r3, r2
 800a232:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	685b      	ldr	r3, [r3, #4]
 800a238:	2b02      	cmp	r3, #2
 800a23a:	d107      	bne.n	800a24c <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a23c:	4b3c      	ldr	r3, [pc, #240]	; (800a330 <HAL_RCC_ClockConfig+0x244>)
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a244:	2b00      	cmp	r3, #0
 800a246:	d121      	bne.n	800a28c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800a248:	2301      	movs	r3, #1
 800a24a:	e0f6      	b.n	800a43a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	685b      	ldr	r3, [r3, #4]
 800a250:	2b03      	cmp	r3, #3
 800a252:	d107      	bne.n	800a264 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a254:	4b36      	ldr	r3, [pc, #216]	; (800a330 <HAL_RCC_ClockConfig+0x244>)
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d115      	bne.n	800a28c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800a260:	2301      	movs	r3, #1
 800a262:	e0ea      	b.n	800a43a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	685b      	ldr	r3, [r3, #4]
 800a268:	2b01      	cmp	r3, #1
 800a26a:	d107      	bne.n	800a27c <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a26c:	4b30      	ldr	r3, [pc, #192]	; (800a330 <HAL_RCC_ClockConfig+0x244>)
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a274:	2b00      	cmp	r3, #0
 800a276:	d109      	bne.n	800a28c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800a278:	2301      	movs	r3, #1
 800a27a:	e0de      	b.n	800a43a <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a27c:	4b2c      	ldr	r3, [pc, #176]	; (800a330 <HAL_RCC_ClockConfig+0x244>)
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	f003 0304 	and.w	r3, r3, #4
 800a284:	2b00      	cmp	r3, #0
 800a286:	d101      	bne.n	800a28c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800a288:	2301      	movs	r3, #1
 800a28a:	e0d6      	b.n	800a43a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a28c:	4b28      	ldr	r3, [pc, #160]	; (800a330 <HAL_RCC_ClockConfig+0x244>)
 800a28e:	691b      	ldr	r3, [r3, #16]
 800a290:	f023 0207 	bic.w	r2, r3, #7
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	685b      	ldr	r3, [r3, #4]
 800a298:	4925      	ldr	r1, [pc, #148]	; (800a330 <HAL_RCC_ClockConfig+0x244>)
 800a29a:	4313      	orrs	r3, r2
 800a29c:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a29e:	f7fd fd7b 	bl	8007d98 <HAL_GetTick>
 800a2a2:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a2a4:	e00a      	b.n	800a2bc <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a2a6:	f7fd fd77 	bl	8007d98 <HAL_GetTick>
 800a2aa:	4602      	mov	r2, r0
 800a2ac:	697b      	ldr	r3, [r7, #20]
 800a2ae:	1ad3      	subs	r3, r2, r3
 800a2b0:	f241 3288 	movw	r2, #5000	; 0x1388
 800a2b4:	4293      	cmp	r3, r2
 800a2b6:	d901      	bls.n	800a2bc <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800a2b8:	2303      	movs	r3, #3
 800a2ba:	e0be      	b.n	800a43a <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a2bc:	4b1c      	ldr	r3, [pc, #112]	; (800a330 <HAL_RCC_ClockConfig+0x244>)
 800a2be:	691b      	ldr	r3, [r3, #16]
 800a2c0:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	685b      	ldr	r3, [r3, #4]
 800a2c8:	00db      	lsls	r3, r3, #3
 800a2ca:	429a      	cmp	r2, r3
 800a2cc:	d1eb      	bne.n	800a2a6 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	f003 0302 	and.w	r3, r3, #2
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d010      	beq.n	800a2fc <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	68da      	ldr	r2, [r3, #12]
 800a2de:	4b14      	ldr	r3, [pc, #80]	; (800a330 <HAL_RCC_ClockConfig+0x244>)
 800a2e0:	699b      	ldr	r3, [r3, #24]
 800a2e2:	f003 030f 	and.w	r3, r3, #15
 800a2e6:	429a      	cmp	r2, r3
 800a2e8:	d208      	bcs.n	800a2fc <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a2ea:	4b11      	ldr	r3, [pc, #68]	; (800a330 <HAL_RCC_ClockConfig+0x244>)
 800a2ec:	699b      	ldr	r3, [r3, #24]
 800a2ee:	f023 020f 	bic.w	r2, r3, #15
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	68db      	ldr	r3, [r3, #12]
 800a2f6:	490e      	ldr	r1, [pc, #56]	; (800a330 <HAL_RCC_ClockConfig+0x244>)
 800a2f8:	4313      	orrs	r3, r2
 800a2fa:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a2fc:	4b0b      	ldr	r3, [pc, #44]	; (800a32c <HAL_RCC_ClockConfig+0x240>)
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	f003 030f 	and.w	r3, r3, #15
 800a304:	683a      	ldr	r2, [r7, #0]
 800a306:	429a      	cmp	r2, r3
 800a308:	d214      	bcs.n	800a334 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a30a:	4b08      	ldr	r3, [pc, #32]	; (800a32c <HAL_RCC_ClockConfig+0x240>)
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	f023 020f 	bic.w	r2, r3, #15
 800a312:	4906      	ldr	r1, [pc, #24]	; (800a32c <HAL_RCC_ClockConfig+0x240>)
 800a314:	683b      	ldr	r3, [r7, #0]
 800a316:	4313      	orrs	r3, r2
 800a318:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a31a:	4b04      	ldr	r3, [pc, #16]	; (800a32c <HAL_RCC_ClockConfig+0x240>)
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	f003 030f 	and.w	r3, r3, #15
 800a322:	683a      	ldr	r2, [r7, #0]
 800a324:	429a      	cmp	r2, r3
 800a326:	d005      	beq.n	800a334 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800a328:	2301      	movs	r3, #1
 800a32a:	e086      	b.n	800a43a <HAL_RCC_ClockConfig+0x34e>
 800a32c:	52002000 	.word	0x52002000
 800a330:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	f003 0304 	and.w	r3, r3, #4
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d010      	beq.n	800a362 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	691a      	ldr	r2, [r3, #16]
 800a344:	4b3f      	ldr	r3, [pc, #252]	; (800a444 <HAL_RCC_ClockConfig+0x358>)
 800a346:	699b      	ldr	r3, [r3, #24]
 800a348:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a34c:	429a      	cmp	r2, r3
 800a34e:	d208      	bcs.n	800a362 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a350:	4b3c      	ldr	r3, [pc, #240]	; (800a444 <HAL_RCC_ClockConfig+0x358>)
 800a352:	699b      	ldr	r3, [r3, #24]
 800a354:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	691b      	ldr	r3, [r3, #16]
 800a35c:	4939      	ldr	r1, [pc, #228]	; (800a444 <HAL_RCC_ClockConfig+0x358>)
 800a35e:	4313      	orrs	r3, r2
 800a360:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	f003 0308 	and.w	r3, r3, #8
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d010      	beq.n	800a390 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	695a      	ldr	r2, [r3, #20]
 800a372:	4b34      	ldr	r3, [pc, #208]	; (800a444 <HAL_RCC_ClockConfig+0x358>)
 800a374:	69db      	ldr	r3, [r3, #28]
 800a376:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a37a:	429a      	cmp	r2, r3
 800a37c:	d208      	bcs.n	800a390 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a37e:	4b31      	ldr	r3, [pc, #196]	; (800a444 <HAL_RCC_ClockConfig+0x358>)
 800a380:	69db      	ldr	r3, [r3, #28]
 800a382:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	695b      	ldr	r3, [r3, #20]
 800a38a:	492e      	ldr	r1, [pc, #184]	; (800a444 <HAL_RCC_ClockConfig+0x358>)
 800a38c:	4313      	orrs	r3, r2
 800a38e:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	f003 0310 	and.w	r3, r3, #16
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d010      	beq.n	800a3be <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	699a      	ldr	r2, [r3, #24]
 800a3a0:	4b28      	ldr	r3, [pc, #160]	; (800a444 <HAL_RCC_ClockConfig+0x358>)
 800a3a2:	69db      	ldr	r3, [r3, #28]
 800a3a4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a3a8:	429a      	cmp	r2, r3
 800a3aa:	d208      	bcs.n	800a3be <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a3ac:	4b25      	ldr	r3, [pc, #148]	; (800a444 <HAL_RCC_ClockConfig+0x358>)
 800a3ae:	69db      	ldr	r3, [r3, #28]
 800a3b0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	699b      	ldr	r3, [r3, #24]
 800a3b8:	4922      	ldr	r1, [pc, #136]	; (800a444 <HAL_RCC_ClockConfig+0x358>)
 800a3ba:	4313      	orrs	r3, r2
 800a3bc:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	f003 0320 	and.w	r3, r3, #32
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d010      	beq.n	800a3ec <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	69da      	ldr	r2, [r3, #28]
 800a3ce:	4b1d      	ldr	r3, [pc, #116]	; (800a444 <HAL_RCC_ClockConfig+0x358>)
 800a3d0:	6a1b      	ldr	r3, [r3, #32]
 800a3d2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a3d6:	429a      	cmp	r2, r3
 800a3d8:	d208      	bcs.n	800a3ec <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800a3da:	4b1a      	ldr	r3, [pc, #104]	; (800a444 <HAL_RCC_ClockConfig+0x358>)
 800a3dc:	6a1b      	ldr	r3, [r3, #32]
 800a3de:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	69db      	ldr	r3, [r3, #28]
 800a3e6:	4917      	ldr	r1, [pc, #92]	; (800a444 <HAL_RCC_ClockConfig+0x358>)
 800a3e8:	4313      	orrs	r3, r2
 800a3ea:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800a3ec:	f000 f834 	bl	800a458 <HAL_RCC_GetSysClockFreq>
 800a3f0:	4602      	mov	r2, r0
 800a3f2:	4b14      	ldr	r3, [pc, #80]	; (800a444 <HAL_RCC_ClockConfig+0x358>)
 800a3f4:	699b      	ldr	r3, [r3, #24]
 800a3f6:	0a1b      	lsrs	r3, r3, #8
 800a3f8:	f003 030f 	and.w	r3, r3, #15
 800a3fc:	4912      	ldr	r1, [pc, #72]	; (800a448 <HAL_RCC_ClockConfig+0x35c>)
 800a3fe:	5ccb      	ldrb	r3, [r1, r3]
 800a400:	f003 031f 	and.w	r3, r3, #31
 800a404:	fa22 f303 	lsr.w	r3, r2, r3
 800a408:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a40a:	4b0e      	ldr	r3, [pc, #56]	; (800a444 <HAL_RCC_ClockConfig+0x358>)
 800a40c:	699b      	ldr	r3, [r3, #24]
 800a40e:	f003 030f 	and.w	r3, r3, #15
 800a412:	4a0d      	ldr	r2, [pc, #52]	; (800a448 <HAL_RCC_ClockConfig+0x35c>)
 800a414:	5cd3      	ldrb	r3, [r2, r3]
 800a416:	f003 031f 	and.w	r3, r3, #31
 800a41a:	693a      	ldr	r2, [r7, #16]
 800a41c:	fa22 f303 	lsr.w	r3, r2, r3
 800a420:	4a0a      	ldr	r2, [pc, #40]	; (800a44c <HAL_RCC_ClockConfig+0x360>)
 800a422:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a424:	4a0a      	ldr	r2, [pc, #40]	; (800a450 <HAL_RCC_ClockConfig+0x364>)
 800a426:	693b      	ldr	r3, [r7, #16]
 800a428:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 800a42a:	4b0a      	ldr	r3, [pc, #40]	; (800a454 <HAL_RCC_ClockConfig+0x368>)
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	4618      	mov	r0, r3
 800a430:	f7fd fc68 	bl	8007d04 <HAL_InitTick>
 800a434:	4603      	mov	r3, r0
 800a436:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800a438:	7bfb      	ldrb	r3, [r7, #15]
}
 800a43a:	4618      	mov	r0, r3
 800a43c:	3718      	adds	r7, #24
 800a43e:	46bd      	mov	sp, r7
 800a440:	bd80      	pop	{r7, pc}
 800a442:	bf00      	nop
 800a444:	58024400 	.word	0x58024400
 800a448:	0800e99c 	.word	0x0800e99c
 800a44c:	24009148 	.word	0x24009148
 800a450:	24009144 	.word	0x24009144
 800a454:	2400914c 	.word	0x2400914c

0800a458 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a458:	b480      	push	{r7}
 800a45a:	b089      	sub	sp, #36	; 0x24
 800a45c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a45e:	4bb3      	ldr	r3, [pc, #716]	; (800a72c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a460:	691b      	ldr	r3, [r3, #16]
 800a462:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a466:	2b18      	cmp	r3, #24
 800a468:	f200 8155 	bhi.w	800a716 <HAL_RCC_GetSysClockFreq+0x2be>
 800a46c:	a201      	add	r2, pc, #4	; (adr r2, 800a474 <HAL_RCC_GetSysClockFreq+0x1c>)
 800a46e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a472:	bf00      	nop
 800a474:	0800a4d9 	.word	0x0800a4d9
 800a478:	0800a717 	.word	0x0800a717
 800a47c:	0800a717 	.word	0x0800a717
 800a480:	0800a717 	.word	0x0800a717
 800a484:	0800a717 	.word	0x0800a717
 800a488:	0800a717 	.word	0x0800a717
 800a48c:	0800a717 	.word	0x0800a717
 800a490:	0800a717 	.word	0x0800a717
 800a494:	0800a4ff 	.word	0x0800a4ff
 800a498:	0800a717 	.word	0x0800a717
 800a49c:	0800a717 	.word	0x0800a717
 800a4a0:	0800a717 	.word	0x0800a717
 800a4a4:	0800a717 	.word	0x0800a717
 800a4a8:	0800a717 	.word	0x0800a717
 800a4ac:	0800a717 	.word	0x0800a717
 800a4b0:	0800a717 	.word	0x0800a717
 800a4b4:	0800a505 	.word	0x0800a505
 800a4b8:	0800a717 	.word	0x0800a717
 800a4bc:	0800a717 	.word	0x0800a717
 800a4c0:	0800a717 	.word	0x0800a717
 800a4c4:	0800a717 	.word	0x0800a717
 800a4c8:	0800a717 	.word	0x0800a717
 800a4cc:	0800a717 	.word	0x0800a717
 800a4d0:	0800a717 	.word	0x0800a717
 800a4d4:	0800a50b 	.word	0x0800a50b
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a4d8:	4b94      	ldr	r3, [pc, #592]	; (800a72c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	f003 0320 	and.w	r3, r3, #32
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d009      	beq.n	800a4f8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a4e4:	4b91      	ldr	r3, [pc, #580]	; (800a72c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	08db      	lsrs	r3, r3, #3
 800a4ea:	f003 0303 	and.w	r3, r3, #3
 800a4ee:	4a90      	ldr	r2, [pc, #576]	; (800a730 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a4f0:	fa22 f303 	lsr.w	r3, r2, r3
 800a4f4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800a4f6:	e111      	b.n	800a71c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800a4f8:	4b8d      	ldr	r3, [pc, #564]	; (800a730 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a4fa:	61bb      	str	r3, [r7, #24]
    break;
 800a4fc:	e10e      	b.n	800a71c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800a4fe:	4b8d      	ldr	r3, [pc, #564]	; (800a734 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a500:	61bb      	str	r3, [r7, #24]
    break;
 800a502:	e10b      	b.n	800a71c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 800a504:	4b8c      	ldr	r3, [pc, #560]	; (800a738 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800a506:	61bb      	str	r3, [r7, #24]
    break;
 800a508:	e108      	b.n	800a71c <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a50a:	4b88      	ldr	r3, [pc, #544]	; (800a72c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a50c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a50e:	f003 0303 	and.w	r3, r3, #3
 800a512:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800a514:	4b85      	ldr	r3, [pc, #532]	; (800a72c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a516:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a518:	091b      	lsrs	r3, r3, #4
 800a51a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a51e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 800a520:	4b82      	ldr	r3, [pc, #520]	; (800a72c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a522:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a524:	f003 0301 	and.w	r3, r3, #1
 800a528:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800a52a:	4b80      	ldr	r3, [pc, #512]	; (800a72c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a52c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a52e:	08db      	lsrs	r3, r3, #3
 800a530:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a534:	68fa      	ldr	r2, [r7, #12]
 800a536:	fb02 f303 	mul.w	r3, r2, r3
 800a53a:	ee07 3a90 	vmov	s15, r3
 800a53e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a542:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800a546:	693b      	ldr	r3, [r7, #16]
 800a548:	2b00      	cmp	r3, #0
 800a54a:	f000 80e1 	beq.w	800a710 <HAL_RCC_GetSysClockFreq+0x2b8>
 800a54e:	697b      	ldr	r3, [r7, #20]
 800a550:	2b02      	cmp	r3, #2
 800a552:	f000 8083 	beq.w	800a65c <HAL_RCC_GetSysClockFreq+0x204>
 800a556:	697b      	ldr	r3, [r7, #20]
 800a558:	2b02      	cmp	r3, #2
 800a55a:	f200 80a1 	bhi.w	800a6a0 <HAL_RCC_GetSysClockFreq+0x248>
 800a55e:	697b      	ldr	r3, [r7, #20]
 800a560:	2b00      	cmp	r3, #0
 800a562:	d003      	beq.n	800a56c <HAL_RCC_GetSysClockFreq+0x114>
 800a564:	697b      	ldr	r3, [r7, #20]
 800a566:	2b01      	cmp	r3, #1
 800a568:	d056      	beq.n	800a618 <HAL_RCC_GetSysClockFreq+0x1c0>
 800a56a:	e099      	b.n	800a6a0 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a56c:	4b6f      	ldr	r3, [pc, #444]	; (800a72c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	f003 0320 	and.w	r3, r3, #32
 800a574:	2b00      	cmp	r3, #0
 800a576:	d02d      	beq.n	800a5d4 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a578:	4b6c      	ldr	r3, [pc, #432]	; (800a72c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	08db      	lsrs	r3, r3, #3
 800a57e:	f003 0303 	and.w	r3, r3, #3
 800a582:	4a6b      	ldr	r2, [pc, #428]	; (800a730 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a584:	fa22 f303 	lsr.w	r3, r2, r3
 800a588:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	ee07 3a90 	vmov	s15, r3
 800a590:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a594:	693b      	ldr	r3, [r7, #16]
 800a596:	ee07 3a90 	vmov	s15, r3
 800a59a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a59e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a5a2:	4b62      	ldr	r3, [pc, #392]	; (800a72c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a5a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a5aa:	ee07 3a90 	vmov	s15, r3
 800a5ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a5b2:	ed97 6a02 	vldr	s12, [r7, #8]
 800a5b6:	eddf 5a61 	vldr	s11, [pc, #388]	; 800a73c <HAL_RCC_GetSysClockFreq+0x2e4>
 800a5ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a5be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a5c2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a5c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a5ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a5ce:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 800a5d2:	e087      	b.n	800a6e4 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800a5d4:	693b      	ldr	r3, [r7, #16]
 800a5d6:	ee07 3a90 	vmov	s15, r3
 800a5da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a5de:	eddf 6a58 	vldr	s13, [pc, #352]	; 800a740 <HAL_RCC_GetSysClockFreq+0x2e8>
 800a5e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a5e6:	4b51      	ldr	r3, [pc, #324]	; (800a72c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a5e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a5ee:	ee07 3a90 	vmov	s15, r3
 800a5f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a5f6:	ed97 6a02 	vldr	s12, [r7, #8]
 800a5fa:	eddf 5a50 	vldr	s11, [pc, #320]	; 800a73c <HAL_RCC_GetSysClockFreq+0x2e4>
 800a5fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a602:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a606:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a60a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a60e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a612:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a616:	e065      	b.n	800a6e4 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800a618:	693b      	ldr	r3, [r7, #16]
 800a61a:	ee07 3a90 	vmov	s15, r3
 800a61e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a622:	eddf 6a48 	vldr	s13, [pc, #288]	; 800a744 <HAL_RCC_GetSysClockFreq+0x2ec>
 800a626:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a62a:	4b40      	ldr	r3, [pc, #256]	; (800a72c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a62c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a62e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a632:	ee07 3a90 	vmov	s15, r3
 800a636:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a63a:	ed97 6a02 	vldr	s12, [r7, #8]
 800a63e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800a73c <HAL_RCC_GetSysClockFreq+0x2e4>
 800a642:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a646:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a64a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a64e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a652:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a656:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a65a:	e043      	b.n	800a6e4 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800a65c:	693b      	ldr	r3, [r7, #16]
 800a65e:	ee07 3a90 	vmov	s15, r3
 800a662:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a666:	eddf 6a38 	vldr	s13, [pc, #224]	; 800a748 <HAL_RCC_GetSysClockFreq+0x2f0>
 800a66a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a66e:	4b2f      	ldr	r3, [pc, #188]	; (800a72c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a672:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a676:	ee07 3a90 	vmov	s15, r3
 800a67a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a67e:	ed97 6a02 	vldr	s12, [r7, #8]
 800a682:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800a73c <HAL_RCC_GetSysClockFreq+0x2e4>
 800a686:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a68a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a68e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a692:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a696:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a69a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a69e:	e021      	b.n	800a6e4 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800a6a0:	693b      	ldr	r3, [r7, #16]
 800a6a2:	ee07 3a90 	vmov	s15, r3
 800a6a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a6aa:	eddf 6a26 	vldr	s13, [pc, #152]	; 800a744 <HAL_RCC_GetSysClockFreq+0x2ec>
 800a6ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a6b2:	4b1e      	ldr	r3, [pc, #120]	; (800a72c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a6b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a6ba:	ee07 3a90 	vmov	s15, r3
 800a6be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a6c2:	ed97 6a02 	vldr	s12, [r7, #8]
 800a6c6:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800a73c <HAL_RCC_GetSysClockFreq+0x2e4>
 800a6ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a6ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a6d2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a6d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a6da:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a6de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a6e2:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800a6e4:	4b11      	ldr	r3, [pc, #68]	; (800a72c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a6e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6e8:	0a5b      	lsrs	r3, r3, #9
 800a6ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a6ee:	3301      	adds	r3, #1
 800a6f0:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800a6f2:	683b      	ldr	r3, [r7, #0]
 800a6f4:	ee07 3a90 	vmov	s15, r3
 800a6f8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a6fc:	edd7 6a07 	vldr	s13, [r7, #28]
 800a700:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a704:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a708:	ee17 3a90 	vmov	r3, s15
 800a70c:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 800a70e:	e005      	b.n	800a71c <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 800a710:	2300      	movs	r3, #0
 800a712:	61bb      	str	r3, [r7, #24]
    break;
 800a714:	e002      	b.n	800a71c <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800a716:	4b07      	ldr	r3, [pc, #28]	; (800a734 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a718:	61bb      	str	r3, [r7, #24]
    break;
 800a71a:	bf00      	nop
  }

  return sysclockfreq;
 800a71c:	69bb      	ldr	r3, [r7, #24]
}
 800a71e:	4618      	mov	r0, r3
 800a720:	3724      	adds	r7, #36	; 0x24
 800a722:	46bd      	mov	sp, r7
 800a724:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a728:	4770      	bx	lr
 800a72a:	bf00      	nop
 800a72c:	58024400 	.word	0x58024400
 800a730:	03d09000 	.word	0x03d09000
 800a734:	003d0900 	.word	0x003d0900
 800a738:	007a1200 	.word	0x007a1200
 800a73c:	46000000 	.word	0x46000000
 800a740:	4c742400 	.word	0x4c742400
 800a744:	4a742400 	.word	0x4a742400
 800a748:	4af42400 	.word	0x4af42400

0800a74c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a74c:	b580      	push	{r7, lr}
 800a74e:	b086      	sub	sp, #24
 800a750:	af00      	add	r7, sp, #0
 800a752:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a754:	2300      	movs	r3, #0
 800a756:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a758:	2300      	movs	r3, #0
 800a75a:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a764:	2b00      	cmp	r3, #0
 800a766:	d03f      	beq.n	800a7e8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a76c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a770:	d02a      	beq.n	800a7c8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800a772:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a776:	d824      	bhi.n	800a7c2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800a778:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a77c:	d018      	beq.n	800a7b0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800a77e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a782:	d81e      	bhi.n	800a7c2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800a784:	2b00      	cmp	r3, #0
 800a786:	d003      	beq.n	800a790 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800a788:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a78c:	d007      	beq.n	800a79e <HAL_RCCEx_PeriphCLKConfig+0x52>
 800a78e:	e018      	b.n	800a7c2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a790:	4bab      	ldr	r3, [pc, #684]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a794:	4aaa      	ldr	r2, [pc, #680]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a796:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a79a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800a79c:	e015      	b.n	800a7ca <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	3304      	adds	r3, #4
 800a7a2:	2102      	movs	r1, #2
 800a7a4:	4618      	mov	r0, r3
 800a7a6:	f000 ff11 	bl	800b5cc <RCCEx_PLL2_Config>
 800a7aa:	4603      	mov	r3, r0
 800a7ac:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800a7ae:	e00c      	b.n	800a7ca <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	3324      	adds	r3, #36	; 0x24
 800a7b4:	2102      	movs	r1, #2
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	f000 ffba 	bl	800b730 <RCCEx_PLL3_Config>
 800a7bc:	4603      	mov	r3, r0
 800a7be:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800a7c0:	e003      	b.n	800a7ca <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a7c2:	2301      	movs	r3, #1
 800a7c4:	75fb      	strb	r3, [r7, #23]
      break;
 800a7c6:	e000      	b.n	800a7ca <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800a7c8:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a7ca:	7dfb      	ldrb	r3, [r7, #23]
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d109      	bne.n	800a7e4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800a7d0:	4b9b      	ldr	r3, [pc, #620]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a7d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a7d4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a7dc:	4998      	ldr	r1, [pc, #608]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a7de:	4313      	orrs	r3, r2
 800a7e0:	650b      	str	r3, [r1, #80]	; 0x50
 800a7e2:	e001      	b.n	800a7e8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a7e4:	7dfb      	ldrb	r3, [r7, #23]
 800a7e6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d03d      	beq.n	800a870 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a7f8:	2b04      	cmp	r3, #4
 800a7fa:	d826      	bhi.n	800a84a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800a7fc:	a201      	add	r2, pc, #4	; (adr r2, 800a804 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 800a7fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a802:	bf00      	nop
 800a804:	0800a819 	.word	0x0800a819
 800a808:	0800a827 	.word	0x0800a827
 800a80c:	0800a839 	.word	0x0800a839
 800a810:	0800a851 	.word	0x0800a851
 800a814:	0800a851 	.word	0x0800a851
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a818:	4b89      	ldr	r3, [pc, #548]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a81a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a81c:	4a88      	ldr	r2, [pc, #544]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a81e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a822:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800a824:	e015      	b.n	800a852 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	3304      	adds	r3, #4
 800a82a:	2100      	movs	r1, #0
 800a82c:	4618      	mov	r0, r3
 800a82e:	f000 fecd 	bl	800b5cc <RCCEx_PLL2_Config>
 800a832:	4603      	mov	r3, r0
 800a834:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800a836:	e00c      	b.n	800a852 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	3324      	adds	r3, #36	; 0x24
 800a83c:	2100      	movs	r1, #0
 800a83e:	4618      	mov	r0, r3
 800a840:	f000 ff76 	bl	800b730 <RCCEx_PLL3_Config>
 800a844:	4603      	mov	r3, r0
 800a846:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800a848:	e003      	b.n	800a852 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a84a:	2301      	movs	r3, #1
 800a84c:	75fb      	strb	r3, [r7, #23]
      break;
 800a84e:	e000      	b.n	800a852 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 800a850:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a852:	7dfb      	ldrb	r3, [r7, #23]
 800a854:	2b00      	cmp	r3, #0
 800a856:	d109      	bne.n	800a86c <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a858:	4b79      	ldr	r3, [pc, #484]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a85a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a85c:	f023 0207 	bic.w	r2, r3, #7
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a864:	4976      	ldr	r1, [pc, #472]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a866:	4313      	orrs	r3, r2
 800a868:	650b      	str	r3, [r1, #80]	; 0x50
 800a86a:	e001      	b.n	800a870 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a86c:	7dfb      	ldrb	r3, [r7, #23]
 800a86e:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d042      	beq.n	800a902 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a880:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a884:	d02b      	beq.n	800a8de <HAL_RCCEx_PeriphCLKConfig+0x192>
 800a886:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a88a:	d825      	bhi.n	800a8d8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800a88c:	2bc0      	cmp	r3, #192	; 0xc0
 800a88e:	d028      	beq.n	800a8e2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800a890:	2bc0      	cmp	r3, #192	; 0xc0
 800a892:	d821      	bhi.n	800a8d8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800a894:	2b80      	cmp	r3, #128	; 0x80
 800a896:	d016      	beq.n	800a8c6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 800a898:	2b80      	cmp	r3, #128	; 0x80
 800a89a:	d81d      	bhi.n	800a8d8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d002      	beq.n	800a8a6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 800a8a0:	2b40      	cmp	r3, #64	; 0x40
 800a8a2:	d007      	beq.n	800a8b4 <HAL_RCCEx_PeriphCLKConfig+0x168>
 800a8a4:	e018      	b.n	800a8d8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a8a6:	4b66      	ldr	r3, [pc, #408]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a8a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8aa:	4a65      	ldr	r2, [pc, #404]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a8ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a8b0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800a8b2:	e017      	b.n	800a8e4 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	3304      	adds	r3, #4
 800a8b8:	2100      	movs	r1, #0
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	f000 fe86 	bl	800b5cc <RCCEx_PLL2_Config>
 800a8c0:	4603      	mov	r3, r0
 800a8c2:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800a8c4:	e00e      	b.n	800a8e4 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	3324      	adds	r3, #36	; 0x24
 800a8ca:	2100      	movs	r1, #0
 800a8cc:	4618      	mov	r0, r3
 800a8ce:	f000 ff2f 	bl	800b730 <RCCEx_PLL3_Config>
 800a8d2:	4603      	mov	r3, r0
 800a8d4:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800a8d6:	e005      	b.n	800a8e4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a8d8:	2301      	movs	r3, #1
 800a8da:	75fb      	strb	r3, [r7, #23]
      break;
 800a8dc:	e002      	b.n	800a8e4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 800a8de:	bf00      	nop
 800a8e0:	e000      	b.n	800a8e4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 800a8e2:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a8e4:	7dfb      	ldrb	r3, [r7, #23]
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d109      	bne.n	800a8fe <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800a8ea:	4b55      	ldr	r3, [pc, #340]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a8ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a8ee:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a8f6:	4952      	ldr	r1, [pc, #328]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a8f8:	4313      	orrs	r3, r2
 800a8fa:	650b      	str	r3, [r1, #80]	; 0x50
 800a8fc:	e001      	b.n	800a902 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a8fe:	7dfb      	ldrb	r3, [r7, #23]
 800a900:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d049      	beq.n	800a9a2 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800a914:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a918:	d030      	beq.n	800a97c <HAL_RCCEx_PeriphCLKConfig+0x230>
 800a91a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a91e:	d82a      	bhi.n	800a976 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800a920:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800a924:	d02c      	beq.n	800a980 <HAL_RCCEx_PeriphCLKConfig+0x234>
 800a926:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800a92a:	d824      	bhi.n	800a976 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800a92c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a930:	d018      	beq.n	800a964 <HAL_RCCEx_PeriphCLKConfig+0x218>
 800a932:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a936:	d81e      	bhi.n	800a976 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d003      	beq.n	800a944 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 800a93c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a940:	d007      	beq.n	800a952 <HAL_RCCEx_PeriphCLKConfig+0x206>
 800a942:	e018      	b.n	800a976 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a944:	4b3e      	ldr	r3, [pc, #248]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a948:	4a3d      	ldr	r2, [pc, #244]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a94a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a94e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800a950:	e017      	b.n	800a982 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	3304      	adds	r3, #4
 800a956:	2100      	movs	r1, #0
 800a958:	4618      	mov	r0, r3
 800a95a:	f000 fe37 	bl	800b5cc <RCCEx_PLL2_Config>
 800a95e:	4603      	mov	r3, r0
 800a960:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800a962:	e00e      	b.n	800a982 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	3324      	adds	r3, #36	; 0x24
 800a968:	2100      	movs	r1, #0
 800a96a:	4618      	mov	r0, r3
 800a96c:	f000 fee0 	bl	800b730 <RCCEx_PLL3_Config>
 800a970:	4603      	mov	r3, r0
 800a972:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800a974:	e005      	b.n	800a982 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800a976:	2301      	movs	r3, #1
 800a978:	75fb      	strb	r3, [r7, #23]
      break;
 800a97a:	e002      	b.n	800a982 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 800a97c:	bf00      	nop
 800a97e:	e000      	b.n	800a982 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 800a980:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a982:	7dfb      	ldrb	r3, [r7, #23]
 800a984:	2b00      	cmp	r3, #0
 800a986:	d10a      	bne.n	800a99e <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800a988:	4b2d      	ldr	r3, [pc, #180]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a98a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a98c:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800a996:	492a      	ldr	r1, [pc, #168]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a998:	4313      	orrs	r3, r2
 800a99a:	658b      	str	r3, [r1, #88]	; 0x58
 800a99c:	e001      	b.n	800a9a2 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a99e:	7dfb      	ldrb	r3, [r7, #23]
 800a9a0:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d04c      	beq.n	800aa48 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800a9b4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a9b8:	d030      	beq.n	800aa1c <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 800a9ba:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a9be:	d82a      	bhi.n	800aa16 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800a9c0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800a9c4:	d02c      	beq.n	800aa20 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 800a9c6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800a9ca:	d824      	bhi.n	800aa16 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800a9cc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a9d0:	d018      	beq.n	800aa04 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 800a9d2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a9d6:	d81e      	bhi.n	800aa16 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d003      	beq.n	800a9e4 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800a9dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a9e0:	d007      	beq.n	800a9f2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800a9e2:	e018      	b.n	800aa16 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a9e4:	4b16      	ldr	r3, [pc, #88]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a9e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9e8:	4a15      	ldr	r2, [pc, #84]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a9ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a9ee:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800a9f0:	e017      	b.n	800aa22 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	3304      	adds	r3, #4
 800a9f6:	2100      	movs	r1, #0
 800a9f8:	4618      	mov	r0, r3
 800a9fa:	f000 fde7 	bl	800b5cc <RCCEx_PLL2_Config>
 800a9fe:	4603      	mov	r3, r0
 800aa00:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800aa02:	e00e      	b.n	800aa22 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	3324      	adds	r3, #36	; 0x24
 800aa08:	2100      	movs	r1, #0
 800aa0a:	4618      	mov	r0, r3
 800aa0c:	f000 fe90 	bl	800b730 <RCCEx_PLL3_Config>
 800aa10:	4603      	mov	r3, r0
 800aa12:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800aa14:	e005      	b.n	800aa22 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800aa16:	2301      	movs	r3, #1
 800aa18:	75fb      	strb	r3, [r7, #23]
      break;
 800aa1a:	e002      	b.n	800aa22 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 800aa1c:	bf00      	nop
 800aa1e:	e000      	b.n	800aa22 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 800aa20:	bf00      	nop
    }

    if(ret == HAL_OK)
 800aa22:	7dfb      	ldrb	r3, [r7, #23]
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d10d      	bne.n	800aa44 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800aa28:	4b05      	ldr	r3, [pc, #20]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800aa2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa2c:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800aa36:	4902      	ldr	r1, [pc, #8]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800aa38:	4313      	orrs	r3, r2
 800aa3a:	658b      	str	r3, [r1, #88]	; 0x58
 800aa3c:	e004      	b.n	800aa48 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 800aa3e:	bf00      	nop
 800aa40:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa44:	7dfb      	ldrb	r3, [r7, #23]
 800aa46:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d032      	beq.n	800aaba <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aa58:	2b30      	cmp	r3, #48	; 0x30
 800aa5a:	d01c      	beq.n	800aa96 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800aa5c:	2b30      	cmp	r3, #48	; 0x30
 800aa5e:	d817      	bhi.n	800aa90 <HAL_RCCEx_PeriphCLKConfig+0x344>
 800aa60:	2b20      	cmp	r3, #32
 800aa62:	d00c      	beq.n	800aa7e <HAL_RCCEx_PeriphCLKConfig+0x332>
 800aa64:	2b20      	cmp	r3, #32
 800aa66:	d813      	bhi.n	800aa90 <HAL_RCCEx_PeriphCLKConfig+0x344>
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d016      	beq.n	800aa9a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800aa6c:	2b10      	cmp	r3, #16
 800aa6e:	d10f      	bne.n	800aa90 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aa70:	4baf      	ldr	r3, [pc, #700]	; (800ad30 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800aa72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa74:	4aae      	ldr	r2, [pc, #696]	; (800ad30 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800aa76:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800aa7a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800aa7c:	e00e      	b.n	800aa9c <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	3304      	adds	r3, #4
 800aa82:	2102      	movs	r1, #2
 800aa84:	4618      	mov	r0, r3
 800aa86:	f000 fda1 	bl	800b5cc <RCCEx_PLL2_Config>
 800aa8a:	4603      	mov	r3, r0
 800aa8c:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800aa8e:	e005      	b.n	800aa9c <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800aa90:	2301      	movs	r3, #1
 800aa92:	75fb      	strb	r3, [r7, #23]
      break;
 800aa94:	e002      	b.n	800aa9c <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 800aa96:	bf00      	nop
 800aa98:	e000      	b.n	800aa9c <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 800aa9a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800aa9c:	7dfb      	ldrb	r3, [r7, #23]
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d109      	bne.n	800aab6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800aaa2:	4ba3      	ldr	r3, [pc, #652]	; (800ad30 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800aaa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aaa6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aaae:	49a0      	ldr	r1, [pc, #640]	; (800ad30 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800aab0:	4313      	orrs	r3, r2
 800aab2:	64cb      	str	r3, [r1, #76]	; 0x4c
 800aab4:	e001      	b.n	800aaba <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aab6:	7dfb      	ldrb	r3, [r7, #23]
 800aab8:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d047      	beq.n	800ab56 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aaca:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800aace:	d030      	beq.n	800ab32 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 800aad0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800aad4:	d82a      	bhi.n	800ab2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 800aad6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800aada:	d02c      	beq.n	800ab36 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 800aadc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800aae0:	d824      	bhi.n	800ab2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 800aae2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800aae6:	d018      	beq.n	800ab1a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 800aae8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800aaec:	d81e      	bhi.n	800ab2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d003      	beq.n	800aafa <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 800aaf2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aaf6:	d007      	beq.n	800ab08 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 800aaf8:	e018      	b.n	800ab2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aafa:	4b8d      	ldr	r3, [pc, #564]	; (800ad30 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800aafc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aafe:	4a8c      	ldr	r2, [pc, #560]	; (800ad30 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800ab00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ab04:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800ab06:	e017      	b.n	800ab38 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	3304      	adds	r3, #4
 800ab0c:	2100      	movs	r1, #0
 800ab0e:	4618      	mov	r0, r3
 800ab10:	f000 fd5c 	bl	800b5cc <RCCEx_PLL2_Config>
 800ab14:	4603      	mov	r3, r0
 800ab16:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800ab18:	e00e      	b.n	800ab38 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	3324      	adds	r3, #36	; 0x24
 800ab1e:	2100      	movs	r1, #0
 800ab20:	4618      	mov	r0, r3
 800ab22:	f000 fe05 	bl	800b730 <RCCEx_PLL3_Config>
 800ab26:	4603      	mov	r3, r0
 800ab28:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800ab2a:	e005      	b.n	800ab38 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800ab2c:	2301      	movs	r3, #1
 800ab2e:	75fb      	strb	r3, [r7, #23]
      break;
 800ab30:	e002      	b.n	800ab38 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 800ab32:	bf00      	nop
 800ab34:	e000      	b.n	800ab38 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 800ab36:	bf00      	nop
    }

    if(ret == HAL_OK)
 800ab38:	7dfb      	ldrb	r3, [r7, #23]
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d109      	bne.n	800ab52 <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800ab3e:	4b7c      	ldr	r3, [pc, #496]	; (800ad30 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800ab40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ab42:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ab4a:	4979      	ldr	r1, [pc, #484]	; (800ad30 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800ab4c:	4313      	orrs	r3, r2
 800ab4e:	650b      	str	r3, [r1, #80]	; 0x50
 800ab50:	e001      	b.n	800ab56 <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ab52:	7dfb      	ldrb	r3, [r7, #23]
 800ab54:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d049      	beq.n	800abf6 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ab66:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800ab6a:	d02e      	beq.n	800abca <HAL_RCCEx_PeriphCLKConfig+0x47e>
 800ab6c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800ab70:	d828      	bhi.n	800abc4 <HAL_RCCEx_PeriphCLKConfig+0x478>
 800ab72:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800ab76:	d02a      	beq.n	800abce <HAL_RCCEx_PeriphCLKConfig+0x482>
 800ab78:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800ab7c:	d822      	bhi.n	800abc4 <HAL_RCCEx_PeriphCLKConfig+0x478>
 800ab7e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800ab82:	d026      	beq.n	800abd2 <HAL_RCCEx_PeriphCLKConfig+0x486>
 800ab84:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800ab88:	d81c      	bhi.n	800abc4 <HAL_RCCEx_PeriphCLKConfig+0x478>
 800ab8a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ab8e:	d010      	beq.n	800abb2 <HAL_RCCEx_PeriphCLKConfig+0x466>
 800ab90:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ab94:	d816      	bhi.n	800abc4 <HAL_RCCEx_PeriphCLKConfig+0x478>
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d01d      	beq.n	800abd6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
 800ab9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ab9e:	d111      	bne.n	800abc4 <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	3304      	adds	r3, #4
 800aba4:	2101      	movs	r1, #1
 800aba6:	4618      	mov	r0, r3
 800aba8:	f000 fd10 	bl	800b5cc <RCCEx_PLL2_Config>
 800abac:	4603      	mov	r3, r0
 800abae:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800abb0:	e012      	b.n	800abd8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	3324      	adds	r3, #36	; 0x24
 800abb6:	2101      	movs	r1, #1
 800abb8:	4618      	mov	r0, r3
 800abba:	f000 fdb9 	bl	800b730 <RCCEx_PLL3_Config>
 800abbe:	4603      	mov	r3, r0
 800abc0:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800abc2:	e009      	b.n	800abd8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800abc4:	2301      	movs	r3, #1
 800abc6:	75fb      	strb	r3, [r7, #23]
      break;
 800abc8:	e006      	b.n	800abd8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 800abca:	bf00      	nop
 800abcc:	e004      	b.n	800abd8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 800abce:	bf00      	nop
 800abd0:	e002      	b.n	800abd8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 800abd2:	bf00      	nop
 800abd4:	e000      	b.n	800abd8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 800abd6:	bf00      	nop
    }

    if(ret == HAL_OK)
 800abd8:	7dfb      	ldrb	r3, [r7, #23]
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d109      	bne.n	800abf2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800abde:	4b54      	ldr	r3, [pc, #336]	; (800ad30 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800abe0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800abe2:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800abea:	4951      	ldr	r1, [pc, #324]	; (800ad30 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800abec:	4313      	orrs	r3, r2
 800abee:	650b      	str	r3, [r1, #80]	; 0x50
 800abf0:	e001      	b.n	800abf6 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800abf2:	7dfb      	ldrb	r3, [r7, #23]
 800abf4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d04b      	beq.n	800ac9a <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800ac08:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ac0c:	d02e      	beq.n	800ac6c <HAL_RCCEx_PeriphCLKConfig+0x520>
 800ac0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ac12:	d828      	bhi.n	800ac66 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800ac14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ac18:	d02a      	beq.n	800ac70 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800ac1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ac1e:	d822      	bhi.n	800ac66 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800ac20:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800ac24:	d026      	beq.n	800ac74 <HAL_RCCEx_PeriphCLKConfig+0x528>
 800ac26:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800ac2a:	d81c      	bhi.n	800ac66 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800ac2c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ac30:	d010      	beq.n	800ac54 <HAL_RCCEx_PeriphCLKConfig+0x508>
 800ac32:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ac36:	d816      	bhi.n	800ac66 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d01d      	beq.n	800ac78 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 800ac3c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ac40:	d111      	bne.n	800ac66 <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	3304      	adds	r3, #4
 800ac46:	2101      	movs	r1, #1
 800ac48:	4618      	mov	r0, r3
 800ac4a:	f000 fcbf 	bl	800b5cc <RCCEx_PLL2_Config>
 800ac4e:	4603      	mov	r3, r0
 800ac50:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800ac52:	e012      	b.n	800ac7a <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	3324      	adds	r3, #36	; 0x24
 800ac58:	2101      	movs	r1, #1
 800ac5a:	4618      	mov	r0, r3
 800ac5c:	f000 fd68 	bl	800b730 <RCCEx_PLL3_Config>
 800ac60:	4603      	mov	r3, r0
 800ac62:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800ac64:	e009      	b.n	800ac7a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 800ac66:	2301      	movs	r3, #1
 800ac68:	75fb      	strb	r3, [r7, #23]
      break;
 800ac6a:	e006      	b.n	800ac7a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 800ac6c:	bf00      	nop
 800ac6e:	e004      	b.n	800ac7a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 800ac70:	bf00      	nop
 800ac72:	e002      	b.n	800ac7a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 800ac74:	bf00      	nop
 800ac76:	e000      	b.n	800ac7a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 800ac78:	bf00      	nop
    }

    if(ret == HAL_OK)
 800ac7a:	7dfb      	ldrb	r3, [r7, #23]
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d10a      	bne.n	800ac96 <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800ac80:	4b2b      	ldr	r3, [pc, #172]	; (800ad30 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800ac82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ac84:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800ac8e:	4928      	ldr	r1, [pc, #160]	; (800ad30 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800ac90:	4313      	orrs	r3, r2
 800ac92:	658b      	str	r3, [r1, #88]	; 0x58
 800ac94:	e001      	b.n	800ac9a <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ac96:	7dfb      	ldrb	r3, [r7, #23]
 800ac98:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d02f      	beq.n	800ad06 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800acaa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800acae:	d00e      	beq.n	800acce <HAL_RCCEx_PeriphCLKConfig+0x582>
 800acb0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800acb4:	d814      	bhi.n	800ace0 <HAL_RCCEx_PeriphCLKConfig+0x594>
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d015      	beq.n	800ace6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800acba:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800acbe:	d10f      	bne.n	800ace0 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800acc0:	4b1b      	ldr	r3, [pc, #108]	; (800ad30 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800acc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acc4:	4a1a      	ldr	r2, [pc, #104]	; (800ad30 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800acc6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800acca:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800accc:	e00c      	b.n	800ace8 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	3304      	adds	r3, #4
 800acd2:	2101      	movs	r1, #1
 800acd4:	4618      	mov	r0, r3
 800acd6:	f000 fc79 	bl	800b5cc <RCCEx_PLL2_Config>
 800acda:	4603      	mov	r3, r0
 800acdc:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800acde:	e003      	b.n	800ace8 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800ace0:	2301      	movs	r3, #1
 800ace2:	75fb      	strb	r3, [r7, #23]
      break;
 800ace4:	e000      	b.n	800ace8 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 800ace6:	bf00      	nop
    }

    if(ret == HAL_OK)
 800ace8:	7dfb      	ldrb	r3, [r7, #23]
 800acea:	2b00      	cmp	r3, #0
 800acec:	d109      	bne.n	800ad02 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800acee:	4b10      	ldr	r3, [pc, #64]	; (800ad30 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800acf0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800acf2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800acfa:	490d      	ldr	r1, [pc, #52]	; (800ad30 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800acfc:	4313      	orrs	r3, r2
 800acfe:	650b      	str	r3, [r1, #80]	; 0x50
 800ad00:	e001      	b.n	800ad06 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ad02:	7dfb      	ldrb	r3, [r7, #23]
 800ad04:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d033      	beq.n	800ad7a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad16:	2b03      	cmp	r3, #3
 800ad18:	d81c      	bhi.n	800ad54 <HAL_RCCEx_PeriphCLKConfig+0x608>
 800ad1a:	a201      	add	r2, pc, #4	; (adr r2, 800ad20 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 800ad1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad20:	0800ad5b 	.word	0x0800ad5b
 800ad24:	0800ad35 	.word	0x0800ad35
 800ad28:	0800ad43 	.word	0x0800ad43
 800ad2c:	0800ad5b 	.word	0x0800ad5b
 800ad30:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ad34:	4bb8      	ldr	r3, [pc, #736]	; (800b018 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800ad36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad38:	4ab7      	ldr	r2, [pc, #732]	; (800b018 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800ad3a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ad3e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 800ad40:	e00c      	b.n	800ad5c <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	3304      	adds	r3, #4
 800ad46:	2102      	movs	r1, #2
 800ad48:	4618      	mov	r0, r3
 800ad4a:	f000 fc3f 	bl	800b5cc <RCCEx_PLL2_Config>
 800ad4e:	4603      	mov	r3, r0
 800ad50:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800ad52:	e003      	b.n	800ad5c <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800ad54:	2301      	movs	r3, #1
 800ad56:	75fb      	strb	r3, [r7, #23]
      break;
 800ad58:	e000      	b.n	800ad5c <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 800ad5a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800ad5c:	7dfb      	ldrb	r3, [r7, #23]
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d109      	bne.n	800ad76 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800ad62:	4bad      	ldr	r3, [pc, #692]	; (800b018 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800ad64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ad66:	f023 0203 	bic.w	r2, r3, #3
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad6e:	49aa      	ldr	r1, [pc, #680]	; (800b018 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800ad70:	4313      	orrs	r3, r2
 800ad72:	64cb      	str	r3, [r1, #76]	; 0x4c
 800ad74:	e001      	b.n	800ad7a <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ad76:	7dfb      	ldrb	r3, [r7, #23]
 800ad78:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	f000 8086 	beq.w	800ae94 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800ad88:	4ba4      	ldr	r3, [pc, #656]	; (800b01c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	4aa3      	ldr	r2, [pc, #652]	; (800b01c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 800ad8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ad92:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800ad94:	f7fd f800 	bl	8007d98 <HAL_GetTick>
 800ad98:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ad9a:	e009      	b.n	800adb0 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ad9c:	f7fc fffc 	bl	8007d98 <HAL_GetTick>
 800ada0:	4602      	mov	r2, r0
 800ada2:	693b      	ldr	r3, [r7, #16]
 800ada4:	1ad3      	subs	r3, r2, r3
 800ada6:	2b64      	cmp	r3, #100	; 0x64
 800ada8:	d902      	bls.n	800adb0 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 800adaa:	2303      	movs	r3, #3
 800adac:	75fb      	strb	r3, [r7, #23]
        break;
 800adae:	e005      	b.n	800adbc <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800adb0:	4b9a      	ldr	r3, [pc, #616]	; (800b01c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d0ef      	beq.n	800ad9c <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 800adbc:	7dfb      	ldrb	r3, [r7, #23]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d166      	bne.n	800ae90 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800adc2:	4b95      	ldr	r3, [pc, #596]	; (800b018 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800adc4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800adcc:	4053      	eors	r3, r2
 800adce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800add2:	2b00      	cmp	r3, #0
 800add4:	d013      	beq.n	800adfe <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800add6:	4b90      	ldr	r3, [pc, #576]	; (800b018 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800add8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800adda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800adde:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800ade0:	4b8d      	ldr	r3, [pc, #564]	; (800b018 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800ade2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ade4:	4a8c      	ldr	r2, [pc, #560]	; (800b018 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800ade6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800adea:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800adec:	4b8a      	ldr	r3, [pc, #552]	; (800b018 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800adee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800adf0:	4a89      	ldr	r2, [pc, #548]	; (800b018 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800adf2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800adf6:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800adf8:	4a87      	ldr	r2, [pc, #540]	; (800b018 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800ae04:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ae08:	d115      	bne.n	800ae36 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ae0a:	f7fc ffc5 	bl	8007d98 <HAL_GetTick>
 800ae0e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ae10:	e00b      	b.n	800ae2a <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ae12:	f7fc ffc1 	bl	8007d98 <HAL_GetTick>
 800ae16:	4602      	mov	r2, r0
 800ae18:	693b      	ldr	r3, [r7, #16]
 800ae1a:	1ad3      	subs	r3, r2, r3
 800ae1c:	f241 3288 	movw	r2, #5000	; 0x1388
 800ae20:	4293      	cmp	r3, r2
 800ae22:	d902      	bls.n	800ae2a <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 800ae24:	2303      	movs	r3, #3
 800ae26:	75fb      	strb	r3, [r7, #23]
            break;
 800ae28:	e005      	b.n	800ae36 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ae2a:	4b7b      	ldr	r3, [pc, #492]	; (800b018 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800ae2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ae2e:	f003 0302 	and.w	r3, r3, #2
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d0ed      	beq.n	800ae12 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 800ae36:	7dfb      	ldrb	r3, [r7, #23]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d126      	bne.n	800ae8a <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800ae42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ae46:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ae4a:	d10d      	bne.n	800ae68 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 800ae4c:	4b72      	ldr	r3, [pc, #456]	; (800b018 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800ae4e:	691b      	ldr	r3, [r3, #16]
 800ae50:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800ae5a:	0919      	lsrs	r1, r3, #4
 800ae5c:	4b70      	ldr	r3, [pc, #448]	; (800b020 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 800ae5e:	400b      	ands	r3, r1
 800ae60:	496d      	ldr	r1, [pc, #436]	; (800b018 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800ae62:	4313      	orrs	r3, r2
 800ae64:	610b      	str	r3, [r1, #16]
 800ae66:	e005      	b.n	800ae74 <HAL_RCCEx_PeriphCLKConfig+0x728>
 800ae68:	4b6b      	ldr	r3, [pc, #428]	; (800b018 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800ae6a:	691b      	ldr	r3, [r3, #16]
 800ae6c:	4a6a      	ldr	r2, [pc, #424]	; (800b018 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800ae6e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800ae72:	6113      	str	r3, [r2, #16]
 800ae74:	4b68      	ldr	r3, [pc, #416]	; (800b018 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800ae76:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800ae7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ae82:	4965      	ldr	r1, [pc, #404]	; (800b018 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800ae84:	4313      	orrs	r3, r2
 800ae86:	670b      	str	r3, [r1, #112]	; 0x70
 800ae88:	e004      	b.n	800ae94 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800ae8a:	7dfb      	ldrb	r3, [r7, #23]
 800ae8c:	75bb      	strb	r3, [r7, #22]
 800ae8e:	e001      	b.n	800ae94 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae90:	7dfb      	ldrb	r3, [r7, #23]
 800ae92:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	f003 0301 	and.w	r3, r3, #1
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d07e      	beq.n	800af9e <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800aea4:	2b28      	cmp	r3, #40	; 0x28
 800aea6:	d867      	bhi.n	800af78 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 800aea8:	a201      	add	r2, pc, #4	; (adr r2, 800aeb0 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 800aeaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aeae:	bf00      	nop
 800aeb0:	0800af7f 	.word	0x0800af7f
 800aeb4:	0800af79 	.word	0x0800af79
 800aeb8:	0800af79 	.word	0x0800af79
 800aebc:	0800af79 	.word	0x0800af79
 800aec0:	0800af79 	.word	0x0800af79
 800aec4:	0800af79 	.word	0x0800af79
 800aec8:	0800af79 	.word	0x0800af79
 800aecc:	0800af79 	.word	0x0800af79
 800aed0:	0800af55 	.word	0x0800af55
 800aed4:	0800af79 	.word	0x0800af79
 800aed8:	0800af79 	.word	0x0800af79
 800aedc:	0800af79 	.word	0x0800af79
 800aee0:	0800af79 	.word	0x0800af79
 800aee4:	0800af79 	.word	0x0800af79
 800aee8:	0800af79 	.word	0x0800af79
 800aeec:	0800af79 	.word	0x0800af79
 800aef0:	0800af67 	.word	0x0800af67
 800aef4:	0800af79 	.word	0x0800af79
 800aef8:	0800af79 	.word	0x0800af79
 800aefc:	0800af79 	.word	0x0800af79
 800af00:	0800af79 	.word	0x0800af79
 800af04:	0800af79 	.word	0x0800af79
 800af08:	0800af79 	.word	0x0800af79
 800af0c:	0800af79 	.word	0x0800af79
 800af10:	0800af7f 	.word	0x0800af7f
 800af14:	0800af79 	.word	0x0800af79
 800af18:	0800af79 	.word	0x0800af79
 800af1c:	0800af79 	.word	0x0800af79
 800af20:	0800af79 	.word	0x0800af79
 800af24:	0800af79 	.word	0x0800af79
 800af28:	0800af79 	.word	0x0800af79
 800af2c:	0800af79 	.word	0x0800af79
 800af30:	0800af7f 	.word	0x0800af7f
 800af34:	0800af79 	.word	0x0800af79
 800af38:	0800af79 	.word	0x0800af79
 800af3c:	0800af79 	.word	0x0800af79
 800af40:	0800af79 	.word	0x0800af79
 800af44:	0800af79 	.word	0x0800af79
 800af48:	0800af79 	.word	0x0800af79
 800af4c:	0800af79 	.word	0x0800af79
 800af50:	0800af7f 	.word	0x0800af7f
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	3304      	adds	r3, #4
 800af58:	2101      	movs	r1, #1
 800af5a:	4618      	mov	r0, r3
 800af5c:	f000 fb36 	bl	800b5cc <RCCEx_PLL2_Config>
 800af60:	4603      	mov	r3, r0
 800af62:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800af64:	e00c      	b.n	800af80 <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	3324      	adds	r3, #36	; 0x24
 800af6a:	2101      	movs	r1, #1
 800af6c:	4618      	mov	r0, r3
 800af6e:	f000 fbdf 	bl	800b730 <RCCEx_PLL3_Config>
 800af72:	4603      	mov	r3, r0
 800af74:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800af76:	e003      	b.n	800af80 <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800af78:	2301      	movs	r3, #1
 800af7a:	75fb      	strb	r3, [r7, #23]
      break;
 800af7c:	e000      	b.n	800af80 <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 800af7e:	bf00      	nop
    }

    if(ret == HAL_OK)
 800af80:	7dfb      	ldrb	r3, [r7, #23]
 800af82:	2b00      	cmp	r3, #0
 800af84:	d109      	bne.n	800af9a <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800af86:	4b24      	ldr	r3, [pc, #144]	; (800b018 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800af88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800af8a:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800af92:	4921      	ldr	r1, [pc, #132]	; (800b018 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800af94:	4313      	orrs	r3, r2
 800af96:	654b      	str	r3, [r1, #84]	; 0x54
 800af98:	e001      	b.n	800af9e <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800af9a:	7dfb      	ldrb	r3, [r7, #23]
 800af9c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	f003 0302 	and.w	r3, r3, #2
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d03e      	beq.n	800b028 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800afae:	2b05      	cmp	r3, #5
 800afb0:	d820      	bhi.n	800aff4 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 800afb2:	a201      	add	r2, pc, #4	; (adr r2, 800afb8 <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 800afb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afb8:	0800affb 	.word	0x0800affb
 800afbc:	0800afd1 	.word	0x0800afd1
 800afc0:	0800afe3 	.word	0x0800afe3
 800afc4:	0800affb 	.word	0x0800affb
 800afc8:	0800affb 	.word	0x0800affb
 800afcc:	0800affb 	.word	0x0800affb
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	3304      	adds	r3, #4
 800afd4:	2101      	movs	r1, #1
 800afd6:	4618      	mov	r0, r3
 800afd8:	f000 faf8 	bl	800b5cc <RCCEx_PLL2_Config>
 800afdc:	4603      	mov	r3, r0
 800afde:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800afe0:	e00c      	b.n	800affc <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	3324      	adds	r3, #36	; 0x24
 800afe6:	2101      	movs	r1, #1
 800afe8:	4618      	mov	r0, r3
 800afea:	f000 fba1 	bl	800b730 <RCCEx_PLL3_Config>
 800afee:	4603      	mov	r3, r0
 800aff0:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800aff2:	e003      	b.n	800affc <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800aff4:	2301      	movs	r3, #1
 800aff6:	75fb      	strb	r3, [r7, #23]
      break;
 800aff8:	e000      	b.n	800affc <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 800affa:	bf00      	nop
    }

    if(ret == HAL_OK)
 800affc:	7dfb      	ldrb	r3, [r7, #23]
 800affe:	2b00      	cmp	r3, #0
 800b000:	d110      	bne.n	800b024 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800b002:	4b05      	ldr	r3, [pc, #20]	; (800b018 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800b004:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b006:	f023 0207 	bic.w	r2, r3, #7
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b00e:	4902      	ldr	r1, [pc, #8]	; (800b018 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800b010:	4313      	orrs	r3, r2
 800b012:	654b      	str	r3, [r1, #84]	; 0x54
 800b014:	e008      	b.n	800b028 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 800b016:	bf00      	nop
 800b018:	58024400 	.word	0x58024400
 800b01c:	58024800 	.word	0x58024800
 800b020:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b024:	7dfb      	ldrb	r3, [r7, #23]
 800b026:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	f003 0304 	and.w	r3, r3, #4
 800b030:	2b00      	cmp	r3, #0
 800b032:	d039      	beq.n	800b0a8 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b03a:	2b05      	cmp	r3, #5
 800b03c:	d820      	bhi.n	800b080 <HAL_RCCEx_PeriphCLKConfig+0x934>
 800b03e:	a201      	add	r2, pc, #4	; (adr r2, 800b044 <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 800b040:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b044:	0800b087 	.word	0x0800b087
 800b048:	0800b05d 	.word	0x0800b05d
 800b04c:	0800b06f 	.word	0x0800b06f
 800b050:	0800b087 	.word	0x0800b087
 800b054:	0800b087 	.word	0x0800b087
 800b058:	0800b087 	.word	0x0800b087
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	3304      	adds	r3, #4
 800b060:	2101      	movs	r1, #1
 800b062:	4618      	mov	r0, r3
 800b064:	f000 fab2 	bl	800b5cc <RCCEx_PLL2_Config>
 800b068:	4603      	mov	r3, r0
 800b06a:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800b06c:	e00c      	b.n	800b088 <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	3324      	adds	r3, #36	; 0x24
 800b072:	2101      	movs	r1, #1
 800b074:	4618      	mov	r0, r3
 800b076:	f000 fb5b 	bl	800b730 <RCCEx_PLL3_Config>
 800b07a:	4603      	mov	r3, r0
 800b07c:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800b07e:	e003      	b.n	800b088 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b080:	2301      	movs	r3, #1
 800b082:	75fb      	strb	r3, [r7, #23]
      break;
 800b084:	e000      	b.n	800b088 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 800b086:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b088:	7dfb      	ldrb	r3, [r7, #23]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d10a      	bne.n	800b0a4 <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b08e:	4bb7      	ldr	r3, [pc, #732]	; (800b36c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800b090:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b092:	f023 0207 	bic.w	r2, r3, #7
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b09c:	49b3      	ldr	r1, [pc, #716]	; (800b36c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800b09e:	4313      	orrs	r3, r2
 800b0a0:	658b      	str	r3, [r1, #88]	; 0x58
 800b0a2:	e001      	b.n	800b0a8 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b0a4:	7dfb      	ldrb	r3, [r7, #23]
 800b0a6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	f003 0320 	and.w	r3, r3, #32
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d04b      	beq.n	800b14c <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b0ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b0be:	d02e      	beq.n	800b11e <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 800b0c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b0c4:	d828      	bhi.n	800b118 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800b0c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b0ca:	d02a      	beq.n	800b122 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 800b0cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b0d0:	d822      	bhi.n	800b118 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800b0d2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b0d6:	d026      	beq.n	800b126 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 800b0d8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b0dc:	d81c      	bhi.n	800b118 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800b0de:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b0e2:	d010      	beq.n	800b106 <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 800b0e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b0e8:	d816      	bhi.n	800b118 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d01d      	beq.n	800b12a <HAL_RCCEx_PeriphCLKConfig+0x9de>
 800b0ee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b0f2:	d111      	bne.n	800b118 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	3304      	adds	r3, #4
 800b0f8:	2100      	movs	r1, #0
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	f000 fa66 	bl	800b5cc <RCCEx_PLL2_Config>
 800b100:	4603      	mov	r3, r0
 800b102:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800b104:	e012      	b.n	800b12c <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	3324      	adds	r3, #36	; 0x24
 800b10a:	2102      	movs	r1, #2
 800b10c:	4618      	mov	r0, r3
 800b10e:	f000 fb0f 	bl	800b730 <RCCEx_PLL3_Config>
 800b112:	4603      	mov	r3, r0
 800b114:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800b116:	e009      	b.n	800b12c <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b118:	2301      	movs	r3, #1
 800b11a:	75fb      	strb	r3, [r7, #23]
      break;
 800b11c:	e006      	b.n	800b12c <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800b11e:	bf00      	nop
 800b120:	e004      	b.n	800b12c <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800b122:	bf00      	nop
 800b124:	e002      	b.n	800b12c <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800b126:	bf00      	nop
 800b128:	e000      	b.n	800b12c <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800b12a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b12c:	7dfb      	ldrb	r3, [r7, #23]
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d10a      	bne.n	800b148 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b132:	4b8e      	ldr	r3, [pc, #568]	; (800b36c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800b134:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b136:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b140:	498a      	ldr	r1, [pc, #552]	; (800b36c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800b142:	4313      	orrs	r3, r2
 800b144:	654b      	str	r3, [r1, #84]	; 0x54
 800b146:	e001      	b.n	800b14c <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b148:	7dfb      	ldrb	r3, [r7, #23]
 800b14a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b154:	2b00      	cmp	r3, #0
 800b156:	d04b      	beq.n	800b1f0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b15e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800b162:	d02e      	beq.n	800b1c2 <HAL_RCCEx_PeriphCLKConfig+0xa76>
 800b164:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800b168:	d828      	bhi.n	800b1bc <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800b16a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b16e:	d02a      	beq.n	800b1c6 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 800b170:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b174:	d822      	bhi.n	800b1bc <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800b176:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b17a:	d026      	beq.n	800b1ca <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 800b17c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b180:	d81c      	bhi.n	800b1bc <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800b182:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b186:	d010      	beq.n	800b1aa <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 800b188:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b18c:	d816      	bhi.n	800b1bc <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d01d      	beq.n	800b1ce <HAL_RCCEx_PeriphCLKConfig+0xa82>
 800b192:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b196:	d111      	bne.n	800b1bc <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	3304      	adds	r3, #4
 800b19c:	2100      	movs	r1, #0
 800b19e:	4618      	mov	r0, r3
 800b1a0:	f000 fa14 	bl	800b5cc <RCCEx_PLL2_Config>
 800b1a4:	4603      	mov	r3, r0
 800b1a6:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800b1a8:	e012      	b.n	800b1d0 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	3324      	adds	r3, #36	; 0x24
 800b1ae:	2102      	movs	r1, #2
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	f000 fabd 	bl	800b730 <RCCEx_PLL3_Config>
 800b1b6:	4603      	mov	r3, r0
 800b1b8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800b1ba:	e009      	b.n	800b1d0 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b1bc:	2301      	movs	r3, #1
 800b1be:	75fb      	strb	r3, [r7, #23]
      break;
 800b1c0:	e006      	b.n	800b1d0 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800b1c2:	bf00      	nop
 800b1c4:	e004      	b.n	800b1d0 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800b1c6:	bf00      	nop
 800b1c8:	e002      	b.n	800b1d0 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800b1ca:	bf00      	nop
 800b1cc:	e000      	b.n	800b1d0 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800b1ce:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b1d0:	7dfb      	ldrb	r3, [r7, #23]
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d10a      	bne.n	800b1ec <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b1d6:	4b65      	ldr	r3, [pc, #404]	; (800b36c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800b1d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b1da:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b1e4:	4961      	ldr	r1, [pc, #388]	; (800b36c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800b1e6:	4313      	orrs	r3, r2
 800b1e8:	658b      	str	r3, [r1, #88]	; 0x58
 800b1ea:	e001      	b.n	800b1f0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b1ec:	7dfb      	ldrb	r3, [r7, #23]
 800b1ee:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d04b      	beq.n	800b294 <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b202:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800b206:	d02e      	beq.n	800b266 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 800b208:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800b20c:	d828      	bhi.n	800b260 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800b20e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b212:	d02a      	beq.n	800b26a <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 800b214:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b218:	d822      	bhi.n	800b260 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800b21a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800b21e:	d026      	beq.n	800b26e <HAL_RCCEx_PeriphCLKConfig+0xb22>
 800b220:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800b224:	d81c      	bhi.n	800b260 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800b226:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b22a:	d010      	beq.n	800b24e <HAL_RCCEx_PeriphCLKConfig+0xb02>
 800b22c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b230:	d816      	bhi.n	800b260 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800b232:	2b00      	cmp	r3, #0
 800b234:	d01d      	beq.n	800b272 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 800b236:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b23a:	d111      	bne.n	800b260 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	3304      	adds	r3, #4
 800b240:	2100      	movs	r1, #0
 800b242:	4618      	mov	r0, r3
 800b244:	f000 f9c2 	bl	800b5cc <RCCEx_PLL2_Config>
 800b248:	4603      	mov	r3, r0
 800b24a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800b24c:	e012      	b.n	800b274 <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	3324      	adds	r3, #36	; 0x24
 800b252:	2102      	movs	r1, #2
 800b254:	4618      	mov	r0, r3
 800b256:	f000 fa6b 	bl	800b730 <RCCEx_PLL3_Config>
 800b25a:	4603      	mov	r3, r0
 800b25c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800b25e:	e009      	b.n	800b274 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b260:	2301      	movs	r3, #1
 800b262:	75fb      	strb	r3, [r7, #23]
      break;
 800b264:	e006      	b.n	800b274 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800b266:	bf00      	nop
 800b268:	e004      	b.n	800b274 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800b26a:	bf00      	nop
 800b26c:	e002      	b.n	800b274 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800b26e:	bf00      	nop
 800b270:	e000      	b.n	800b274 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800b272:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b274:	7dfb      	ldrb	r3, [r7, #23]
 800b276:	2b00      	cmp	r3, #0
 800b278:	d10a      	bne.n	800b290 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800b27a:	4b3c      	ldr	r3, [pc, #240]	; (800b36c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800b27c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b27e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b288:	4938      	ldr	r1, [pc, #224]	; (800b36c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800b28a:	4313      	orrs	r3, r2
 800b28c:	658b      	str	r3, [r1, #88]	; 0x58
 800b28e:	e001      	b.n	800b294 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b290:	7dfb      	ldrb	r3, [r7, #23]
 800b292:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	f003 0308 	and.w	r3, r3, #8
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d01a      	beq.n	800b2d6 <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b2a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b2aa:	d10a      	bne.n	800b2c2 <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	3324      	adds	r3, #36	; 0x24
 800b2b0:	2102      	movs	r1, #2
 800b2b2:	4618      	mov	r0, r3
 800b2b4:	f000 fa3c 	bl	800b730 <RCCEx_PLL3_Config>
 800b2b8:	4603      	mov	r3, r0
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d001      	beq.n	800b2c2 <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 800b2be:	2301      	movs	r3, #1
 800b2c0:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800b2c2:	4b2a      	ldr	r3, [pc, #168]	; (800b36c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800b2c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b2c6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b2d0:	4926      	ldr	r1, [pc, #152]	; (800b36c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800b2d2:	4313      	orrs	r3, r2
 800b2d4:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	f003 0310 	and.w	r3, r3, #16
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d01a      	beq.n	800b318 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b2e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b2ec:	d10a      	bne.n	800b304 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	3324      	adds	r3, #36	; 0x24
 800b2f2:	2102      	movs	r1, #2
 800b2f4:	4618      	mov	r0, r3
 800b2f6:	f000 fa1b 	bl	800b730 <RCCEx_PLL3_Config>
 800b2fa:	4603      	mov	r3, r0
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d001      	beq.n	800b304 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 800b300:	2301      	movs	r3, #1
 800b302:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b304:	4b19      	ldr	r3, [pc, #100]	; (800b36c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800b306:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b308:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b312:	4916      	ldr	r1, [pc, #88]	; (800b36c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800b314:	4313      	orrs	r3, r2
 800b316:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b320:	2b00      	cmp	r3, #0
 800b322:	d036      	beq.n	800b392 <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800b32a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b32e:	d01f      	beq.n	800b370 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 800b330:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b334:	d817      	bhi.n	800b366 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 800b336:	2b00      	cmp	r3, #0
 800b338:	d003      	beq.n	800b342 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 800b33a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b33e:	d009      	beq.n	800b354 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 800b340:	e011      	b.n	800b366 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	3304      	adds	r3, #4
 800b346:	2100      	movs	r1, #0
 800b348:	4618      	mov	r0, r3
 800b34a:	f000 f93f 	bl	800b5cc <RCCEx_PLL2_Config>
 800b34e:	4603      	mov	r3, r0
 800b350:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800b352:	e00e      	b.n	800b372 <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	3324      	adds	r3, #36	; 0x24
 800b358:	2102      	movs	r1, #2
 800b35a:	4618      	mov	r0, r3
 800b35c:	f000 f9e8 	bl	800b730 <RCCEx_PLL3_Config>
 800b360:	4603      	mov	r3, r0
 800b362:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800b364:	e005      	b.n	800b372 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b366:	2301      	movs	r3, #1
 800b368:	75fb      	strb	r3, [r7, #23]
      break;
 800b36a:	e002      	b.n	800b372 <HAL_RCCEx_PeriphCLKConfig+0xc26>
 800b36c:	58024400 	.word	0x58024400
      break;
 800b370:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b372:	7dfb      	ldrb	r3, [r7, #23]
 800b374:	2b00      	cmp	r3, #0
 800b376:	d10a      	bne.n	800b38e <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b378:	4b93      	ldr	r3, [pc, #588]	; (800b5c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800b37a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b37c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800b386:	4990      	ldr	r1, [pc, #576]	; (800b5c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800b388:	4313      	orrs	r3, r2
 800b38a:	658b      	str	r3, [r1, #88]	; 0x58
 800b38c:	e001      	b.n	800b392 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b38e:	7dfb      	ldrb	r3, [r7, #23]
 800b390:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d033      	beq.n	800b406 <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b3a4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b3a8:	d01c      	beq.n	800b3e4 <HAL_RCCEx_PeriphCLKConfig+0xc98>
 800b3aa:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b3ae:	d816      	bhi.n	800b3de <HAL_RCCEx_PeriphCLKConfig+0xc92>
 800b3b0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b3b4:	d003      	beq.n	800b3be <HAL_RCCEx_PeriphCLKConfig+0xc72>
 800b3b6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b3ba:	d007      	beq.n	800b3cc <HAL_RCCEx_PeriphCLKConfig+0xc80>
 800b3bc:	e00f      	b.n	800b3de <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b3be:	4b82      	ldr	r3, [pc, #520]	; (800b5c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800b3c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3c2:	4a81      	ldr	r2, [pc, #516]	; (800b5c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800b3c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b3c8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 800b3ca:	e00c      	b.n	800b3e6 <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	3324      	adds	r3, #36	; 0x24
 800b3d0:	2101      	movs	r1, #1
 800b3d2:	4618      	mov	r0, r3
 800b3d4:	f000 f9ac 	bl	800b730 <RCCEx_PLL3_Config>
 800b3d8:	4603      	mov	r3, r0
 800b3da:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 800b3dc:	e003      	b.n	800b3e6 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b3de:	2301      	movs	r3, #1
 800b3e0:	75fb      	strb	r3, [r7, #23]
      break;
 800b3e2:	e000      	b.n	800b3e6 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 800b3e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b3e6:	7dfb      	ldrb	r3, [r7, #23]
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d10a      	bne.n	800b402 <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b3ec:	4b76      	ldr	r3, [pc, #472]	; (800b5c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800b3ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b3f0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b3fa:	4973      	ldr	r1, [pc, #460]	; (800b5c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800b3fc:	4313      	orrs	r3, r2
 800b3fe:	654b      	str	r3, [r1, #84]	; 0x54
 800b400:	e001      	b.n	800b406 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b402:	7dfb      	ldrb	r3, [r7, #23]
 800b404:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d029      	beq.n	800b466 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b416:	2b00      	cmp	r3, #0
 800b418:	d003      	beq.n	800b422 <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 800b41a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b41e:	d007      	beq.n	800b430 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 800b420:	e00f      	b.n	800b442 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b422:	4b69      	ldr	r3, [pc, #420]	; (800b5c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800b424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b426:	4a68      	ldr	r2, [pc, #416]	; (800b5c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800b428:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b42c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800b42e:	e00b      	b.n	800b448 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	3304      	adds	r3, #4
 800b434:	2102      	movs	r1, #2
 800b436:	4618      	mov	r0, r3
 800b438:	f000 f8c8 	bl	800b5cc <RCCEx_PLL2_Config>
 800b43c:	4603      	mov	r3, r0
 800b43e:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800b440:	e002      	b.n	800b448 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 800b442:	2301      	movs	r3, #1
 800b444:	75fb      	strb	r3, [r7, #23]
      break;
 800b446:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b448:	7dfb      	ldrb	r3, [r7, #23]
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d109      	bne.n	800b462 <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800b44e:	4b5e      	ldr	r3, [pc, #376]	; (800b5c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800b450:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b452:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b45a:	495b      	ldr	r1, [pc, #364]	; (800b5c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800b45c:	4313      	orrs	r3, r2
 800b45e:	64cb      	str	r3, [r1, #76]	; 0x4c
 800b460:	e001      	b.n	800b466 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b462:	7dfb      	ldrb	r3, [r7, #23]
 800b464:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d00a      	beq.n	800b488 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	3324      	adds	r3, #36	; 0x24
 800b476:	2102      	movs	r1, #2
 800b478:	4618      	mov	r0, r3
 800b47a:	f000 f959 	bl	800b730 <RCCEx_PLL3_Config>
 800b47e:	4603      	mov	r3, r0
 800b480:	2b00      	cmp	r3, #0
 800b482:	d001      	beq.n	800b488 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 800b484:	2301      	movs	r3, #1
 800b486:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b490:	2b00      	cmp	r3, #0
 800b492:	d030      	beq.n	800b4f6 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b498:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b49c:	d017      	beq.n	800b4ce <HAL_RCCEx_PeriphCLKConfig+0xd82>
 800b49e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b4a2:	d811      	bhi.n	800b4c8 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 800b4a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b4a8:	d013      	beq.n	800b4d2 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 800b4aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b4ae:	d80b      	bhi.n	800b4c8 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d010      	beq.n	800b4d6 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 800b4b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b4b8:	d106      	bne.n	800b4c8 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b4ba:	4b43      	ldr	r3, [pc, #268]	; (800b5c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800b4bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4be:	4a42      	ldr	r2, [pc, #264]	; (800b5c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800b4c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b4c4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800b4c6:	e007      	b.n	800b4d8 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b4c8:	2301      	movs	r3, #1
 800b4ca:	75fb      	strb	r3, [r7, #23]
      break;
 800b4cc:	e004      	b.n	800b4d8 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800b4ce:	bf00      	nop
 800b4d0:	e002      	b.n	800b4d8 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800b4d2:	bf00      	nop
 800b4d4:	e000      	b.n	800b4d8 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800b4d6:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b4d8:	7dfb      	ldrb	r3, [r7, #23]
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d109      	bne.n	800b4f2 <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b4de:	4b3a      	ldr	r3, [pc, #232]	; (800b5c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800b4e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b4e2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b4ea:	4937      	ldr	r1, [pc, #220]	; (800b5c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800b4ec:	4313      	orrs	r3, r2
 800b4ee:	654b      	str	r3, [r1, #84]	; 0x54
 800b4f0:	e001      	b.n	800b4f6 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b4f2:	7dfb      	ldrb	r3, [r7, #23]
 800b4f4:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d008      	beq.n	800b514 <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800b502:	4b31      	ldr	r3, [pc, #196]	; (800b5c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800b504:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b506:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b50e:	492e      	ldr	r1, [pc, #184]	; (800b5c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800b510:	4313      	orrs	r3, r2
 800b512:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d009      	beq.n	800b534 <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800b520:	4b29      	ldr	r3, [pc, #164]	; (800b5c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800b522:	691b      	ldr	r3, [r3, #16]
 800b524:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b52e:	4926      	ldr	r1, [pc, #152]	; (800b5c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800b530:	4313      	orrs	r3, r2
 800b532:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d008      	beq.n	800b552 <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800b540:	4b21      	ldr	r3, [pc, #132]	; (800b5c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800b542:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b544:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b54c:	491e      	ldr	r1, [pc, #120]	; (800b5c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800b54e:	4313      	orrs	r3, r2
 800b550:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d00d      	beq.n	800b57a <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800b55e:	4b1a      	ldr	r3, [pc, #104]	; (800b5c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800b560:	691b      	ldr	r3, [r3, #16]
 800b562:	4a19      	ldr	r2, [pc, #100]	; (800b5c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800b564:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b568:	6113      	str	r3, [r2, #16]
 800b56a:	4b17      	ldr	r3, [pc, #92]	; (800b5c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800b56c:	691a      	ldr	r2, [r3, #16]
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800b574:	4914      	ldr	r1, [pc, #80]	; (800b5c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800b576:	4313      	orrs	r3, r2
 800b578:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	2b00      	cmp	r3, #0
 800b580:	da08      	bge.n	800b594 <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800b582:	4b11      	ldr	r3, [pc, #68]	; (800b5c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800b584:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b586:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b58e:	490e      	ldr	r1, [pc, #56]	; (800b5c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800b590:	4313      	orrs	r3, r2
 800b592:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d009      	beq.n	800b5b4 <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800b5a0:	4b09      	ldr	r3, [pc, #36]	; (800b5c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800b5a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b5a4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b5ae:	4906      	ldr	r1, [pc, #24]	; (800b5c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800b5b0:	4313      	orrs	r3, r2
 800b5b2:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800b5b4:	7dbb      	ldrb	r3, [r7, #22]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d101      	bne.n	800b5be <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 800b5ba:	2300      	movs	r3, #0
 800b5bc:	e000      	b.n	800b5c0 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 800b5be:	2301      	movs	r3, #1
}
 800b5c0:	4618      	mov	r0, r3
 800b5c2:	3718      	adds	r7, #24
 800b5c4:	46bd      	mov	sp, r7
 800b5c6:	bd80      	pop	{r7, pc}
 800b5c8:	58024400 	.word	0x58024400

0800b5cc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800b5cc:	b580      	push	{r7, lr}
 800b5ce:	b084      	sub	sp, #16
 800b5d0:	af00      	add	r7, sp, #0
 800b5d2:	6078      	str	r0, [r7, #4]
 800b5d4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b5d6:	2300      	movs	r3, #0
 800b5d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b5da:	4b53      	ldr	r3, [pc, #332]	; (800b728 <RCCEx_PLL2_Config+0x15c>)
 800b5dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b5de:	f003 0303 	and.w	r3, r3, #3
 800b5e2:	2b03      	cmp	r3, #3
 800b5e4:	d101      	bne.n	800b5ea <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800b5e6:	2301      	movs	r3, #1
 800b5e8:	e099      	b.n	800b71e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800b5ea:	4b4f      	ldr	r3, [pc, #316]	; (800b728 <RCCEx_PLL2_Config+0x15c>)
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	4a4e      	ldr	r2, [pc, #312]	; (800b728 <RCCEx_PLL2_Config+0x15c>)
 800b5f0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800b5f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b5f6:	f7fc fbcf 	bl	8007d98 <HAL_GetTick>
 800b5fa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b5fc:	e008      	b.n	800b610 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800b5fe:	f7fc fbcb 	bl	8007d98 <HAL_GetTick>
 800b602:	4602      	mov	r2, r0
 800b604:	68bb      	ldr	r3, [r7, #8]
 800b606:	1ad3      	subs	r3, r2, r3
 800b608:	2b02      	cmp	r3, #2
 800b60a:	d901      	bls.n	800b610 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b60c:	2303      	movs	r3, #3
 800b60e:	e086      	b.n	800b71e <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b610:	4b45      	ldr	r3, [pc, #276]	; (800b728 <RCCEx_PLL2_Config+0x15c>)
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d1f0      	bne.n	800b5fe <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800b61c:	4b42      	ldr	r3, [pc, #264]	; (800b728 <RCCEx_PLL2_Config+0x15c>)
 800b61e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b620:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	031b      	lsls	r3, r3, #12
 800b62a:	493f      	ldr	r1, [pc, #252]	; (800b728 <RCCEx_PLL2_Config+0x15c>)
 800b62c:	4313      	orrs	r3, r2
 800b62e:	628b      	str	r3, [r1, #40]	; 0x28
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	685b      	ldr	r3, [r3, #4]
 800b634:	3b01      	subs	r3, #1
 800b636:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	689b      	ldr	r3, [r3, #8]
 800b63e:	3b01      	subs	r3, #1
 800b640:	025b      	lsls	r3, r3, #9
 800b642:	b29b      	uxth	r3, r3
 800b644:	431a      	orrs	r2, r3
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	68db      	ldr	r3, [r3, #12]
 800b64a:	3b01      	subs	r3, #1
 800b64c:	041b      	lsls	r3, r3, #16
 800b64e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800b652:	431a      	orrs	r2, r3
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	691b      	ldr	r3, [r3, #16]
 800b658:	3b01      	subs	r3, #1
 800b65a:	061b      	lsls	r3, r3, #24
 800b65c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800b660:	4931      	ldr	r1, [pc, #196]	; (800b728 <RCCEx_PLL2_Config+0x15c>)
 800b662:	4313      	orrs	r3, r2
 800b664:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800b666:	4b30      	ldr	r3, [pc, #192]	; (800b728 <RCCEx_PLL2_Config+0x15c>)
 800b668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b66a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	695b      	ldr	r3, [r3, #20]
 800b672:	492d      	ldr	r1, [pc, #180]	; (800b728 <RCCEx_PLL2_Config+0x15c>)
 800b674:	4313      	orrs	r3, r2
 800b676:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800b678:	4b2b      	ldr	r3, [pc, #172]	; (800b728 <RCCEx_PLL2_Config+0x15c>)
 800b67a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b67c:	f023 0220 	bic.w	r2, r3, #32
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	699b      	ldr	r3, [r3, #24]
 800b684:	4928      	ldr	r1, [pc, #160]	; (800b728 <RCCEx_PLL2_Config+0x15c>)
 800b686:	4313      	orrs	r3, r2
 800b688:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800b68a:	4b27      	ldr	r3, [pc, #156]	; (800b728 <RCCEx_PLL2_Config+0x15c>)
 800b68c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b68e:	4a26      	ldr	r2, [pc, #152]	; (800b728 <RCCEx_PLL2_Config+0x15c>)
 800b690:	f023 0310 	bic.w	r3, r3, #16
 800b694:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800b696:	4b24      	ldr	r3, [pc, #144]	; (800b728 <RCCEx_PLL2_Config+0x15c>)
 800b698:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b69a:	4b24      	ldr	r3, [pc, #144]	; (800b72c <RCCEx_PLL2_Config+0x160>)
 800b69c:	4013      	ands	r3, r2
 800b69e:	687a      	ldr	r2, [r7, #4]
 800b6a0:	69d2      	ldr	r2, [r2, #28]
 800b6a2:	00d2      	lsls	r2, r2, #3
 800b6a4:	4920      	ldr	r1, [pc, #128]	; (800b728 <RCCEx_PLL2_Config+0x15c>)
 800b6a6:	4313      	orrs	r3, r2
 800b6a8:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800b6aa:	4b1f      	ldr	r3, [pc, #124]	; (800b728 <RCCEx_PLL2_Config+0x15c>)
 800b6ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6ae:	4a1e      	ldr	r2, [pc, #120]	; (800b728 <RCCEx_PLL2_Config+0x15c>)
 800b6b0:	f043 0310 	orr.w	r3, r3, #16
 800b6b4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800b6b6:	683b      	ldr	r3, [r7, #0]
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d106      	bne.n	800b6ca <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800b6bc:	4b1a      	ldr	r3, [pc, #104]	; (800b728 <RCCEx_PLL2_Config+0x15c>)
 800b6be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6c0:	4a19      	ldr	r2, [pc, #100]	; (800b728 <RCCEx_PLL2_Config+0x15c>)
 800b6c2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b6c6:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b6c8:	e00f      	b.n	800b6ea <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800b6ca:	683b      	ldr	r3, [r7, #0]
 800b6cc:	2b01      	cmp	r3, #1
 800b6ce:	d106      	bne.n	800b6de <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800b6d0:	4b15      	ldr	r3, [pc, #84]	; (800b728 <RCCEx_PLL2_Config+0x15c>)
 800b6d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6d4:	4a14      	ldr	r2, [pc, #80]	; (800b728 <RCCEx_PLL2_Config+0x15c>)
 800b6d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b6da:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b6dc:	e005      	b.n	800b6ea <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800b6de:	4b12      	ldr	r3, [pc, #72]	; (800b728 <RCCEx_PLL2_Config+0x15c>)
 800b6e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6e2:	4a11      	ldr	r2, [pc, #68]	; (800b728 <RCCEx_PLL2_Config+0x15c>)
 800b6e4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b6e8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800b6ea:	4b0f      	ldr	r3, [pc, #60]	; (800b728 <RCCEx_PLL2_Config+0x15c>)
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	4a0e      	ldr	r2, [pc, #56]	; (800b728 <RCCEx_PLL2_Config+0x15c>)
 800b6f0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800b6f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b6f6:	f7fc fb4f 	bl	8007d98 <HAL_GetTick>
 800b6fa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b6fc:	e008      	b.n	800b710 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800b6fe:	f7fc fb4b 	bl	8007d98 <HAL_GetTick>
 800b702:	4602      	mov	r2, r0
 800b704:	68bb      	ldr	r3, [r7, #8]
 800b706:	1ad3      	subs	r3, r2, r3
 800b708:	2b02      	cmp	r3, #2
 800b70a:	d901      	bls.n	800b710 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b70c:	2303      	movs	r3, #3
 800b70e:	e006      	b.n	800b71e <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b710:	4b05      	ldr	r3, [pc, #20]	; (800b728 <RCCEx_PLL2_Config+0x15c>)
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d0f0      	beq.n	800b6fe <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800b71c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b71e:	4618      	mov	r0, r3
 800b720:	3710      	adds	r7, #16
 800b722:	46bd      	mov	sp, r7
 800b724:	bd80      	pop	{r7, pc}
 800b726:	bf00      	nop
 800b728:	58024400 	.word	0x58024400
 800b72c:	ffff0007 	.word	0xffff0007

0800b730 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800b730:	b580      	push	{r7, lr}
 800b732:	b084      	sub	sp, #16
 800b734:	af00      	add	r7, sp, #0
 800b736:	6078      	str	r0, [r7, #4]
 800b738:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b73a:	2300      	movs	r3, #0
 800b73c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b73e:	4b53      	ldr	r3, [pc, #332]	; (800b88c <RCCEx_PLL3_Config+0x15c>)
 800b740:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b742:	f003 0303 	and.w	r3, r3, #3
 800b746:	2b03      	cmp	r3, #3
 800b748:	d101      	bne.n	800b74e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800b74a:	2301      	movs	r3, #1
 800b74c:	e099      	b.n	800b882 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800b74e:	4b4f      	ldr	r3, [pc, #316]	; (800b88c <RCCEx_PLL3_Config+0x15c>)
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	4a4e      	ldr	r2, [pc, #312]	; (800b88c <RCCEx_PLL3_Config+0x15c>)
 800b754:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b758:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b75a:	f7fc fb1d 	bl	8007d98 <HAL_GetTick>
 800b75e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b760:	e008      	b.n	800b774 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800b762:	f7fc fb19 	bl	8007d98 <HAL_GetTick>
 800b766:	4602      	mov	r2, r0
 800b768:	68bb      	ldr	r3, [r7, #8]
 800b76a:	1ad3      	subs	r3, r2, r3
 800b76c:	2b02      	cmp	r3, #2
 800b76e:	d901      	bls.n	800b774 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b770:	2303      	movs	r3, #3
 800b772:	e086      	b.n	800b882 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b774:	4b45      	ldr	r3, [pc, #276]	; (800b88c <RCCEx_PLL3_Config+0x15c>)
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d1f0      	bne.n	800b762 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800b780:	4b42      	ldr	r3, [pc, #264]	; (800b88c <RCCEx_PLL3_Config+0x15c>)
 800b782:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b784:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	051b      	lsls	r3, r3, #20
 800b78e:	493f      	ldr	r1, [pc, #252]	; (800b88c <RCCEx_PLL3_Config+0x15c>)
 800b790:	4313      	orrs	r3, r2
 800b792:	628b      	str	r3, [r1, #40]	; 0x28
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	685b      	ldr	r3, [r3, #4]
 800b798:	3b01      	subs	r3, #1
 800b79a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	689b      	ldr	r3, [r3, #8]
 800b7a2:	3b01      	subs	r3, #1
 800b7a4:	025b      	lsls	r3, r3, #9
 800b7a6:	b29b      	uxth	r3, r3
 800b7a8:	431a      	orrs	r2, r3
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	68db      	ldr	r3, [r3, #12]
 800b7ae:	3b01      	subs	r3, #1
 800b7b0:	041b      	lsls	r3, r3, #16
 800b7b2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800b7b6:	431a      	orrs	r2, r3
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	691b      	ldr	r3, [r3, #16]
 800b7bc:	3b01      	subs	r3, #1
 800b7be:	061b      	lsls	r3, r3, #24
 800b7c0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800b7c4:	4931      	ldr	r1, [pc, #196]	; (800b88c <RCCEx_PLL3_Config+0x15c>)
 800b7c6:	4313      	orrs	r3, r2
 800b7c8:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800b7ca:	4b30      	ldr	r3, [pc, #192]	; (800b88c <RCCEx_PLL3_Config+0x15c>)
 800b7cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7ce:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	695b      	ldr	r3, [r3, #20]
 800b7d6:	492d      	ldr	r1, [pc, #180]	; (800b88c <RCCEx_PLL3_Config+0x15c>)
 800b7d8:	4313      	orrs	r3, r2
 800b7da:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800b7dc:	4b2b      	ldr	r3, [pc, #172]	; (800b88c <RCCEx_PLL3_Config+0x15c>)
 800b7de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7e0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	699b      	ldr	r3, [r3, #24]
 800b7e8:	4928      	ldr	r1, [pc, #160]	; (800b88c <RCCEx_PLL3_Config+0x15c>)
 800b7ea:	4313      	orrs	r3, r2
 800b7ec:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800b7ee:	4b27      	ldr	r3, [pc, #156]	; (800b88c <RCCEx_PLL3_Config+0x15c>)
 800b7f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7f2:	4a26      	ldr	r2, [pc, #152]	; (800b88c <RCCEx_PLL3_Config+0x15c>)
 800b7f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b7f8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800b7fa:	4b24      	ldr	r3, [pc, #144]	; (800b88c <RCCEx_PLL3_Config+0x15c>)
 800b7fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b7fe:	4b24      	ldr	r3, [pc, #144]	; (800b890 <RCCEx_PLL3_Config+0x160>)
 800b800:	4013      	ands	r3, r2
 800b802:	687a      	ldr	r2, [r7, #4]
 800b804:	69d2      	ldr	r2, [r2, #28]
 800b806:	00d2      	lsls	r2, r2, #3
 800b808:	4920      	ldr	r1, [pc, #128]	; (800b88c <RCCEx_PLL3_Config+0x15c>)
 800b80a:	4313      	orrs	r3, r2
 800b80c:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800b80e:	4b1f      	ldr	r3, [pc, #124]	; (800b88c <RCCEx_PLL3_Config+0x15c>)
 800b810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b812:	4a1e      	ldr	r2, [pc, #120]	; (800b88c <RCCEx_PLL3_Config+0x15c>)
 800b814:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b818:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800b81a:	683b      	ldr	r3, [r7, #0]
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d106      	bne.n	800b82e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800b820:	4b1a      	ldr	r3, [pc, #104]	; (800b88c <RCCEx_PLL3_Config+0x15c>)
 800b822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b824:	4a19      	ldr	r2, [pc, #100]	; (800b88c <RCCEx_PLL3_Config+0x15c>)
 800b826:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800b82a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b82c:	e00f      	b.n	800b84e <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800b82e:	683b      	ldr	r3, [r7, #0]
 800b830:	2b01      	cmp	r3, #1
 800b832:	d106      	bne.n	800b842 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800b834:	4b15      	ldr	r3, [pc, #84]	; (800b88c <RCCEx_PLL3_Config+0x15c>)
 800b836:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b838:	4a14      	ldr	r2, [pc, #80]	; (800b88c <RCCEx_PLL3_Config+0x15c>)
 800b83a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800b83e:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b840:	e005      	b.n	800b84e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800b842:	4b12      	ldr	r3, [pc, #72]	; (800b88c <RCCEx_PLL3_Config+0x15c>)
 800b844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b846:	4a11      	ldr	r2, [pc, #68]	; (800b88c <RCCEx_PLL3_Config+0x15c>)
 800b848:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b84c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800b84e:	4b0f      	ldr	r3, [pc, #60]	; (800b88c <RCCEx_PLL3_Config+0x15c>)
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	4a0e      	ldr	r2, [pc, #56]	; (800b88c <RCCEx_PLL3_Config+0x15c>)
 800b854:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b858:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b85a:	f7fc fa9d 	bl	8007d98 <HAL_GetTick>
 800b85e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b860:	e008      	b.n	800b874 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800b862:	f7fc fa99 	bl	8007d98 <HAL_GetTick>
 800b866:	4602      	mov	r2, r0
 800b868:	68bb      	ldr	r3, [r7, #8]
 800b86a:	1ad3      	subs	r3, r2, r3
 800b86c:	2b02      	cmp	r3, #2
 800b86e:	d901      	bls.n	800b874 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b870:	2303      	movs	r3, #3
 800b872:	e006      	b.n	800b882 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b874:	4b05      	ldr	r3, [pc, #20]	; (800b88c <RCCEx_PLL3_Config+0x15c>)
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d0f0      	beq.n	800b862 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800b880:	7bfb      	ldrb	r3, [r7, #15]
}
 800b882:	4618      	mov	r0, r3
 800b884:	3710      	adds	r7, #16
 800b886:	46bd      	mov	sp, r7
 800b888:	bd80      	pop	{r7, pc}
 800b88a:	bf00      	nop
 800b88c:	58024400 	.word	0x58024400
 800b890:	ffff0007 	.word	0xffff0007

0800b894 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b894:	b580      	push	{r7, lr}
 800b896:	b084      	sub	sp, #16
 800b898:	af00      	add	r7, sp, #0
 800b89a:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_length;
#else
  uint32_t crc_length = 0UL;
 800b89c:	2300      	movs	r3, #0
 800b89e:	60fb      	str	r3, [r7, #12]
#endif
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d101      	bne.n	800b8aa <HAL_SPI_Init+0x16>
  {
    return HAL_ERROR;
 800b8a6:	2301      	movs	r3, #1
 800b8a8:	e0eb      	b.n	800ba82 <HAL_SPI_Init+0x1ee>
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	2200      	movs	r2, #0
 800b8ae:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	4a75      	ldr	r2, [pc, #468]	; (800ba8c <HAL_SPI_Init+0x1f8>)
 800b8b6:	4293      	cmp	r3, r2
 800b8b8:	d00f      	beq.n	800b8da <HAL_SPI_Init+0x46>
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	4a74      	ldr	r2, [pc, #464]	; (800ba90 <HAL_SPI_Init+0x1fc>)
 800b8c0:	4293      	cmp	r3, r2
 800b8c2:	d00a      	beq.n	800b8da <HAL_SPI_Init+0x46>
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	4a72      	ldr	r2, [pc, #456]	; (800ba94 <HAL_SPI_Init+0x200>)
 800b8ca:	4293      	cmp	r3, r2
 800b8cc:	d005      	beq.n	800b8da <HAL_SPI_Init+0x46>
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	68db      	ldr	r3, [r3, #12]
 800b8d2:	2b0f      	cmp	r3, #15
 800b8d4:	d901      	bls.n	800b8da <HAL_SPI_Init+0x46>
  {
    return HAL_ERROR;
 800b8d6:	2301      	movs	r3, #1
 800b8d8:	e0d3      	b.n	800ba82 <HAL_SPI_Init+0x1ee>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800b8da:	6878      	ldr	r0, [r7, #4]
 800b8dc:	f000 f8dc 	bl	800ba98 <SPI_GetPacketSize>
 800b8e0:	60b8      	str	r0, [r7, #8]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	4a69      	ldr	r2, [pc, #420]	; (800ba8c <HAL_SPI_Init+0x1f8>)
 800b8e8:	4293      	cmp	r3, r2
 800b8ea:	d00c      	beq.n	800b906 <HAL_SPI_Init+0x72>
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	4a67      	ldr	r2, [pc, #412]	; (800ba90 <HAL_SPI_Init+0x1fc>)
 800b8f2:	4293      	cmp	r3, r2
 800b8f4:	d007      	beq.n	800b906 <HAL_SPI_Init+0x72>
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	4a66      	ldr	r2, [pc, #408]	; (800ba94 <HAL_SPI_Init+0x200>)
 800b8fc:	4293      	cmp	r3, r2
 800b8fe:	d002      	beq.n	800b906 <HAL_SPI_Init+0x72>
 800b900:	68bb      	ldr	r3, [r7, #8]
 800b902:	2b08      	cmp	r3, #8
 800b904:	d811      	bhi.n	800b92a <HAL_SPI_Init+0x96>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800b90a:	4a60      	ldr	r2, [pc, #384]	; (800ba8c <HAL_SPI_Init+0x1f8>)
 800b90c:	4293      	cmp	r3, r2
 800b90e:	d009      	beq.n	800b924 <HAL_SPI_Init+0x90>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	4a5e      	ldr	r2, [pc, #376]	; (800ba90 <HAL_SPI_Init+0x1fc>)
 800b916:	4293      	cmp	r3, r2
 800b918:	d004      	beq.n	800b924 <HAL_SPI_Init+0x90>
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	4a5d      	ldr	r2, [pc, #372]	; (800ba94 <HAL_SPI_Init+0x200>)
 800b920:	4293      	cmp	r3, r2
 800b922:	d104      	bne.n	800b92e <HAL_SPI_Init+0x9a>
 800b924:	68bb      	ldr	r3, [r7, #8]
 800b926:	2b10      	cmp	r3, #16
 800b928:	d901      	bls.n	800b92e <HAL_SPI_Init+0x9a>
  {
    return HAL_ERROR;
 800b92a:	2301      	movs	r3, #1
 800b92c:	e0a9      	b.n	800ba82 <HAL_SPI_Init+0x1ee>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800b934:	b2db      	uxtb	r3, r3
 800b936:	2b00      	cmp	r3, #0
 800b938:	d106      	bne.n	800b948 <HAL_SPI_Init+0xb4>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	2200      	movs	r2, #0
 800b93e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b942:	6878      	ldr	r0, [r7, #4]
 800b944:	f7fb fb76 	bl	8007034 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	2202      	movs	r2, #2
 800b94c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	681a      	ldr	r2, [r3, #0]
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	f022 0201 	bic.w	r2, r2, #1
 800b95e:	601a      	str	r2, [r3, #0]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	699b      	ldr	r3, [r3, #24]
 800b964:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b968:	d119      	bne.n	800b99e <HAL_SPI_Init+0x10a>
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	685b      	ldr	r3, [r3, #4]
 800b96e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b972:	d103      	bne.n	800b97c <HAL_SPI_Init+0xe8>
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d008      	beq.n	800b98e <HAL_SPI_Init+0xfa>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	685b      	ldr	r3, [r3, #4]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800b980:	2b00      	cmp	r3, #0
 800b982:	d10c      	bne.n	800b99e <HAL_SPI_Init+0x10a>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b988:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b98c:	d107      	bne.n	800b99e <HAL_SPI_Init+0x10a>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	681a      	ldr	r2, [r3, #0]
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800b99c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	69da      	ldr	r2, [r3, #28]
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b9a6:	431a      	orrs	r2, r3
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	431a      	orrs	r2, r3
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b9b0:	ea42 0103 	orr.w	r1, r2, r3
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	68da      	ldr	r2, [r3, #12]
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	430a      	orrs	r2, r1
 800b9be:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9c8:	431a      	orrs	r2, r3
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b9ce:	431a      	orrs	r2, r3
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	699b      	ldr	r3, [r3, #24]
 800b9d4:	431a      	orrs	r2, r3
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	691b      	ldr	r3, [r3, #16]
 800b9da:	431a      	orrs	r2, r3
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	695b      	ldr	r3, [r3, #20]
 800b9e0:	431a      	orrs	r2, r3
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	6a1b      	ldr	r3, [r3, #32]
 800b9e6:	431a      	orrs	r2, r3
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	685b      	ldr	r3, [r3, #4]
 800b9ec:	431a      	orrs	r2, r3
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b9f2:	431a      	orrs	r2, r3
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	689b      	ldr	r3, [r3, #8]
 800b9f8:	431a      	orrs	r2, r3
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b9fe:	ea42 0103 	orr.w	r1, r2, r3
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	430a      	orrs	r2, r1
 800ba0c:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	685b      	ldr	r3, [r3, #4]
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d113      	bne.n	800ba3e <HAL_SPI_Init+0x1aa>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	689b      	ldr	r3, [r3, #8]
 800ba1c:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ba28:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	689b      	ldr	r3, [r3, #8]
 800ba30:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800ba3c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	f022 0201 	bic.w	r2, r2, #1
 800ba4c:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	685b      	ldr	r3, [r3, #4]
 800ba52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d00a      	beq.n	800ba70 <HAL_SPI_Init+0x1dc>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	68db      	ldr	r3, [r3, #12]
 800ba60:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	430a      	orrs	r2, r1
 800ba6e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	2200      	movs	r2, #0
 800ba74:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	2201      	movs	r2, #1
 800ba7c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800ba80:	2300      	movs	r3, #0
}
 800ba82:	4618      	mov	r0, r3
 800ba84:	3710      	adds	r7, #16
 800ba86:	46bd      	mov	sp, r7
 800ba88:	bd80      	pop	{r7, pc}
 800ba8a:	bf00      	nop
 800ba8c:	40013000 	.word	0x40013000
 800ba90:	40003800 	.word	0x40003800
 800ba94:	40003c00 	.word	0x40003c00

0800ba98 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 800ba98:	b480      	push	{r7}
 800ba9a:	b085      	sub	sp, #20
 800ba9c:	af00      	add	r7, sp, #0
 800ba9e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800baa4:	095b      	lsrs	r3, r3, #5
 800baa6:	3301      	adds	r3, #1
 800baa8:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	68db      	ldr	r3, [r3, #12]
 800baae:	3301      	adds	r3, #1
 800bab0:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800bab2:	68bb      	ldr	r3, [r7, #8]
 800bab4:	3307      	adds	r3, #7
 800bab6:	08db      	lsrs	r3, r3, #3
 800bab8:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800baba:	68bb      	ldr	r3, [r7, #8]
 800babc:	68fa      	ldr	r2, [r7, #12]
 800babe:	fb02 f303 	mul.w	r3, r2, r3
}
 800bac2:	4618      	mov	r0, r3
 800bac4:	3714      	adds	r7, #20
 800bac6:	46bd      	mov	sp, r7
 800bac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bacc:	4770      	bx	lr

0800bace <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800bace:	b580      	push	{r7, lr}
 800bad0:	b082      	sub	sp, #8
 800bad2:	af00      	add	r7, sp, #0
 800bad4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d101      	bne.n	800bae0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800badc:	2301      	movs	r3, #1
 800bade:	e049      	b.n	800bb74 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bae6:	b2db      	uxtb	r3, r3
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d106      	bne.n	800bafa <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	2200      	movs	r2, #0
 800baf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800baf4:	6878      	ldr	r0, [r7, #4]
 800baf6:	f7fb fe5d 	bl	80077b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	2202      	movs	r2, #2
 800bafe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	681a      	ldr	r2, [r3, #0]
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	3304      	adds	r3, #4
 800bb0a:	4619      	mov	r1, r3
 800bb0c:	4610      	mov	r0, r2
 800bb0e:	f000 fba3 	bl	800c258 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	2201      	movs	r2, #1
 800bb16:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	2201      	movs	r2, #1
 800bb1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	2201      	movs	r2, #1
 800bb26:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	2201      	movs	r2, #1
 800bb2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	2201      	movs	r2, #1
 800bb36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	2201      	movs	r2, #1
 800bb3e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	2201      	movs	r2, #1
 800bb46:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	2201      	movs	r2, #1
 800bb4e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	2201      	movs	r2, #1
 800bb56:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	2201      	movs	r2, #1
 800bb5e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	2201      	movs	r2, #1
 800bb66:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	2201      	movs	r2, #1
 800bb6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800bb72:	2300      	movs	r3, #0
}
 800bb74:	4618      	mov	r0, r3
 800bb76:	3708      	adds	r7, #8
 800bb78:	46bd      	mov	sp, r7
 800bb7a:	bd80      	pop	{r7, pc}

0800bb7c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800bb7c:	b580      	push	{r7, lr}
 800bb7e:	b082      	sub	sp, #8
 800bb80:	af00      	add	r7, sp, #0
 800bb82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d101      	bne.n	800bb8e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800bb8a:	2301      	movs	r3, #1
 800bb8c:	e049      	b.n	800bc22 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bb94:	b2db      	uxtb	r3, r3
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d106      	bne.n	800bba8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	2200      	movs	r2, #0
 800bb9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800bba2:	6878      	ldr	r0, [r7, #4]
 800bba4:	f000 f841 	bl	800bc2a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	2202      	movs	r2, #2
 800bbac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	681a      	ldr	r2, [r3, #0]
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	3304      	adds	r3, #4
 800bbb8:	4619      	mov	r1, r3
 800bbba:	4610      	mov	r0, r2
 800bbbc:	f000 fb4c 	bl	800c258 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	2201      	movs	r2, #1
 800bbc4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	2201      	movs	r2, #1
 800bbcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	2201      	movs	r2, #1
 800bbd4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	2201      	movs	r2, #1
 800bbdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	2201      	movs	r2, #1
 800bbe4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	2201      	movs	r2, #1
 800bbec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	2201      	movs	r2, #1
 800bbf4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	2201      	movs	r2, #1
 800bbfc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	2201      	movs	r2, #1
 800bc04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	2201      	movs	r2, #1
 800bc0c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	2201      	movs	r2, #1
 800bc14:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	2201      	movs	r2, #1
 800bc1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800bc20:	2300      	movs	r3, #0
}
 800bc22:	4618      	mov	r0, r3
 800bc24:	3708      	adds	r7, #8
 800bc26:	46bd      	mov	sp, r7
 800bc28:	bd80      	pop	{r7, pc}

0800bc2a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800bc2a:	b480      	push	{r7}
 800bc2c:	b083      	sub	sp, #12
 800bc2e:	af00      	add	r7, sp, #0
 800bc30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800bc32:	bf00      	nop
 800bc34:	370c      	adds	r7, #12
 800bc36:	46bd      	mov	sp, r7
 800bc38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc3c:	4770      	bx	lr
	...

0800bc40 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bc40:	b580      	push	{r7, lr}
 800bc42:	b084      	sub	sp, #16
 800bc44:	af00      	add	r7, sp, #0
 800bc46:	6078      	str	r0, [r7, #4]
 800bc48:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800bc4a:	683b      	ldr	r3, [r7, #0]
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d109      	bne.n	800bc64 <HAL_TIM_PWM_Start+0x24>
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800bc56:	b2db      	uxtb	r3, r3
 800bc58:	2b01      	cmp	r3, #1
 800bc5a:	bf14      	ite	ne
 800bc5c:	2301      	movne	r3, #1
 800bc5e:	2300      	moveq	r3, #0
 800bc60:	b2db      	uxtb	r3, r3
 800bc62:	e03c      	b.n	800bcde <HAL_TIM_PWM_Start+0x9e>
 800bc64:	683b      	ldr	r3, [r7, #0]
 800bc66:	2b04      	cmp	r3, #4
 800bc68:	d109      	bne.n	800bc7e <HAL_TIM_PWM_Start+0x3e>
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800bc70:	b2db      	uxtb	r3, r3
 800bc72:	2b01      	cmp	r3, #1
 800bc74:	bf14      	ite	ne
 800bc76:	2301      	movne	r3, #1
 800bc78:	2300      	moveq	r3, #0
 800bc7a:	b2db      	uxtb	r3, r3
 800bc7c:	e02f      	b.n	800bcde <HAL_TIM_PWM_Start+0x9e>
 800bc7e:	683b      	ldr	r3, [r7, #0]
 800bc80:	2b08      	cmp	r3, #8
 800bc82:	d109      	bne.n	800bc98 <HAL_TIM_PWM_Start+0x58>
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800bc8a:	b2db      	uxtb	r3, r3
 800bc8c:	2b01      	cmp	r3, #1
 800bc8e:	bf14      	ite	ne
 800bc90:	2301      	movne	r3, #1
 800bc92:	2300      	moveq	r3, #0
 800bc94:	b2db      	uxtb	r3, r3
 800bc96:	e022      	b.n	800bcde <HAL_TIM_PWM_Start+0x9e>
 800bc98:	683b      	ldr	r3, [r7, #0]
 800bc9a:	2b0c      	cmp	r3, #12
 800bc9c:	d109      	bne.n	800bcb2 <HAL_TIM_PWM_Start+0x72>
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bca4:	b2db      	uxtb	r3, r3
 800bca6:	2b01      	cmp	r3, #1
 800bca8:	bf14      	ite	ne
 800bcaa:	2301      	movne	r3, #1
 800bcac:	2300      	moveq	r3, #0
 800bcae:	b2db      	uxtb	r3, r3
 800bcb0:	e015      	b.n	800bcde <HAL_TIM_PWM_Start+0x9e>
 800bcb2:	683b      	ldr	r3, [r7, #0]
 800bcb4:	2b10      	cmp	r3, #16
 800bcb6:	d109      	bne.n	800bccc <HAL_TIM_PWM_Start+0x8c>
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800bcbe:	b2db      	uxtb	r3, r3
 800bcc0:	2b01      	cmp	r3, #1
 800bcc2:	bf14      	ite	ne
 800bcc4:	2301      	movne	r3, #1
 800bcc6:	2300      	moveq	r3, #0
 800bcc8:	b2db      	uxtb	r3, r3
 800bcca:	e008      	b.n	800bcde <HAL_TIM_PWM_Start+0x9e>
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800bcd2:	b2db      	uxtb	r3, r3
 800bcd4:	2b01      	cmp	r3, #1
 800bcd6:	bf14      	ite	ne
 800bcd8:	2301      	movne	r3, #1
 800bcda:	2300      	moveq	r3, #0
 800bcdc:	b2db      	uxtb	r3, r3
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d001      	beq.n	800bce6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800bce2:	2301      	movs	r3, #1
 800bce4:	e09c      	b.n	800be20 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bce6:	683b      	ldr	r3, [r7, #0]
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d104      	bne.n	800bcf6 <HAL_TIM_PWM_Start+0xb6>
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	2202      	movs	r2, #2
 800bcf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800bcf4:	e023      	b.n	800bd3e <HAL_TIM_PWM_Start+0xfe>
 800bcf6:	683b      	ldr	r3, [r7, #0]
 800bcf8:	2b04      	cmp	r3, #4
 800bcfa:	d104      	bne.n	800bd06 <HAL_TIM_PWM_Start+0xc6>
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	2202      	movs	r2, #2
 800bd00:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800bd04:	e01b      	b.n	800bd3e <HAL_TIM_PWM_Start+0xfe>
 800bd06:	683b      	ldr	r3, [r7, #0]
 800bd08:	2b08      	cmp	r3, #8
 800bd0a:	d104      	bne.n	800bd16 <HAL_TIM_PWM_Start+0xd6>
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	2202      	movs	r2, #2
 800bd10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800bd14:	e013      	b.n	800bd3e <HAL_TIM_PWM_Start+0xfe>
 800bd16:	683b      	ldr	r3, [r7, #0]
 800bd18:	2b0c      	cmp	r3, #12
 800bd1a:	d104      	bne.n	800bd26 <HAL_TIM_PWM_Start+0xe6>
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	2202      	movs	r2, #2
 800bd20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800bd24:	e00b      	b.n	800bd3e <HAL_TIM_PWM_Start+0xfe>
 800bd26:	683b      	ldr	r3, [r7, #0]
 800bd28:	2b10      	cmp	r3, #16
 800bd2a:	d104      	bne.n	800bd36 <HAL_TIM_PWM_Start+0xf6>
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	2202      	movs	r2, #2
 800bd30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800bd34:	e003      	b.n	800bd3e <HAL_TIM_PWM_Start+0xfe>
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	2202      	movs	r2, #2
 800bd3a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	2201      	movs	r2, #1
 800bd44:	6839      	ldr	r1, [r7, #0]
 800bd46:	4618      	mov	r0, r3
 800bd48:	f000 fe8c 	bl	800ca64 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	4a35      	ldr	r2, [pc, #212]	; (800be28 <HAL_TIM_PWM_Start+0x1e8>)
 800bd52:	4293      	cmp	r3, r2
 800bd54:	d013      	beq.n	800bd7e <HAL_TIM_PWM_Start+0x13e>
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	4a34      	ldr	r2, [pc, #208]	; (800be2c <HAL_TIM_PWM_Start+0x1ec>)
 800bd5c:	4293      	cmp	r3, r2
 800bd5e:	d00e      	beq.n	800bd7e <HAL_TIM_PWM_Start+0x13e>
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	4a32      	ldr	r2, [pc, #200]	; (800be30 <HAL_TIM_PWM_Start+0x1f0>)
 800bd66:	4293      	cmp	r3, r2
 800bd68:	d009      	beq.n	800bd7e <HAL_TIM_PWM_Start+0x13e>
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	4a31      	ldr	r2, [pc, #196]	; (800be34 <HAL_TIM_PWM_Start+0x1f4>)
 800bd70:	4293      	cmp	r3, r2
 800bd72:	d004      	beq.n	800bd7e <HAL_TIM_PWM_Start+0x13e>
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	4a2f      	ldr	r2, [pc, #188]	; (800be38 <HAL_TIM_PWM_Start+0x1f8>)
 800bd7a:	4293      	cmp	r3, r2
 800bd7c:	d101      	bne.n	800bd82 <HAL_TIM_PWM_Start+0x142>
 800bd7e:	2301      	movs	r3, #1
 800bd80:	e000      	b.n	800bd84 <HAL_TIM_PWM_Start+0x144>
 800bd82:	2300      	movs	r3, #0
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d007      	beq.n	800bd98 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800bd96:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	4a22      	ldr	r2, [pc, #136]	; (800be28 <HAL_TIM_PWM_Start+0x1e8>)
 800bd9e:	4293      	cmp	r3, r2
 800bda0:	d01d      	beq.n	800bdde <HAL_TIM_PWM_Start+0x19e>
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bdaa:	d018      	beq.n	800bdde <HAL_TIM_PWM_Start+0x19e>
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	4a22      	ldr	r2, [pc, #136]	; (800be3c <HAL_TIM_PWM_Start+0x1fc>)
 800bdb2:	4293      	cmp	r3, r2
 800bdb4:	d013      	beq.n	800bdde <HAL_TIM_PWM_Start+0x19e>
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	4a21      	ldr	r2, [pc, #132]	; (800be40 <HAL_TIM_PWM_Start+0x200>)
 800bdbc:	4293      	cmp	r3, r2
 800bdbe:	d00e      	beq.n	800bdde <HAL_TIM_PWM_Start+0x19e>
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	4a1f      	ldr	r2, [pc, #124]	; (800be44 <HAL_TIM_PWM_Start+0x204>)
 800bdc6:	4293      	cmp	r3, r2
 800bdc8:	d009      	beq.n	800bdde <HAL_TIM_PWM_Start+0x19e>
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	4a17      	ldr	r2, [pc, #92]	; (800be2c <HAL_TIM_PWM_Start+0x1ec>)
 800bdd0:	4293      	cmp	r3, r2
 800bdd2:	d004      	beq.n	800bdde <HAL_TIM_PWM_Start+0x19e>
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	4a1b      	ldr	r2, [pc, #108]	; (800be48 <HAL_TIM_PWM_Start+0x208>)
 800bdda:	4293      	cmp	r3, r2
 800bddc:	d115      	bne.n	800be0a <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	689a      	ldr	r2, [r3, #8]
 800bde4:	4b19      	ldr	r3, [pc, #100]	; (800be4c <HAL_TIM_PWM_Start+0x20c>)
 800bde6:	4013      	ands	r3, r2
 800bde8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	2b06      	cmp	r3, #6
 800bdee:	d015      	beq.n	800be1c <HAL_TIM_PWM_Start+0x1dc>
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bdf6:	d011      	beq.n	800be1c <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	681a      	ldr	r2, [r3, #0]
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	f042 0201 	orr.w	r2, r2, #1
 800be06:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be08:	e008      	b.n	800be1c <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	681a      	ldr	r2, [r3, #0]
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	f042 0201 	orr.w	r2, r2, #1
 800be18:	601a      	str	r2, [r3, #0]
 800be1a:	e000      	b.n	800be1e <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be1c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800be1e:	2300      	movs	r3, #0
}
 800be20:	4618      	mov	r0, r3
 800be22:	3710      	adds	r7, #16
 800be24:	46bd      	mov	sp, r7
 800be26:	bd80      	pop	{r7, pc}
 800be28:	40010000 	.word	0x40010000
 800be2c:	40010400 	.word	0x40010400
 800be30:	40014000 	.word	0x40014000
 800be34:	40014400 	.word	0x40014400
 800be38:	40014800 	.word	0x40014800
 800be3c:	40000400 	.word	0x40000400
 800be40:	40000800 	.word	0x40000800
 800be44:	40000c00 	.word	0x40000c00
 800be48:	40001800 	.word	0x40001800
 800be4c:	00010007 	.word	0x00010007

0800be50 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800be50:	b580      	push	{r7, lr}
 800be52:	b084      	sub	sp, #16
 800be54:	af00      	add	r7, sp, #0
 800be56:	60f8      	str	r0, [r7, #12]
 800be58:	60b9      	str	r1, [r7, #8]
 800be5a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800be62:	2b01      	cmp	r3, #1
 800be64:	d101      	bne.n	800be6a <HAL_TIM_PWM_ConfigChannel+0x1a>
 800be66:	2302      	movs	r3, #2
 800be68:	e0fd      	b.n	800c066 <HAL_TIM_PWM_ConfigChannel+0x216>
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	2201      	movs	r2, #1
 800be6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	2b14      	cmp	r3, #20
 800be76:	f200 80f0 	bhi.w	800c05a <HAL_TIM_PWM_ConfigChannel+0x20a>
 800be7a:	a201      	add	r2, pc, #4	; (adr r2, 800be80 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800be7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be80:	0800bed5 	.word	0x0800bed5
 800be84:	0800c05b 	.word	0x0800c05b
 800be88:	0800c05b 	.word	0x0800c05b
 800be8c:	0800c05b 	.word	0x0800c05b
 800be90:	0800bf15 	.word	0x0800bf15
 800be94:	0800c05b 	.word	0x0800c05b
 800be98:	0800c05b 	.word	0x0800c05b
 800be9c:	0800c05b 	.word	0x0800c05b
 800bea0:	0800bf57 	.word	0x0800bf57
 800bea4:	0800c05b 	.word	0x0800c05b
 800bea8:	0800c05b 	.word	0x0800c05b
 800beac:	0800c05b 	.word	0x0800c05b
 800beb0:	0800bf97 	.word	0x0800bf97
 800beb4:	0800c05b 	.word	0x0800c05b
 800beb8:	0800c05b 	.word	0x0800c05b
 800bebc:	0800c05b 	.word	0x0800c05b
 800bec0:	0800bfd9 	.word	0x0800bfd9
 800bec4:	0800c05b 	.word	0x0800c05b
 800bec8:	0800c05b 	.word	0x0800c05b
 800becc:	0800c05b 	.word	0x0800c05b
 800bed0:	0800c019 	.word	0x0800c019
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	68b9      	ldr	r1, [r7, #8]
 800beda:	4618      	mov	r0, r3
 800bedc:	f000 fa56 	bl	800c38c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800bee0:	68fb      	ldr	r3, [r7, #12]
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	699a      	ldr	r2, [r3, #24]
 800bee6:	68fb      	ldr	r3, [r7, #12]
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	f042 0208 	orr.w	r2, r2, #8
 800beee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	699a      	ldr	r2, [r3, #24]
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	f022 0204 	bic.w	r2, r2, #4
 800befe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	6999      	ldr	r1, [r3, #24]
 800bf06:	68bb      	ldr	r3, [r7, #8]
 800bf08:	691a      	ldr	r2, [r3, #16]
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	430a      	orrs	r2, r1
 800bf10:	619a      	str	r2, [r3, #24]
      break;
 800bf12:	e0a3      	b.n	800c05c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	68b9      	ldr	r1, [r7, #8]
 800bf1a:	4618      	mov	r0, r3
 800bf1c:	f000 fac6 	bl	800c4ac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	699a      	ldr	r2, [r3, #24]
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800bf2e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	699a      	ldr	r2, [r3, #24]
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800bf3e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	6999      	ldr	r1, [r3, #24]
 800bf46:	68bb      	ldr	r3, [r7, #8]
 800bf48:	691b      	ldr	r3, [r3, #16]
 800bf4a:	021a      	lsls	r2, r3, #8
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	430a      	orrs	r2, r1
 800bf52:	619a      	str	r2, [r3, #24]
      break;
 800bf54:	e082      	b.n	800c05c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800bf56:	68fb      	ldr	r3, [r7, #12]
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	68b9      	ldr	r1, [r7, #8]
 800bf5c:	4618      	mov	r0, r3
 800bf5e:	f000 fb2f 	bl	800c5c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	69da      	ldr	r2, [r3, #28]
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	f042 0208 	orr.w	r2, r2, #8
 800bf70:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	69da      	ldr	r2, [r3, #28]
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	f022 0204 	bic.w	r2, r2, #4
 800bf80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	69d9      	ldr	r1, [r3, #28]
 800bf88:	68bb      	ldr	r3, [r7, #8]
 800bf8a:	691a      	ldr	r2, [r3, #16]
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	430a      	orrs	r2, r1
 800bf92:	61da      	str	r2, [r3, #28]
      break;
 800bf94:	e062      	b.n	800c05c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	68b9      	ldr	r1, [r7, #8]
 800bf9c:	4618      	mov	r0, r3
 800bf9e:	f000 fb95 	bl	800c6cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	69da      	ldr	r2, [r3, #28]
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800bfb0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	69da      	ldr	r2, [r3, #28]
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800bfc0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	69d9      	ldr	r1, [r3, #28]
 800bfc8:	68bb      	ldr	r3, [r7, #8]
 800bfca:	691b      	ldr	r3, [r3, #16]
 800bfcc:	021a      	lsls	r2, r3, #8
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	430a      	orrs	r2, r1
 800bfd4:	61da      	str	r2, [r3, #28]
      break;
 800bfd6:	e041      	b.n	800c05c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	68b9      	ldr	r1, [r7, #8]
 800bfde:	4618      	mov	r0, r3
 800bfe0:	f000 fbdc 	bl	800c79c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	f042 0208 	orr.w	r2, r2, #8
 800bff2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	f022 0204 	bic.w	r2, r2, #4
 800c002:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800c00a:	68bb      	ldr	r3, [r7, #8]
 800c00c:	691a      	ldr	r2, [r3, #16]
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	430a      	orrs	r2, r1
 800c014:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800c016:	e021      	b.n	800c05c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	68b9      	ldr	r1, [r7, #8]
 800c01e:	4618      	mov	r0, r3
 800c020:	f000 fc1e 	bl	800c860 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c032:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c042:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800c04a:	68bb      	ldr	r3, [r7, #8]
 800c04c:	691b      	ldr	r3, [r3, #16]
 800c04e:	021a      	lsls	r2, r3, #8
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	430a      	orrs	r2, r1
 800c056:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800c058:	e000      	b.n	800c05c <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800c05a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	2200      	movs	r2, #0
 800c060:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c064:	2300      	movs	r3, #0
}
 800c066:	4618      	mov	r0, r3
 800c068:	3710      	adds	r7, #16
 800c06a:	46bd      	mov	sp, r7
 800c06c:	bd80      	pop	{r7, pc}
 800c06e:	bf00      	nop

0800c070 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c070:	b580      	push	{r7, lr}
 800c072:	b084      	sub	sp, #16
 800c074:	af00      	add	r7, sp, #0
 800c076:	6078      	str	r0, [r7, #4]
 800c078:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c080:	2b01      	cmp	r3, #1
 800c082:	d101      	bne.n	800c088 <HAL_TIM_ConfigClockSource+0x18>
 800c084:	2302      	movs	r3, #2
 800c086:	e0db      	b.n	800c240 <HAL_TIM_ConfigClockSource+0x1d0>
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	2201      	movs	r2, #1
 800c08c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	2202      	movs	r2, #2
 800c094:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	689b      	ldr	r3, [r3, #8]
 800c09e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c0a0:	68fa      	ldr	r2, [r7, #12]
 800c0a2:	4b69      	ldr	r3, [pc, #420]	; (800c248 <HAL_TIM_ConfigClockSource+0x1d8>)
 800c0a4:	4013      	ands	r3, r2
 800c0a6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c0ae:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	68fa      	ldr	r2, [r7, #12]
 800c0b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c0b8:	683b      	ldr	r3, [r7, #0]
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	4a63      	ldr	r2, [pc, #396]	; (800c24c <HAL_TIM_ConfigClockSource+0x1dc>)
 800c0be:	4293      	cmp	r3, r2
 800c0c0:	f000 80a9 	beq.w	800c216 <HAL_TIM_ConfigClockSource+0x1a6>
 800c0c4:	4a61      	ldr	r2, [pc, #388]	; (800c24c <HAL_TIM_ConfigClockSource+0x1dc>)
 800c0c6:	4293      	cmp	r3, r2
 800c0c8:	f200 80ae 	bhi.w	800c228 <HAL_TIM_ConfigClockSource+0x1b8>
 800c0cc:	4a60      	ldr	r2, [pc, #384]	; (800c250 <HAL_TIM_ConfigClockSource+0x1e0>)
 800c0ce:	4293      	cmp	r3, r2
 800c0d0:	f000 80a1 	beq.w	800c216 <HAL_TIM_ConfigClockSource+0x1a6>
 800c0d4:	4a5e      	ldr	r2, [pc, #376]	; (800c250 <HAL_TIM_ConfigClockSource+0x1e0>)
 800c0d6:	4293      	cmp	r3, r2
 800c0d8:	f200 80a6 	bhi.w	800c228 <HAL_TIM_ConfigClockSource+0x1b8>
 800c0dc:	4a5d      	ldr	r2, [pc, #372]	; (800c254 <HAL_TIM_ConfigClockSource+0x1e4>)
 800c0de:	4293      	cmp	r3, r2
 800c0e0:	f000 8099 	beq.w	800c216 <HAL_TIM_ConfigClockSource+0x1a6>
 800c0e4:	4a5b      	ldr	r2, [pc, #364]	; (800c254 <HAL_TIM_ConfigClockSource+0x1e4>)
 800c0e6:	4293      	cmp	r3, r2
 800c0e8:	f200 809e 	bhi.w	800c228 <HAL_TIM_ConfigClockSource+0x1b8>
 800c0ec:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800c0f0:	f000 8091 	beq.w	800c216 <HAL_TIM_ConfigClockSource+0x1a6>
 800c0f4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800c0f8:	f200 8096 	bhi.w	800c228 <HAL_TIM_ConfigClockSource+0x1b8>
 800c0fc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c100:	f000 8089 	beq.w	800c216 <HAL_TIM_ConfigClockSource+0x1a6>
 800c104:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c108:	f200 808e 	bhi.w	800c228 <HAL_TIM_ConfigClockSource+0x1b8>
 800c10c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c110:	d03e      	beq.n	800c190 <HAL_TIM_ConfigClockSource+0x120>
 800c112:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c116:	f200 8087 	bhi.w	800c228 <HAL_TIM_ConfigClockSource+0x1b8>
 800c11a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c11e:	f000 8085 	beq.w	800c22c <HAL_TIM_ConfigClockSource+0x1bc>
 800c122:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c126:	d87f      	bhi.n	800c228 <HAL_TIM_ConfigClockSource+0x1b8>
 800c128:	2b70      	cmp	r3, #112	; 0x70
 800c12a:	d01a      	beq.n	800c162 <HAL_TIM_ConfigClockSource+0xf2>
 800c12c:	2b70      	cmp	r3, #112	; 0x70
 800c12e:	d87b      	bhi.n	800c228 <HAL_TIM_ConfigClockSource+0x1b8>
 800c130:	2b60      	cmp	r3, #96	; 0x60
 800c132:	d050      	beq.n	800c1d6 <HAL_TIM_ConfigClockSource+0x166>
 800c134:	2b60      	cmp	r3, #96	; 0x60
 800c136:	d877      	bhi.n	800c228 <HAL_TIM_ConfigClockSource+0x1b8>
 800c138:	2b50      	cmp	r3, #80	; 0x50
 800c13a:	d03c      	beq.n	800c1b6 <HAL_TIM_ConfigClockSource+0x146>
 800c13c:	2b50      	cmp	r3, #80	; 0x50
 800c13e:	d873      	bhi.n	800c228 <HAL_TIM_ConfigClockSource+0x1b8>
 800c140:	2b40      	cmp	r3, #64	; 0x40
 800c142:	d058      	beq.n	800c1f6 <HAL_TIM_ConfigClockSource+0x186>
 800c144:	2b40      	cmp	r3, #64	; 0x40
 800c146:	d86f      	bhi.n	800c228 <HAL_TIM_ConfigClockSource+0x1b8>
 800c148:	2b30      	cmp	r3, #48	; 0x30
 800c14a:	d064      	beq.n	800c216 <HAL_TIM_ConfigClockSource+0x1a6>
 800c14c:	2b30      	cmp	r3, #48	; 0x30
 800c14e:	d86b      	bhi.n	800c228 <HAL_TIM_ConfigClockSource+0x1b8>
 800c150:	2b20      	cmp	r3, #32
 800c152:	d060      	beq.n	800c216 <HAL_TIM_ConfigClockSource+0x1a6>
 800c154:	2b20      	cmp	r3, #32
 800c156:	d867      	bhi.n	800c228 <HAL_TIM_ConfigClockSource+0x1b8>
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d05c      	beq.n	800c216 <HAL_TIM_ConfigClockSource+0x1a6>
 800c15c:	2b10      	cmp	r3, #16
 800c15e:	d05a      	beq.n	800c216 <HAL_TIM_ConfigClockSource+0x1a6>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800c160:	e062      	b.n	800c228 <HAL_TIM_ConfigClockSource+0x1b8>
      TIM_ETR_SetConfig(htim->Instance,
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	6818      	ldr	r0, [r3, #0]
 800c166:	683b      	ldr	r3, [r7, #0]
 800c168:	6899      	ldr	r1, [r3, #8]
 800c16a:	683b      	ldr	r3, [r7, #0]
 800c16c:	685a      	ldr	r2, [r3, #4]
 800c16e:	683b      	ldr	r3, [r7, #0]
 800c170:	68db      	ldr	r3, [r3, #12]
 800c172:	f000 fc57 	bl	800ca24 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	689b      	ldr	r3, [r3, #8]
 800c17c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800c184:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	68fa      	ldr	r2, [r7, #12]
 800c18c:	609a      	str	r2, [r3, #8]
      break;
 800c18e:	e04e      	b.n	800c22e <HAL_TIM_ConfigClockSource+0x1be>
      TIM_ETR_SetConfig(htim->Instance,
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	6818      	ldr	r0, [r3, #0]
 800c194:	683b      	ldr	r3, [r7, #0]
 800c196:	6899      	ldr	r1, [r3, #8]
 800c198:	683b      	ldr	r3, [r7, #0]
 800c19a:	685a      	ldr	r2, [r3, #4]
 800c19c:	683b      	ldr	r3, [r7, #0]
 800c19e:	68db      	ldr	r3, [r3, #12]
 800c1a0:	f000 fc40 	bl	800ca24 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	689a      	ldr	r2, [r3, #8]
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c1b2:	609a      	str	r2, [r3, #8]
      break;
 800c1b4:	e03b      	b.n	800c22e <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	6818      	ldr	r0, [r3, #0]
 800c1ba:	683b      	ldr	r3, [r7, #0]
 800c1bc:	6859      	ldr	r1, [r3, #4]
 800c1be:	683b      	ldr	r3, [r7, #0]
 800c1c0:	68db      	ldr	r3, [r3, #12]
 800c1c2:	461a      	mov	r2, r3
 800c1c4:	f000 fbb0 	bl	800c928 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	2150      	movs	r1, #80	; 0x50
 800c1ce:	4618      	mov	r0, r3
 800c1d0:	f000 fc0a 	bl	800c9e8 <TIM_ITRx_SetConfig>
      break;
 800c1d4:	e02b      	b.n	800c22e <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	6818      	ldr	r0, [r3, #0]
 800c1da:	683b      	ldr	r3, [r7, #0]
 800c1dc:	6859      	ldr	r1, [r3, #4]
 800c1de:	683b      	ldr	r3, [r7, #0]
 800c1e0:	68db      	ldr	r3, [r3, #12]
 800c1e2:	461a      	mov	r2, r3
 800c1e4:	f000 fbcf 	bl	800c986 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	2160      	movs	r1, #96	; 0x60
 800c1ee:	4618      	mov	r0, r3
 800c1f0:	f000 fbfa 	bl	800c9e8 <TIM_ITRx_SetConfig>
      break;
 800c1f4:	e01b      	b.n	800c22e <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	6818      	ldr	r0, [r3, #0]
 800c1fa:	683b      	ldr	r3, [r7, #0]
 800c1fc:	6859      	ldr	r1, [r3, #4]
 800c1fe:	683b      	ldr	r3, [r7, #0]
 800c200:	68db      	ldr	r3, [r3, #12]
 800c202:	461a      	mov	r2, r3
 800c204:	f000 fb90 	bl	800c928 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	2140      	movs	r1, #64	; 0x40
 800c20e:	4618      	mov	r0, r3
 800c210:	f000 fbea 	bl	800c9e8 <TIM_ITRx_SetConfig>
      break;
 800c214:	e00b      	b.n	800c22e <HAL_TIM_ConfigClockSource+0x1be>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	681a      	ldr	r2, [r3, #0]
 800c21a:	683b      	ldr	r3, [r7, #0]
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	4619      	mov	r1, r3
 800c220:	4610      	mov	r0, r2
 800c222:	f000 fbe1 	bl	800c9e8 <TIM_ITRx_SetConfig>
        break;
 800c226:	e002      	b.n	800c22e <HAL_TIM_ConfigClockSource+0x1be>
      break;
 800c228:	bf00      	nop
 800c22a:	e000      	b.n	800c22e <HAL_TIM_ConfigClockSource+0x1be>
      break;
 800c22c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	2201      	movs	r2, #1
 800c232:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	2200      	movs	r2, #0
 800c23a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c23e:	2300      	movs	r3, #0
}
 800c240:	4618      	mov	r0, r3
 800c242:	3710      	adds	r7, #16
 800c244:	46bd      	mov	sp, r7
 800c246:	bd80      	pop	{r7, pc}
 800c248:	ffceff88 	.word	0xffceff88
 800c24c:	00100040 	.word	0x00100040
 800c250:	00100030 	.word	0x00100030
 800c254:	00100020 	.word	0x00100020

0800c258 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800c258:	b480      	push	{r7}
 800c25a:	b085      	sub	sp, #20
 800c25c:	af00      	add	r7, sp, #0
 800c25e:	6078      	str	r0, [r7, #4]
 800c260:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	4a40      	ldr	r2, [pc, #256]	; (800c36c <TIM_Base_SetConfig+0x114>)
 800c26c:	4293      	cmp	r3, r2
 800c26e:	d013      	beq.n	800c298 <TIM_Base_SetConfig+0x40>
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c276:	d00f      	beq.n	800c298 <TIM_Base_SetConfig+0x40>
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	4a3d      	ldr	r2, [pc, #244]	; (800c370 <TIM_Base_SetConfig+0x118>)
 800c27c:	4293      	cmp	r3, r2
 800c27e:	d00b      	beq.n	800c298 <TIM_Base_SetConfig+0x40>
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	4a3c      	ldr	r2, [pc, #240]	; (800c374 <TIM_Base_SetConfig+0x11c>)
 800c284:	4293      	cmp	r3, r2
 800c286:	d007      	beq.n	800c298 <TIM_Base_SetConfig+0x40>
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	4a3b      	ldr	r2, [pc, #236]	; (800c378 <TIM_Base_SetConfig+0x120>)
 800c28c:	4293      	cmp	r3, r2
 800c28e:	d003      	beq.n	800c298 <TIM_Base_SetConfig+0x40>
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	4a3a      	ldr	r2, [pc, #232]	; (800c37c <TIM_Base_SetConfig+0x124>)
 800c294:	4293      	cmp	r3, r2
 800c296:	d108      	bne.n	800c2aa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c29e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c2a0:	683b      	ldr	r3, [r7, #0]
 800c2a2:	685b      	ldr	r3, [r3, #4]
 800c2a4:	68fa      	ldr	r2, [r7, #12]
 800c2a6:	4313      	orrs	r3, r2
 800c2a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	4a2f      	ldr	r2, [pc, #188]	; (800c36c <TIM_Base_SetConfig+0x114>)
 800c2ae:	4293      	cmp	r3, r2
 800c2b0:	d01f      	beq.n	800c2f2 <TIM_Base_SetConfig+0x9a>
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c2b8:	d01b      	beq.n	800c2f2 <TIM_Base_SetConfig+0x9a>
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	4a2c      	ldr	r2, [pc, #176]	; (800c370 <TIM_Base_SetConfig+0x118>)
 800c2be:	4293      	cmp	r3, r2
 800c2c0:	d017      	beq.n	800c2f2 <TIM_Base_SetConfig+0x9a>
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	4a2b      	ldr	r2, [pc, #172]	; (800c374 <TIM_Base_SetConfig+0x11c>)
 800c2c6:	4293      	cmp	r3, r2
 800c2c8:	d013      	beq.n	800c2f2 <TIM_Base_SetConfig+0x9a>
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	4a2a      	ldr	r2, [pc, #168]	; (800c378 <TIM_Base_SetConfig+0x120>)
 800c2ce:	4293      	cmp	r3, r2
 800c2d0:	d00f      	beq.n	800c2f2 <TIM_Base_SetConfig+0x9a>
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	4a29      	ldr	r2, [pc, #164]	; (800c37c <TIM_Base_SetConfig+0x124>)
 800c2d6:	4293      	cmp	r3, r2
 800c2d8:	d00b      	beq.n	800c2f2 <TIM_Base_SetConfig+0x9a>
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	4a28      	ldr	r2, [pc, #160]	; (800c380 <TIM_Base_SetConfig+0x128>)
 800c2de:	4293      	cmp	r3, r2
 800c2e0:	d007      	beq.n	800c2f2 <TIM_Base_SetConfig+0x9a>
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	4a27      	ldr	r2, [pc, #156]	; (800c384 <TIM_Base_SetConfig+0x12c>)
 800c2e6:	4293      	cmp	r3, r2
 800c2e8:	d003      	beq.n	800c2f2 <TIM_Base_SetConfig+0x9a>
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	4a26      	ldr	r2, [pc, #152]	; (800c388 <TIM_Base_SetConfig+0x130>)
 800c2ee:	4293      	cmp	r3, r2
 800c2f0:	d108      	bne.n	800c304 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c2f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c2fa:	683b      	ldr	r3, [r7, #0]
 800c2fc:	68db      	ldr	r3, [r3, #12]
 800c2fe:	68fa      	ldr	r2, [r7, #12]
 800c300:	4313      	orrs	r3, r2
 800c302:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800c30a:	683b      	ldr	r3, [r7, #0]
 800c30c:	695b      	ldr	r3, [r3, #20]
 800c30e:	4313      	orrs	r3, r2
 800c310:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	68fa      	ldr	r2, [r7, #12]
 800c316:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c318:	683b      	ldr	r3, [r7, #0]
 800c31a:	689a      	ldr	r2, [r3, #8]
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c320:	683b      	ldr	r3, [r7, #0]
 800c322:	681a      	ldr	r2, [r3, #0]
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	4a10      	ldr	r2, [pc, #64]	; (800c36c <TIM_Base_SetConfig+0x114>)
 800c32c:	4293      	cmp	r3, r2
 800c32e:	d00f      	beq.n	800c350 <TIM_Base_SetConfig+0xf8>
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	4a12      	ldr	r2, [pc, #72]	; (800c37c <TIM_Base_SetConfig+0x124>)
 800c334:	4293      	cmp	r3, r2
 800c336:	d00b      	beq.n	800c350 <TIM_Base_SetConfig+0xf8>
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	4a11      	ldr	r2, [pc, #68]	; (800c380 <TIM_Base_SetConfig+0x128>)
 800c33c:	4293      	cmp	r3, r2
 800c33e:	d007      	beq.n	800c350 <TIM_Base_SetConfig+0xf8>
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	4a10      	ldr	r2, [pc, #64]	; (800c384 <TIM_Base_SetConfig+0x12c>)
 800c344:	4293      	cmp	r3, r2
 800c346:	d003      	beq.n	800c350 <TIM_Base_SetConfig+0xf8>
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	4a0f      	ldr	r2, [pc, #60]	; (800c388 <TIM_Base_SetConfig+0x130>)
 800c34c:	4293      	cmp	r3, r2
 800c34e:	d103      	bne.n	800c358 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c350:	683b      	ldr	r3, [r7, #0]
 800c352:	691a      	ldr	r2, [r3, #16]
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	2201      	movs	r2, #1
 800c35c:	615a      	str	r2, [r3, #20]
}
 800c35e:	bf00      	nop
 800c360:	3714      	adds	r7, #20
 800c362:	46bd      	mov	sp, r7
 800c364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c368:	4770      	bx	lr
 800c36a:	bf00      	nop
 800c36c:	40010000 	.word	0x40010000
 800c370:	40000400 	.word	0x40000400
 800c374:	40000800 	.word	0x40000800
 800c378:	40000c00 	.word	0x40000c00
 800c37c:	40010400 	.word	0x40010400
 800c380:	40014000 	.word	0x40014000
 800c384:	40014400 	.word	0x40014400
 800c388:	40014800 	.word	0x40014800

0800c38c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c38c:	b480      	push	{r7}
 800c38e:	b087      	sub	sp, #28
 800c390:	af00      	add	r7, sp, #0
 800c392:	6078      	str	r0, [r7, #4]
 800c394:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	6a1b      	ldr	r3, [r3, #32]
 800c39a:	f023 0201 	bic.w	r2, r3, #1
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	6a1b      	ldr	r3, [r3, #32]
 800c3a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	685b      	ldr	r3, [r3, #4]
 800c3ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	699b      	ldr	r3, [r3, #24]
 800c3b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c3b4:	68fa      	ldr	r2, [r7, #12]
 800c3b6:	4b37      	ldr	r3, [pc, #220]	; (800c494 <TIM_OC1_SetConfig+0x108>)
 800c3b8:	4013      	ands	r3, r2
 800c3ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	f023 0303 	bic.w	r3, r3, #3
 800c3c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c3c4:	683b      	ldr	r3, [r7, #0]
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	68fa      	ldr	r2, [r7, #12]
 800c3ca:	4313      	orrs	r3, r2
 800c3cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c3ce:	697b      	ldr	r3, [r7, #20]
 800c3d0:	f023 0302 	bic.w	r3, r3, #2
 800c3d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c3d6:	683b      	ldr	r3, [r7, #0]
 800c3d8:	689b      	ldr	r3, [r3, #8]
 800c3da:	697a      	ldr	r2, [r7, #20]
 800c3dc:	4313      	orrs	r3, r2
 800c3de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	4a2d      	ldr	r2, [pc, #180]	; (800c498 <TIM_OC1_SetConfig+0x10c>)
 800c3e4:	4293      	cmp	r3, r2
 800c3e6:	d00f      	beq.n	800c408 <TIM_OC1_SetConfig+0x7c>
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	4a2c      	ldr	r2, [pc, #176]	; (800c49c <TIM_OC1_SetConfig+0x110>)
 800c3ec:	4293      	cmp	r3, r2
 800c3ee:	d00b      	beq.n	800c408 <TIM_OC1_SetConfig+0x7c>
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	4a2b      	ldr	r2, [pc, #172]	; (800c4a0 <TIM_OC1_SetConfig+0x114>)
 800c3f4:	4293      	cmp	r3, r2
 800c3f6:	d007      	beq.n	800c408 <TIM_OC1_SetConfig+0x7c>
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	4a2a      	ldr	r2, [pc, #168]	; (800c4a4 <TIM_OC1_SetConfig+0x118>)
 800c3fc:	4293      	cmp	r3, r2
 800c3fe:	d003      	beq.n	800c408 <TIM_OC1_SetConfig+0x7c>
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	4a29      	ldr	r2, [pc, #164]	; (800c4a8 <TIM_OC1_SetConfig+0x11c>)
 800c404:	4293      	cmp	r3, r2
 800c406:	d10c      	bne.n	800c422 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c408:	697b      	ldr	r3, [r7, #20]
 800c40a:	f023 0308 	bic.w	r3, r3, #8
 800c40e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c410:	683b      	ldr	r3, [r7, #0]
 800c412:	68db      	ldr	r3, [r3, #12]
 800c414:	697a      	ldr	r2, [r7, #20]
 800c416:	4313      	orrs	r3, r2
 800c418:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c41a:	697b      	ldr	r3, [r7, #20]
 800c41c:	f023 0304 	bic.w	r3, r3, #4
 800c420:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	4a1c      	ldr	r2, [pc, #112]	; (800c498 <TIM_OC1_SetConfig+0x10c>)
 800c426:	4293      	cmp	r3, r2
 800c428:	d00f      	beq.n	800c44a <TIM_OC1_SetConfig+0xbe>
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	4a1b      	ldr	r2, [pc, #108]	; (800c49c <TIM_OC1_SetConfig+0x110>)
 800c42e:	4293      	cmp	r3, r2
 800c430:	d00b      	beq.n	800c44a <TIM_OC1_SetConfig+0xbe>
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	4a1a      	ldr	r2, [pc, #104]	; (800c4a0 <TIM_OC1_SetConfig+0x114>)
 800c436:	4293      	cmp	r3, r2
 800c438:	d007      	beq.n	800c44a <TIM_OC1_SetConfig+0xbe>
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	4a19      	ldr	r2, [pc, #100]	; (800c4a4 <TIM_OC1_SetConfig+0x118>)
 800c43e:	4293      	cmp	r3, r2
 800c440:	d003      	beq.n	800c44a <TIM_OC1_SetConfig+0xbe>
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	4a18      	ldr	r2, [pc, #96]	; (800c4a8 <TIM_OC1_SetConfig+0x11c>)
 800c446:	4293      	cmp	r3, r2
 800c448:	d111      	bne.n	800c46e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c44a:	693b      	ldr	r3, [r7, #16]
 800c44c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c450:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c452:	693b      	ldr	r3, [r7, #16]
 800c454:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c458:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c45a:	683b      	ldr	r3, [r7, #0]
 800c45c:	695b      	ldr	r3, [r3, #20]
 800c45e:	693a      	ldr	r2, [r7, #16]
 800c460:	4313      	orrs	r3, r2
 800c462:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c464:	683b      	ldr	r3, [r7, #0]
 800c466:	699b      	ldr	r3, [r3, #24]
 800c468:	693a      	ldr	r2, [r7, #16]
 800c46a:	4313      	orrs	r3, r2
 800c46c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	693a      	ldr	r2, [r7, #16]
 800c472:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	68fa      	ldr	r2, [r7, #12]
 800c478:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c47a:	683b      	ldr	r3, [r7, #0]
 800c47c:	685a      	ldr	r2, [r3, #4]
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	697a      	ldr	r2, [r7, #20]
 800c486:	621a      	str	r2, [r3, #32]
}
 800c488:	bf00      	nop
 800c48a:	371c      	adds	r7, #28
 800c48c:	46bd      	mov	sp, r7
 800c48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c492:	4770      	bx	lr
 800c494:	fffeff8f 	.word	0xfffeff8f
 800c498:	40010000 	.word	0x40010000
 800c49c:	40010400 	.word	0x40010400
 800c4a0:	40014000 	.word	0x40014000
 800c4a4:	40014400 	.word	0x40014400
 800c4a8:	40014800 	.word	0x40014800

0800c4ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c4ac:	b480      	push	{r7}
 800c4ae:	b087      	sub	sp, #28
 800c4b0:	af00      	add	r7, sp, #0
 800c4b2:	6078      	str	r0, [r7, #4]
 800c4b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	6a1b      	ldr	r3, [r3, #32]
 800c4ba:	f023 0210 	bic.w	r2, r3, #16
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	6a1b      	ldr	r3, [r3, #32]
 800c4c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	685b      	ldr	r3, [r3, #4]
 800c4cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	699b      	ldr	r3, [r3, #24]
 800c4d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c4d4:	68fa      	ldr	r2, [r7, #12]
 800c4d6:	4b34      	ldr	r3, [pc, #208]	; (800c5a8 <TIM_OC2_SetConfig+0xfc>)
 800c4d8:	4013      	ands	r3, r2
 800c4da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c4e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c4e4:	683b      	ldr	r3, [r7, #0]
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	021b      	lsls	r3, r3, #8
 800c4ea:	68fa      	ldr	r2, [r7, #12]
 800c4ec:	4313      	orrs	r3, r2
 800c4ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c4f0:	697b      	ldr	r3, [r7, #20]
 800c4f2:	f023 0320 	bic.w	r3, r3, #32
 800c4f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c4f8:	683b      	ldr	r3, [r7, #0]
 800c4fa:	689b      	ldr	r3, [r3, #8]
 800c4fc:	011b      	lsls	r3, r3, #4
 800c4fe:	697a      	ldr	r2, [r7, #20]
 800c500:	4313      	orrs	r3, r2
 800c502:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	4a29      	ldr	r2, [pc, #164]	; (800c5ac <TIM_OC2_SetConfig+0x100>)
 800c508:	4293      	cmp	r3, r2
 800c50a:	d003      	beq.n	800c514 <TIM_OC2_SetConfig+0x68>
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	4a28      	ldr	r2, [pc, #160]	; (800c5b0 <TIM_OC2_SetConfig+0x104>)
 800c510:	4293      	cmp	r3, r2
 800c512:	d10d      	bne.n	800c530 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c514:	697b      	ldr	r3, [r7, #20]
 800c516:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c51a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c51c:	683b      	ldr	r3, [r7, #0]
 800c51e:	68db      	ldr	r3, [r3, #12]
 800c520:	011b      	lsls	r3, r3, #4
 800c522:	697a      	ldr	r2, [r7, #20]
 800c524:	4313      	orrs	r3, r2
 800c526:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c528:	697b      	ldr	r3, [r7, #20]
 800c52a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c52e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	4a1e      	ldr	r2, [pc, #120]	; (800c5ac <TIM_OC2_SetConfig+0x100>)
 800c534:	4293      	cmp	r3, r2
 800c536:	d00f      	beq.n	800c558 <TIM_OC2_SetConfig+0xac>
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	4a1d      	ldr	r2, [pc, #116]	; (800c5b0 <TIM_OC2_SetConfig+0x104>)
 800c53c:	4293      	cmp	r3, r2
 800c53e:	d00b      	beq.n	800c558 <TIM_OC2_SetConfig+0xac>
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	4a1c      	ldr	r2, [pc, #112]	; (800c5b4 <TIM_OC2_SetConfig+0x108>)
 800c544:	4293      	cmp	r3, r2
 800c546:	d007      	beq.n	800c558 <TIM_OC2_SetConfig+0xac>
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	4a1b      	ldr	r2, [pc, #108]	; (800c5b8 <TIM_OC2_SetConfig+0x10c>)
 800c54c:	4293      	cmp	r3, r2
 800c54e:	d003      	beq.n	800c558 <TIM_OC2_SetConfig+0xac>
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	4a1a      	ldr	r2, [pc, #104]	; (800c5bc <TIM_OC2_SetConfig+0x110>)
 800c554:	4293      	cmp	r3, r2
 800c556:	d113      	bne.n	800c580 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c558:	693b      	ldr	r3, [r7, #16]
 800c55a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c55e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c560:	693b      	ldr	r3, [r7, #16]
 800c562:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c566:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c568:	683b      	ldr	r3, [r7, #0]
 800c56a:	695b      	ldr	r3, [r3, #20]
 800c56c:	009b      	lsls	r3, r3, #2
 800c56e:	693a      	ldr	r2, [r7, #16]
 800c570:	4313      	orrs	r3, r2
 800c572:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c574:	683b      	ldr	r3, [r7, #0]
 800c576:	699b      	ldr	r3, [r3, #24]
 800c578:	009b      	lsls	r3, r3, #2
 800c57a:	693a      	ldr	r2, [r7, #16]
 800c57c:	4313      	orrs	r3, r2
 800c57e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	693a      	ldr	r2, [r7, #16]
 800c584:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	68fa      	ldr	r2, [r7, #12]
 800c58a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c58c:	683b      	ldr	r3, [r7, #0]
 800c58e:	685a      	ldr	r2, [r3, #4]
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	697a      	ldr	r2, [r7, #20]
 800c598:	621a      	str	r2, [r3, #32]
}
 800c59a:	bf00      	nop
 800c59c:	371c      	adds	r7, #28
 800c59e:	46bd      	mov	sp, r7
 800c5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5a4:	4770      	bx	lr
 800c5a6:	bf00      	nop
 800c5a8:	feff8fff 	.word	0xfeff8fff
 800c5ac:	40010000 	.word	0x40010000
 800c5b0:	40010400 	.word	0x40010400
 800c5b4:	40014000 	.word	0x40014000
 800c5b8:	40014400 	.word	0x40014400
 800c5bc:	40014800 	.word	0x40014800

0800c5c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c5c0:	b480      	push	{r7}
 800c5c2:	b087      	sub	sp, #28
 800c5c4:	af00      	add	r7, sp, #0
 800c5c6:	6078      	str	r0, [r7, #4]
 800c5c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	6a1b      	ldr	r3, [r3, #32]
 800c5ce:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	6a1b      	ldr	r3, [r3, #32]
 800c5da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	685b      	ldr	r3, [r3, #4]
 800c5e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	69db      	ldr	r3, [r3, #28]
 800c5e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c5e8:	68fb      	ldr	r3, [r7, #12]
 800c5ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c5ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c5f0:	68fb      	ldr	r3, [r7, #12]
 800c5f2:	f023 0303 	bic.w	r3, r3, #3
 800c5f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c5f8:	683b      	ldr	r3, [r7, #0]
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	68fa      	ldr	r2, [r7, #12]
 800c5fe:	4313      	orrs	r3, r2
 800c600:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c602:	697b      	ldr	r3, [r7, #20]
 800c604:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c608:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c60a:	683b      	ldr	r3, [r7, #0]
 800c60c:	689b      	ldr	r3, [r3, #8]
 800c60e:	021b      	lsls	r3, r3, #8
 800c610:	697a      	ldr	r2, [r7, #20]
 800c612:	4313      	orrs	r3, r2
 800c614:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	4a27      	ldr	r2, [pc, #156]	; (800c6b8 <TIM_OC3_SetConfig+0xf8>)
 800c61a:	4293      	cmp	r3, r2
 800c61c:	d003      	beq.n	800c626 <TIM_OC3_SetConfig+0x66>
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	4a26      	ldr	r2, [pc, #152]	; (800c6bc <TIM_OC3_SetConfig+0xfc>)
 800c622:	4293      	cmp	r3, r2
 800c624:	d10d      	bne.n	800c642 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c626:	697b      	ldr	r3, [r7, #20]
 800c628:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c62c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c62e:	683b      	ldr	r3, [r7, #0]
 800c630:	68db      	ldr	r3, [r3, #12]
 800c632:	021b      	lsls	r3, r3, #8
 800c634:	697a      	ldr	r2, [r7, #20]
 800c636:	4313      	orrs	r3, r2
 800c638:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c63a:	697b      	ldr	r3, [r7, #20]
 800c63c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c640:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	4a1c      	ldr	r2, [pc, #112]	; (800c6b8 <TIM_OC3_SetConfig+0xf8>)
 800c646:	4293      	cmp	r3, r2
 800c648:	d00f      	beq.n	800c66a <TIM_OC3_SetConfig+0xaa>
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	4a1b      	ldr	r2, [pc, #108]	; (800c6bc <TIM_OC3_SetConfig+0xfc>)
 800c64e:	4293      	cmp	r3, r2
 800c650:	d00b      	beq.n	800c66a <TIM_OC3_SetConfig+0xaa>
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	4a1a      	ldr	r2, [pc, #104]	; (800c6c0 <TIM_OC3_SetConfig+0x100>)
 800c656:	4293      	cmp	r3, r2
 800c658:	d007      	beq.n	800c66a <TIM_OC3_SetConfig+0xaa>
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	4a19      	ldr	r2, [pc, #100]	; (800c6c4 <TIM_OC3_SetConfig+0x104>)
 800c65e:	4293      	cmp	r3, r2
 800c660:	d003      	beq.n	800c66a <TIM_OC3_SetConfig+0xaa>
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	4a18      	ldr	r2, [pc, #96]	; (800c6c8 <TIM_OC3_SetConfig+0x108>)
 800c666:	4293      	cmp	r3, r2
 800c668:	d113      	bne.n	800c692 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c66a:	693b      	ldr	r3, [r7, #16]
 800c66c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c670:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c672:	693b      	ldr	r3, [r7, #16]
 800c674:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c678:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c67a:	683b      	ldr	r3, [r7, #0]
 800c67c:	695b      	ldr	r3, [r3, #20]
 800c67e:	011b      	lsls	r3, r3, #4
 800c680:	693a      	ldr	r2, [r7, #16]
 800c682:	4313      	orrs	r3, r2
 800c684:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c686:	683b      	ldr	r3, [r7, #0]
 800c688:	699b      	ldr	r3, [r3, #24]
 800c68a:	011b      	lsls	r3, r3, #4
 800c68c:	693a      	ldr	r2, [r7, #16]
 800c68e:	4313      	orrs	r3, r2
 800c690:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	693a      	ldr	r2, [r7, #16]
 800c696:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	68fa      	ldr	r2, [r7, #12]
 800c69c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c69e:	683b      	ldr	r3, [r7, #0]
 800c6a0:	685a      	ldr	r2, [r3, #4]
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	697a      	ldr	r2, [r7, #20]
 800c6aa:	621a      	str	r2, [r3, #32]
}
 800c6ac:	bf00      	nop
 800c6ae:	371c      	adds	r7, #28
 800c6b0:	46bd      	mov	sp, r7
 800c6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6b6:	4770      	bx	lr
 800c6b8:	40010000 	.word	0x40010000
 800c6bc:	40010400 	.word	0x40010400
 800c6c0:	40014000 	.word	0x40014000
 800c6c4:	40014400 	.word	0x40014400
 800c6c8:	40014800 	.word	0x40014800

0800c6cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c6cc:	b480      	push	{r7}
 800c6ce:	b087      	sub	sp, #28
 800c6d0:	af00      	add	r7, sp, #0
 800c6d2:	6078      	str	r0, [r7, #4]
 800c6d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	6a1b      	ldr	r3, [r3, #32]
 800c6da:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	6a1b      	ldr	r3, [r3, #32]
 800c6e6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	685b      	ldr	r3, [r3, #4]
 800c6ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	69db      	ldr	r3, [r3, #28]
 800c6f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c6fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c702:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c704:	683b      	ldr	r3, [r7, #0]
 800c706:	681b      	ldr	r3, [r3, #0]
 800c708:	021b      	lsls	r3, r3, #8
 800c70a:	68fa      	ldr	r2, [r7, #12]
 800c70c:	4313      	orrs	r3, r2
 800c70e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c710:	693b      	ldr	r3, [r7, #16]
 800c712:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c716:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c718:	683b      	ldr	r3, [r7, #0]
 800c71a:	689b      	ldr	r3, [r3, #8]
 800c71c:	031b      	lsls	r3, r3, #12
 800c71e:	693a      	ldr	r2, [r7, #16]
 800c720:	4313      	orrs	r3, r2
 800c722:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	4a18      	ldr	r2, [pc, #96]	; (800c788 <TIM_OC4_SetConfig+0xbc>)
 800c728:	4293      	cmp	r3, r2
 800c72a:	d00f      	beq.n	800c74c <TIM_OC4_SetConfig+0x80>
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	4a17      	ldr	r2, [pc, #92]	; (800c78c <TIM_OC4_SetConfig+0xc0>)
 800c730:	4293      	cmp	r3, r2
 800c732:	d00b      	beq.n	800c74c <TIM_OC4_SetConfig+0x80>
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	4a16      	ldr	r2, [pc, #88]	; (800c790 <TIM_OC4_SetConfig+0xc4>)
 800c738:	4293      	cmp	r3, r2
 800c73a:	d007      	beq.n	800c74c <TIM_OC4_SetConfig+0x80>
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	4a15      	ldr	r2, [pc, #84]	; (800c794 <TIM_OC4_SetConfig+0xc8>)
 800c740:	4293      	cmp	r3, r2
 800c742:	d003      	beq.n	800c74c <TIM_OC4_SetConfig+0x80>
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	4a14      	ldr	r2, [pc, #80]	; (800c798 <TIM_OC4_SetConfig+0xcc>)
 800c748:	4293      	cmp	r3, r2
 800c74a:	d109      	bne.n	800c760 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c74c:	697b      	ldr	r3, [r7, #20]
 800c74e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c752:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c754:	683b      	ldr	r3, [r7, #0]
 800c756:	695b      	ldr	r3, [r3, #20]
 800c758:	019b      	lsls	r3, r3, #6
 800c75a:	697a      	ldr	r2, [r7, #20]
 800c75c:	4313      	orrs	r3, r2
 800c75e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	697a      	ldr	r2, [r7, #20]
 800c764:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	68fa      	ldr	r2, [r7, #12]
 800c76a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c76c:	683b      	ldr	r3, [r7, #0]
 800c76e:	685a      	ldr	r2, [r3, #4]
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	693a      	ldr	r2, [r7, #16]
 800c778:	621a      	str	r2, [r3, #32]
}
 800c77a:	bf00      	nop
 800c77c:	371c      	adds	r7, #28
 800c77e:	46bd      	mov	sp, r7
 800c780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c784:	4770      	bx	lr
 800c786:	bf00      	nop
 800c788:	40010000 	.word	0x40010000
 800c78c:	40010400 	.word	0x40010400
 800c790:	40014000 	.word	0x40014000
 800c794:	40014400 	.word	0x40014400
 800c798:	40014800 	.word	0x40014800

0800c79c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800c79c:	b480      	push	{r7}
 800c79e:	b087      	sub	sp, #28
 800c7a0:	af00      	add	r7, sp, #0
 800c7a2:	6078      	str	r0, [r7, #4]
 800c7a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	6a1b      	ldr	r3, [r3, #32]
 800c7aa:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	6a1b      	ldr	r3, [r3, #32]
 800c7b6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	685b      	ldr	r3, [r3, #4]
 800c7bc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c7c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c7ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c7cc:	683b      	ldr	r3, [r7, #0]
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	68fa      	ldr	r2, [r7, #12]
 800c7d2:	4313      	orrs	r3, r2
 800c7d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800c7d6:	693b      	ldr	r3, [r7, #16]
 800c7d8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800c7dc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800c7de:	683b      	ldr	r3, [r7, #0]
 800c7e0:	689b      	ldr	r3, [r3, #8]
 800c7e2:	041b      	lsls	r3, r3, #16
 800c7e4:	693a      	ldr	r2, [r7, #16]
 800c7e6:	4313      	orrs	r3, r2
 800c7e8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	4a17      	ldr	r2, [pc, #92]	; (800c84c <TIM_OC5_SetConfig+0xb0>)
 800c7ee:	4293      	cmp	r3, r2
 800c7f0:	d00f      	beq.n	800c812 <TIM_OC5_SetConfig+0x76>
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	4a16      	ldr	r2, [pc, #88]	; (800c850 <TIM_OC5_SetConfig+0xb4>)
 800c7f6:	4293      	cmp	r3, r2
 800c7f8:	d00b      	beq.n	800c812 <TIM_OC5_SetConfig+0x76>
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	4a15      	ldr	r2, [pc, #84]	; (800c854 <TIM_OC5_SetConfig+0xb8>)
 800c7fe:	4293      	cmp	r3, r2
 800c800:	d007      	beq.n	800c812 <TIM_OC5_SetConfig+0x76>
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	4a14      	ldr	r2, [pc, #80]	; (800c858 <TIM_OC5_SetConfig+0xbc>)
 800c806:	4293      	cmp	r3, r2
 800c808:	d003      	beq.n	800c812 <TIM_OC5_SetConfig+0x76>
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	4a13      	ldr	r2, [pc, #76]	; (800c85c <TIM_OC5_SetConfig+0xc0>)
 800c80e:	4293      	cmp	r3, r2
 800c810:	d109      	bne.n	800c826 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800c812:	697b      	ldr	r3, [r7, #20]
 800c814:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c818:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800c81a:	683b      	ldr	r3, [r7, #0]
 800c81c:	695b      	ldr	r3, [r3, #20]
 800c81e:	021b      	lsls	r3, r3, #8
 800c820:	697a      	ldr	r2, [r7, #20]
 800c822:	4313      	orrs	r3, r2
 800c824:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	697a      	ldr	r2, [r7, #20]
 800c82a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	68fa      	ldr	r2, [r7, #12]
 800c830:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800c832:	683b      	ldr	r3, [r7, #0]
 800c834:	685a      	ldr	r2, [r3, #4]
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	693a      	ldr	r2, [r7, #16]
 800c83e:	621a      	str	r2, [r3, #32]
}
 800c840:	bf00      	nop
 800c842:	371c      	adds	r7, #28
 800c844:	46bd      	mov	sp, r7
 800c846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c84a:	4770      	bx	lr
 800c84c:	40010000 	.word	0x40010000
 800c850:	40010400 	.word	0x40010400
 800c854:	40014000 	.word	0x40014000
 800c858:	40014400 	.word	0x40014400
 800c85c:	40014800 	.word	0x40014800

0800c860 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800c860:	b480      	push	{r7}
 800c862:	b087      	sub	sp, #28
 800c864:	af00      	add	r7, sp, #0
 800c866:	6078      	str	r0, [r7, #4]
 800c868:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	6a1b      	ldr	r3, [r3, #32]
 800c86e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	6a1b      	ldr	r3, [r3, #32]
 800c87a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	685b      	ldr	r3, [r3, #4]
 800c880:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c886:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c88e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c890:	683b      	ldr	r3, [r7, #0]
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	021b      	lsls	r3, r3, #8
 800c896:	68fa      	ldr	r2, [r7, #12]
 800c898:	4313      	orrs	r3, r2
 800c89a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800c89c:	693b      	ldr	r3, [r7, #16]
 800c89e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c8a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800c8a4:	683b      	ldr	r3, [r7, #0]
 800c8a6:	689b      	ldr	r3, [r3, #8]
 800c8a8:	051b      	lsls	r3, r3, #20
 800c8aa:	693a      	ldr	r2, [r7, #16]
 800c8ac:	4313      	orrs	r3, r2
 800c8ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	4a18      	ldr	r2, [pc, #96]	; (800c914 <TIM_OC6_SetConfig+0xb4>)
 800c8b4:	4293      	cmp	r3, r2
 800c8b6:	d00f      	beq.n	800c8d8 <TIM_OC6_SetConfig+0x78>
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	4a17      	ldr	r2, [pc, #92]	; (800c918 <TIM_OC6_SetConfig+0xb8>)
 800c8bc:	4293      	cmp	r3, r2
 800c8be:	d00b      	beq.n	800c8d8 <TIM_OC6_SetConfig+0x78>
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	4a16      	ldr	r2, [pc, #88]	; (800c91c <TIM_OC6_SetConfig+0xbc>)
 800c8c4:	4293      	cmp	r3, r2
 800c8c6:	d007      	beq.n	800c8d8 <TIM_OC6_SetConfig+0x78>
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	4a15      	ldr	r2, [pc, #84]	; (800c920 <TIM_OC6_SetConfig+0xc0>)
 800c8cc:	4293      	cmp	r3, r2
 800c8ce:	d003      	beq.n	800c8d8 <TIM_OC6_SetConfig+0x78>
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	4a14      	ldr	r2, [pc, #80]	; (800c924 <TIM_OC6_SetConfig+0xc4>)
 800c8d4:	4293      	cmp	r3, r2
 800c8d6:	d109      	bne.n	800c8ec <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800c8d8:	697b      	ldr	r3, [r7, #20]
 800c8da:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800c8de:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800c8e0:	683b      	ldr	r3, [r7, #0]
 800c8e2:	695b      	ldr	r3, [r3, #20]
 800c8e4:	029b      	lsls	r3, r3, #10
 800c8e6:	697a      	ldr	r2, [r7, #20]
 800c8e8:	4313      	orrs	r3, r2
 800c8ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	697a      	ldr	r2, [r7, #20]
 800c8f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	68fa      	ldr	r2, [r7, #12]
 800c8f6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800c8f8:	683b      	ldr	r3, [r7, #0]
 800c8fa:	685a      	ldr	r2, [r3, #4]
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	693a      	ldr	r2, [r7, #16]
 800c904:	621a      	str	r2, [r3, #32]
}
 800c906:	bf00      	nop
 800c908:	371c      	adds	r7, #28
 800c90a:	46bd      	mov	sp, r7
 800c90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c910:	4770      	bx	lr
 800c912:	bf00      	nop
 800c914:	40010000 	.word	0x40010000
 800c918:	40010400 	.word	0x40010400
 800c91c:	40014000 	.word	0x40014000
 800c920:	40014400 	.word	0x40014400
 800c924:	40014800 	.word	0x40014800

0800c928 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c928:	b480      	push	{r7}
 800c92a:	b087      	sub	sp, #28
 800c92c:	af00      	add	r7, sp, #0
 800c92e:	60f8      	str	r0, [r7, #12]
 800c930:	60b9      	str	r1, [r7, #8]
 800c932:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	6a1b      	ldr	r3, [r3, #32]
 800c938:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	6a1b      	ldr	r3, [r3, #32]
 800c93e:	f023 0201 	bic.w	r2, r3, #1
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c946:	68fb      	ldr	r3, [r7, #12]
 800c948:	699b      	ldr	r3, [r3, #24]
 800c94a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c94c:	693b      	ldr	r3, [r7, #16]
 800c94e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c952:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	011b      	lsls	r3, r3, #4
 800c958:	693a      	ldr	r2, [r7, #16]
 800c95a:	4313      	orrs	r3, r2
 800c95c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c95e:	697b      	ldr	r3, [r7, #20]
 800c960:	f023 030a 	bic.w	r3, r3, #10
 800c964:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c966:	697a      	ldr	r2, [r7, #20]
 800c968:	68bb      	ldr	r3, [r7, #8]
 800c96a:	4313      	orrs	r3, r2
 800c96c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c96e:	68fb      	ldr	r3, [r7, #12]
 800c970:	693a      	ldr	r2, [r7, #16]
 800c972:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	697a      	ldr	r2, [r7, #20]
 800c978:	621a      	str	r2, [r3, #32]
}
 800c97a:	bf00      	nop
 800c97c:	371c      	adds	r7, #28
 800c97e:	46bd      	mov	sp, r7
 800c980:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c984:	4770      	bx	lr

0800c986 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c986:	b480      	push	{r7}
 800c988:	b087      	sub	sp, #28
 800c98a:	af00      	add	r7, sp, #0
 800c98c:	60f8      	str	r0, [r7, #12]
 800c98e:	60b9      	str	r1, [r7, #8]
 800c990:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	6a1b      	ldr	r3, [r3, #32]
 800c996:	f023 0210 	bic.w	r2, r3, #16
 800c99a:	68fb      	ldr	r3, [r7, #12]
 800c99c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c99e:	68fb      	ldr	r3, [r7, #12]
 800c9a0:	699b      	ldr	r3, [r3, #24]
 800c9a2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	6a1b      	ldr	r3, [r3, #32]
 800c9a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c9aa:	697b      	ldr	r3, [r7, #20]
 800c9ac:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800c9b0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	031b      	lsls	r3, r3, #12
 800c9b6:	697a      	ldr	r2, [r7, #20]
 800c9b8:	4313      	orrs	r3, r2
 800c9ba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c9bc:	693b      	ldr	r3, [r7, #16]
 800c9be:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800c9c2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c9c4:	68bb      	ldr	r3, [r7, #8]
 800c9c6:	011b      	lsls	r3, r3, #4
 800c9c8:	693a      	ldr	r2, [r7, #16]
 800c9ca:	4313      	orrs	r3, r2
 800c9cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c9ce:	68fb      	ldr	r3, [r7, #12]
 800c9d0:	697a      	ldr	r2, [r7, #20]
 800c9d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c9d4:	68fb      	ldr	r3, [r7, #12]
 800c9d6:	693a      	ldr	r2, [r7, #16]
 800c9d8:	621a      	str	r2, [r3, #32]
}
 800c9da:	bf00      	nop
 800c9dc:	371c      	adds	r7, #28
 800c9de:	46bd      	mov	sp, r7
 800c9e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9e4:	4770      	bx	lr
	...

0800c9e8 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c9e8:	b480      	push	{r7}
 800c9ea:	b085      	sub	sp, #20
 800c9ec:	af00      	add	r7, sp, #0
 800c9ee:	6078      	str	r0, [r7, #4]
 800c9f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	689b      	ldr	r3, [r3, #8]
 800c9f6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c9f8:	68fa      	ldr	r2, [r7, #12]
 800c9fa:	4b09      	ldr	r3, [pc, #36]	; (800ca20 <TIM_ITRx_SetConfig+0x38>)
 800c9fc:	4013      	ands	r3, r2
 800c9fe:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ca00:	683a      	ldr	r2, [r7, #0]
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	4313      	orrs	r3, r2
 800ca06:	f043 0307 	orr.w	r3, r3, #7
 800ca0a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	68fa      	ldr	r2, [r7, #12]
 800ca10:	609a      	str	r2, [r3, #8]
}
 800ca12:	bf00      	nop
 800ca14:	3714      	adds	r7, #20
 800ca16:	46bd      	mov	sp, r7
 800ca18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca1c:	4770      	bx	lr
 800ca1e:	bf00      	nop
 800ca20:	ffcfff8f 	.word	0xffcfff8f

0800ca24 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ca24:	b480      	push	{r7}
 800ca26:	b087      	sub	sp, #28
 800ca28:	af00      	add	r7, sp, #0
 800ca2a:	60f8      	str	r0, [r7, #12]
 800ca2c:	60b9      	str	r1, [r7, #8]
 800ca2e:	607a      	str	r2, [r7, #4]
 800ca30:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ca32:	68fb      	ldr	r3, [r7, #12]
 800ca34:	689b      	ldr	r3, [r3, #8]
 800ca36:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ca38:	697b      	ldr	r3, [r7, #20]
 800ca3a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ca3e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ca40:	683b      	ldr	r3, [r7, #0]
 800ca42:	021a      	lsls	r2, r3, #8
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	431a      	orrs	r2, r3
 800ca48:	68bb      	ldr	r3, [r7, #8]
 800ca4a:	4313      	orrs	r3, r2
 800ca4c:	697a      	ldr	r2, [r7, #20]
 800ca4e:	4313      	orrs	r3, r2
 800ca50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	697a      	ldr	r2, [r7, #20]
 800ca56:	609a      	str	r2, [r3, #8]
}
 800ca58:	bf00      	nop
 800ca5a:	371c      	adds	r7, #28
 800ca5c:	46bd      	mov	sp, r7
 800ca5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca62:	4770      	bx	lr

0800ca64 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800ca64:	b480      	push	{r7}
 800ca66:	b087      	sub	sp, #28
 800ca68:	af00      	add	r7, sp, #0
 800ca6a:	60f8      	str	r0, [r7, #12]
 800ca6c:	60b9      	str	r1, [r7, #8]
 800ca6e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ca70:	68bb      	ldr	r3, [r7, #8]
 800ca72:	f003 031f 	and.w	r3, r3, #31
 800ca76:	2201      	movs	r2, #1
 800ca78:	fa02 f303 	lsl.w	r3, r2, r3
 800ca7c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	6a1a      	ldr	r2, [r3, #32]
 800ca82:	697b      	ldr	r3, [r7, #20]
 800ca84:	43db      	mvns	r3, r3
 800ca86:	401a      	ands	r2, r3
 800ca88:	68fb      	ldr	r3, [r7, #12]
 800ca8a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ca8c:	68fb      	ldr	r3, [r7, #12]
 800ca8e:	6a1a      	ldr	r2, [r3, #32]
 800ca90:	68bb      	ldr	r3, [r7, #8]
 800ca92:	f003 031f 	and.w	r3, r3, #31
 800ca96:	6879      	ldr	r1, [r7, #4]
 800ca98:	fa01 f303 	lsl.w	r3, r1, r3
 800ca9c:	431a      	orrs	r2, r3
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	621a      	str	r2, [r3, #32]
}
 800caa2:	bf00      	nop
 800caa4:	371c      	adds	r7, #28
 800caa6:	46bd      	mov	sp, r7
 800caa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caac:	4770      	bx	lr
	...

0800cab0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800cab0:	b480      	push	{r7}
 800cab2:	b085      	sub	sp, #20
 800cab4:	af00      	add	r7, sp, #0
 800cab6:	6078      	str	r0, [r7, #4]
 800cab8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cac0:	2b01      	cmp	r3, #1
 800cac2:	d101      	bne.n	800cac8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800cac4:	2302      	movs	r3, #2
 800cac6:	e068      	b.n	800cb9a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	2201      	movs	r2, #1
 800cacc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	2202      	movs	r2, #2
 800cad4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	685b      	ldr	r3, [r3, #4]
 800cade:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	689b      	ldr	r3, [r3, #8]
 800cae6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	4a2e      	ldr	r2, [pc, #184]	; (800cba8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800caee:	4293      	cmp	r3, r2
 800caf0:	d004      	beq.n	800cafc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	4a2d      	ldr	r2, [pc, #180]	; (800cbac <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800caf8:	4293      	cmp	r3, r2
 800cafa:	d108      	bne.n	800cb0e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800cb02:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800cb04:	683b      	ldr	r3, [r7, #0]
 800cb06:	685b      	ldr	r3, [r3, #4]
 800cb08:	68fa      	ldr	r2, [r7, #12]
 800cb0a:	4313      	orrs	r3, r2
 800cb0c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cb14:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cb16:	683b      	ldr	r3, [r7, #0]
 800cb18:	681b      	ldr	r3, [r3, #0]
 800cb1a:	68fa      	ldr	r2, [r7, #12]
 800cb1c:	4313      	orrs	r3, r2
 800cb1e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	68fa      	ldr	r2, [r7, #12]
 800cb26:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	681b      	ldr	r3, [r3, #0]
 800cb2c:	4a1e      	ldr	r2, [pc, #120]	; (800cba8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800cb2e:	4293      	cmp	r3, r2
 800cb30:	d01d      	beq.n	800cb6e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cb3a:	d018      	beq.n	800cb6e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	4a1b      	ldr	r2, [pc, #108]	; (800cbb0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800cb42:	4293      	cmp	r3, r2
 800cb44:	d013      	beq.n	800cb6e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	4a1a      	ldr	r2, [pc, #104]	; (800cbb4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800cb4c:	4293      	cmp	r3, r2
 800cb4e:	d00e      	beq.n	800cb6e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	681b      	ldr	r3, [r3, #0]
 800cb54:	4a18      	ldr	r2, [pc, #96]	; (800cbb8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800cb56:	4293      	cmp	r3, r2
 800cb58:	d009      	beq.n	800cb6e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	4a13      	ldr	r2, [pc, #76]	; (800cbac <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800cb60:	4293      	cmp	r3, r2
 800cb62:	d004      	beq.n	800cb6e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	4a14      	ldr	r2, [pc, #80]	; (800cbbc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800cb6a:	4293      	cmp	r3, r2
 800cb6c:	d10c      	bne.n	800cb88 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800cb6e:	68bb      	ldr	r3, [r7, #8]
 800cb70:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cb74:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800cb76:	683b      	ldr	r3, [r7, #0]
 800cb78:	689b      	ldr	r3, [r3, #8]
 800cb7a:	68ba      	ldr	r2, [r7, #8]
 800cb7c:	4313      	orrs	r3, r2
 800cb7e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	68ba      	ldr	r2, [r7, #8]
 800cb86:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	2201      	movs	r2, #1
 800cb8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	2200      	movs	r2, #0
 800cb94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cb98:	2300      	movs	r3, #0
}
 800cb9a:	4618      	mov	r0, r3
 800cb9c:	3714      	adds	r7, #20
 800cb9e:	46bd      	mov	sp, r7
 800cba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cba4:	4770      	bx	lr
 800cba6:	bf00      	nop
 800cba8:	40010000 	.word	0x40010000
 800cbac:	40010400 	.word	0x40010400
 800cbb0:	40000400 	.word	0x40000400
 800cbb4:	40000800 	.word	0x40000800
 800cbb8:	40000c00 	.word	0x40000c00
 800cbbc:	40001800 	.word	0x40001800

0800cbc0 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800cbc0:	b480      	push	{r7}
 800cbc2:	b085      	sub	sp, #20
 800cbc4:	af00      	add	r7, sp, #0
 800cbc6:	60f8      	str	r0, [r7, #12]
 800cbc8:	60b9      	str	r1, [r7, #8]
 800cbca:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	6819      	ldr	r1, [r3, #0]
 800cbd0:	68bb      	ldr	r3, [r7, #8]
 800cbd2:	fb03 f203 	mul.w	r2, r3, r3
 800cbd6:	4613      	mov	r3, r2
 800cbd8:	005b      	lsls	r3, r3, #1
 800cbda:	4413      	add	r3, r2
 800cbdc:	43db      	mvns	r3, r3
 800cbde:	ea01 0203 	and.w	r2, r1, r3
 800cbe2:	68bb      	ldr	r3, [r7, #8]
 800cbe4:	fb03 f303 	mul.w	r3, r3, r3
 800cbe8:	6879      	ldr	r1, [r7, #4]
 800cbea:	fb01 f303 	mul.w	r3, r1, r3
 800cbee:	431a      	orrs	r2, r3
 800cbf0:	68fb      	ldr	r3, [r7, #12]
 800cbf2:	601a      	str	r2, [r3, #0]
}
 800cbf4:	bf00      	nop
 800cbf6:	3714      	adds	r7, #20
 800cbf8:	46bd      	mov	sp, r7
 800cbfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbfe:	4770      	bx	lr

0800cc00 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 800cc00:	b480      	push	{r7}
 800cc02:	b085      	sub	sp, #20
 800cc04:	af00      	add	r7, sp, #0
 800cc06:	60f8      	str	r0, [r7, #12]
 800cc08:	60b9      	str	r1, [r7, #8]
 800cc0a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800cc0c:	68fb      	ldr	r3, [r7, #12]
 800cc0e:	685a      	ldr	r2, [r3, #4]
 800cc10:	68bb      	ldr	r3, [r7, #8]
 800cc12:	43db      	mvns	r3, r3
 800cc14:	401a      	ands	r2, r3
 800cc16:	68bb      	ldr	r3, [r7, #8]
 800cc18:	6879      	ldr	r1, [r7, #4]
 800cc1a:	fb01 f303 	mul.w	r3, r1, r3
 800cc1e:	431a      	orrs	r2, r3
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	605a      	str	r2, [r3, #4]
}
 800cc24:	bf00      	nop
 800cc26:	3714      	adds	r7, #20
 800cc28:	46bd      	mov	sp, r7
 800cc2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc2e:	4770      	bx	lr

0800cc30 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 800cc30:	b480      	push	{r7}
 800cc32:	b085      	sub	sp, #20
 800cc34:	af00      	add	r7, sp, #0
 800cc36:	60f8      	str	r0, [r7, #12]
 800cc38:	60b9      	str	r1, [r7, #8]
 800cc3a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	6899      	ldr	r1, [r3, #8]
 800cc40:	68bb      	ldr	r3, [r7, #8]
 800cc42:	fb03 f203 	mul.w	r2, r3, r3
 800cc46:	4613      	mov	r3, r2
 800cc48:	005b      	lsls	r3, r3, #1
 800cc4a:	4413      	add	r3, r2
 800cc4c:	43db      	mvns	r3, r3
 800cc4e:	ea01 0203 	and.w	r2, r1, r3
 800cc52:	68bb      	ldr	r3, [r7, #8]
 800cc54:	fb03 f303 	mul.w	r3, r3, r3
 800cc58:	6879      	ldr	r1, [r7, #4]
 800cc5a:	fb01 f303 	mul.w	r3, r1, r3
 800cc5e:	431a      	orrs	r2, r3
 800cc60:	68fb      	ldr	r3, [r7, #12]
 800cc62:	609a      	str	r2, [r3, #8]
}
 800cc64:	bf00      	nop
 800cc66:	3714      	adds	r7, #20
 800cc68:	46bd      	mov	sp, r7
 800cc6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc6e:	4770      	bx	lr

0800cc70 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800cc70:	b480      	push	{r7}
 800cc72:	b085      	sub	sp, #20
 800cc74:	af00      	add	r7, sp, #0
 800cc76:	60f8      	str	r0, [r7, #12]
 800cc78:	60b9      	str	r1, [r7, #8]
 800cc7a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	68d9      	ldr	r1, [r3, #12]
 800cc80:	68bb      	ldr	r3, [r7, #8]
 800cc82:	fb03 f203 	mul.w	r2, r3, r3
 800cc86:	4613      	mov	r3, r2
 800cc88:	005b      	lsls	r3, r3, #1
 800cc8a:	4413      	add	r3, r2
 800cc8c:	43db      	mvns	r3, r3
 800cc8e:	ea01 0203 	and.w	r2, r1, r3
 800cc92:	68bb      	ldr	r3, [r7, #8]
 800cc94:	fb03 f303 	mul.w	r3, r3, r3
 800cc98:	6879      	ldr	r1, [r7, #4]
 800cc9a:	fb01 f303 	mul.w	r3, r1, r3
 800cc9e:	431a      	orrs	r2, r3
 800cca0:	68fb      	ldr	r3, [r7, #12]
 800cca2:	60da      	str	r2, [r3, #12]
}
 800cca4:	bf00      	nop
 800cca6:	3714      	adds	r7, #20
 800cca8:	46bd      	mov	sp, r7
 800ccaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccae:	4770      	bx	lr

0800ccb0 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800ccb0:	b480      	push	{r7}
 800ccb2:	b085      	sub	sp, #20
 800ccb4:	af00      	add	r7, sp, #0
 800ccb6:	60f8      	str	r0, [r7, #12]
 800ccb8:	60b9      	str	r1, [r7, #8]
 800ccba:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	6a19      	ldr	r1, [r3, #32]
 800ccc0:	68bb      	ldr	r3, [r7, #8]
 800ccc2:	fb03 f303 	mul.w	r3, r3, r3
 800ccc6:	68ba      	ldr	r2, [r7, #8]
 800ccc8:	fb02 f303 	mul.w	r3, r2, r3
 800cccc:	68ba      	ldr	r2, [r7, #8]
 800ccce:	fb02 f203 	mul.w	r2, r2, r3
 800ccd2:	4613      	mov	r3, r2
 800ccd4:	011b      	lsls	r3, r3, #4
 800ccd6:	1a9b      	subs	r3, r3, r2
 800ccd8:	43db      	mvns	r3, r3
 800ccda:	ea01 0203 	and.w	r2, r1, r3
 800ccde:	68bb      	ldr	r3, [r7, #8]
 800cce0:	fb03 f303 	mul.w	r3, r3, r3
 800cce4:	68b9      	ldr	r1, [r7, #8]
 800cce6:	fb01 f303 	mul.w	r3, r1, r3
 800ccea:	68b9      	ldr	r1, [r7, #8]
 800ccec:	fb01 f303 	mul.w	r3, r1, r3
 800ccf0:	6879      	ldr	r1, [r7, #4]
 800ccf2:	fb01 f303 	mul.w	r3, r1, r3
 800ccf6:	431a      	orrs	r2, r3
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	621a      	str	r2, [r3, #32]
             ((((Pin * Pin) * Pin) * Pin) * Alternate));
}
 800ccfc:	bf00      	nop
 800ccfe:	3714      	adds	r7, #20
 800cd00:	46bd      	mov	sp, r7
 800cd02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd06:	4770      	bx	lr

0800cd08 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800cd08:	b480      	push	{r7}
 800cd0a:	b085      	sub	sp, #20
 800cd0c:	af00      	add	r7, sp, #0
 800cd0e:	60f8      	str	r0, [r7, #12]
 800cd10:	60b9      	str	r1, [r7, #8]
 800cd12:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800cd18:	68bb      	ldr	r3, [r7, #8]
 800cd1a:	0a1b      	lsrs	r3, r3, #8
 800cd1c:	68ba      	ldr	r2, [r7, #8]
 800cd1e:	0a12      	lsrs	r2, r2, #8
 800cd20:	fb02 f303 	mul.w	r3, r2, r3
 800cd24:	68ba      	ldr	r2, [r7, #8]
 800cd26:	0a12      	lsrs	r2, r2, #8
 800cd28:	fb02 f303 	mul.w	r3, r2, r3
 800cd2c:	68ba      	ldr	r2, [r7, #8]
 800cd2e:	0a12      	lsrs	r2, r2, #8
 800cd30:	fb02 f203 	mul.w	r2, r2, r3
 800cd34:	4613      	mov	r3, r2
 800cd36:	011b      	lsls	r3, r3, #4
 800cd38:	1a9b      	subs	r3, r3, r2
 800cd3a:	43db      	mvns	r3, r3
 800cd3c:	ea01 0203 	and.w	r2, r1, r3
 800cd40:	68bb      	ldr	r3, [r7, #8]
 800cd42:	0a1b      	lsrs	r3, r3, #8
 800cd44:	68b9      	ldr	r1, [r7, #8]
 800cd46:	0a09      	lsrs	r1, r1, #8
 800cd48:	fb01 f303 	mul.w	r3, r1, r3
 800cd4c:	68b9      	ldr	r1, [r7, #8]
 800cd4e:	0a09      	lsrs	r1, r1, #8
 800cd50:	fb01 f303 	mul.w	r3, r1, r3
 800cd54:	68b9      	ldr	r1, [r7, #8]
 800cd56:	0a09      	lsrs	r1, r1, #8
 800cd58:	fb01 f303 	mul.w	r3, r1, r3
 800cd5c:	6879      	ldr	r1, [r7, #4]
 800cd5e:	fb01 f303 	mul.w	r3, r1, r3
 800cd62:	431a      	orrs	r2, r3
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	625a      	str	r2, [r3, #36]	; 0x24
             (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * Alternate));
}
 800cd68:	bf00      	nop
 800cd6a:	3714      	adds	r7, #20
 800cd6c:	46bd      	mov	sp, r7
 800cd6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd72:	4770      	bx	lr

0800cd74 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800cd74:	b580      	push	{r7, lr}
 800cd76:	b088      	sub	sp, #32
 800cd78:	af00      	add	r7, sp, #0
 800cd7a:	6078      	str	r0, [r7, #4]
 800cd7c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800cd7e:	683b      	ldr	r3, [r7, #0]
 800cd80:	681b      	ldr	r3, [r3, #0]
 800cd82:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cd84:	693b      	ldr	r3, [r7, #16]
 800cd86:	fa93 f3a3 	rbit	r3, r3
 800cd8a:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800cd8c:	68fb      	ldr	r3, [r7, #12]
 800cd8e:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800cd90:	697b      	ldr	r3, [r7, #20]
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	d101      	bne.n	800cd9a <LL_GPIO_Init+0x26>
  {
    return 32U;
 800cd96:	2320      	movs	r3, #32
 800cd98:	e003      	b.n	800cda2 <LL_GPIO_Init+0x2e>
  }
  return __builtin_clz(value);
 800cd9a:	697b      	ldr	r3, [r7, #20]
 800cd9c:	fab3 f383 	clz	r3, r3
 800cda0:	b2db      	uxtb	r3, r3
 800cda2:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800cda4:	e048      	b.n	800ce38 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 800cda6:	683b      	ldr	r3, [r7, #0]
 800cda8:	681a      	ldr	r2, [r3, #0]
 800cdaa:	2101      	movs	r1, #1
 800cdac:	69fb      	ldr	r3, [r7, #28]
 800cdae:	fa01 f303 	lsl.w	r3, r1, r3
 800cdb2:	4013      	ands	r3, r2
 800cdb4:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00000000U)
 800cdb6:	69bb      	ldr	r3, [r7, #24]
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d03a      	beq.n	800ce32 <LL_GPIO_Init+0xbe>
    {

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800cdbc:	683b      	ldr	r3, [r7, #0]
 800cdbe:	685b      	ldr	r3, [r3, #4]
 800cdc0:	2b01      	cmp	r3, #1
 800cdc2:	d003      	beq.n	800cdcc <LL_GPIO_Init+0x58>
 800cdc4:	683b      	ldr	r3, [r7, #0]
 800cdc6:	685b      	ldr	r3, [r3, #4]
 800cdc8:	2b02      	cmp	r3, #2
 800cdca:	d10e      	bne.n	800cdea <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800cdcc:	683b      	ldr	r3, [r7, #0]
 800cdce:	689b      	ldr	r3, [r3, #8]
 800cdd0:	461a      	mov	r2, r3
 800cdd2:	69b9      	ldr	r1, [r7, #24]
 800cdd4:	6878      	ldr	r0, [r7, #4]
 800cdd6:	f7ff ff2b 	bl	800cc30 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800cdda:	683b      	ldr	r3, [r7, #0]
 800cddc:	6819      	ldr	r1, [r3, #0]
 800cdde:	683b      	ldr	r3, [r7, #0]
 800cde0:	68db      	ldr	r3, [r3, #12]
 800cde2:	461a      	mov	r2, r3
 800cde4:	6878      	ldr	r0, [r7, #4]
 800cde6:	f7ff ff0b 	bl	800cc00 <LL_GPIO_SetPinOutputType>

      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800cdea:	683b      	ldr	r3, [r7, #0]
 800cdec:	691b      	ldr	r3, [r3, #16]
 800cdee:	461a      	mov	r2, r3
 800cdf0:	69b9      	ldr	r1, [r7, #24]
 800cdf2:	6878      	ldr	r0, [r7, #4]
 800cdf4:	f7ff ff3c 	bl	800cc70 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800cdf8:	683b      	ldr	r3, [r7, #0]
 800cdfa:	685b      	ldr	r3, [r3, #4]
 800cdfc:	2b02      	cmp	r3, #2
 800cdfe:	d111      	bne.n	800ce24 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Alternate function configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800ce00:	69bb      	ldr	r3, [r7, #24]
 800ce02:	2bff      	cmp	r3, #255	; 0xff
 800ce04:	d807      	bhi.n	800ce16 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800ce06:	683b      	ldr	r3, [r7, #0]
 800ce08:	695b      	ldr	r3, [r3, #20]
 800ce0a:	461a      	mov	r2, r3
 800ce0c:	69b9      	ldr	r1, [r7, #24]
 800ce0e:	6878      	ldr	r0, [r7, #4]
 800ce10:	f7ff ff4e 	bl	800ccb0 <LL_GPIO_SetAFPin_0_7>
 800ce14:	e006      	b.n	800ce24 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800ce16:	683b      	ldr	r3, [r7, #0]
 800ce18:	695b      	ldr	r3, [r3, #20]
 800ce1a:	461a      	mov	r2, r3
 800ce1c:	69b9      	ldr	r1, [r7, #24]
 800ce1e:	6878      	ldr	r0, [r7, #4]
 800ce20:	f7ff ff72 	bl	800cd08 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800ce24:	683b      	ldr	r3, [r7, #0]
 800ce26:	685b      	ldr	r3, [r3, #4]
 800ce28:	461a      	mov	r2, r3
 800ce2a:	69b9      	ldr	r1, [r7, #24]
 800ce2c:	6878      	ldr	r0, [r7, #4]
 800ce2e:	f7ff fec7 	bl	800cbc0 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800ce32:	69fb      	ldr	r3, [r7, #28]
 800ce34:	3301      	adds	r3, #1
 800ce36:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800ce38:	683b      	ldr	r3, [r7, #0]
 800ce3a:	681a      	ldr	r2, [r3, #0]
 800ce3c:	69fb      	ldr	r3, [r7, #28]
 800ce3e:	fa22 f303 	lsr.w	r3, r2, r3
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	d1af      	bne.n	800cda6 <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 800ce46:	2300      	movs	r3, #0
}
 800ce48:	4618      	mov	r0, r3
 800ce4a:	3720      	adds	r7, #32
 800ce4c:	46bd      	mov	sp, r7
 800ce4e:	bd80      	pop	{r7, pc}

0800ce50 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 800ce50:	b480      	push	{r7}
 800ce52:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY))?1UL:0UL);
 800ce54:	4b07      	ldr	r3, [pc, #28]	; (800ce74 <LL_RCC_HSE_IsReady+0x24>)
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ce5c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ce60:	d101      	bne.n	800ce66 <LL_RCC_HSE_IsReady+0x16>
 800ce62:	2301      	movs	r3, #1
 800ce64:	e000      	b.n	800ce68 <LL_RCC_HSE_IsReady+0x18>
 800ce66:	2300      	movs	r3, #0
}
 800ce68:	4618      	mov	r0, r3
 800ce6a:	46bd      	mov	sp, r7
 800ce6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce70:	4770      	bx	lr
 800ce72:	bf00      	nop
 800ce74:	58024400 	.word	0x58024400

0800ce78 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 800ce78:	b480      	push	{r7}
 800ce7a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY))?1UL:0UL);
 800ce7c:	4b06      	ldr	r3, [pc, #24]	; (800ce98 <LL_RCC_HSI_IsReady+0x20>)
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	f003 0304 	and.w	r3, r3, #4
 800ce84:	2b04      	cmp	r3, #4
 800ce86:	d101      	bne.n	800ce8c <LL_RCC_HSI_IsReady+0x14>
 800ce88:	2301      	movs	r3, #1
 800ce8a:	e000      	b.n	800ce8e <LL_RCC_HSI_IsReady+0x16>
 800ce8c:	2300      	movs	r3, #0
}
 800ce8e:	4618      	mov	r0, r3
 800ce90:	46bd      	mov	sp, r7
 800ce92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce96:	4770      	bx	lr
 800ce98:	58024400 	.word	0x58024400

0800ce9c <LL_RCC_HSI_GetDivider>:
  *         @arg @ref LL_RCC_HSI_DIV2
  *         @arg @ref LL_RCC_HSI_DIV4
  *         @arg @ref LL_RCC_HSI_DIV8
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_GetDivider(void)
{
 800ce9c:	b480      	push	{r7}
 800ce9e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIDIV));
 800cea0:	4b04      	ldr	r3, [pc, #16]	; (800ceb4 <LL_RCC_HSI_GetDivider+0x18>)
 800cea2:	681b      	ldr	r3, [r3, #0]
 800cea4:	f003 0318 	and.w	r3, r3, #24
}
 800cea8:	4618      	mov	r0, r3
 800ceaa:	46bd      	mov	sp, r7
 800ceac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceb0:	4770      	bx	lr
 800ceb2:	bf00      	nop
 800ceb4:	58024400 	.word	0x58024400

0800ceb8 <LL_RCC_CSI_IsReady>:
  * @brief  Check if CSI clock is ready
  * @rmtoll CR           CSIRDY        LL_RCC_CSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_CSI_IsReady(void)
{
 800ceb8:	b480      	push	{r7}
 800ceba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_CSIRDY) == (RCC_CR_CSIRDY))?1UL:0UL);
 800cebc:	4b07      	ldr	r3, [pc, #28]	; (800cedc <LL_RCC_CSI_IsReady+0x24>)
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cec4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cec8:	d101      	bne.n	800cece <LL_RCC_CSI_IsReady+0x16>
 800ceca:	2301      	movs	r3, #1
 800cecc:	e000      	b.n	800ced0 <LL_RCC_CSI_IsReady+0x18>
 800cece:	2300      	movs	r3, #0
}
 800ced0:	4618      	mov	r0, r3
 800ced2:	46bd      	mov	sp, r7
 800ced4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ced8:	4770      	bx	lr
 800ceda:	bf00      	nop
 800cedc:	58024400 	.word	0x58024400

0800cee0 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 800cee0:	b480      	push	{r7}
 800cee2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY))?1UL:0UL);
 800cee4:	4b06      	ldr	r3, [pc, #24]	; (800cf00 <LL_RCC_LSE_IsReady+0x20>)
 800cee6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cee8:	f003 0302 	and.w	r3, r3, #2
 800ceec:	2b02      	cmp	r3, #2
 800ceee:	d101      	bne.n	800cef4 <LL_RCC_LSE_IsReady+0x14>
 800cef0:	2301      	movs	r3, #1
 800cef2:	e000      	b.n	800cef6 <LL_RCC_LSE_IsReady+0x16>
 800cef4:	2300      	movs	r3, #0
}
 800cef6:	4618      	mov	r0, r3
 800cef8:	46bd      	mov	sp, r7
 800cefa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cefe:	4770      	bx	lr
 800cf00:	58024400 	.word	0x58024400

0800cf04 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_CSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL1
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 800cf04:	b480      	push	{r7}
 800cf06:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800cf08:	4b04      	ldr	r3, [pc, #16]	; (800cf1c <LL_RCC_GetSysClkSource+0x18>)
 800cf0a:	691b      	ldr	r3, [r3, #16]
 800cf0c:	f003 0338 	and.w	r3, r3, #56	; 0x38
}
 800cf10:	4618      	mov	r0, r3
 800cf12:	46bd      	mov	sp, r7
 800cf14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf18:	4770      	bx	lr
 800cf1a:	bf00      	nop
 800cf1c:	58024400 	.word	0x58024400

0800cf20 <LL_RCC_GetSysPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysPrescaler(void)
{
 800cf20:	b480      	push	{r7}
 800cf22:	af00      	add	r7, sp, #0
#if defined(RCC_D1CFGR_D1CPRE)
  return (uint32_t)(READ_BIT(RCC->D1CFGR, RCC_D1CFGR_D1CPRE));
 800cf24:	4b04      	ldr	r3, [pc, #16]	; (800cf38 <LL_RCC_GetSysPrescaler+0x18>)
 800cf26:	699b      	ldr	r3, [r3, #24]
 800cf28:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
#else
  return (uint32_t)(READ_BIT(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE));
#endif /* RCC_D1CFGR_D1CPRE */
}
 800cf2c:	4618      	mov	r0, r3
 800cf2e:	46bd      	mov	sp, r7
 800cf30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf34:	4770      	bx	lr
 800cf36:	bf00      	nop
 800cf38:	58024400 	.word	0x58024400

0800cf3c <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_AHB_DIV_128
  *         @arg @ref LL_RCC_AHB_DIV_256
  *         @arg @ref LL_RCC_AHB_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 800cf3c:	b480      	push	{r7}
 800cf3e:	af00      	add	r7, sp, #0
#if defined(RCC_D1CFGR_HPRE)
  return (uint32_t)(READ_BIT(RCC->D1CFGR, RCC_D1CFGR_HPRE));
 800cf40:	4b04      	ldr	r3, [pc, #16]	; (800cf54 <LL_RCC_GetAHBPrescaler+0x18>)
 800cf42:	699b      	ldr	r3, [r3, #24]
 800cf44:	f003 030f 	and.w	r3, r3, #15
#else
  return (uint32_t)(READ_BIT(RCC->CDCFGR1, RCC_CDCFGR1_HPRE));
#endif /* RCC_D1CFGR_HPRE */
}
 800cf48:	4618      	mov	r0, r3
 800cf4a:	46bd      	mov	sp, r7
 800cf4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf50:	4770      	bx	lr
 800cf52:	bf00      	nop
 800cf54:	58024400 	.word	0x58024400

0800cf58 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800cf58:	b480      	push	{r7}
 800cf5a:	af00      	add	r7, sp, #0
#if defined(RCC_D2CFGR_D2PPRE1)
  return (uint32_t)(READ_BIT(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1));
 800cf5c:	4b04      	ldr	r3, [pc, #16]	; (800cf70 <LL_RCC_GetAPB1Prescaler+0x18>)
 800cf5e:	69db      	ldr	r3, [r3, #28]
 800cf60:	f003 0370 	and.w	r3, r3, #112	; 0x70
#else
  return (uint32_t)(READ_BIT(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1));
#endif /* RCC_D2CFGR_D2PPRE1 */
}
 800cf64:	4618      	mov	r0, r3
 800cf66:	46bd      	mov	sp, r7
 800cf68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf6c:	4770      	bx	lr
 800cf6e:	bf00      	nop
 800cf70:	58024400 	.word	0x58024400

0800cf74 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 800cf74:	b480      	push	{r7}
 800cf76:	af00      	add	r7, sp, #0
#if defined(RCC_D2CFGR_D2PPRE2)
  return (uint32_t)(READ_BIT(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2));
 800cf78:	4b04      	ldr	r3, [pc, #16]	; (800cf8c <LL_RCC_GetAPB2Prescaler+0x18>)
 800cf7a:	69db      	ldr	r3, [r3, #28]
 800cf7c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
#else
  return (uint32_t)(READ_BIT(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2));
#endif /* RCC_D2CFGR_D2PPRE2 */
}
 800cf80:	4618      	mov	r0, r3
 800cf82:	46bd      	mov	sp, r7
 800cf84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf88:	4770      	bx	lr
 800cf8a:	bf00      	nop
 800cf8c:	58024400 	.word	0x58024400

0800cf90 <LL_RCC_GetClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_GetClockSource(uint32_t Periph)
{
 800cf90:	b480      	push	{r7}
 800cf92:	b085      	sub	sp, #20
 800cf94:	af00      	add	r7, sp, #0
 800cf96:	6078      	str	r0, [r7, #4]
#if defined(RCC_D1CCIPR_FMCSEL)
  const uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&RCC->D1CCIPR) + LL_CLKSOURCE_REG(Periph)));
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	b2da      	uxtb	r2, r3
 800cf9c:	4b0e      	ldr	r3, [pc, #56]	; (800cfd8 <LL_RCC_GetClockSource+0x48>)
 800cf9e:	4413      	add	r3, r2
 800cfa0:	60fb      	str	r3, [r7, #12]
#else
  const uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&RCC->CDCCIPR) + LL_CLKSOURCE_REG(Periph)));
#endif /* RCC_D1CCIPR_FMCSEL */
  return (uint32_t) (Periph | (((READ_BIT(*pReg, LL_CLKSOURCE_MASK(Periph))) >> LL_CLKSOURCE_SHIFT(Periph)) << LL_RCC_CONFIG_SHIFT) );
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	681a      	ldr	r2, [r3, #0]
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	0e19      	lsrs	r1, r3, #24
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	0a1b      	lsrs	r3, r3, #8
 800cfae:	f003 031f 	and.w	r3, r3, #31
 800cfb2:	fa01 f303 	lsl.w	r3, r1, r3
 800cfb6:	401a      	ands	r2, r3
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	0a1b      	lsrs	r3, r3, #8
 800cfbc:	f003 031f 	and.w	r3, r3, #31
 800cfc0:	fa22 f303 	lsr.w	r3, r2, r3
 800cfc4:	041a      	lsls	r2, r3, #16
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	4313      	orrs	r3, r2
}
 800cfca:	4618      	mov	r0, r3
 800cfcc:	3714      	adds	r7, #20
 800cfce:	46bd      	mov	sp, r7
 800cfd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfd4:	4770      	bx	lr
 800cfd6:	bf00      	nop
 800cfd8:	5802444c 	.word	0x5802444c

0800cfdc <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE_CSI
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t Periph)
{
 800cfdc:	b580      	push	{r7, lr}
 800cfde:	b082      	sub	sp, #8
 800cfe0:	af00      	add	r7, sp, #0
 800cfe2:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
 800cfe4:	6878      	ldr	r0, [r7, #4]
 800cfe6:	f7ff ffd3 	bl	800cf90 <LL_RCC_GetClockSource>
 800cfea:	4603      	mov	r3, r0
}
 800cfec:	4618      	mov	r0, r3
 800cfee:	3708      	adds	r7, #8
 800cff0:	46bd      	mov	sp, r7
 800cff2:	bd80      	pop	{r7, pc}

0800cff4 <LL_RCC_PLL_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_CSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetSource(void)
{
 800cff4:	b480      	push	{r7}
 800cff6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_PLLSRC));
 800cff8:	4b04      	ldr	r3, [pc, #16]	; (800d00c <LL_RCC_PLL_GetSource+0x18>)
 800cffa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cffc:	f003 0303 	and.w	r3, r3, #3
}
 800d000:	4618      	mov	r0, r3
 800d002:	46bd      	mov	sp, r7
 800d004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d008:	4770      	bx	lr
 800d00a:	bf00      	nop
 800d00c:	58024400 	.word	0x58024400

0800d010 <LL_RCC_PLL1P_IsEnabled>:
  * @brief  Check if PLL1 P is enabled
  * @rmtoll PLLCFGR           DIVP1EN         LL_RCC_PLL1P_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1P_IsEnabled(void)
{
 800d010:	b480      	push	{r7}
 800d012:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP1EN) == RCC_PLLCFGR_DIVP1EN)?1UL:0UL);
 800d014:	4b07      	ldr	r3, [pc, #28]	; (800d034 <LL_RCC_PLL1P_IsEnabled+0x24>)
 800d016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d018:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d01c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d020:	d101      	bne.n	800d026 <LL_RCC_PLL1P_IsEnabled+0x16>
 800d022:	2301      	movs	r3, #1
 800d024:	e000      	b.n	800d028 <LL_RCC_PLL1P_IsEnabled+0x18>
 800d026:	2300      	movs	r3, #0
}
 800d028:	4618      	mov	r0, r3
 800d02a:	46bd      	mov	sp, r7
 800d02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d030:	4770      	bx	lr
 800d032:	bf00      	nop
 800d034:	58024400 	.word	0x58024400

0800d038 <LL_RCC_PLL1Q_IsEnabled>:
  * @brief  Check if PLL1 Q is enabled
  * @rmtoll PLLCFGR           DIVQ1EN         LL_RCC_PLL1Q_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1Q_IsEnabled(void)
{
 800d038:	b480      	push	{r7}
 800d03a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ1EN) == RCC_PLLCFGR_DIVQ1EN)?1UL:0UL);
 800d03c:	4b07      	ldr	r3, [pc, #28]	; (800d05c <LL_RCC_PLL1Q_IsEnabled+0x24>)
 800d03e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d040:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d044:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d048:	d101      	bne.n	800d04e <LL_RCC_PLL1Q_IsEnabled+0x16>
 800d04a:	2301      	movs	r3, #1
 800d04c:	e000      	b.n	800d050 <LL_RCC_PLL1Q_IsEnabled+0x18>
 800d04e:	2300      	movs	r3, #0
}
 800d050:	4618      	mov	r0, r3
 800d052:	46bd      	mov	sp, r7
 800d054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d058:	4770      	bx	lr
 800d05a:	bf00      	nop
 800d05c:	58024400 	.word	0x58024400

0800d060 <LL_RCC_PLL1R_IsEnabled>:
  * @brief  Check if PLL1 R is enabled
  * @rmtoll PLLCFGR           DIVR1EN         LL_RCC_PLL1R_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1R_IsEnabled(void)
{
 800d060:	b480      	push	{r7}
 800d062:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR1EN) == RCC_PLLCFGR_DIVR1EN)?1UL:0UL);
 800d064:	4b07      	ldr	r3, [pc, #28]	; (800d084 <LL_RCC_PLL1R_IsEnabled+0x24>)
 800d066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d068:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800d06c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800d070:	d101      	bne.n	800d076 <LL_RCC_PLL1R_IsEnabled+0x16>
 800d072:	2301      	movs	r3, #1
 800d074:	e000      	b.n	800d078 <LL_RCC_PLL1R_IsEnabled+0x18>
 800d076:	2300      	movs	r3, #0
}
 800d078:	4618      	mov	r0, r3
 800d07a:	46bd      	mov	sp, r7
 800d07c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d080:	4770      	bx	lr
 800d082:	bf00      	nop
 800d084:	58024400 	.word	0x58024400

0800d088 <LL_RCC_PLL1FRACN_IsEnabled>:
  * @brief  Check if PLL1 FRACN is enabled
  * @rmtoll PLLCFGR           PLL1FRACEN         LL_RCC_PLL1FRACN_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1FRACN_IsEnabled(void)
{
 800d088:	b480      	push	{r7}
 800d08a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN) == RCC_PLLCFGR_PLL1FRACEN)?1UL:0UL);
 800d08c:	4b06      	ldr	r3, [pc, #24]	; (800d0a8 <LL_RCC_PLL1FRACN_IsEnabled+0x20>)
 800d08e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d090:	f003 0301 	and.w	r3, r3, #1
 800d094:	2b01      	cmp	r3, #1
 800d096:	d101      	bne.n	800d09c <LL_RCC_PLL1FRACN_IsEnabled+0x14>
 800d098:	2301      	movs	r3, #1
 800d09a:	e000      	b.n	800d09e <LL_RCC_PLL1FRACN_IsEnabled+0x16>
 800d09c:	2300      	movs	r3, #0
}
 800d09e:	4618      	mov	r0, r3
 800d0a0:	46bd      	mov	sp, r7
 800d0a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0a6:	4770      	bx	lr
 800d0a8:	58024400 	.word	0x58024400

0800d0ac <LL_RCC_PLL1_GetN>:
  * @brief  Get PLL1 N Coefficient
  * @rmtoll PLL1DIVR        N1          LL_RCC_PLL1_GetN
  * @retval A value between 4 and 512
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetN(void)
{
 800d0ac:	b480      	push	{r7}
 800d0ae:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_N1) >>  RCC_PLL1DIVR_N1_Pos) + 1UL);
 800d0b0:	4b04      	ldr	r3, [pc, #16]	; (800d0c4 <LL_RCC_PLL1_GetN+0x18>)
 800d0b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d0b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d0b8:	3301      	adds	r3, #1
}
 800d0ba:	4618      	mov	r0, r3
 800d0bc:	46bd      	mov	sp, r7
 800d0be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0c2:	4770      	bx	lr
 800d0c4:	58024400 	.word	0x58024400

0800d0c8 <LL_RCC_PLL1_GetM>:
  * @brief  Get PLL1 M Coefficient
  * @rmtoll PLLCKSELR       DIVM1          LL_RCC_PLL1_GetM
  * @retval A value between 0 and 63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetM(void)
{
 800d0c8:	b480      	push	{r7}
 800d0ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM1) >>  RCC_PLLCKSELR_DIVM1_Pos);
 800d0cc:	4b04      	ldr	r3, [pc, #16]	; (800d0e0 <LL_RCC_PLL1_GetM+0x18>)
 800d0ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d0d0:	091b      	lsrs	r3, r3, #4
 800d0d2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 800d0d6:	4618      	mov	r0, r3
 800d0d8:	46bd      	mov	sp, r7
 800d0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0de:	4770      	bx	lr
 800d0e0:	58024400 	.word	0x58024400

0800d0e4 <LL_RCC_PLL1_GetP>:
  * @brief  Get PLL1 P Coefficient
  * @rmtoll PLL1DIVR        P1          LL_RCC_PLL1_GetP
  * @retval A value between 2 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetP(void)
{
 800d0e4:	b480      	push	{r7}
 800d0e6:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_P1) >>  RCC_PLL1DIVR_P1_Pos) + 1UL);
 800d0e8:	4b05      	ldr	r3, [pc, #20]	; (800d100 <LL_RCC_PLL1_GetP+0x1c>)
 800d0ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d0ec:	0a5b      	lsrs	r3, r3, #9
 800d0ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d0f2:	3301      	adds	r3, #1
}
 800d0f4:	4618      	mov	r0, r3
 800d0f6:	46bd      	mov	sp, r7
 800d0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0fc:	4770      	bx	lr
 800d0fe:	bf00      	nop
 800d100:	58024400 	.word	0x58024400

0800d104 <LL_RCC_PLL1_GetQ>:
  * @brief  Get PLL1 Q Coefficient
  * @rmtoll PLL1DIVR        Q1          LL_RCC_PLL1_GetQ
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetQ(void)
{
 800d104:	b480      	push	{r7}
 800d106:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_Q1) >>  RCC_PLL1DIVR_Q1_Pos) + 1UL);
 800d108:	4b05      	ldr	r3, [pc, #20]	; (800d120 <LL_RCC_PLL1_GetQ+0x1c>)
 800d10a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d10c:	0c1b      	lsrs	r3, r3, #16
 800d10e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d112:	3301      	adds	r3, #1
}
 800d114:	4618      	mov	r0, r3
 800d116:	46bd      	mov	sp, r7
 800d118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d11c:	4770      	bx	lr
 800d11e:	bf00      	nop
 800d120:	58024400 	.word	0x58024400

0800d124 <LL_RCC_PLL1_GetR>:
  * @brief  Get PLL1 R Coefficient
  * @rmtoll PLL1DIVR        R1          LL_RCC_PLL1_GetR
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetR(void)
{
 800d124:	b480      	push	{r7}
 800d126:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_R1) >>  RCC_PLL1DIVR_R1_Pos) + 1UL);
 800d128:	4b05      	ldr	r3, [pc, #20]	; (800d140 <LL_RCC_PLL1_GetR+0x1c>)
 800d12a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d12c:	0e1b      	lsrs	r3, r3, #24
 800d12e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d132:	3301      	adds	r3, #1
}
 800d134:	4618      	mov	r0, r3
 800d136:	46bd      	mov	sp, r7
 800d138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d13c:	4770      	bx	lr
 800d13e:	bf00      	nop
 800d140:	58024400 	.word	0x58024400

0800d144 <LL_RCC_PLL1_GetFRACN>:
  * @brief  Get PLL1 FRACN Coefficient
  * @rmtoll PLL1FRACR      FRACN1          LL_RCC_PLL1_GetFRACN
  * @retval A value between 0 and 8191 (0x1FFF)
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetFRACN(void)
{
 800d144:	b480      	push	{r7}
 800d146:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_FRACN1) >>  RCC_PLL1FRACR_FRACN1_Pos);
 800d148:	4b04      	ldr	r3, [pc, #16]	; (800d15c <LL_RCC_PLL1_GetFRACN+0x18>)
 800d14a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d14c:	08db      	lsrs	r3, r3, #3
 800d14e:	f3c3 030c 	ubfx	r3, r3, #0, #13
}
 800d152:	4618      	mov	r0, r3
 800d154:	46bd      	mov	sp, r7
 800d156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d15a:	4770      	bx	lr
 800d15c:	58024400 	.word	0x58024400

0800d160 <LL_RCC_PLL2_IsReady>:
  * @brief  Check if PLL2 Ready
  * @rmtoll CR           PLL2RDY        LL_RCC_PLL2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_IsReady(void)
{
 800d160:	b480      	push	{r7}
 800d162:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLL2RDY) == (RCC_CR_PLL2RDY))?1UL:0UL);
 800d164:	4b07      	ldr	r3, [pc, #28]	; (800d184 <LL_RCC_PLL2_IsReady+0x24>)
 800d166:	681b      	ldr	r3, [r3, #0]
 800d168:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d16c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d170:	d101      	bne.n	800d176 <LL_RCC_PLL2_IsReady+0x16>
 800d172:	2301      	movs	r3, #1
 800d174:	e000      	b.n	800d178 <LL_RCC_PLL2_IsReady+0x18>
 800d176:	2300      	movs	r3, #0
}
 800d178:	4618      	mov	r0, r3
 800d17a:	46bd      	mov	sp, r7
 800d17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d180:	4770      	bx	lr
 800d182:	bf00      	nop
 800d184:	58024400 	.word	0x58024400

0800d188 <LL_RCC_PLL2P_IsEnabled>:
  * @brief  Check if PLL2 P is enabled
  * @rmtoll PLLCFGR           DIVP2EN         LL_RCC_PLL2P_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2P_IsEnabled(void)
{
 800d188:	b480      	push	{r7}
 800d18a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP2EN) == RCC_PLLCFGR_DIVP2EN)?1UL:0UL);
 800d18c:	4b07      	ldr	r3, [pc, #28]	; (800d1ac <LL_RCC_PLL2P_IsEnabled+0x24>)
 800d18e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d190:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800d194:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800d198:	d101      	bne.n	800d19e <LL_RCC_PLL2P_IsEnabled+0x16>
 800d19a:	2301      	movs	r3, #1
 800d19c:	e000      	b.n	800d1a0 <LL_RCC_PLL2P_IsEnabled+0x18>
 800d19e:	2300      	movs	r3, #0
}
 800d1a0:	4618      	mov	r0, r3
 800d1a2:	46bd      	mov	sp, r7
 800d1a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1a8:	4770      	bx	lr
 800d1aa:	bf00      	nop
 800d1ac:	58024400 	.word	0x58024400

0800d1b0 <LL_RCC_PLL2Q_IsEnabled>:
  * @brief  Check if PLL2 Q is enabled
  * @rmtoll PLLCFGR           DIVQ2EN         LL_RCC_PLL2Q_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2Q_IsEnabled(void)
{
 800d1b0:	b480      	push	{r7}
 800d1b2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ2EN) == RCC_PLLCFGR_DIVQ2EN)?1UL:0UL);
 800d1b4:	4b07      	ldr	r3, [pc, #28]	; (800d1d4 <LL_RCC_PLL2Q_IsEnabled+0x24>)
 800d1b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d1b8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800d1bc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d1c0:	d101      	bne.n	800d1c6 <LL_RCC_PLL2Q_IsEnabled+0x16>
 800d1c2:	2301      	movs	r3, #1
 800d1c4:	e000      	b.n	800d1c8 <LL_RCC_PLL2Q_IsEnabled+0x18>
 800d1c6:	2300      	movs	r3, #0
}
 800d1c8:	4618      	mov	r0, r3
 800d1ca:	46bd      	mov	sp, r7
 800d1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1d0:	4770      	bx	lr
 800d1d2:	bf00      	nop
 800d1d4:	58024400 	.word	0x58024400

0800d1d8 <LL_RCC_PLL2R_IsEnabled>:
  * @brief  Check if PLL2 R is enabled
  * @rmtoll PLLCFGR           DIVR2EN         LL_RCC_PLL2R_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2R_IsEnabled(void)
{
 800d1d8:	b480      	push	{r7}
 800d1da:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR2EN) == RCC_PLLCFGR_DIVR2EN)?1UL:0UL);
 800d1dc:	4b07      	ldr	r3, [pc, #28]	; (800d1fc <LL_RCC_PLL2R_IsEnabled+0x24>)
 800d1de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d1e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800d1e4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d1e8:	d101      	bne.n	800d1ee <LL_RCC_PLL2R_IsEnabled+0x16>
 800d1ea:	2301      	movs	r3, #1
 800d1ec:	e000      	b.n	800d1f0 <LL_RCC_PLL2R_IsEnabled+0x18>
 800d1ee:	2300      	movs	r3, #0
}
 800d1f0:	4618      	mov	r0, r3
 800d1f2:	46bd      	mov	sp, r7
 800d1f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1f8:	4770      	bx	lr
 800d1fa:	bf00      	nop
 800d1fc:	58024400 	.word	0x58024400

0800d200 <LL_RCC_PLL2FRACN_IsEnabled>:
  * @brief  Check if PLL2 FRACN is enabled
  * @rmtoll PLLCFGR           PLL2FRACEN         LL_RCC_PLL2FRACN_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2FRACN_IsEnabled(void)
{
 800d200:	b480      	push	{r7}
 800d202:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL2FRACEN) == RCC_PLLCFGR_PLL2FRACEN)?1UL:0UL);
 800d204:	4b06      	ldr	r3, [pc, #24]	; (800d220 <LL_RCC_PLL2FRACN_IsEnabled+0x20>)
 800d206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d208:	f003 0310 	and.w	r3, r3, #16
 800d20c:	2b10      	cmp	r3, #16
 800d20e:	d101      	bne.n	800d214 <LL_RCC_PLL2FRACN_IsEnabled+0x14>
 800d210:	2301      	movs	r3, #1
 800d212:	e000      	b.n	800d216 <LL_RCC_PLL2FRACN_IsEnabled+0x16>
 800d214:	2300      	movs	r3, #0
}
 800d216:	4618      	mov	r0, r3
 800d218:	46bd      	mov	sp, r7
 800d21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d21e:	4770      	bx	lr
 800d220:	58024400 	.word	0x58024400

0800d224 <LL_RCC_PLL2_GetN>:
  * @brief  Get PLL2 N Coefficient
  * @rmtoll PLL2DIVR        N2          LL_RCC_PLL2_GetN
  * @retval A value between 4 and 512
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetN(void)
{
 800d224:	b480      	push	{r7}
 800d226:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_N2) >>  RCC_PLL2DIVR_N2_Pos) + 1UL);
 800d228:	4b04      	ldr	r3, [pc, #16]	; (800d23c <LL_RCC_PLL2_GetN+0x18>)
 800d22a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d22c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d230:	3301      	adds	r3, #1
}
 800d232:	4618      	mov	r0, r3
 800d234:	46bd      	mov	sp, r7
 800d236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d23a:	4770      	bx	lr
 800d23c:	58024400 	.word	0x58024400

0800d240 <LL_RCC_PLL2_GetM>:
  * @brief  Get PLL2 M Coefficient
  * @rmtoll PLLCKSELR       DIVM2          LL_RCC_PLL2_GetM
  * @retval A value between 0 and 63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetM(void)
{
 800d240:	b480      	push	{r7}
 800d242:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM2) >>  RCC_PLLCKSELR_DIVM2_Pos);
 800d244:	4b04      	ldr	r3, [pc, #16]	; (800d258 <LL_RCC_PLL2_GetM+0x18>)
 800d246:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d248:	0b1b      	lsrs	r3, r3, #12
 800d24a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 800d24e:	4618      	mov	r0, r3
 800d250:	46bd      	mov	sp, r7
 800d252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d256:	4770      	bx	lr
 800d258:	58024400 	.word	0x58024400

0800d25c <LL_RCC_PLL2_GetP>:
  * @brief  Get PLL2 P Coefficient
  * @rmtoll PLL2DIVR        P2          LL_RCC_PLL2_GetP
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetP(void)
{
 800d25c:	b480      	push	{r7}
 800d25e:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_P2) >>  RCC_PLL2DIVR_P2_Pos) + 1UL);
 800d260:	4b05      	ldr	r3, [pc, #20]	; (800d278 <LL_RCC_PLL2_GetP+0x1c>)
 800d262:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d264:	0a5b      	lsrs	r3, r3, #9
 800d266:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d26a:	3301      	adds	r3, #1
}
 800d26c:	4618      	mov	r0, r3
 800d26e:	46bd      	mov	sp, r7
 800d270:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d274:	4770      	bx	lr
 800d276:	bf00      	nop
 800d278:	58024400 	.word	0x58024400

0800d27c <LL_RCC_PLL2_GetQ>:
  * @brief  Get PLL2 Q Coefficient
  * @rmtoll PLL2DIVR        Q2          LL_RCC_PLL2_GetQ
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetQ(void)
{
 800d27c:	b480      	push	{r7}
 800d27e:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_Q2) >>  RCC_PLL2DIVR_Q2_Pos) + 1UL);
 800d280:	4b05      	ldr	r3, [pc, #20]	; (800d298 <LL_RCC_PLL2_GetQ+0x1c>)
 800d282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d284:	0c1b      	lsrs	r3, r3, #16
 800d286:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d28a:	3301      	adds	r3, #1
}
 800d28c:	4618      	mov	r0, r3
 800d28e:	46bd      	mov	sp, r7
 800d290:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d294:	4770      	bx	lr
 800d296:	bf00      	nop
 800d298:	58024400 	.word	0x58024400

0800d29c <LL_RCC_PLL2_GetR>:
  * @brief  Get PLL2 R Coefficient
  * @rmtoll PLL2DIVR        R2          LL_RCC_PLL2_GetR
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetR(void)
{
 800d29c:	b480      	push	{r7}
 800d29e:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_R2) >>  RCC_PLL2DIVR_R2_Pos) + 1UL);
 800d2a0:	4b05      	ldr	r3, [pc, #20]	; (800d2b8 <LL_RCC_PLL2_GetR+0x1c>)
 800d2a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2a4:	0e1b      	lsrs	r3, r3, #24
 800d2a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d2aa:	3301      	adds	r3, #1
}
 800d2ac:	4618      	mov	r0, r3
 800d2ae:	46bd      	mov	sp, r7
 800d2b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2b4:	4770      	bx	lr
 800d2b6:	bf00      	nop
 800d2b8:	58024400 	.word	0x58024400

0800d2bc <LL_RCC_PLL2_GetFRACN>:
  * @brief  Get PLL2 FRACN Coefficient
  * @rmtoll PLL2FRACR      FRACN2          LL_RCC_PLL2_GetFRACN
  * @retval A value between 0 and 8191 (0x1FFF)
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetFRACN(void)
{
 800d2bc:	b480      	push	{r7}
 800d2be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2FRACR, RCC_PLL2FRACR_FRACN2) >>  RCC_PLL2FRACR_FRACN2_Pos);
 800d2c0:	4b04      	ldr	r3, [pc, #16]	; (800d2d4 <LL_RCC_PLL2_GetFRACN+0x18>)
 800d2c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d2c4:	08db      	lsrs	r3, r3, #3
 800d2c6:	f3c3 030c 	ubfx	r3, r3, #0, #13
}
 800d2ca:	4618      	mov	r0, r3
 800d2cc:	46bd      	mov	sp, r7
 800d2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2d2:	4770      	bx	lr
 800d2d4:	58024400 	.word	0x58024400

0800d2d8 <LL_RCC_PLL3_IsReady>:
  * @brief  Check if PLL3 Ready
  * @rmtoll CR           PLL3RDY        LL_RCC_PLL3_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_IsReady(void)
{
 800d2d8:	b480      	push	{r7}
 800d2da:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLL3RDY) == (RCC_CR_PLL3RDY))?1UL:0UL);
 800d2dc:	4b07      	ldr	r3, [pc, #28]	; (800d2fc <LL_RCC_PLL3_IsReady+0x24>)
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d2e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d2e8:	d101      	bne.n	800d2ee <LL_RCC_PLL3_IsReady+0x16>
 800d2ea:	2301      	movs	r3, #1
 800d2ec:	e000      	b.n	800d2f0 <LL_RCC_PLL3_IsReady+0x18>
 800d2ee:	2300      	movs	r3, #0
}
 800d2f0:	4618      	mov	r0, r3
 800d2f2:	46bd      	mov	sp, r7
 800d2f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2f8:	4770      	bx	lr
 800d2fa:	bf00      	nop
 800d2fc:	58024400 	.word	0x58024400

0800d300 <LL_RCC_PLL3P_IsEnabled>:
  * @brief  Check if PLL3 P is enabled
  * @rmtoll PLLCFGR           DIVP3EN         LL_RCC_PLL3P_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3P_IsEnabled(void)
{
 800d300:	b480      	push	{r7}
 800d302:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP3EN) == RCC_PLLCFGR_DIVP3EN)?1UL:0UL);
 800d304:	4b07      	ldr	r3, [pc, #28]	; (800d324 <LL_RCC_PLL3P_IsEnabled+0x24>)
 800d306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d308:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d30c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d310:	d101      	bne.n	800d316 <LL_RCC_PLL3P_IsEnabled+0x16>
 800d312:	2301      	movs	r3, #1
 800d314:	e000      	b.n	800d318 <LL_RCC_PLL3P_IsEnabled+0x18>
 800d316:	2300      	movs	r3, #0
}
 800d318:	4618      	mov	r0, r3
 800d31a:	46bd      	mov	sp, r7
 800d31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d320:	4770      	bx	lr
 800d322:	bf00      	nop
 800d324:	58024400 	.word	0x58024400

0800d328 <LL_RCC_PLL3Q_IsEnabled>:
  * @brief  Check if PLL3 Q is enabled
  * @rmtoll PLLCFGR           DIVQ3EN         LL_RCC_PLL3Q_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3Q_IsEnabled(void)
{
 800d328:	b480      	push	{r7}
 800d32a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ3EN) == RCC_PLLCFGR_DIVQ3EN)?1UL:0UL);
 800d32c:	4b07      	ldr	r3, [pc, #28]	; (800d34c <LL_RCC_PLL3Q_IsEnabled+0x24>)
 800d32e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d330:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d334:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800d338:	d101      	bne.n	800d33e <LL_RCC_PLL3Q_IsEnabled+0x16>
 800d33a:	2301      	movs	r3, #1
 800d33c:	e000      	b.n	800d340 <LL_RCC_PLL3Q_IsEnabled+0x18>
 800d33e:	2300      	movs	r3, #0
}
 800d340:	4618      	mov	r0, r3
 800d342:	46bd      	mov	sp, r7
 800d344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d348:	4770      	bx	lr
 800d34a:	bf00      	nop
 800d34c:	58024400 	.word	0x58024400

0800d350 <LL_RCC_PLL3R_IsEnabled>:
  * @brief  Check if PLL3 R is enabled
  * @rmtoll PLLCFGR           DIVR3EN         LL_RCC_PLL3R_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3R_IsEnabled(void)
{
 800d350:	b480      	push	{r7}
 800d352:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR3EN) == RCC_PLLCFGR_DIVR3EN)?1UL:0UL);
 800d354:	4b07      	ldr	r3, [pc, #28]	; (800d374 <LL_RCC_PLL3R_IsEnabled+0x24>)
 800d356:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d358:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800d35c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800d360:	d101      	bne.n	800d366 <LL_RCC_PLL3R_IsEnabled+0x16>
 800d362:	2301      	movs	r3, #1
 800d364:	e000      	b.n	800d368 <LL_RCC_PLL3R_IsEnabled+0x18>
 800d366:	2300      	movs	r3, #0
}
 800d368:	4618      	mov	r0, r3
 800d36a:	46bd      	mov	sp, r7
 800d36c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d370:	4770      	bx	lr
 800d372:	bf00      	nop
 800d374:	58024400 	.word	0x58024400

0800d378 <LL_RCC_PLL3FRACN_IsEnabled>:
  * @brief  Check if PLL3 FRACN is enabled
  * @rmtoll PLLCFGR           PLL3FRACEN         LL_RCC_PLL3FRACN_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3FRACN_IsEnabled(void)
{
 800d378:	b480      	push	{r7}
 800d37a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL3FRACEN) == RCC_PLLCFGR_PLL3FRACEN)?1UL:0UL);
 800d37c:	4b07      	ldr	r3, [pc, #28]	; (800d39c <LL_RCC_PLL3FRACN_IsEnabled+0x24>)
 800d37e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d380:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d384:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d388:	d101      	bne.n	800d38e <LL_RCC_PLL3FRACN_IsEnabled+0x16>
 800d38a:	2301      	movs	r3, #1
 800d38c:	e000      	b.n	800d390 <LL_RCC_PLL3FRACN_IsEnabled+0x18>
 800d38e:	2300      	movs	r3, #0
}
 800d390:	4618      	mov	r0, r3
 800d392:	46bd      	mov	sp, r7
 800d394:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d398:	4770      	bx	lr
 800d39a:	bf00      	nop
 800d39c:	58024400 	.word	0x58024400

0800d3a0 <LL_RCC_PLL3_GetN>:
  * @brief  Get PLL3 N Coefficient
  * @rmtoll PLL3DIVR        N3          LL_RCC_PLL3_GetN
  * @retval A value between 4 and 512
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetN(void)
{
 800d3a0:	b480      	push	{r7}
 800d3a2:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_N3) >>  RCC_PLL3DIVR_N3_Pos) + 1UL);
 800d3a4:	4b04      	ldr	r3, [pc, #16]	; (800d3b8 <LL_RCC_PLL3_GetN+0x18>)
 800d3a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d3a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d3ac:	3301      	adds	r3, #1
}
 800d3ae:	4618      	mov	r0, r3
 800d3b0:	46bd      	mov	sp, r7
 800d3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3b6:	4770      	bx	lr
 800d3b8:	58024400 	.word	0x58024400

0800d3bc <LL_RCC_PLL3_GetM>:
  * @brief  Get PLL3 M Coefficient
  * @rmtoll PLLCKSELR       DIVM3          LL_RCC_PLL3_GetM
  * @retval A value between 0 and 63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetM(void)
{
 800d3bc:	b480      	push	{r7}
 800d3be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM3) >>  RCC_PLLCKSELR_DIVM3_Pos);
 800d3c0:	4b04      	ldr	r3, [pc, #16]	; (800d3d4 <LL_RCC_PLL3_GetM+0x18>)
 800d3c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d3c4:	0d1b      	lsrs	r3, r3, #20
 800d3c6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 800d3ca:	4618      	mov	r0, r3
 800d3cc:	46bd      	mov	sp, r7
 800d3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3d2:	4770      	bx	lr
 800d3d4:	58024400 	.word	0x58024400

0800d3d8 <LL_RCC_PLL3_GetP>:
  * @brief  Get PLL3 P Coefficient
  * @rmtoll PLL3DIVR        P3          LL_RCC_PLL3_GetP
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetP(void)
{
 800d3d8:	b480      	push	{r7}
 800d3da:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_P3) >>  RCC_PLL3DIVR_P3_Pos) + 1UL);
 800d3dc:	4b05      	ldr	r3, [pc, #20]	; (800d3f4 <LL_RCC_PLL3_GetP+0x1c>)
 800d3de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d3e0:	0a5b      	lsrs	r3, r3, #9
 800d3e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d3e6:	3301      	adds	r3, #1
}
 800d3e8:	4618      	mov	r0, r3
 800d3ea:	46bd      	mov	sp, r7
 800d3ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3f0:	4770      	bx	lr
 800d3f2:	bf00      	nop
 800d3f4:	58024400 	.word	0x58024400

0800d3f8 <LL_RCC_PLL3_GetQ>:
  * @brief  Get PLL3 Q Coefficient
  * @rmtoll PLL3DIVR        Q3          LL_RCC_PLL3_GetQ
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetQ(void)
{
 800d3f8:	b480      	push	{r7}
 800d3fa:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_Q3) >>  RCC_PLL3DIVR_Q3_Pos) + 1UL);
 800d3fc:	4b05      	ldr	r3, [pc, #20]	; (800d414 <LL_RCC_PLL3_GetQ+0x1c>)
 800d3fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d400:	0c1b      	lsrs	r3, r3, #16
 800d402:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d406:	3301      	adds	r3, #1
}
 800d408:	4618      	mov	r0, r3
 800d40a:	46bd      	mov	sp, r7
 800d40c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d410:	4770      	bx	lr
 800d412:	bf00      	nop
 800d414:	58024400 	.word	0x58024400

0800d418 <LL_RCC_PLL3_GetR>:
  * @brief  Get PLL3 R Coefficient
  * @rmtoll PLL3DIVR        R3          LL_RCC_PLL3_GetR
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetR(void)
{
 800d418:	b480      	push	{r7}
 800d41a:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_R3) >>  RCC_PLL3DIVR_R3_Pos) + 1UL);
 800d41c:	4b05      	ldr	r3, [pc, #20]	; (800d434 <LL_RCC_PLL3_GetR+0x1c>)
 800d41e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d420:	0e1b      	lsrs	r3, r3, #24
 800d422:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d426:	3301      	adds	r3, #1
}
 800d428:	4618      	mov	r0, r3
 800d42a:	46bd      	mov	sp, r7
 800d42c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d430:	4770      	bx	lr
 800d432:	bf00      	nop
 800d434:	58024400 	.word	0x58024400

0800d438 <LL_RCC_PLL3_GetFRACN>:
  * @brief  Get PLL3 FRACN Coefficient
  * @rmtoll PLL3FRACR      FRACN3          LL_RCC_PLL3_GetFRACN
  * @retval A value between 0 and 8191 (0x1FFF)
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetFRACN(void)
{
 800d438:	b480      	push	{r7}
 800d43a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3FRACR, RCC_PLL3FRACR_FRACN3) >>  RCC_PLL3FRACR_FRACN3_Pos);
 800d43c:	4b04      	ldr	r3, [pc, #16]	; (800d450 <LL_RCC_PLL3_GetFRACN+0x18>)
 800d43e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d440:	08db      	lsrs	r3, r3, #3
 800d442:	f3c3 030c 	ubfx	r3, r3, #0, #13
}
 800d446:	4618      	mov	r0, r3
 800d448:	46bd      	mov	sp, r7
 800d44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d44e:	4770      	bx	lr
 800d450:	58024400 	.word	0x58024400

0800d454 <LL_RCC_GetPLL1ClockFreq>:
  * @brief  Return PLL1 clocks frequencies
  * @note   LL_RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval None
  */
void LL_RCC_GetPLL1ClockFreq(LL_PLL_ClocksTypeDef *PLL_Clocks)
{
 800d454:	b580      	push	{r7, lr}
 800d456:	b08a      	sub	sp, #40	; 0x28
 800d458:	af02      	add	r7, sp, #8
 800d45a:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = LL_RCC_PERIPH_FREQUENCY_NO, pllsource;
 800d45c:	2300      	movs	r3, #0
 800d45e:	61fb      	str	r3, [r7, #28]
  uint32_t m, n, fracn = 0U;
 800d460:	2300      	movs	r3, #0
 800d462:	61bb      	str	r3, [r7, #24]

  /* PLL_VCO = (HSE_VALUE, CSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetSource();
 800d464:	f7ff fdc6 	bl	800cff4 <LL_RCC_PLL_GetSource>
 800d468:	6178      	str	r0, [r7, #20]

  switch (pllsource)
 800d46a:	697b      	ldr	r3, [r7, #20]
 800d46c:	2b02      	cmp	r3, #2
 800d46e:	d01f      	beq.n	800d4b0 <LL_RCC_GetPLL1ClockFreq+0x5c>
 800d470:	697b      	ldr	r3, [r7, #20]
 800d472:	2b02      	cmp	r3, #2
 800d474:	d824      	bhi.n	800d4c0 <LL_RCC_GetPLL1ClockFreq+0x6c>
 800d476:	697b      	ldr	r3, [r7, #20]
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d003      	beq.n	800d484 <LL_RCC_GetPLL1ClockFreq+0x30>
 800d47c:	697b      	ldr	r3, [r7, #20]
 800d47e:	2b01      	cmp	r3, #1
 800d480:	d00e      	beq.n	800d4a0 <LL_RCC_GetPLL1ClockFreq+0x4c>
      break;

    case LL_RCC_PLLSOURCE_NONE:
    default:
      /* PLL clock disabled */
      break;
 800d482:	e01d      	b.n	800d4c0 <LL_RCC_GetPLL1ClockFreq+0x6c>
      if (LL_RCC_HSI_IsReady() != 0U)
 800d484:	f7ff fcf8 	bl	800ce78 <LL_RCC_HSI_IsReady>
 800d488:	4603      	mov	r3, r0
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d01a      	beq.n	800d4c4 <LL_RCC_GetPLL1ClockFreq+0x70>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider()>> RCC_CR_HSIDIV_Pos);
 800d48e:	f7ff fd05 	bl	800ce9c <LL_RCC_HSI_GetDivider>
 800d492:	4603      	mov	r3, r0
 800d494:	08db      	lsrs	r3, r3, #3
 800d496:	4a38      	ldr	r2, [pc, #224]	; (800d578 <LL_RCC_GetPLL1ClockFreq+0x124>)
 800d498:	fa22 f303 	lsr.w	r3, r2, r3
 800d49c:	61fb      	str	r3, [r7, #28]
      break;
 800d49e:	e011      	b.n	800d4c4 <LL_RCC_GetPLL1ClockFreq+0x70>
      if (LL_RCC_CSI_IsReady() != 0U)
 800d4a0:	f7ff fd0a 	bl	800ceb8 <LL_RCC_CSI_IsReady>
 800d4a4:	4603      	mov	r3, r0
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d00e      	beq.n	800d4c8 <LL_RCC_GetPLL1ClockFreq+0x74>
        pllinputfreq = CSI_VALUE;
 800d4aa:	4b34      	ldr	r3, [pc, #208]	; (800d57c <LL_RCC_GetPLL1ClockFreq+0x128>)
 800d4ac:	61fb      	str	r3, [r7, #28]
      break;
 800d4ae:	e00b      	b.n	800d4c8 <LL_RCC_GetPLL1ClockFreq+0x74>
      if (LL_RCC_HSE_IsReady() != 0U)
 800d4b0:	f7ff fcce 	bl	800ce50 <LL_RCC_HSE_IsReady>
 800d4b4:	4603      	mov	r3, r0
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	d008      	beq.n	800d4cc <LL_RCC_GetPLL1ClockFreq+0x78>
        pllinputfreq = HSE_VALUE;
 800d4ba:	4b31      	ldr	r3, [pc, #196]	; (800d580 <LL_RCC_GetPLL1ClockFreq+0x12c>)
 800d4bc:	61fb      	str	r3, [r7, #28]
      break;
 800d4be:	e005      	b.n	800d4cc <LL_RCC_GetPLL1ClockFreq+0x78>
      break;
 800d4c0:	bf00      	nop
 800d4c2:	e004      	b.n	800d4ce <LL_RCC_GetPLL1ClockFreq+0x7a>
      break;
 800d4c4:	bf00      	nop
 800d4c6:	e002      	b.n	800d4ce <LL_RCC_GetPLL1ClockFreq+0x7a>
      break;
 800d4c8:	bf00      	nop
 800d4ca:	e000      	b.n	800d4ce <LL_RCC_GetPLL1ClockFreq+0x7a>
      break;
 800d4cc:	bf00      	nop
  }

  PLL_Clocks->PLL_P_Frequency = 0U;
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	2200      	movs	r2, #0
 800d4d2:	601a      	str	r2, [r3, #0]
  PLL_Clocks->PLL_Q_Frequency = 0U;
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	2200      	movs	r2, #0
 800d4d8:	605a      	str	r2, [r3, #4]
  PLL_Clocks->PLL_R_Frequency = 0U;
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	2200      	movs	r2, #0
 800d4de:	609a      	str	r2, [r3, #8]

  m = LL_RCC_PLL1_GetM();
 800d4e0:	f7ff fdf2 	bl	800d0c8 <LL_RCC_PLL1_GetM>
 800d4e4:	6138      	str	r0, [r7, #16]
  n = LL_RCC_PLL1_GetN();
 800d4e6:	f7ff fde1 	bl	800d0ac <LL_RCC_PLL1_GetN>
 800d4ea:	60f8      	str	r0, [r7, #12]
  if (LL_RCC_PLL1FRACN_IsEnabled() != 0U)
 800d4ec:	f7ff fdcc 	bl	800d088 <LL_RCC_PLL1FRACN_IsEnabled>
 800d4f0:	4603      	mov	r3, r0
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	d002      	beq.n	800d4fc <LL_RCC_GetPLL1ClockFreq+0xa8>
  {
    fracn = LL_RCC_PLL1_GetFRACN();
 800d4f6:	f7ff fe25 	bl	800d144 <LL_RCC_PLL1_GetFRACN>
 800d4fa:	61b8      	str	r0, [r7, #24]
  }

  if (m != 0U)
 800d4fc:	693b      	ldr	r3, [r7, #16]
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d035      	beq.n	800d56e <LL_RCC_GetPLL1ClockFreq+0x11a>
  {
    if (LL_RCC_PLL1P_IsEnabled() != 0U)
 800d502:	f7ff fd85 	bl	800d010 <LL_RCC_PLL1P_IsEnabled>
 800d506:	4603      	mov	r3, r0
 800d508:	2b00      	cmp	r3, #0
 800d50a:	d00c      	beq.n	800d526 <LL_RCC_GetPLL1ClockFreq+0xd2>
    {
      PLL_Clocks->PLL_P_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL1_GetP());
 800d50c:	f7ff fdea 	bl	800d0e4 <LL_RCC_PLL1_GetP>
 800d510:	4603      	mov	r3, r0
 800d512:	9300      	str	r3, [sp, #0]
 800d514:	69bb      	ldr	r3, [r7, #24]
 800d516:	68fa      	ldr	r2, [r7, #12]
 800d518:	6939      	ldr	r1, [r7, #16]
 800d51a:	69f8      	ldr	r0, [r7, #28]
 800d51c:	f000 f964 	bl	800d7e8 <LL_RCC_CalcPLLClockFreq>
 800d520:	4602      	mov	r2, r0
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	601a      	str	r2, [r3, #0]
    }

    if (LL_RCC_PLL1Q_IsEnabled() != 0U)
 800d526:	f7ff fd87 	bl	800d038 <LL_RCC_PLL1Q_IsEnabled>
 800d52a:	4603      	mov	r3, r0
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d00c      	beq.n	800d54a <LL_RCC_GetPLL1ClockFreq+0xf6>
    {
      PLL_Clocks->PLL_Q_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL1_GetQ());
 800d530:	f7ff fde8 	bl	800d104 <LL_RCC_PLL1_GetQ>
 800d534:	4603      	mov	r3, r0
 800d536:	9300      	str	r3, [sp, #0]
 800d538:	69bb      	ldr	r3, [r7, #24]
 800d53a:	68fa      	ldr	r2, [r7, #12]
 800d53c:	6939      	ldr	r1, [r7, #16]
 800d53e:	69f8      	ldr	r0, [r7, #28]
 800d540:	f000 f952 	bl	800d7e8 <LL_RCC_CalcPLLClockFreq>
 800d544:	4602      	mov	r2, r0
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	605a      	str	r2, [r3, #4]
    }

    if (LL_RCC_PLL1R_IsEnabled() != 0U)
 800d54a:	f7ff fd89 	bl	800d060 <LL_RCC_PLL1R_IsEnabled>
 800d54e:	4603      	mov	r3, r0
 800d550:	2b00      	cmp	r3, #0
 800d552:	d00c      	beq.n	800d56e <LL_RCC_GetPLL1ClockFreq+0x11a>
    {
      PLL_Clocks->PLL_R_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL1_GetR());
 800d554:	f7ff fde6 	bl	800d124 <LL_RCC_PLL1_GetR>
 800d558:	4603      	mov	r3, r0
 800d55a:	9300      	str	r3, [sp, #0]
 800d55c:	69bb      	ldr	r3, [r7, #24]
 800d55e:	68fa      	ldr	r2, [r7, #12]
 800d560:	6939      	ldr	r1, [r7, #16]
 800d562:	69f8      	ldr	r0, [r7, #28]
 800d564:	f000 f940 	bl	800d7e8 <LL_RCC_CalcPLLClockFreq>
 800d568:	4602      	mov	r2, r0
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	609a      	str	r2, [r3, #8]
    }
  }
}
 800d56e:	bf00      	nop
 800d570:	3720      	adds	r7, #32
 800d572:	46bd      	mov	sp, r7
 800d574:	bd80      	pop	{r7, pc}
 800d576:	bf00      	nop
 800d578:	03d09000 	.word	0x03d09000
 800d57c:	003d0900 	.word	0x003d0900
 800d580:	007a1200 	.word	0x007a1200

0800d584 <LL_RCC_GetPLL2ClockFreq>:
  * @brief  Return PLL2 clocks frequencies
  * @note   LL_RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval None
  */
void LL_RCC_GetPLL2ClockFreq(LL_PLL_ClocksTypeDef *PLL_Clocks)
{
 800d584:	b580      	push	{r7, lr}
 800d586:	b08a      	sub	sp, #40	; 0x28
 800d588:	af02      	add	r7, sp, #8
 800d58a:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = LL_RCC_PERIPH_FREQUENCY_NO, pllsource;
 800d58c:	2300      	movs	r3, #0
 800d58e:	61fb      	str	r3, [r7, #28]
  uint32_t m, n, fracn = 0U;
 800d590:	2300      	movs	r3, #0
 800d592:	61bb      	str	r3, [r7, #24]

  /* PLL_VCO = (HSE_VALUE, CSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetSource();
 800d594:	f7ff fd2e 	bl	800cff4 <LL_RCC_PLL_GetSource>
 800d598:	6178      	str	r0, [r7, #20]

  switch (pllsource)
 800d59a:	697b      	ldr	r3, [r7, #20]
 800d59c:	2b02      	cmp	r3, #2
 800d59e:	d01f      	beq.n	800d5e0 <LL_RCC_GetPLL2ClockFreq+0x5c>
 800d5a0:	697b      	ldr	r3, [r7, #20]
 800d5a2:	2b02      	cmp	r3, #2
 800d5a4:	d824      	bhi.n	800d5f0 <LL_RCC_GetPLL2ClockFreq+0x6c>
 800d5a6:	697b      	ldr	r3, [r7, #20]
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	d003      	beq.n	800d5b4 <LL_RCC_GetPLL2ClockFreq+0x30>
 800d5ac:	697b      	ldr	r3, [r7, #20]
 800d5ae:	2b01      	cmp	r3, #1
 800d5b0:	d00e      	beq.n	800d5d0 <LL_RCC_GetPLL2ClockFreq+0x4c>
      break;

    case LL_RCC_PLLSOURCE_NONE:
    default:
      /* PLL clock disabled */
      break;
 800d5b2:	e01d      	b.n	800d5f0 <LL_RCC_GetPLL2ClockFreq+0x6c>
      if (LL_RCC_HSI_IsReady() != 0U)
 800d5b4:	f7ff fc60 	bl	800ce78 <LL_RCC_HSI_IsReady>
 800d5b8:	4603      	mov	r3, r0
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	d01a      	beq.n	800d5f4 <LL_RCC_GetPLL2ClockFreq+0x70>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider()>> RCC_CR_HSIDIV_Pos);
 800d5be:	f7ff fc6d 	bl	800ce9c <LL_RCC_HSI_GetDivider>
 800d5c2:	4603      	mov	r3, r0
 800d5c4:	08db      	lsrs	r3, r3, #3
 800d5c6:	4a38      	ldr	r2, [pc, #224]	; (800d6a8 <LL_RCC_GetPLL2ClockFreq+0x124>)
 800d5c8:	fa22 f303 	lsr.w	r3, r2, r3
 800d5cc:	61fb      	str	r3, [r7, #28]
      break;
 800d5ce:	e011      	b.n	800d5f4 <LL_RCC_GetPLL2ClockFreq+0x70>
      if (LL_RCC_CSI_IsReady() != 0U)
 800d5d0:	f7ff fc72 	bl	800ceb8 <LL_RCC_CSI_IsReady>
 800d5d4:	4603      	mov	r3, r0
 800d5d6:	2b00      	cmp	r3, #0
 800d5d8:	d00e      	beq.n	800d5f8 <LL_RCC_GetPLL2ClockFreq+0x74>
        pllinputfreq = CSI_VALUE;
 800d5da:	4b34      	ldr	r3, [pc, #208]	; (800d6ac <LL_RCC_GetPLL2ClockFreq+0x128>)
 800d5dc:	61fb      	str	r3, [r7, #28]
      break;
 800d5de:	e00b      	b.n	800d5f8 <LL_RCC_GetPLL2ClockFreq+0x74>
      if (LL_RCC_HSE_IsReady() != 0U)
 800d5e0:	f7ff fc36 	bl	800ce50 <LL_RCC_HSE_IsReady>
 800d5e4:	4603      	mov	r3, r0
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	d008      	beq.n	800d5fc <LL_RCC_GetPLL2ClockFreq+0x78>
        pllinputfreq = HSE_VALUE;
 800d5ea:	4b31      	ldr	r3, [pc, #196]	; (800d6b0 <LL_RCC_GetPLL2ClockFreq+0x12c>)
 800d5ec:	61fb      	str	r3, [r7, #28]
      break;
 800d5ee:	e005      	b.n	800d5fc <LL_RCC_GetPLL2ClockFreq+0x78>
      break;
 800d5f0:	bf00      	nop
 800d5f2:	e004      	b.n	800d5fe <LL_RCC_GetPLL2ClockFreq+0x7a>
      break;
 800d5f4:	bf00      	nop
 800d5f6:	e002      	b.n	800d5fe <LL_RCC_GetPLL2ClockFreq+0x7a>
      break;
 800d5f8:	bf00      	nop
 800d5fa:	e000      	b.n	800d5fe <LL_RCC_GetPLL2ClockFreq+0x7a>
      break;
 800d5fc:	bf00      	nop
  }

  PLL_Clocks->PLL_P_Frequency = 0U;
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	2200      	movs	r2, #0
 800d602:	601a      	str	r2, [r3, #0]
  PLL_Clocks->PLL_Q_Frequency = 0U;
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	2200      	movs	r2, #0
 800d608:	605a      	str	r2, [r3, #4]
  PLL_Clocks->PLL_R_Frequency = 0U;
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	2200      	movs	r2, #0
 800d60e:	609a      	str	r2, [r3, #8]

  m = LL_RCC_PLL2_GetM();
 800d610:	f7ff fe16 	bl	800d240 <LL_RCC_PLL2_GetM>
 800d614:	6138      	str	r0, [r7, #16]
  n = LL_RCC_PLL2_GetN();
 800d616:	f7ff fe05 	bl	800d224 <LL_RCC_PLL2_GetN>
 800d61a:	60f8      	str	r0, [r7, #12]
  if (LL_RCC_PLL2FRACN_IsEnabled() != 0U)
 800d61c:	f7ff fdf0 	bl	800d200 <LL_RCC_PLL2FRACN_IsEnabled>
 800d620:	4603      	mov	r3, r0
 800d622:	2b00      	cmp	r3, #0
 800d624:	d002      	beq.n	800d62c <LL_RCC_GetPLL2ClockFreq+0xa8>
  {
    fracn = LL_RCC_PLL2_GetFRACN();
 800d626:	f7ff fe49 	bl	800d2bc <LL_RCC_PLL2_GetFRACN>
 800d62a:	61b8      	str	r0, [r7, #24]
  }

  if (m != 0U)
 800d62c:	693b      	ldr	r3, [r7, #16]
 800d62e:	2b00      	cmp	r3, #0
 800d630:	d035      	beq.n	800d69e <LL_RCC_GetPLL2ClockFreq+0x11a>
  {
    if (LL_RCC_PLL2P_IsEnabled() != 0U)
 800d632:	f7ff fda9 	bl	800d188 <LL_RCC_PLL2P_IsEnabled>
 800d636:	4603      	mov	r3, r0
 800d638:	2b00      	cmp	r3, #0
 800d63a:	d00c      	beq.n	800d656 <LL_RCC_GetPLL2ClockFreq+0xd2>
    {
      PLL_Clocks->PLL_P_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL2_GetP());
 800d63c:	f7ff fe0e 	bl	800d25c <LL_RCC_PLL2_GetP>
 800d640:	4603      	mov	r3, r0
 800d642:	9300      	str	r3, [sp, #0]
 800d644:	69bb      	ldr	r3, [r7, #24]
 800d646:	68fa      	ldr	r2, [r7, #12]
 800d648:	6939      	ldr	r1, [r7, #16]
 800d64a:	69f8      	ldr	r0, [r7, #28]
 800d64c:	f000 f8cc 	bl	800d7e8 <LL_RCC_CalcPLLClockFreq>
 800d650:	4602      	mov	r2, r0
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	601a      	str	r2, [r3, #0]
    }

    if (LL_RCC_PLL2Q_IsEnabled() != 0U)
 800d656:	f7ff fdab 	bl	800d1b0 <LL_RCC_PLL2Q_IsEnabled>
 800d65a:	4603      	mov	r3, r0
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d00c      	beq.n	800d67a <LL_RCC_GetPLL2ClockFreq+0xf6>
    {
      PLL_Clocks->PLL_Q_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL2_GetQ());
 800d660:	f7ff fe0c 	bl	800d27c <LL_RCC_PLL2_GetQ>
 800d664:	4603      	mov	r3, r0
 800d666:	9300      	str	r3, [sp, #0]
 800d668:	69bb      	ldr	r3, [r7, #24]
 800d66a:	68fa      	ldr	r2, [r7, #12]
 800d66c:	6939      	ldr	r1, [r7, #16]
 800d66e:	69f8      	ldr	r0, [r7, #28]
 800d670:	f000 f8ba 	bl	800d7e8 <LL_RCC_CalcPLLClockFreq>
 800d674:	4602      	mov	r2, r0
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	605a      	str	r2, [r3, #4]
    }

    if (LL_RCC_PLL2R_IsEnabled() != 0U)
 800d67a:	f7ff fdad 	bl	800d1d8 <LL_RCC_PLL2R_IsEnabled>
 800d67e:	4603      	mov	r3, r0
 800d680:	2b00      	cmp	r3, #0
 800d682:	d00c      	beq.n	800d69e <LL_RCC_GetPLL2ClockFreq+0x11a>
    {
      PLL_Clocks->PLL_R_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL2_GetR());
 800d684:	f7ff fe0a 	bl	800d29c <LL_RCC_PLL2_GetR>
 800d688:	4603      	mov	r3, r0
 800d68a:	9300      	str	r3, [sp, #0]
 800d68c:	69bb      	ldr	r3, [r7, #24]
 800d68e:	68fa      	ldr	r2, [r7, #12]
 800d690:	6939      	ldr	r1, [r7, #16]
 800d692:	69f8      	ldr	r0, [r7, #28]
 800d694:	f000 f8a8 	bl	800d7e8 <LL_RCC_CalcPLLClockFreq>
 800d698:	4602      	mov	r2, r0
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	609a      	str	r2, [r3, #8]
    }
  }
}
 800d69e:	bf00      	nop
 800d6a0:	3720      	adds	r7, #32
 800d6a2:	46bd      	mov	sp, r7
 800d6a4:	bd80      	pop	{r7, pc}
 800d6a6:	bf00      	nop
 800d6a8:	03d09000 	.word	0x03d09000
 800d6ac:	003d0900 	.word	0x003d0900
 800d6b0:	007a1200 	.word	0x007a1200

0800d6b4 <LL_RCC_GetPLL3ClockFreq>:
  * @brief  Return PLL3 clocks frequencies
  * @note   LL_RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval None
  */
void LL_RCC_GetPLL3ClockFreq(LL_PLL_ClocksTypeDef *PLL_Clocks)
{
 800d6b4:	b580      	push	{r7, lr}
 800d6b6:	b08a      	sub	sp, #40	; 0x28
 800d6b8:	af02      	add	r7, sp, #8
 800d6ba:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = LL_RCC_PERIPH_FREQUENCY_NO, pllsource;
 800d6bc:	2300      	movs	r3, #0
 800d6be:	61fb      	str	r3, [r7, #28]
  uint32_t m, n, fracn = 0U;
 800d6c0:	2300      	movs	r3, #0
 800d6c2:	61bb      	str	r3, [r7, #24]

  /* PLL_VCO = (HSE_VALUE, CSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetSource();
 800d6c4:	f7ff fc96 	bl	800cff4 <LL_RCC_PLL_GetSource>
 800d6c8:	6178      	str	r0, [r7, #20]

  switch (pllsource)
 800d6ca:	697b      	ldr	r3, [r7, #20]
 800d6cc:	2b02      	cmp	r3, #2
 800d6ce:	d01f      	beq.n	800d710 <LL_RCC_GetPLL3ClockFreq+0x5c>
 800d6d0:	697b      	ldr	r3, [r7, #20]
 800d6d2:	2b02      	cmp	r3, #2
 800d6d4:	d824      	bhi.n	800d720 <LL_RCC_GetPLL3ClockFreq+0x6c>
 800d6d6:	697b      	ldr	r3, [r7, #20]
 800d6d8:	2b00      	cmp	r3, #0
 800d6da:	d003      	beq.n	800d6e4 <LL_RCC_GetPLL3ClockFreq+0x30>
 800d6dc:	697b      	ldr	r3, [r7, #20]
 800d6de:	2b01      	cmp	r3, #1
 800d6e0:	d00e      	beq.n	800d700 <LL_RCC_GetPLL3ClockFreq+0x4c>
      break;

    case LL_RCC_PLLSOURCE_NONE:
    default:
      /* PLL clock disabled */
      break;
 800d6e2:	e01d      	b.n	800d720 <LL_RCC_GetPLL3ClockFreq+0x6c>
      if (LL_RCC_HSI_IsReady() != 0U)
 800d6e4:	f7ff fbc8 	bl	800ce78 <LL_RCC_HSI_IsReady>
 800d6e8:	4603      	mov	r3, r0
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d01a      	beq.n	800d724 <LL_RCC_GetPLL3ClockFreq+0x70>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider()>> RCC_CR_HSIDIV_Pos);
 800d6ee:	f7ff fbd5 	bl	800ce9c <LL_RCC_HSI_GetDivider>
 800d6f2:	4603      	mov	r3, r0
 800d6f4:	08db      	lsrs	r3, r3, #3
 800d6f6:	4a39      	ldr	r2, [pc, #228]	; (800d7dc <LL_RCC_GetPLL3ClockFreq+0x128>)
 800d6f8:	fa22 f303 	lsr.w	r3, r2, r3
 800d6fc:	61fb      	str	r3, [r7, #28]
      break;
 800d6fe:	e011      	b.n	800d724 <LL_RCC_GetPLL3ClockFreq+0x70>
      if (LL_RCC_CSI_IsReady() != 0U)
 800d700:	f7ff fbda 	bl	800ceb8 <LL_RCC_CSI_IsReady>
 800d704:	4603      	mov	r3, r0
 800d706:	2b00      	cmp	r3, #0
 800d708:	d00e      	beq.n	800d728 <LL_RCC_GetPLL3ClockFreq+0x74>
        pllinputfreq = CSI_VALUE;
 800d70a:	4b35      	ldr	r3, [pc, #212]	; (800d7e0 <LL_RCC_GetPLL3ClockFreq+0x12c>)
 800d70c:	61fb      	str	r3, [r7, #28]
      break;
 800d70e:	e00b      	b.n	800d728 <LL_RCC_GetPLL3ClockFreq+0x74>
      if (LL_RCC_HSE_IsReady() != 0U)
 800d710:	f7ff fb9e 	bl	800ce50 <LL_RCC_HSE_IsReady>
 800d714:	4603      	mov	r3, r0
 800d716:	2b00      	cmp	r3, #0
 800d718:	d008      	beq.n	800d72c <LL_RCC_GetPLL3ClockFreq+0x78>
        pllinputfreq = HSE_VALUE;
 800d71a:	4b32      	ldr	r3, [pc, #200]	; (800d7e4 <LL_RCC_GetPLL3ClockFreq+0x130>)
 800d71c:	61fb      	str	r3, [r7, #28]
      break;
 800d71e:	e005      	b.n	800d72c <LL_RCC_GetPLL3ClockFreq+0x78>
      break;
 800d720:	bf00      	nop
 800d722:	e004      	b.n	800d72e <LL_RCC_GetPLL3ClockFreq+0x7a>
      break;
 800d724:	bf00      	nop
 800d726:	e002      	b.n	800d72e <LL_RCC_GetPLL3ClockFreq+0x7a>
      break;
 800d728:	bf00      	nop
 800d72a:	e000      	b.n	800d72e <LL_RCC_GetPLL3ClockFreq+0x7a>
      break;
 800d72c:	bf00      	nop
  }

  PLL_Clocks->PLL_P_Frequency = 0U;
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	2200      	movs	r2, #0
 800d732:	601a      	str	r2, [r3, #0]
  PLL_Clocks->PLL_Q_Frequency = 0U;
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	2200      	movs	r2, #0
 800d738:	605a      	str	r2, [r3, #4]
  PLL_Clocks->PLL_R_Frequency = 0U;
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	2200      	movs	r2, #0
 800d73e:	609a      	str	r2, [r3, #8]

  m = LL_RCC_PLL3_GetM();
 800d740:	f7ff fe3c 	bl	800d3bc <LL_RCC_PLL3_GetM>
 800d744:	6138      	str	r0, [r7, #16]
  n = LL_RCC_PLL3_GetN();
 800d746:	f7ff fe2b 	bl	800d3a0 <LL_RCC_PLL3_GetN>
 800d74a:	60f8      	str	r0, [r7, #12]
  if (LL_RCC_PLL3FRACN_IsEnabled() != 0U)
 800d74c:	f7ff fe14 	bl	800d378 <LL_RCC_PLL3FRACN_IsEnabled>
 800d750:	4603      	mov	r3, r0
 800d752:	2b00      	cmp	r3, #0
 800d754:	d002      	beq.n	800d75c <LL_RCC_GetPLL3ClockFreq+0xa8>
  {
    fracn = LL_RCC_PLL3_GetFRACN();
 800d756:	f7ff fe6f 	bl	800d438 <LL_RCC_PLL3_GetFRACN>
 800d75a:	61b8      	str	r0, [r7, #24]
  }

  if ((m != 0U) && (pllinputfreq != 0U))
 800d75c:	693b      	ldr	r3, [r7, #16]
 800d75e:	2b00      	cmp	r3, #0
 800d760:	d038      	beq.n	800d7d4 <LL_RCC_GetPLL3ClockFreq+0x120>
 800d762:	69fb      	ldr	r3, [r7, #28]
 800d764:	2b00      	cmp	r3, #0
 800d766:	d035      	beq.n	800d7d4 <LL_RCC_GetPLL3ClockFreq+0x120>
  {
    if (LL_RCC_PLL3P_IsEnabled() != 0U)
 800d768:	f7ff fdca 	bl	800d300 <LL_RCC_PLL3P_IsEnabled>
 800d76c:	4603      	mov	r3, r0
 800d76e:	2b00      	cmp	r3, #0
 800d770:	d00c      	beq.n	800d78c <LL_RCC_GetPLL3ClockFreq+0xd8>
    {
      PLL_Clocks->PLL_P_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL3_GetP());
 800d772:	f7ff fe31 	bl	800d3d8 <LL_RCC_PLL3_GetP>
 800d776:	4603      	mov	r3, r0
 800d778:	9300      	str	r3, [sp, #0]
 800d77a:	69bb      	ldr	r3, [r7, #24]
 800d77c:	68fa      	ldr	r2, [r7, #12]
 800d77e:	6939      	ldr	r1, [r7, #16]
 800d780:	69f8      	ldr	r0, [r7, #28]
 800d782:	f000 f831 	bl	800d7e8 <LL_RCC_CalcPLLClockFreq>
 800d786:	4602      	mov	r2, r0
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	601a      	str	r2, [r3, #0]
    }

    if (LL_RCC_PLL3Q_IsEnabled() != 0U)
 800d78c:	f7ff fdcc 	bl	800d328 <LL_RCC_PLL3Q_IsEnabled>
 800d790:	4603      	mov	r3, r0
 800d792:	2b00      	cmp	r3, #0
 800d794:	d00c      	beq.n	800d7b0 <LL_RCC_GetPLL3ClockFreq+0xfc>
    {
      PLL_Clocks->PLL_Q_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL3_GetQ());
 800d796:	f7ff fe2f 	bl	800d3f8 <LL_RCC_PLL3_GetQ>
 800d79a:	4603      	mov	r3, r0
 800d79c:	9300      	str	r3, [sp, #0]
 800d79e:	69bb      	ldr	r3, [r7, #24]
 800d7a0:	68fa      	ldr	r2, [r7, #12]
 800d7a2:	6939      	ldr	r1, [r7, #16]
 800d7a4:	69f8      	ldr	r0, [r7, #28]
 800d7a6:	f000 f81f 	bl	800d7e8 <LL_RCC_CalcPLLClockFreq>
 800d7aa:	4602      	mov	r2, r0
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	605a      	str	r2, [r3, #4]
    }

    if (LL_RCC_PLL3R_IsEnabled() != 0U)
 800d7b0:	f7ff fdce 	bl	800d350 <LL_RCC_PLL3R_IsEnabled>
 800d7b4:	4603      	mov	r3, r0
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d00c      	beq.n	800d7d4 <LL_RCC_GetPLL3ClockFreq+0x120>
    {
      PLL_Clocks->PLL_R_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL3_GetR());
 800d7ba:	f7ff fe2d 	bl	800d418 <LL_RCC_PLL3_GetR>
 800d7be:	4603      	mov	r3, r0
 800d7c0:	9300      	str	r3, [sp, #0]
 800d7c2:	69bb      	ldr	r3, [r7, #24]
 800d7c4:	68fa      	ldr	r2, [r7, #12]
 800d7c6:	6939      	ldr	r1, [r7, #16]
 800d7c8:	69f8      	ldr	r0, [r7, #28]
 800d7ca:	f000 f80d 	bl	800d7e8 <LL_RCC_CalcPLLClockFreq>
 800d7ce:	4602      	mov	r2, r0
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	609a      	str	r2, [r3, #8]
    }
  }
}
 800d7d4:	bf00      	nop
 800d7d6:	3720      	adds	r7, #32
 800d7d8:	46bd      	mov	sp, r7
 800d7da:	bd80      	pop	{r7, pc}
 800d7dc:	03d09000 	.word	0x03d09000
 800d7e0:	003d0900 	.word	0x003d0900
 800d7e4:	007a1200 	.word	0x007a1200

0800d7e8 <LL_RCC_CalcPLLClockFreq>:
  * @param  PQR    VCO output divider (P, Q or R)
  *                Between 1 and 128, except for PLL1P Odd value not allowed
  * @retval PLL1 clock frequency (in Hz)
  */
uint32_t LL_RCC_CalcPLLClockFreq(uint32_t PLLInputFreq, uint32_t M, uint32_t N, uint32_t FRACN, uint32_t PQR)
{
 800d7e8:	b480      	push	{r7}
 800d7ea:	b087      	sub	sp, #28
 800d7ec:	af00      	add	r7, sp, #0
 800d7ee:	60f8      	str	r0, [r7, #12]
 800d7f0:	60b9      	str	r1, [r7, #8]
 800d7f2:	607a      	str	r2, [r7, #4]
 800d7f4:	603b      	str	r3, [r7, #0]
  float_t freq;

  freq = ((float_t)PLLInputFreq / (float_t)M) * ((float_t)N + ((float_t)FRACN/(float_t)0x2000));
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	ee07 3a90 	vmov	s15, r3
 800d7fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d800:	68bb      	ldr	r3, [r7, #8]
 800d802:	ee07 3a90 	vmov	s15, r3
 800d806:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d80a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	ee07 3a90 	vmov	s15, r3
 800d814:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d818:	683b      	ldr	r3, [r7, #0]
 800d81a:	ee07 3a90 	vmov	s15, r3
 800d81e:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 800d822:	eddf 5a10 	vldr	s11, [pc, #64]	; 800d864 <LL_RCC_CalcPLLClockFreq+0x7c>
 800d826:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d82a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d82e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d832:	edc7 7a05 	vstr	s15, [r7, #20]

  freq = freq/(float_t)PQR;
 800d836:	6a3b      	ldr	r3, [r7, #32]
 800d838:	ee07 3a90 	vmov	s15, r3
 800d83c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800d840:	edd7 6a05 	vldr	s13, [r7, #20]
 800d844:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d848:	edc7 7a05 	vstr	s15, [r7, #20]

  return (uint32_t)freq;
 800d84c:	edd7 7a05 	vldr	s15, [r7, #20]
 800d850:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d854:	ee17 3a90 	vmov	r3, s15
}
 800d858:	4618      	mov	r0, r3
 800d85a:	371c      	adds	r7, #28
 800d85c:	46bd      	mov	sp, r7
 800d85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d862:	4770      	bx	lr
 800d864:	46000000 	.word	0x46000000

0800d868 <LL_RCC_GetUSARTClockFreq>:
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 800d868:	b590      	push	{r4, r7, lr}
 800d86a:	b087      	sub	sp, #28
 800d86c:	af00      	add	r7, sp, #0
 800d86e:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800d870:	2300      	movs	r3, #0
 800d872:	617b      	str	r3, [r7, #20]
  LL_PLL_ClocksTypeDef PLL_Clocks;

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800d874:	6878      	ldr	r0, [r7, #4]
 800d876:	f7ff fbb1 	bl	800cfdc <LL_RCC_GetUSARTClockSource>
 800d87a:	4603      	mov	r3, r0
 800d87c:	4a62      	ldr	r2, [pc, #392]	; (800da08 <LL_RCC_GetUSARTClockFreq+0x1a0>)
 800d87e:	4293      	cmp	r3, r2
 800d880:	f000 80a9 	beq.w	800d9d6 <LL_RCC_GetUSARTClockFreq+0x16e>
 800d884:	4a60      	ldr	r2, [pc, #384]	; (800da08 <LL_RCC_GetUSARTClockFreq+0x1a0>)
 800d886:	4293      	cmp	r3, r2
 800d888:	f200 80ae 	bhi.w	800d9e8 <LL_RCC_GetUSARTClockFreq+0x180>
 800d88c:	4a5f      	ldr	r2, [pc, #380]	; (800da0c <LL_RCC_GetUSARTClockFreq+0x1a4>)
 800d88e:	4293      	cmp	r3, r2
 800d890:	f000 80a1 	beq.w	800d9d6 <LL_RCC_GetUSARTClockFreq+0x16e>
 800d894:	4a5d      	ldr	r2, [pc, #372]	; (800da0c <LL_RCC_GetUSARTClockFreq+0x1a4>)
 800d896:	4293      	cmp	r3, r2
 800d898:	f200 80a6 	bhi.w	800d9e8 <LL_RCC_GetUSARTClockFreq+0x180>
 800d89c:	4a5c      	ldr	r2, [pc, #368]	; (800da10 <LL_RCC_GetUSARTClockFreq+0x1a8>)
 800d89e:	4293      	cmp	r3, r2
 800d8a0:	f000 8091 	beq.w	800d9c6 <LL_RCC_GetUSARTClockFreq+0x15e>
 800d8a4:	4a5a      	ldr	r2, [pc, #360]	; (800da10 <LL_RCC_GetUSARTClockFreq+0x1a8>)
 800d8a6:	4293      	cmp	r3, r2
 800d8a8:	f200 809e 	bhi.w	800d9e8 <LL_RCC_GetUSARTClockFreq+0x180>
 800d8ac:	4a59      	ldr	r2, [pc, #356]	; (800da14 <LL_RCC_GetUSARTClockFreq+0x1ac>)
 800d8ae:	4293      	cmp	r3, r2
 800d8b0:	f000 8089 	beq.w	800d9c6 <LL_RCC_GetUSARTClockFreq+0x15e>
 800d8b4:	4a57      	ldr	r2, [pc, #348]	; (800da14 <LL_RCC_GetUSARTClockFreq+0x1ac>)
 800d8b6:	4293      	cmp	r3, r2
 800d8b8:	f200 8096 	bhi.w	800d9e8 <LL_RCC_GetUSARTClockFreq+0x180>
 800d8bc:	4a56      	ldr	r2, [pc, #344]	; (800da18 <LL_RCC_GetUSARTClockFreq+0x1b0>)
 800d8be:	4293      	cmp	r3, r2
 800d8c0:	d073      	beq.n	800d9aa <LL_RCC_GetUSARTClockFreq+0x142>
 800d8c2:	4a55      	ldr	r2, [pc, #340]	; (800da18 <LL_RCC_GetUSARTClockFreq+0x1b0>)
 800d8c4:	4293      	cmp	r3, r2
 800d8c6:	f200 808f 	bhi.w	800d9e8 <LL_RCC_GetUSARTClockFreq+0x180>
 800d8ca:	4a54      	ldr	r2, [pc, #336]	; (800da1c <LL_RCC_GetUSARTClockFreq+0x1b4>)
 800d8cc:	4293      	cmp	r3, r2
 800d8ce:	d06c      	beq.n	800d9aa <LL_RCC_GetUSARTClockFreq+0x142>
 800d8d0:	4a52      	ldr	r2, [pc, #328]	; (800da1c <LL_RCC_GetUSARTClockFreq+0x1b4>)
 800d8d2:	4293      	cmp	r3, r2
 800d8d4:	f200 8088 	bhi.w	800d9e8 <LL_RCC_GetUSARTClockFreq+0x180>
 800d8d8:	4a51      	ldr	r2, [pc, #324]	; (800da20 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 800d8da:	4293      	cmp	r3, r2
 800d8dc:	d058      	beq.n	800d990 <LL_RCC_GetUSARTClockFreq+0x128>
 800d8de:	4a50      	ldr	r2, [pc, #320]	; (800da20 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 800d8e0:	4293      	cmp	r3, r2
 800d8e2:	f200 8081 	bhi.w	800d9e8 <LL_RCC_GetUSARTClockFreq+0x180>
 800d8e6:	4a4f      	ldr	r2, [pc, #316]	; (800da24 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 800d8e8:	4293      	cmp	r3, r2
 800d8ea:	d051      	beq.n	800d990 <LL_RCC_GetUSARTClockFreq+0x128>
 800d8ec:	4a4d      	ldr	r2, [pc, #308]	; (800da24 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 800d8ee:	4293      	cmp	r3, r2
 800d8f0:	d87a      	bhi.n	800d9e8 <LL_RCC_GetUSARTClockFreq+0x180>
 800d8f2:	4a4d      	ldr	r2, [pc, #308]	; (800da28 <LL_RCC_GetUSARTClockFreq+0x1c0>)
 800d8f4:	4293      	cmp	r3, r2
 800d8f6:	d03e      	beq.n	800d976 <LL_RCC_GetUSARTClockFreq+0x10e>
 800d8f8:	4a4b      	ldr	r2, [pc, #300]	; (800da28 <LL_RCC_GetUSARTClockFreq+0x1c0>)
 800d8fa:	4293      	cmp	r3, r2
 800d8fc:	d874      	bhi.n	800d9e8 <LL_RCC_GetUSARTClockFreq+0x180>
 800d8fe:	4a4b      	ldr	r2, [pc, #300]	; (800da2c <LL_RCC_GetUSARTClockFreq+0x1c4>)
 800d900:	4293      	cmp	r3, r2
 800d902:	d038      	beq.n	800d976 <LL_RCC_GetUSARTClockFreq+0x10e>
 800d904:	4a49      	ldr	r2, [pc, #292]	; (800da2c <LL_RCC_GetUSARTClockFreq+0x1c4>)
 800d906:	4293      	cmp	r3, r2
 800d908:	d86e      	bhi.n	800d9e8 <LL_RCC_GetUSARTClockFreq+0x180>
 800d90a:	4a49      	ldr	r2, [pc, #292]	; (800da30 <LL_RCC_GetUSARTClockFreq+0x1c8>)
 800d90c:	4293      	cmp	r3, r2
 800d90e:	d01a      	beq.n	800d946 <LL_RCC_GetUSARTClockFreq+0xde>
 800d910:	4a48      	ldr	r2, [pc, #288]	; (800da34 <LL_RCC_GetUSARTClockFreq+0x1cc>)
 800d912:	4293      	cmp	r3, r2
 800d914:	d168      	bne.n	800d9e8 <LL_RCC_GetUSARTClockFreq+0x180>
  {
    case LL_RCC_USART16_CLKSOURCE_PCLK2:
      usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(LL_RCC_CALC_SYSCLK_FREQ(RCC_GetSystemClockFreq(),LL_RCC_GetSysPrescaler())));
 800d916:	f000 f895 	bl	800da44 <RCC_GetSystemClockFreq>
 800d91a:	4604      	mov	r4, r0
 800d91c:	f7ff fb00 	bl	800cf20 <LL_RCC_GetSysPrescaler>
 800d920:	4603      	mov	r3, r0
 800d922:	0a1b      	lsrs	r3, r3, #8
 800d924:	f003 030f 	and.w	r3, r3, #15
 800d928:	4a43      	ldr	r2, [pc, #268]	; (800da38 <LL_RCC_GetUSARTClockFreq+0x1d0>)
 800d92a:	5cd3      	ldrb	r3, [r2, r3]
 800d92c:	f003 031f 	and.w	r3, r3, #31
 800d930:	fa24 f303 	lsr.w	r3, r4, r3
 800d934:	4618      	mov	r0, r3
 800d936:	f000 f8e7 	bl	800db08 <RCC_GetHCLKClockFreq>
 800d93a:	4603      	mov	r3, r0
 800d93c:	4618      	mov	r0, r3
 800d93e:	f000 f911 	bl	800db64 <RCC_GetPCLK2ClockFreq>
 800d942:	6178      	str	r0, [r7, #20]
      break;
 800d944:	e05b      	b.n	800d9fe <LL_RCC_GetUSARTClockFreq+0x196>

    case LL_RCC_USART234578_CLKSOURCE_PCLK1:
      usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(LL_RCC_CALC_SYSCLK_FREQ(RCC_GetSystemClockFreq(),LL_RCC_GetSysPrescaler())));
 800d946:	f000 f87d 	bl	800da44 <RCC_GetSystemClockFreq>
 800d94a:	4604      	mov	r4, r0
 800d94c:	f7ff fae8 	bl	800cf20 <LL_RCC_GetSysPrescaler>
 800d950:	4603      	mov	r3, r0
 800d952:	0a1b      	lsrs	r3, r3, #8
 800d954:	f003 030f 	and.w	r3, r3, #15
 800d958:	4a37      	ldr	r2, [pc, #220]	; (800da38 <LL_RCC_GetUSARTClockFreq+0x1d0>)
 800d95a:	5cd3      	ldrb	r3, [r2, r3]
 800d95c:	f003 031f 	and.w	r3, r3, #31
 800d960:	fa24 f303 	lsr.w	r3, r4, r3
 800d964:	4618      	mov	r0, r3
 800d966:	f000 f8cf 	bl	800db08 <RCC_GetHCLKClockFreq>
 800d96a:	4603      	mov	r3, r0
 800d96c:	4618      	mov	r0, r3
 800d96e:	f000 f8e1 	bl	800db34 <RCC_GetPCLK1ClockFreq>
 800d972:	6178      	str	r0, [r7, #20]
      break;
 800d974:	e043      	b.n	800d9fe <LL_RCC_GetUSARTClockFreq+0x196>

    case LL_RCC_USART16_CLKSOURCE_PLL2Q:
    case LL_RCC_USART234578_CLKSOURCE_PLL2Q:
      if (LL_RCC_PLL2_IsReady() != 0U)
 800d976:	f7ff fbf3 	bl	800d160 <LL_RCC_PLL2_IsReady>
 800d97a:	4603      	mov	r3, r0
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d035      	beq.n	800d9ec <LL_RCC_GetUSARTClockFreq+0x184>
      {
        LL_RCC_GetPLL2ClockFreq(&PLL_Clocks);
 800d980:	f107 0308 	add.w	r3, r7, #8
 800d984:	4618      	mov	r0, r3
 800d986:	f7ff fdfd 	bl	800d584 <LL_RCC_GetPLL2ClockFreq>
        usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 800d98a:	68fb      	ldr	r3, [r7, #12]
 800d98c:	617b      	str	r3, [r7, #20]
      }
      break;
 800d98e:	e02d      	b.n	800d9ec <LL_RCC_GetUSARTClockFreq+0x184>

    case LL_RCC_USART16_CLKSOURCE_PLL3Q:
    case LL_RCC_USART234578_CLKSOURCE_PLL3Q:
      if (LL_RCC_PLL3_IsReady() != 0U)
 800d990:	f7ff fca2 	bl	800d2d8 <LL_RCC_PLL3_IsReady>
 800d994:	4603      	mov	r3, r0
 800d996:	2b00      	cmp	r3, #0
 800d998:	d02a      	beq.n	800d9f0 <LL_RCC_GetUSARTClockFreq+0x188>
      {
        LL_RCC_GetPLL3ClockFreq(&PLL_Clocks);
 800d99a:	f107 0308 	add.w	r3, r7, #8
 800d99e:	4618      	mov	r0, r3
 800d9a0:	f7ff fe88 	bl	800d6b4 <LL_RCC_GetPLL3ClockFreq>
        usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 800d9a4:	68fb      	ldr	r3, [r7, #12]
 800d9a6:	617b      	str	r3, [r7, #20]
      }
      break;
 800d9a8:	e022      	b.n	800d9f0 <LL_RCC_GetUSARTClockFreq+0x188>

    case LL_RCC_USART16_CLKSOURCE_HSI:
    case LL_RCC_USART234578_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
 800d9aa:	f7ff fa65 	bl	800ce78 <LL_RCC_HSI_IsReady>
 800d9ae:	4603      	mov	r3, r0
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d01f      	beq.n	800d9f4 <LL_RCC_GetUSARTClockFreq+0x18c>
      {
        usart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider()>> RCC_CR_HSIDIV_Pos);
 800d9b4:	f7ff fa72 	bl	800ce9c <LL_RCC_HSI_GetDivider>
 800d9b8:	4603      	mov	r3, r0
 800d9ba:	08db      	lsrs	r3, r3, #3
 800d9bc:	4a1f      	ldr	r2, [pc, #124]	; (800da3c <LL_RCC_GetUSARTClockFreq+0x1d4>)
 800d9be:	fa22 f303 	lsr.w	r3, r2, r3
 800d9c2:	617b      	str	r3, [r7, #20]
      }
      break;
 800d9c4:	e016      	b.n	800d9f4 <LL_RCC_GetUSARTClockFreq+0x18c>

    case LL_RCC_USART16_CLKSOURCE_CSI:
    case LL_RCC_USART234578_CLKSOURCE_CSI:
      if (LL_RCC_CSI_IsReady() != 0U)
 800d9c6:	f7ff fa77 	bl	800ceb8 <LL_RCC_CSI_IsReady>
 800d9ca:	4603      	mov	r3, r0
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d013      	beq.n	800d9f8 <LL_RCC_GetUSARTClockFreq+0x190>
      {
        usart_frequency = CSI_VALUE;
 800d9d0:	4b1b      	ldr	r3, [pc, #108]	; (800da40 <LL_RCC_GetUSARTClockFreq+0x1d8>)
 800d9d2:	617b      	str	r3, [r7, #20]
      }
      break;
 800d9d4:	e010      	b.n	800d9f8 <LL_RCC_GetUSARTClockFreq+0x190>

    case LL_RCC_USART16_CLKSOURCE_LSE:
    case LL_RCC_USART234578_CLKSOURCE_LSE:
      if (LL_RCC_LSE_IsReady() != 0U)
 800d9d6:	f7ff fa83 	bl	800cee0 <LL_RCC_LSE_IsReady>
 800d9da:	4603      	mov	r3, r0
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	d00d      	beq.n	800d9fc <LL_RCC_GetUSARTClockFreq+0x194>
      {
        usart_frequency = LSE_VALUE;
 800d9e0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d9e4:	617b      	str	r3, [r7, #20]
      }
      break;
 800d9e6:	e009      	b.n	800d9fc <LL_RCC_GetUSARTClockFreq+0x194>

    default:
      /* Kernel clock disabled */
      break;
 800d9e8:	bf00      	nop
 800d9ea:	e008      	b.n	800d9fe <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 800d9ec:	bf00      	nop
 800d9ee:	e006      	b.n	800d9fe <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 800d9f0:	bf00      	nop
 800d9f2:	e004      	b.n	800d9fe <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 800d9f4:	bf00      	nop
 800d9f6:	e002      	b.n	800d9fe <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 800d9f8:	bf00      	nop
 800d9fa:	e000      	b.n	800d9fe <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 800d9fc:	bf00      	nop
  }

  return usart_frequency;
 800d9fe:	697b      	ldr	r3, [r7, #20]
}
 800da00:	4618      	mov	r0, r3
 800da02:	371c      	adds	r7, #28
 800da04:	46bd      	mov	sp, r7
 800da06:	bd90      	pop	{r4, r7, pc}
 800da08:	07050308 	.word	0x07050308
 800da0c:	07050008 	.word	0x07050008
 800da10:	07040308 	.word	0x07040308
 800da14:	07040008 	.word	0x07040008
 800da18:	07030308 	.word	0x07030308
 800da1c:	07030008 	.word	0x07030008
 800da20:	07020308 	.word	0x07020308
 800da24:	07020008 	.word	0x07020008
 800da28:	07010308 	.word	0x07010308
 800da2c:	07010008 	.word	0x07010008
 800da30:	07000008 	.word	0x07000008
 800da34:	07000308 	.word	0x07000308
 800da38:	0800e9ac 	.word	0x0800e9ac
 800da3c:	03d09000 	.word	0x03d09000
 800da40:	003d0900 	.word	0x003d0900

0800da44 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 800da44:	b580      	push	{r7, lr}
 800da46:	b084      	sub	sp, #16
 800da48:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 800da4a:	2300      	movs	r3, #0
 800da4c:	60fb      	str	r3, [r7, #12]
  LL_PLL_ClocksTypeDef PLL_Clocks;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800da4e:	f7ff fa59 	bl	800cf04 <LL_RCC_GetSysClkSource>
 800da52:	4603      	mov	r3, r0
 800da54:	2b18      	cmp	r3, #24
 800da56:	d84b      	bhi.n	800daf0 <RCC_GetSystemClockFreq+0xac>
 800da58:	a201      	add	r2, pc, #4	; (adr r2, 800da60 <RCC_GetSystemClockFreq+0x1c>)
 800da5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da5e:	bf00      	nop
 800da60:	0800dac5 	.word	0x0800dac5
 800da64:	0800daf1 	.word	0x0800daf1
 800da68:	0800daf1 	.word	0x0800daf1
 800da6c:	0800daf1 	.word	0x0800daf1
 800da70:	0800daf1 	.word	0x0800daf1
 800da74:	0800daf1 	.word	0x0800daf1
 800da78:	0800daf1 	.word	0x0800daf1
 800da7c:	0800daf1 	.word	0x0800daf1
 800da80:	0800dad7 	.word	0x0800dad7
 800da84:	0800daf1 	.word	0x0800daf1
 800da88:	0800daf1 	.word	0x0800daf1
 800da8c:	0800daf1 	.word	0x0800daf1
 800da90:	0800daf1 	.word	0x0800daf1
 800da94:	0800daf1 	.word	0x0800daf1
 800da98:	0800daf1 	.word	0x0800daf1
 800da9c:	0800daf1 	.word	0x0800daf1
 800daa0:	0800dadd 	.word	0x0800dadd
 800daa4:	0800daf1 	.word	0x0800daf1
 800daa8:	0800daf1 	.word	0x0800daf1
 800daac:	0800daf1 	.word	0x0800daf1
 800dab0:	0800daf1 	.word	0x0800daf1
 800dab4:	0800daf1 	.word	0x0800daf1
 800dab8:	0800daf1 	.word	0x0800daf1
 800dabc:	0800daf1 	.word	0x0800daf1
 800dac0:	0800dae3 	.word	0x0800dae3
  {
    /* No check on Ready: Won't be selected by hardware if not */
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:
      frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider()>> RCC_CR_HSIDIV_Pos);
 800dac4:	f7ff f9ea 	bl	800ce9c <LL_RCC_HSI_GetDivider>
 800dac8:	4603      	mov	r3, r0
 800daca:	08db      	lsrs	r3, r3, #3
 800dacc:	4a0b      	ldr	r2, [pc, #44]	; (800dafc <RCC_GetSystemClockFreq+0xb8>)
 800dace:	fa22 f303 	lsr.w	r3, r2, r3
 800dad2:	60fb      	str	r3, [r7, #12]
      break;
 800dad4:	e00d      	b.n	800daf2 <RCC_GetSystemClockFreq+0xae>

    case LL_RCC_SYS_CLKSOURCE_STATUS_CSI:
      frequency = CSI_VALUE;
 800dad6:	4b0a      	ldr	r3, [pc, #40]	; (800db00 <RCC_GetSystemClockFreq+0xbc>)
 800dad8:	60fb      	str	r3, [r7, #12]
      break;
 800dada:	e00a      	b.n	800daf2 <RCC_GetSystemClockFreq+0xae>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:
      frequency = HSE_VALUE;
 800dadc:	4b09      	ldr	r3, [pc, #36]	; (800db04 <RCC_GetSystemClockFreq+0xc0>)
 800dade:	60fb      	str	r3, [r7, #12]
      break;
 800dae0:	e007      	b.n	800daf2 <RCC_GetSystemClockFreq+0xae>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL1:
      LL_RCC_GetPLL1ClockFreq(&PLL_Clocks);
 800dae2:	463b      	mov	r3, r7
 800dae4:	4618      	mov	r0, r3
 800dae6:	f7ff fcb5 	bl	800d454 <LL_RCC_GetPLL1ClockFreq>
      frequency = PLL_Clocks.PLL_P_Frequency;
 800daea:	683b      	ldr	r3, [r7, #0]
 800daec:	60fb      	str	r3, [r7, #12]
      break;
 800daee:	e000      	b.n	800daf2 <RCC_GetSystemClockFreq+0xae>

    default:
      /* Nothing to do */
      break;
 800daf0:	bf00      	nop
  }

  return frequency;
 800daf2:	68fb      	ldr	r3, [r7, #12]
}
 800daf4:	4618      	mov	r0, r3
 800daf6:	3710      	adds	r7, #16
 800daf8:	46bd      	mov	sp, r7
 800dafa:	bd80      	pop	{r7, pc}
 800dafc:	03d09000 	.word	0x03d09000
 800db00:	003d0900 	.word	0x003d0900
 800db04:	007a1200 	.word	0x007a1200

0800db08 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800db08:	b580      	push	{r7, lr}
 800db0a:	b082      	sub	sp, #8
 800db0c:	af00      	add	r7, sp, #0
 800db0e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800db10:	f7ff fa14 	bl	800cf3c <LL_RCC_GetAHBPrescaler>
 800db14:	4603      	mov	r3, r0
 800db16:	f003 030f 	and.w	r3, r3, #15
 800db1a:	4a05      	ldr	r2, [pc, #20]	; (800db30 <RCC_GetHCLKClockFreq+0x28>)
 800db1c:	5cd3      	ldrb	r3, [r2, r3]
 800db1e:	f003 031f 	and.w	r3, r3, #31
 800db22:	687a      	ldr	r2, [r7, #4]
 800db24:	fa22 f303 	lsr.w	r3, r2, r3
}
 800db28:	4618      	mov	r0, r3
 800db2a:	3708      	adds	r7, #8
 800db2c:	46bd      	mov	sp, r7
 800db2e:	bd80      	pop	{r7, pc}
 800db30:	0800e9ac 	.word	0x0800e9ac

0800db34 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800db34:	b580      	push	{r7, lr}
 800db36:	b082      	sub	sp, #8
 800db38:	af00      	add	r7, sp, #0
 800db3a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800db3c:	f7ff fa0c 	bl	800cf58 <LL_RCC_GetAPB1Prescaler>
 800db40:	4603      	mov	r3, r0
 800db42:	091b      	lsrs	r3, r3, #4
 800db44:	f003 0307 	and.w	r3, r3, #7
 800db48:	4a05      	ldr	r2, [pc, #20]	; (800db60 <RCC_GetPCLK1ClockFreq+0x2c>)
 800db4a:	5cd3      	ldrb	r3, [r2, r3]
 800db4c:	f003 031f 	and.w	r3, r3, #31
 800db50:	687a      	ldr	r2, [r7, #4]
 800db52:	fa22 f303 	lsr.w	r3, r2, r3
}
 800db56:	4618      	mov	r0, r3
 800db58:	3708      	adds	r7, #8
 800db5a:	46bd      	mov	sp, r7
 800db5c:	bd80      	pop	{r7, pc}
 800db5e:	bf00      	nop
 800db60:	0800e9ac 	.word	0x0800e9ac

0800db64 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800db64:	b580      	push	{r7, lr}
 800db66:	b082      	sub	sp, #8
 800db68:	af00      	add	r7, sp, #0
 800db6a:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 800db6c:	f7ff fa02 	bl	800cf74 <LL_RCC_GetAPB2Prescaler>
 800db70:	4603      	mov	r3, r0
 800db72:	0a1b      	lsrs	r3, r3, #8
 800db74:	f003 0307 	and.w	r3, r3, #7
 800db78:	4a05      	ldr	r2, [pc, #20]	; (800db90 <RCC_GetPCLK2ClockFreq+0x2c>)
 800db7a:	5cd3      	ldrb	r3, [r2, r3]
 800db7c:	f003 031f 	and.w	r3, r3, #31
 800db80:	687a      	ldr	r2, [r7, #4]
 800db82:	fa22 f303 	lsr.w	r3, r2, r3
}
 800db86:	4618      	mov	r0, r3
 800db88:	3708      	adds	r7, #8
 800db8a:	46bd      	mov	sp, r7
 800db8c:	bd80      	pop	{r7, pc}
 800db8e:	bf00      	nop
 800db90:	0800e9ac 	.word	0x0800e9ac

0800db94 <LL_TIM_SetPrescaler>:
{
 800db94:	b480      	push	{r7}
 800db96:	b083      	sub	sp, #12
 800db98:	af00      	add	r7, sp, #0
 800db9a:	6078      	str	r0, [r7, #4]
 800db9c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	683a      	ldr	r2, [r7, #0]
 800dba2:	629a      	str	r2, [r3, #40]	; 0x28
}
 800dba4:	bf00      	nop
 800dba6:	370c      	adds	r7, #12
 800dba8:	46bd      	mov	sp, r7
 800dbaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbae:	4770      	bx	lr

0800dbb0 <LL_TIM_SetAutoReload>:
{
 800dbb0:	b480      	push	{r7}
 800dbb2:	b083      	sub	sp, #12
 800dbb4:	af00      	add	r7, sp, #0
 800dbb6:	6078      	str	r0, [r7, #4]
 800dbb8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	683a      	ldr	r2, [r7, #0]
 800dbbe:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800dbc0:	bf00      	nop
 800dbc2:	370c      	adds	r7, #12
 800dbc4:	46bd      	mov	sp, r7
 800dbc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbca:	4770      	bx	lr

0800dbcc <LL_TIM_SetRepetitionCounter>:
{
 800dbcc:	b480      	push	{r7}
 800dbce:	b083      	sub	sp, #12
 800dbd0:	af00      	add	r7, sp, #0
 800dbd2:	6078      	str	r0, [r7, #4]
 800dbd4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	683a      	ldr	r2, [r7, #0]
 800dbda:	631a      	str	r2, [r3, #48]	; 0x30
}
 800dbdc:	bf00      	nop
 800dbde:	370c      	adds	r7, #12
 800dbe0:	46bd      	mov	sp, r7
 800dbe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbe6:	4770      	bx	lr

0800dbe8 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800dbe8:	b480      	push	{r7}
 800dbea:	b083      	sub	sp, #12
 800dbec:	af00      	add	r7, sp, #0
 800dbee:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	695b      	ldr	r3, [r3, #20]
 800dbf4:	f043 0201 	orr.w	r2, r3, #1
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	615a      	str	r2, [r3, #20]
}
 800dbfc:	bf00      	nop
 800dbfe:	370c      	adds	r7, #12
 800dc00:	46bd      	mov	sp, r7
 800dc02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc06:	4770      	bx	lr

0800dc08 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800dc08:	b580      	push	{r7, lr}
 800dc0a:	b084      	sub	sp, #16
 800dc0c:	af00      	add	r7, sp, #0
 800dc0e:	6078      	str	r0, [r7, #4]
 800dc10:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	681b      	ldr	r3, [r3, #0]
 800dc16:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	4a3d      	ldr	r2, [pc, #244]	; (800dd10 <LL_TIM_Init+0x108>)
 800dc1c:	4293      	cmp	r3, r2
 800dc1e:	d013      	beq.n	800dc48 <LL_TIM_Init+0x40>
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dc26:	d00f      	beq.n	800dc48 <LL_TIM_Init+0x40>
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	4a3a      	ldr	r2, [pc, #232]	; (800dd14 <LL_TIM_Init+0x10c>)
 800dc2c:	4293      	cmp	r3, r2
 800dc2e:	d00b      	beq.n	800dc48 <LL_TIM_Init+0x40>
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	4a39      	ldr	r2, [pc, #228]	; (800dd18 <LL_TIM_Init+0x110>)
 800dc34:	4293      	cmp	r3, r2
 800dc36:	d007      	beq.n	800dc48 <LL_TIM_Init+0x40>
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	4a38      	ldr	r2, [pc, #224]	; (800dd1c <LL_TIM_Init+0x114>)
 800dc3c:	4293      	cmp	r3, r2
 800dc3e:	d003      	beq.n	800dc48 <LL_TIM_Init+0x40>
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	4a37      	ldr	r2, [pc, #220]	; (800dd20 <LL_TIM_Init+0x118>)
 800dc44:	4293      	cmp	r3, r2
 800dc46:	d106      	bne.n	800dc56 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800dc48:	68fb      	ldr	r3, [r7, #12]
 800dc4a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800dc4e:	683b      	ldr	r3, [r7, #0]
 800dc50:	685b      	ldr	r3, [r3, #4]
 800dc52:	4313      	orrs	r3, r2
 800dc54:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	4a2d      	ldr	r2, [pc, #180]	; (800dd10 <LL_TIM_Init+0x108>)
 800dc5a:	4293      	cmp	r3, r2
 800dc5c:	d01f      	beq.n	800dc9e <LL_TIM_Init+0x96>
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dc64:	d01b      	beq.n	800dc9e <LL_TIM_Init+0x96>
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	4a2a      	ldr	r2, [pc, #168]	; (800dd14 <LL_TIM_Init+0x10c>)
 800dc6a:	4293      	cmp	r3, r2
 800dc6c:	d017      	beq.n	800dc9e <LL_TIM_Init+0x96>
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	4a29      	ldr	r2, [pc, #164]	; (800dd18 <LL_TIM_Init+0x110>)
 800dc72:	4293      	cmp	r3, r2
 800dc74:	d013      	beq.n	800dc9e <LL_TIM_Init+0x96>
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	4a28      	ldr	r2, [pc, #160]	; (800dd1c <LL_TIM_Init+0x114>)
 800dc7a:	4293      	cmp	r3, r2
 800dc7c:	d00f      	beq.n	800dc9e <LL_TIM_Init+0x96>
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	4a27      	ldr	r2, [pc, #156]	; (800dd20 <LL_TIM_Init+0x118>)
 800dc82:	4293      	cmp	r3, r2
 800dc84:	d00b      	beq.n	800dc9e <LL_TIM_Init+0x96>
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	4a26      	ldr	r2, [pc, #152]	; (800dd24 <LL_TIM_Init+0x11c>)
 800dc8a:	4293      	cmp	r3, r2
 800dc8c:	d007      	beq.n	800dc9e <LL_TIM_Init+0x96>
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	4a25      	ldr	r2, [pc, #148]	; (800dd28 <LL_TIM_Init+0x120>)
 800dc92:	4293      	cmp	r3, r2
 800dc94:	d003      	beq.n	800dc9e <LL_TIM_Init+0x96>
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	4a24      	ldr	r2, [pc, #144]	; (800dd2c <LL_TIM_Init+0x124>)
 800dc9a:	4293      	cmp	r3, r2
 800dc9c:	d106      	bne.n	800dcac <LL_TIM_Init+0xa4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800dc9e:	68fb      	ldr	r3, [r7, #12]
 800dca0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800dca4:	683b      	ldr	r3, [r7, #0]
 800dca6:	68db      	ldr	r3, [r3, #12]
 800dca8:	4313      	orrs	r3, r2
 800dcaa:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	68fa      	ldr	r2, [r7, #12]
 800dcb0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800dcb2:	683b      	ldr	r3, [r7, #0]
 800dcb4:	689b      	ldr	r3, [r3, #8]
 800dcb6:	4619      	mov	r1, r3
 800dcb8:	6878      	ldr	r0, [r7, #4]
 800dcba:	f7ff ff79 	bl	800dbb0 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800dcbe:	683b      	ldr	r3, [r7, #0]
 800dcc0:	881b      	ldrh	r3, [r3, #0]
 800dcc2:	4619      	mov	r1, r3
 800dcc4:	6878      	ldr	r0, [r7, #4]
 800dcc6:	f7ff ff65 	bl	800db94 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	4a10      	ldr	r2, [pc, #64]	; (800dd10 <LL_TIM_Init+0x108>)
 800dcce:	4293      	cmp	r3, r2
 800dcd0:	d00f      	beq.n	800dcf2 <LL_TIM_Init+0xea>
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	4a12      	ldr	r2, [pc, #72]	; (800dd20 <LL_TIM_Init+0x118>)
 800dcd6:	4293      	cmp	r3, r2
 800dcd8:	d00b      	beq.n	800dcf2 <LL_TIM_Init+0xea>
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	4a11      	ldr	r2, [pc, #68]	; (800dd24 <LL_TIM_Init+0x11c>)
 800dcde:	4293      	cmp	r3, r2
 800dce0:	d007      	beq.n	800dcf2 <LL_TIM_Init+0xea>
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	4a10      	ldr	r2, [pc, #64]	; (800dd28 <LL_TIM_Init+0x120>)
 800dce6:	4293      	cmp	r3, r2
 800dce8:	d003      	beq.n	800dcf2 <LL_TIM_Init+0xea>
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	4a0f      	ldr	r2, [pc, #60]	; (800dd2c <LL_TIM_Init+0x124>)
 800dcee:	4293      	cmp	r3, r2
 800dcf0:	d105      	bne.n	800dcfe <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800dcf2:	683b      	ldr	r3, [r7, #0]
 800dcf4:	691b      	ldr	r3, [r3, #16]
 800dcf6:	4619      	mov	r1, r3
 800dcf8:	6878      	ldr	r0, [r7, #4]
 800dcfa:	f7ff ff67 	bl	800dbcc <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800dcfe:	6878      	ldr	r0, [r7, #4]
 800dd00:	f7ff ff72 	bl	800dbe8 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800dd04:	2300      	movs	r3, #0
}
 800dd06:	4618      	mov	r0, r3
 800dd08:	3710      	adds	r7, #16
 800dd0a:	46bd      	mov	sp, r7
 800dd0c:	bd80      	pop	{r7, pc}
 800dd0e:	bf00      	nop
 800dd10:	40010000 	.word	0x40010000
 800dd14:	40000400 	.word	0x40000400
 800dd18:	40000800 	.word	0x40000800
 800dd1c:	40000c00 	.word	0x40000c00
 800dd20:	40010400 	.word	0x40010400
 800dd24:	40014000 	.word	0x40014000
 800dd28:	40014400 	.word	0x40014400
 800dd2c:	40014800 	.word	0x40014800

0800dd30 <LL_USART_IsEnabled>:
{
 800dd30:	b480      	push	{r7}
 800dd32:	b083      	sub	sp, #12
 800dd34:	af00      	add	r7, sp, #0
 800dd36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	681b      	ldr	r3, [r3, #0]
 800dd3c:	f003 0301 	and.w	r3, r3, #1
 800dd40:	2b01      	cmp	r3, #1
 800dd42:	d101      	bne.n	800dd48 <LL_USART_IsEnabled+0x18>
 800dd44:	2301      	movs	r3, #1
 800dd46:	e000      	b.n	800dd4a <LL_USART_IsEnabled+0x1a>
 800dd48:	2300      	movs	r3, #0
}
 800dd4a:	4618      	mov	r0, r3
 800dd4c:	370c      	adds	r7, #12
 800dd4e:	46bd      	mov	sp, r7
 800dd50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd54:	4770      	bx	lr

0800dd56 <LL_USART_SetPrescaler>:
{
 800dd56:	b480      	push	{r7}
 800dd58:	b083      	sub	sp, #12
 800dd5a:	af00      	add	r7, sp, #0
 800dd5c:	6078      	str	r0, [r7, #4]
 800dd5e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd64:	f023 030f 	bic.w	r3, r3, #15
 800dd68:	683a      	ldr	r2, [r7, #0]
 800dd6a:	b292      	uxth	r2, r2
 800dd6c:	431a      	orrs	r2, r3
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800dd72:	bf00      	nop
 800dd74:	370c      	adds	r7, #12
 800dd76:	46bd      	mov	sp, r7
 800dd78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd7c:	4770      	bx	lr

0800dd7e <LL_USART_SetStopBitsLength>:
{
 800dd7e:	b480      	push	{r7}
 800dd80:	b083      	sub	sp, #12
 800dd82:	af00      	add	r7, sp, #0
 800dd84:	6078      	str	r0, [r7, #4]
 800dd86:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	685b      	ldr	r3, [r3, #4]
 800dd8c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800dd90:	683b      	ldr	r3, [r7, #0]
 800dd92:	431a      	orrs	r2, r3
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	605a      	str	r2, [r3, #4]
}
 800dd98:	bf00      	nop
 800dd9a:	370c      	adds	r7, #12
 800dd9c:	46bd      	mov	sp, r7
 800dd9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dda2:	4770      	bx	lr

0800dda4 <LL_USART_SetHWFlowCtrl>:
{
 800dda4:	b480      	push	{r7}
 800dda6:	b083      	sub	sp, #12
 800dda8:	af00      	add	r7, sp, #0
 800ddaa:	6078      	str	r0, [r7, #4]
 800ddac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	689b      	ldr	r3, [r3, #8]
 800ddb2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800ddb6:	683b      	ldr	r3, [r7, #0]
 800ddb8:	431a      	orrs	r2, r3
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	609a      	str	r2, [r3, #8]
}
 800ddbe:	bf00      	nop
 800ddc0:	370c      	adds	r7, #12
 800ddc2:	46bd      	mov	sp, r7
 800ddc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddc8:	4770      	bx	lr
	...

0800ddcc <LL_USART_SetBaudRate>:
{
 800ddcc:	b480      	push	{r7}
 800ddce:	b087      	sub	sp, #28
 800ddd0:	af00      	add	r7, sp, #0
 800ddd2:	60f8      	str	r0, [r7, #12]
 800ddd4:	60b9      	str	r1, [r7, #8]
 800ddd6:	607a      	str	r2, [r7, #4]
 800ddd8:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	2b0b      	cmp	r3, #11
 800ddde:	d83c      	bhi.n	800de5a <LL_USART_SetBaudRate+0x8e>
  else if (BaudRate == 0U)
 800dde0:	6a3b      	ldr	r3, [r7, #32]
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d039      	beq.n	800de5a <LL_USART_SetBaudRate+0x8e>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 800dde6:	683b      	ldr	r3, [r7, #0]
 800dde8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ddec:	d122      	bne.n	800de34 <LL_USART_SetBaudRate+0x68>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	b2db      	uxtb	r3, r3
 800ddf2:	461a      	mov	r2, r3
 800ddf4:	4b1c      	ldr	r3, [pc, #112]	; (800de68 <LL_USART_SetBaudRate+0x9c>)
 800ddf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ddfa:	68ba      	ldr	r2, [r7, #8]
 800ddfc:	fbb2 f3f3 	udiv	r3, r2, r3
 800de00:	005a      	lsls	r2, r3, #1
 800de02:	6a3b      	ldr	r3, [r7, #32]
 800de04:	085b      	lsrs	r3, r3, #1
 800de06:	441a      	add	r2, r3
 800de08:	6a3b      	ldr	r3, [r7, #32]
 800de0a:	fbb2 f3f3 	udiv	r3, r2, r3
 800de0e:	b29b      	uxth	r3, r3
 800de10:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 800de12:	697a      	ldr	r2, [r7, #20]
 800de14:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 800de18:	4013      	ands	r3, r2
 800de1a:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800de1c:	697b      	ldr	r3, [r7, #20]
 800de1e:	085b      	lsrs	r3, r3, #1
 800de20:	b29b      	uxth	r3, r3
 800de22:	f003 0307 	and.w	r3, r3, #7
 800de26:	693a      	ldr	r2, [r7, #16]
 800de28:	4313      	orrs	r3, r2
 800de2a:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 800de2c:	68fb      	ldr	r3, [r7, #12]
 800de2e:	693a      	ldr	r2, [r7, #16]
 800de30:	60da      	str	r2, [r3, #12]
}
 800de32:	e012      	b.n	800de5a <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	b2db      	uxtb	r3, r3
 800de38:	461a      	mov	r2, r3
 800de3a:	4b0b      	ldr	r3, [pc, #44]	; (800de68 <LL_USART_SetBaudRate+0x9c>)
 800de3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800de40:	68ba      	ldr	r2, [r7, #8]
 800de42:	fbb2 f2f3 	udiv	r2, r2, r3
 800de46:	6a3b      	ldr	r3, [r7, #32]
 800de48:	085b      	lsrs	r3, r3, #1
 800de4a:	441a      	add	r2, r3
 800de4c:	6a3b      	ldr	r3, [r7, #32]
 800de4e:	fbb2 f3f3 	udiv	r3, r2, r3
 800de52:	b29b      	uxth	r3, r3
 800de54:	461a      	mov	r2, r3
 800de56:	68fb      	ldr	r3, [r7, #12]
 800de58:	60da      	str	r2, [r3, #12]
}
 800de5a:	bf00      	nop
 800de5c:	371c      	adds	r7, #28
 800de5e:	46bd      	mov	sp, r7
 800de60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de64:	4770      	bx	lr
 800de66:	bf00      	nop
 800de68:	0800e9bc 	.word	0x0800e9bc

0800de6c <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 800de6c:	b580      	push	{r7, lr}
 800de6e:	b086      	sub	sp, #24
 800de70:	af02      	add	r7, sp, #8
 800de72:	6078      	str	r0, [r7, #4]
 800de74:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800de76:	2301      	movs	r3, #1
 800de78:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800de7a:	2300      	movs	r3, #0
 800de7c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800de7e:	6878      	ldr	r0, [r7, #4]
 800de80:	f7ff ff56 	bl	800dd30 <LL_USART_IsEnabled>
 800de84:	4603      	mov	r3, r0
 800de86:	2b00      	cmp	r3, #0
 800de88:	d17f      	bne.n	800df8a <LL_USART_Init+0x11e>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	681a      	ldr	r2, [r3, #0]
 800de8e:	4b41      	ldr	r3, [pc, #260]	; (800df94 <LL_USART_Init+0x128>)
 800de90:	4013      	ands	r3, r2
 800de92:	683a      	ldr	r2, [r7, #0]
 800de94:	6891      	ldr	r1, [r2, #8]
 800de96:	683a      	ldr	r2, [r7, #0]
 800de98:	6912      	ldr	r2, [r2, #16]
 800de9a:	4311      	orrs	r1, r2
 800de9c:	683a      	ldr	r2, [r7, #0]
 800de9e:	6952      	ldr	r2, [r2, #20]
 800dea0:	4311      	orrs	r1, r2
 800dea2:	683a      	ldr	r2, [r7, #0]
 800dea4:	69d2      	ldr	r2, [r2, #28]
 800dea6:	430a      	orrs	r2, r1
 800dea8:	431a      	orrs	r2, r3
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800deae:	683b      	ldr	r3, [r7, #0]
 800deb0:	68db      	ldr	r3, [r3, #12]
 800deb2:	4619      	mov	r1, r3
 800deb4:	6878      	ldr	r0, [r7, #4]
 800deb6:	f7ff ff62 	bl	800dd7e <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800deba:	683b      	ldr	r3, [r7, #0]
 800debc:	699b      	ldr	r3, [r3, #24]
 800debe:	4619      	mov	r1, r3
 800dec0:	6878      	ldr	r0, [r7, #4]
 800dec2:	f7ff ff6f 	bl	800dda4 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	4a33      	ldr	r2, [pc, #204]	; (800df98 <LL_USART_Init+0x12c>)
 800deca:	4293      	cmp	r3, r2
 800decc:	d104      	bne.n	800ded8 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART16_CLKSOURCE);
 800dece:	4833      	ldr	r0, [pc, #204]	; (800df9c <LL_USART_Init+0x130>)
 800ded0:	f7ff fcca 	bl	800d868 <LL_RCC_GetUSARTClockFreq>
 800ded4:	60b8      	str	r0, [r7, #8]
 800ded6:	e03d      	b.n	800df54 <LL_USART_Init+0xe8>
    }
    else if (USARTx == USART2)
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	4a31      	ldr	r2, [pc, #196]	; (800dfa0 <LL_USART_Init+0x134>)
 800dedc:	4293      	cmp	r3, r2
 800dede:	d104      	bne.n	800deea <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 800dee0:	4830      	ldr	r0, [pc, #192]	; (800dfa4 <LL_USART_Init+0x138>)
 800dee2:	f7ff fcc1 	bl	800d868 <LL_RCC_GetUSARTClockFreq>
 800dee6:	60b8      	str	r0, [r7, #8]
 800dee8:	e034      	b.n	800df54 <LL_USART_Init+0xe8>
    }
    else if (USARTx == USART3)
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	4a2e      	ldr	r2, [pc, #184]	; (800dfa8 <LL_USART_Init+0x13c>)
 800deee:	4293      	cmp	r3, r2
 800def0:	d104      	bne.n	800defc <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 800def2:	482c      	ldr	r0, [pc, #176]	; (800dfa4 <LL_USART_Init+0x138>)
 800def4:	f7ff fcb8 	bl	800d868 <LL_RCC_GetUSARTClockFreq>
 800def8:	60b8      	str	r0, [r7, #8]
 800defa:	e02b      	b.n	800df54 <LL_USART_Init+0xe8>
    }
    else if (USARTx == UART4)
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	4a2b      	ldr	r2, [pc, #172]	; (800dfac <LL_USART_Init+0x140>)
 800df00:	4293      	cmp	r3, r2
 800df02:	d104      	bne.n	800df0e <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 800df04:	4827      	ldr	r0, [pc, #156]	; (800dfa4 <LL_USART_Init+0x138>)
 800df06:	f7ff fcaf 	bl	800d868 <LL_RCC_GetUSARTClockFreq>
 800df0a:	60b8      	str	r0, [r7, #8]
 800df0c:	e022      	b.n	800df54 <LL_USART_Init+0xe8>
    }
    else if (USARTx == UART5)
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	4a27      	ldr	r2, [pc, #156]	; (800dfb0 <LL_USART_Init+0x144>)
 800df12:	4293      	cmp	r3, r2
 800df14:	d104      	bne.n	800df20 <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 800df16:	4823      	ldr	r0, [pc, #140]	; (800dfa4 <LL_USART_Init+0x138>)
 800df18:	f7ff fca6 	bl	800d868 <LL_RCC_GetUSARTClockFreq>
 800df1c:	60b8      	str	r0, [r7, #8]
 800df1e:	e019      	b.n	800df54 <LL_USART_Init+0xe8>
    }
    else if (USARTx == USART6)
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	4a24      	ldr	r2, [pc, #144]	; (800dfb4 <LL_USART_Init+0x148>)
 800df24:	4293      	cmp	r3, r2
 800df26:	d104      	bne.n	800df32 <LL_USART_Init+0xc6>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART16_CLKSOURCE);
 800df28:	481c      	ldr	r0, [pc, #112]	; (800df9c <LL_USART_Init+0x130>)
 800df2a:	f7ff fc9d 	bl	800d868 <LL_RCC_GetUSARTClockFreq>
 800df2e:	60b8      	str	r0, [r7, #8]
 800df30:	e010      	b.n	800df54 <LL_USART_Init+0xe8>
    }
    else if (USARTx == UART7)
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	4a20      	ldr	r2, [pc, #128]	; (800dfb8 <LL_USART_Init+0x14c>)
 800df36:	4293      	cmp	r3, r2
 800df38:	d104      	bne.n	800df44 <LL_USART_Init+0xd8>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 800df3a:	481a      	ldr	r0, [pc, #104]	; (800dfa4 <LL_USART_Init+0x138>)
 800df3c:	f7ff fc94 	bl	800d868 <LL_RCC_GetUSARTClockFreq>
 800df40:	60b8      	str	r0, [r7, #8]
 800df42:	e007      	b.n	800df54 <LL_USART_Init+0xe8>
    }
    else if (USARTx == UART8)
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	4a1d      	ldr	r2, [pc, #116]	; (800dfbc <LL_USART_Init+0x150>)
 800df48:	4293      	cmp	r3, r2
 800df4a:	d103      	bne.n	800df54 <LL_USART_Init+0xe8>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 800df4c:	4815      	ldr	r0, [pc, #84]	; (800dfa4 <LL_USART_Init+0x138>)
 800df4e:	f7ff fc8b 	bl	800d868 <LL_RCC_GetUSARTClockFreq>
 800df52:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800df54:	68bb      	ldr	r3, [r7, #8]
 800df56:	2b00      	cmp	r3, #0
 800df58:	d011      	beq.n	800df7e <LL_USART_Init+0x112>
        && (USART_InitStruct->BaudRate != 0U))
 800df5a:	683b      	ldr	r3, [r7, #0]
 800df5c:	685b      	ldr	r3, [r3, #4]
 800df5e:	2b00      	cmp	r3, #0
 800df60:	d00d      	beq.n	800df7e <LL_USART_Init+0x112>
    {
      status = SUCCESS;
 800df62:	2300      	movs	r3, #0
 800df64:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 800df66:	683b      	ldr	r3, [r7, #0]
 800df68:	681a      	ldr	r2, [r3, #0]
 800df6a:	683b      	ldr	r3, [r7, #0]
 800df6c:	69d9      	ldr	r1, [r3, #28]
 800df6e:	683b      	ldr	r3, [r7, #0]
 800df70:	685b      	ldr	r3, [r3, #4]
 800df72:	9300      	str	r3, [sp, #0]
 800df74:	460b      	mov	r3, r1
 800df76:	68b9      	ldr	r1, [r7, #8]
 800df78:	6878      	ldr	r0, [r7, #4]
 800df7a:	f7ff ff27 	bl	800ddcc <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 800df7e:	683b      	ldr	r3, [r7, #0]
 800df80:	681b      	ldr	r3, [r3, #0]
 800df82:	4619      	mov	r1, r3
 800df84:	6878      	ldr	r0, [r7, #4]
 800df86:	f7ff fee6 	bl	800dd56 <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800df8a:	7bfb      	ldrb	r3, [r7, #15]
}
 800df8c:	4618      	mov	r0, r3
 800df8e:	3710      	adds	r7, #16
 800df90:	46bd      	mov	sp, r7
 800df92:	bd80      	pop	{r7, pc}
 800df94:	efff69f3 	.word	0xefff69f3
 800df98:	40011000 	.word	0x40011000
 800df9c:	07000308 	.word	0x07000308
 800dfa0:	40004400 	.word	0x40004400
 800dfa4:	07000008 	.word	0x07000008
 800dfa8:	40004800 	.word	0x40004800
 800dfac:	40004c00 	.word	0x40004c00
 800dfb0:	40005000 	.word	0x40005000
 800dfb4:	40011400 	.word	0x40011400
 800dfb8:	40007800 	.word	0x40007800
 800dfbc:	40007c00 	.word	0x40007c00

0800dfc0 <__errno>:
 800dfc0:	4b01      	ldr	r3, [pc, #4]	; (800dfc8 <__errno+0x8>)
 800dfc2:	6818      	ldr	r0, [r3, #0]
 800dfc4:	4770      	bx	lr
 800dfc6:	bf00      	nop
 800dfc8:	24009154 	.word	0x24009154

0800dfcc <__libc_init_array>:
 800dfcc:	b570      	push	{r4, r5, r6, lr}
 800dfce:	4d0d      	ldr	r5, [pc, #52]	; (800e004 <__libc_init_array+0x38>)
 800dfd0:	4c0d      	ldr	r4, [pc, #52]	; (800e008 <__libc_init_array+0x3c>)
 800dfd2:	1b64      	subs	r4, r4, r5
 800dfd4:	10a4      	asrs	r4, r4, #2
 800dfd6:	2600      	movs	r6, #0
 800dfd8:	42a6      	cmp	r6, r4
 800dfda:	d109      	bne.n	800dff0 <__libc_init_array+0x24>
 800dfdc:	4d0b      	ldr	r5, [pc, #44]	; (800e00c <__libc_init_array+0x40>)
 800dfde:	4c0c      	ldr	r4, [pc, #48]	; (800e010 <__libc_init_array+0x44>)
 800dfe0:	f000 fc4e 	bl	800e880 <_init>
 800dfe4:	1b64      	subs	r4, r4, r5
 800dfe6:	10a4      	asrs	r4, r4, #2
 800dfe8:	2600      	movs	r6, #0
 800dfea:	42a6      	cmp	r6, r4
 800dfec:	d105      	bne.n	800dffa <__libc_init_array+0x2e>
 800dfee:	bd70      	pop	{r4, r5, r6, pc}
 800dff0:	f855 3b04 	ldr.w	r3, [r5], #4
 800dff4:	4798      	blx	r3
 800dff6:	3601      	adds	r6, #1
 800dff8:	e7ee      	b.n	800dfd8 <__libc_init_array+0xc>
 800dffa:	f855 3b04 	ldr.w	r3, [r5], #4
 800dffe:	4798      	blx	r3
 800e000:	3601      	adds	r6, #1
 800e002:	e7f2      	b.n	800dfea <__libc_init_array+0x1e>
 800e004:	0800ea20 	.word	0x0800ea20
 800e008:	0800ea20 	.word	0x0800ea20
 800e00c:	0800ea20 	.word	0x0800ea20
 800e010:	0800ea24 	.word	0x0800ea24

0800e014 <memset>:
 800e014:	4402      	add	r2, r0
 800e016:	4603      	mov	r3, r0
 800e018:	4293      	cmp	r3, r2
 800e01a:	d100      	bne.n	800e01e <memset+0xa>
 800e01c:	4770      	bx	lr
 800e01e:	f803 1b01 	strb.w	r1, [r3], #1
 800e022:	e7f9      	b.n	800e018 <memset+0x4>

0800e024 <siprintf>:
 800e024:	b40e      	push	{r1, r2, r3}
 800e026:	b500      	push	{lr}
 800e028:	b09c      	sub	sp, #112	; 0x70
 800e02a:	ab1d      	add	r3, sp, #116	; 0x74
 800e02c:	9002      	str	r0, [sp, #8]
 800e02e:	9006      	str	r0, [sp, #24]
 800e030:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e034:	4809      	ldr	r0, [pc, #36]	; (800e05c <siprintf+0x38>)
 800e036:	9107      	str	r1, [sp, #28]
 800e038:	9104      	str	r1, [sp, #16]
 800e03a:	4909      	ldr	r1, [pc, #36]	; (800e060 <siprintf+0x3c>)
 800e03c:	f853 2b04 	ldr.w	r2, [r3], #4
 800e040:	9105      	str	r1, [sp, #20]
 800e042:	6800      	ldr	r0, [r0, #0]
 800e044:	9301      	str	r3, [sp, #4]
 800e046:	a902      	add	r1, sp, #8
 800e048:	f000 f868 	bl	800e11c <_svfiprintf_r>
 800e04c:	9b02      	ldr	r3, [sp, #8]
 800e04e:	2200      	movs	r2, #0
 800e050:	701a      	strb	r2, [r3, #0]
 800e052:	b01c      	add	sp, #112	; 0x70
 800e054:	f85d eb04 	ldr.w	lr, [sp], #4
 800e058:	b003      	add	sp, #12
 800e05a:	4770      	bx	lr
 800e05c:	24009154 	.word	0x24009154
 800e060:	ffff0208 	.word	0xffff0208

0800e064 <__ssputs_r>:
 800e064:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e068:	688e      	ldr	r6, [r1, #8]
 800e06a:	429e      	cmp	r6, r3
 800e06c:	4682      	mov	sl, r0
 800e06e:	460c      	mov	r4, r1
 800e070:	4690      	mov	r8, r2
 800e072:	461f      	mov	r7, r3
 800e074:	d838      	bhi.n	800e0e8 <__ssputs_r+0x84>
 800e076:	898a      	ldrh	r2, [r1, #12]
 800e078:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e07c:	d032      	beq.n	800e0e4 <__ssputs_r+0x80>
 800e07e:	6825      	ldr	r5, [r4, #0]
 800e080:	6909      	ldr	r1, [r1, #16]
 800e082:	eba5 0901 	sub.w	r9, r5, r1
 800e086:	6965      	ldr	r5, [r4, #20]
 800e088:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e08c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e090:	3301      	adds	r3, #1
 800e092:	444b      	add	r3, r9
 800e094:	106d      	asrs	r5, r5, #1
 800e096:	429d      	cmp	r5, r3
 800e098:	bf38      	it	cc
 800e09a:	461d      	movcc	r5, r3
 800e09c:	0553      	lsls	r3, r2, #21
 800e09e:	d531      	bpl.n	800e104 <__ssputs_r+0xa0>
 800e0a0:	4629      	mov	r1, r5
 800e0a2:	f000 fb47 	bl	800e734 <_malloc_r>
 800e0a6:	4606      	mov	r6, r0
 800e0a8:	b950      	cbnz	r0, 800e0c0 <__ssputs_r+0x5c>
 800e0aa:	230c      	movs	r3, #12
 800e0ac:	f8ca 3000 	str.w	r3, [sl]
 800e0b0:	89a3      	ldrh	r3, [r4, #12]
 800e0b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e0b6:	81a3      	strh	r3, [r4, #12]
 800e0b8:	f04f 30ff 	mov.w	r0, #4294967295
 800e0bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e0c0:	6921      	ldr	r1, [r4, #16]
 800e0c2:	464a      	mov	r2, r9
 800e0c4:	f000 fabe 	bl	800e644 <memcpy>
 800e0c8:	89a3      	ldrh	r3, [r4, #12]
 800e0ca:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e0ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e0d2:	81a3      	strh	r3, [r4, #12]
 800e0d4:	6126      	str	r6, [r4, #16]
 800e0d6:	6165      	str	r5, [r4, #20]
 800e0d8:	444e      	add	r6, r9
 800e0da:	eba5 0509 	sub.w	r5, r5, r9
 800e0de:	6026      	str	r6, [r4, #0]
 800e0e0:	60a5      	str	r5, [r4, #8]
 800e0e2:	463e      	mov	r6, r7
 800e0e4:	42be      	cmp	r6, r7
 800e0e6:	d900      	bls.n	800e0ea <__ssputs_r+0x86>
 800e0e8:	463e      	mov	r6, r7
 800e0ea:	4632      	mov	r2, r6
 800e0ec:	6820      	ldr	r0, [r4, #0]
 800e0ee:	4641      	mov	r1, r8
 800e0f0:	f000 fab6 	bl	800e660 <memmove>
 800e0f4:	68a3      	ldr	r3, [r4, #8]
 800e0f6:	6822      	ldr	r2, [r4, #0]
 800e0f8:	1b9b      	subs	r3, r3, r6
 800e0fa:	4432      	add	r2, r6
 800e0fc:	60a3      	str	r3, [r4, #8]
 800e0fe:	6022      	str	r2, [r4, #0]
 800e100:	2000      	movs	r0, #0
 800e102:	e7db      	b.n	800e0bc <__ssputs_r+0x58>
 800e104:	462a      	mov	r2, r5
 800e106:	f000 fb6f 	bl	800e7e8 <_realloc_r>
 800e10a:	4606      	mov	r6, r0
 800e10c:	2800      	cmp	r0, #0
 800e10e:	d1e1      	bne.n	800e0d4 <__ssputs_r+0x70>
 800e110:	6921      	ldr	r1, [r4, #16]
 800e112:	4650      	mov	r0, sl
 800e114:	f000 fabe 	bl	800e694 <_free_r>
 800e118:	e7c7      	b.n	800e0aa <__ssputs_r+0x46>
	...

0800e11c <_svfiprintf_r>:
 800e11c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e120:	4698      	mov	r8, r3
 800e122:	898b      	ldrh	r3, [r1, #12]
 800e124:	061b      	lsls	r3, r3, #24
 800e126:	b09d      	sub	sp, #116	; 0x74
 800e128:	4607      	mov	r7, r0
 800e12a:	460d      	mov	r5, r1
 800e12c:	4614      	mov	r4, r2
 800e12e:	d50e      	bpl.n	800e14e <_svfiprintf_r+0x32>
 800e130:	690b      	ldr	r3, [r1, #16]
 800e132:	b963      	cbnz	r3, 800e14e <_svfiprintf_r+0x32>
 800e134:	2140      	movs	r1, #64	; 0x40
 800e136:	f000 fafd 	bl	800e734 <_malloc_r>
 800e13a:	6028      	str	r0, [r5, #0]
 800e13c:	6128      	str	r0, [r5, #16]
 800e13e:	b920      	cbnz	r0, 800e14a <_svfiprintf_r+0x2e>
 800e140:	230c      	movs	r3, #12
 800e142:	603b      	str	r3, [r7, #0]
 800e144:	f04f 30ff 	mov.w	r0, #4294967295
 800e148:	e0d1      	b.n	800e2ee <_svfiprintf_r+0x1d2>
 800e14a:	2340      	movs	r3, #64	; 0x40
 800e14c:	616b      	str	r3, [r5, #20]
 800e14e:	2300      	movs	r3, #0
 800e150:	9309      	str	r3, [sp, #36]	; 0x24
 800e152:	2320      	movs	r3, #32
 800e154:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e158:	f8cd 800c 	str.w	r8, [sp, #12]
 800e15c:	2330      	movs	r3, #48	; 0x30
 800e15e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800e308 <_svfiprintf_r+0x1ec>
 800e162:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e166:	f04f 0901 	mov.w	r9, #1
 800e16a:	4623      	mov	r3, r4
 800e16c:	469a      	mov	sl, r3
 800e16e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e172:	b10a      	cbz	r2, 800e178 <_svfiprintf_r+0x5c>
 800e174:	2a25      	cmp	r2, #37	; 0x25
 800e176:	d1f9      	bne.n	800e16c <_svfiprintf_r+0x50>
 800e178:	ebba 0b04 	subs.w	fp, sl, r4
 800e17c:	d00b      	beq.n	800e196 <_svfiprintf_r+0x7a>
 800e17e:	465b      	mov	r3, fp
 800e180:	4622      	mov	r2, r4
 800e182:	4629      	mov	r1, r5
 800e184:	4638      	mov	r0, r7
 800e186:	f7ff ff6d 	bl	800e064 <__ssputs_r>
 800e18a:	3001      	adds	r0, #1
 800e18c:	f000 80aa 	beq.w	800e2e4 <_svfiprintf_r+0x1c8>
 800e190:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e192:	445a      	add	r2, fp
 800e194:	9209      	str	r2, [sp, #36]	; 0x24
 800e196:	f89a 3000 	ldrb.w	r3, [sl]
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	f000 80a2 	beq.w	800e2e4 <_svfiprintf_r+0x1c8>
 800e1a0:	2300      	movs	r3, #0
 800e1a2:	f04f 32ff 	mov.w	r2, #4294967295
 800e1a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e1aa:	f10a 0a01 	add.w	sl, sl, #1
 800e1ae:	9304      	str	r3, [sp, #16]
 800e1b0:	9307      	str	r3, [sp, #28]
 800e1b2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e1b6:	931a      	str	r3, [sp, #104]	; 0x68
 800e1b8:	4654      	mov	r4, sl
 800e1ba:	2205      	movs	r2, #5
 800e1bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e1c0:	4851      	ldr	r0, [pc, #324]	; (800e308 <_svfiprintf_r+0x1ec>)
 800e1c2:	f7f2 f88d 	bl	80002e0 <memchr>
 800e1c6:	9a04      	ldr	r2, [sp, #16]
 800e1c8:	b9d8      	cbnz	r0, 800e202 <_svfiprintf_r+0xe6>
 800e1ca:	06d0      	lsls	r0, r2, #27
 800e1cc:	bf44      	itt	mi
 800e1ce:	2320      	movmi	r3, #32
 800e1d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e1d4:	0711      	lsls	r1, r2, #28
 800e1d6:	bf44      	itt	mi
 800e1d8:	232b      	movmi	r3, #43	; 0x2b
 800e1da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e1de:	f89a 3000 	ldrb.w	r3, [sl]
 800e1e2:	2b2a      	cmp	r3, #42	; 0x2a
 800e1e4:	d015      	beq.n	800e212 <_svfiprintf_r+0xf6>
 800e1e6:	9a07      	ldr	r2, [sp, #28]
 800e1e8:	4654      	mov	r4, sl
 800e1ea:	2000      	movs	r0, #0
 800e1ec:	f04f 0c0a 	mov.w	ip, #10
 800e1f0:	4621      	mov	r1, r4
 800e1f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e1f6:	3b30      	subs	r3, #48	; 0x30
 800e1f8:	2b09      	cmp	r3, #9
 800e1fa:	d94e      	bls.n	800e29a <_svfiprintf_r+0x17e>
 800e1fc:	b1b0      	cbz	r0, 800e22c <_svfiprintf_r+0x110>
 800e1fe:	9207      	str	r2, [sp, #28]
 800e200:	e014      	b.n	800e22c <_svfiprintf_r+0x110>
 800e202:	eba0 0308 	sub.w	r3, r0, r8
 800e206:	fa09 f303 	lsl.w	r3, r9, r3
 800e20a:	4313      	orrs	r3, r2
 800e20c:	9304      	str	r3, [sp, #16]
 800e20e:	46a2      	mov	sl, r4
 800e210:	e7d2      	b.n	800e1b8 <_svfiprintf_r+0x9c>
 800e212:	9b03      	ldr	r3, [sp, #12]
 800e214:	1d19      	adds	r1, r3, #4
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	9103      	str	r1, [sp, #12]
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	bfbb      	ittet	lt
 800e21e:	425b      	neglt	r3, r3
 800e220:	f042 0202 	orrlt.w	r2, r2, #2
 800e224:	9307      	strge	r3, [sp, #28]
 800e226:	9307      	strlt	r3, [sp, #28]
 800e228:	bfb8      	it	lt
 800e22a:	9204      	strlt	r2, [sp, #16]
 800e22c:	7823      	ldrb	r3, [r4, #0]
 800e22e:	2b2e      	cmp	r3, #46	; 0x2e
 800e230:	d10c      	bne.n	800e24c <_svfiprintf_r+0x130>
 800e232:	7863      	ldrb	r3, [r4, #1]
 800e234:	2b2a      	cmp	r3, #42	; 0x2a
 800e236:	d135      	bne.n	800e2a4 <_svfiprintf_r+0x188>
 800e238:	9b03      	ldr	r3, [sp, #12]
 800e23a:	1d1a      	adds	r2, r3, #4
 800e23c:	681b      	ldr	r3, [r3, #0]
 800e23e:	9203      	str	r2, [sp, #12]
 800e240:	2b00      	cmp	r3, #0
 800e242:	bfb8      	it	lt
 800e244:	f04f 33ff 	movlt.w	r3, #4294967295
 800e248:	3402      	adds	r4, #2
 800e24a:	9305      	str	r3, [sp, #20]
 800e24c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800e318 <_svfiprintf_r+0x1fc>
 800e250:	7821      	ldrb	r1, [r4, #0]
 800e252:	2203      	movs	r2, #3
 800e254:	4650      	mov	r0, sl
 800e256:	f7f2 f843 	bl	80002e0 <memchr>
 800e25a:	b140      	cbz	r0, 800e26e <_svfiprintf_r+0x152>
 800e25c:	2340      	movs	r3, #64	; 0x40
 800e25e:	eba0 000a 	sub.w	r0, r0, sl
 800e262:	fa03 f000 	lsl.w	r0, r3, r0
 800e266:	9b04      	ldr	r3, [sp, #16]
 800e268:	4303      	orrs	r3, r0
 800e26a:	3401      	adds	r4, #1
 800e26c:	9304      	str	r3, [sp, #16]
 800e26e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e272:	4826      	ldr	r0, [pc, #152]	; (800e30c <_svfiprintf_r+0x1f0>)
 800e274:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e278:	2206      	movs	r2, #6
 800e27a:	f7f2 f831 	bl	80002e0 <memchr>
 800e27e:	2800      	cmp	r0, #0
 800e280:	d038      	beq.n	800e2f4 <_svfiprintf_r+0x1d8>
 800e282:	4b23      	ldr	r3, [pc, #140]	; (800e310 <_svfiprintf_r+0x1f4>)
 800e284:	bb1b      	cbnz	r3, 800e2ce <_svfiprintf_r+0x1b2>
 800e286:	9b03      	ldr	r3, [sp, #12]
 800e288:	3307      	adds	r3, #7
 800e28a:	f023 0307 	bic.w	r3, r3, #7
 800e28e:	3308      	adds	r3, #8
 800e290:	9303      	str	r3, [sp, #12]
 800e292:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e294:	4433      	add	r3, r6
 800e296:	9309      	str	r3, [sp, #36]	; 0x24
 800e298:	e767      	b.n	800e16a <_svfiprintf_r+0x4e>
 800e29a:	fb0c 3202 	mla	r2, ip, r2, r3
 800e29e:	460c      	mov	r4, r1
 800e2a0:	2001      	movs	r0, #1
 800e2a2:	e7a5      	b.n	800e1f0 <_svfiprintf_r+0xd4>
 800e2a4:	2300      	movs	r3, #0
 800e2a6:	3401      	adds	r4, #1
 800e2a8:	9305      	str	r3, [sp, #20]
 800e2aa:	4619      	mov	r1, r3
 800e2ac:	f04f 0c0a 	mov.w	ip, #10
 800e2b0:	4620      	mov	r0, r4
 800e2b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e2b6:	3a30      	subs	r2, #48	; 0x30
 800e2b8:	2a09      	cmp	r2, #9
 800e2ba:	d903      	bls.n	800e2c4 <_svfiprintf_r+0x1a8>
 800e2bc:	2b00      	cmp	r3, #0
 800e2be:	d0c5      	beq.n	800e24c <_svfiprintf_r+0x130>
 800e2c0:	9105      	str	r1, [sp, #20]
 800e2c2:	e7c3      	b.n	800e24c <_svfiprintf_r+0x130>
 800e2c4:	fb0c 2101 	mla	r1, ip, r1, r2
 800e2c8:	4604      	mov	r4, r0
 800e2ca:	2301      	movs	r3, #1
 800e2cc:	e7f0      	b.n	800e2b0 <_svfiprintf_r+0x194>
 800e2ce:	ab03      	add	r3, sp, #12
 800e2d0:	9300      	str	r3, [sp, #0]
 800e2d2:	462a      	mov	r2, r5
 800e2d4:	4b0f      	ldr	r3, [pc, #60]	; (800e314 <_svfiprintf_r+0x1f8>)
 800e2d6:	a904      	add	r1, sp, #16
 800e2d8:	4638      	mov	r0, r7
 800e2da:	f3af 8000 	nop.w
 800e2de:	1c42      	adds	r2, r0, #1
 800e2e0:	4606      	mov	r6, r0
 800e2e2:	d1d6      	bne.n	800e292 <_svfiprintf_r+0x176>
 800e2e4:	89ab      	ldrh	r3, [r5, #12]
 800e2e6:	065b      	lsls	r3, r3, #25
 800e2e8:	f53f af2c 	bmi.w	800e144 <_svfiprintf_r+0x28>
 800e2ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e2ee:	b01d      	add	sp, #116	; 0x74
 800e2f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2f4:	ab03      	add	r3, sp, #12
 800e2f6:	9300      	str	r3, [sp, #0]
 800e2f8:	462a      	mov	r2, r5
 800e2fa:	4b06      	ldr	r3, [pc, #24]	; (800e314 <_svfiprintf_r+0x1f8>)
 800e2fc:	a904      	add	r1, sp, #16
 800e2fe:	4638      	mov	r0, r7
 800e300:	f000 f87a 	bl	800e3f8 <_printf_i>
 800e304:	e7eb      	b.n	800e2de <_svfiprintf_r+0x1c2>
 800e306:	bf00      	nop
 800e308:	0800e9ec 	.word	0x0800e9ec
 800e30c:	0800e9f6 	.word	0x0800e9f6
 800e310:	00000000 	.word	0x00000000
 800e314:	0800e065 	.word	0x0800e065
 800e318:	0800e9f2 	.word	0x0800e9f2

0800e31c <_printf_common>:
 800e31c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e320:	4616      	mov	r6, r2
 800e322:	4699      	mov	r9, r3
 800e324:	688a      	ldr	r2, [r1, #8]
 800e326:	690b      	ldr	r3, [r1, #16]
 800e328:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e32c:	4293      	cmp	r3, r2
 800e32e:	bfb8      	it	lt
 800e330:	4613      	movlt	r3, r2
 800e332:	6033      	str	r3, [r6, #0]
 800e334:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e338:	4607      	mov	r7, r0
 800e33a:	460c      	mov	r4, r1
 800e33c:	b10a      	cbz	r2, 800e342 <_printf_common+0x26>
 800e33e:	3301      	adds	r3, #1
 800e340:	6033      	str	r3, [r6, #0]
 800e342:	6823      	ldr	r3, [r4, #0]
 800e344:	0699      	lsls	r1, r3, #26
 800e346:	bf42      	ittt	mi
 800e348:	6833      	ldrmi	r3, [r6, #0]
 800e34a:	3302      	addmi	r3, #2
 800e34c:	6033      	strmi	r3, [r6, #0]
 800e34e:	6825      	ldr	r5, [r4, #0]
 800e350:	f015 0506 	ands.w	r5, r5, #6
 800e354:	d106      	bne.n	800e364 <_printf_common+0x48>
 800e356:	f104 0a19 	add.w	sl, r4, #25
 800e35a:	68e3      	ldr	r3, [r4, #12]
 800e35c:	6832      	ldr	r2, [r6, #0]
 800e35e:	1a9b      	subs	r3, r3, r2
 800e360:	42ab      	cmp	r3, r5
 800e362:	dc26      	bgt.n	800e3b2 <_printf_common+0x96>
 800e364:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e368:	1e13      	subs	r3, r2, #0
 800e36a:	6822      	ldr	r2, [r4, #0]
 800e36c:	bf18      	it	ne
 800e36e:	2301      	movne	r3, #1
 800e370:	0692      	lsls	r2, r2, #26
 800e372:	d42b      	bmi.n	800e3cc <_printf_common+0xb0>
 800e374:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e378:	4649      	mov	r1, r9
 800e37a:	4638      	mov	r0, r7
 800e37c:	47c0      	blx	r8
 800e37e:	3001      	adds	r0, #1
 800e380:	d01e      	beq.n	800e3c0 <_printf_common+0xa4>
 800e382:	6823      	ldr	r3, [r4, #0]
 800e384:	68e5      	ldr	r5, [r4, #12]
 800e386:	6832      	ldr	r2, [r6, #0]
 800e388:	f003 0306 	and.w	r3, r3, #6
 800e38c:	2b04      	cmp	r3, #4
 800e38e:	bf08      	it	eq
 800e390:	1aad      	subeq	r5, r5, r2
 800e392:	68a3      	ldr	r3, [r4, #8]
 800e394:	6922      	ldr	r2, [r4, #16]
 800e396:	bf0c      	ite	eq
 800e398:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e39c:	2500      	movne	r5, #0
 800e39e:	4293      	cmp	r3, r2
 800e3a0:	bfc4      	itt	gt
 800e3a2:	1a9b      	subgt	r3, r3, r2
 800e3a4:	18ed      	addgt	r5, r5, r3
 800e3a6:	2600      	movs	r6, #0
 800e3a8:	341a      	adds	r4, #26
 800e3aa:	42b5      	cmp	r5, r6
 800e3ac:	d11a      	bne.n	800e3e4 <_printf_common+0xc8>
 800e3ae:	2000      	movs	r0, #0
 800e3b0:	e008      	b.n	800e3c4 <_printf_common+0xa8>
 800e3b2:	2301      	movs	r3, #1
 800e3b4:	4652      	mov	r2, sl
 800e3b6:	4649      	mov	r1, r9
 800e3b8:	4638      	mov	r0, r7
 800e3ba:	47c0      	blx	r8
 800e3bc:	3001      	adds	r0, #1
 800e3be:	d103      	bne.n	800e3c8 <_printf_common+0xac>
 800e3c0:	f04f 30ff 	mov.w	r0, #4294967295
 800e3c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e3c8:	3501      	adds	r5, #1
 800e3ca:	e7c6      	b.n	800e35a <_printf_common+0x3e>
 800e3cc:	18e1      	adds	r1, r4, r3
 800e3ce:	1c5a      	adds	r2, r3, #1
 800e3d0:	2030      	movs	r0, #48	; 0x30
 800e3d2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e3d6:	4422      	add	r2, r4
 800e3d8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e3dc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e3e0:	3302      	adds	r3, #2
 800e3e2:	e7c7      	b.n	800e374 <_printf_common+0x58>
 800e3e4:	2301      	movs	r3, #1
 800e3e6:	4622      	mov	r2, r4
 800e3e8:	4649      	mov	r1, r9
 800e3ea:	4638      	mov	r0, r7
 800e3ec:	47c0      	blx	r8
 800e3ee:	3001      	adds	r0, #1
 800e3f0:	d0e6      	beq.n	800e3c0 <_printf_common+0xa4>
 800e3f2:	3601      	adds	r6, #1
 800e3f4:	e7d9      	b.n	800e3aa <_printf_common+0x8e>
	...

0800e3f8 <_printf_i>:
 800e3f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e3fc:	460c      	mov	r4, r1
 800e3fe:	4691      	mov	r9, r2
 800e400:	7e27      	ldrb	r7, [r4, #24]
 800e402:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e404:	2f78      	cmp	r7, #120	; 0x78
 800e406:	4680      	mov	r8, r0
 800e408:	469a      	mov	sl, r3
 800e40a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e40e:	d807      	bhi.n	800e420 <_printf_i+0x28>
 800e410:	2f62      	cmp	r7, #98	; 0x62
 800e412:	d80a      	bhi.n	800e42a <_printf_i+0x32>
 800e414:	2f00      	cmp	r7, #0
 800e416:	f000 80d8 	beq.w	800e5ca <_printf_i+0x1d2>
 800e41a:	2f58      	cmp	r7, #88	; 0x58
 800e41c:	f000 80a3 	beq.w	800e566 <_printf_i+0x16e>
 800e420:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800e424:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e428:	e03a      	b.n	800e4a0 <_printf_i+0xa8>
 800e42a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e42e:	2b15      	cmp	r3, #21
 800e430:	d8f6      	bhi.n	800e420 <_printf_i+0x28>
 800e432:	a001      	add	r0, pc, #4	; (adr r0, 800e438 <_printf_i+0x40>)
 800e434:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800e438:	0800e491 	.word	0x0800e491
 800e43c:	0800e4a5 	.word	0x0800e4a5
 800e440:	0800e421 	.word	0x0800e421
 800e444:	0800e421 	.word	0x0800e421
 800e448:	0800e421 	.word	0x0800e421
 800e44c:	0800e421 	.word	0x0800e421
 800e450:	0800e4a5 	.word	0x0800e4a5
 800e454:	0800e421 	.word	0x0800e421
 800e458:	0800e421 	.word	0x0800e421
 800e45c:	0800e421 	.word	0x0800e421
 800e460:	0800e421 	.word	0x0800e421
 800e464:	0800e5b1 	.word	0x0800e5b1
 800e468:	0800e4d5 	.word	0x0800e4d5
 800e46c:	0800e593 	.word	0x0800e593
 800e470:	0800e421 	.word	0x0800e421
 800e474:	0800e421 	.word	0x0800e421
 800e478:	0800e5d3 	.word	0x0800e5d3
 800e47c:	0800e421 	.word	0x0800e421
 800e480:	0800e4d5 	.word	0x0800e4d5
 800e484:	0800e421 	.word	0x0800e421
 800e488:	0800e421 	.word	0x0800e421
 800e48c:	0800e59b 	.word	0x0800e59b
 800e490:	680b      	ldr	r3, [r1, #0]
 800e492:	1d1a      	adds	r2, r3, #4
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	600a      	str	r2, [r1, #0]
 800e498:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800e49c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e4a0:	2301      	movs	r3, #1
 800e4a2:	e0a3      	b.n	800e5ec <_printf_i+0x1f4>
 800e4a4:	6825      	ldr	r5, [r4, #0]
 800e4a6:	6808      	ldr	r0, [r1, #0]
 800e4a8:	062e      	lsls	r6, r5, #24
 800e4aa:	f100 0304 	add.w	r3, r0, #4
 800e4ae:	d50a      	bpl.n	800e4c6 <_printf_i+0xce>
 800e4b0:	6805      	ldr	r5, [r0, #0]
 800e4b2:	600b      	str	r3, [r1, #0]
 800e4b4:	2d00      	cmp	r5, #0
 800e4b6:	da03      	bge.n	800e4c0 <_printf_i+0xc8>
 800e4b8:	232d      	movs	r3, #45	; 0x2d
 800e4ba:	426d      	negs	r5, r5
 800e4bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e4c0:	485e      	ldr	r0, [pc, #376]	; (800e63c <_printf_i+0x244>)
 800e4c2:	230a      	movs	r3, #10
 800e4c4:	e019      	b.n	800e4fa <_printf_i+0x102>
 800e4c6:	f015 0f40 	tst.w	r5, #64	; 0x40
 800e4ca:	6805      	ldr	r5, [r0, #0]
 800e4cc:	600b      	str	r3, [r1, #0]
 800e4ce:	bf18      	it	ne
 800e4d0:	b22d      	sxthne	r5, r5
 800e4d2:	e7ef      	b.n	800e4b4 <_printf_i+0xbc>
 800e4d4:	680b      	ldr	r3, [r1, #0]
 800e4d6:	6825      	ldr	r5, [r4, #0]
 800e4d8:	1d18      	adds	r0, r3, #4
 800e4da:	6008      	str	r0, [r1, #0]
 800e4dc:	0628      	lsls	r0, r5, #24
 800e4de:	d501      	bpl.n	800e4e4 <_printf_i+0xec>
 800e4e0:	681d      	ldr	r5, [r3, #0]
 800e4e2:	e002      	b.n	800e4ea <_printf_i+0xf2>
 800e4e4:	0669      	lsls	r1, r5, #25
 800e4e6:	d5fb      	bpl.n	800e4e0 <_printf_i+0xe8>
 800e4e8:	881d      	ldrh	r5, [r3, #0]
 800e4ea:	4854      	ldr	r0, [pc, #336]	; (800e63c <_printf_i+0x244>)
 800e4ec:	2f6f      	cmp	r7, #111	; 0x6f
 800e4ee:	bf0c      	ite	eq
 800e4f0:	2308      	moveq	r3, #8
 800e4f2:	230a      	movne	r3, #10
 800e4f4:	2100      	movs	r1, #0
 800e4f6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e4fa:	6866      	ldr	r6, [r4, #4]
 800e4fc:	60a6      	str	r6, [r4, #8]
 800e4fe:	2e00      	cmp	r6, #0
 800e500:	bfa2      	ittt	ge
 800e502:	6821      	ldrge	r1, [r4, #0]
 800e504:	f021 0104 	bicge.w	r1, r1, #4
 800e508:	6021      	strge	r1, [r4, #0]
 800e50a:	b90d      	cbnz	r5, 800e510 <_printf_i+0x118>
 800e50c:	2e00      	cmp	r6, #0
 800e50e:	d04d      	beq.n	800e5ac <_printf_i+0x1b4>
 800e510:	4616      	mov	r6, r2
 800e512:	fbb5 f1f3 	udiv	r1, r5, r3
 800e516:	fb03 5711 	mls	r7, r3, r1, r5
 800e51a:	5dc7      	ldrb	r7, [r0, r7]
 800e51c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e520:	462f      	mov	r7, r5
 800e522:	42bb      	cmp	r3, r7
 800e524:	460d      	mov	r5, r1
 800e526:	d9f4      	bls.n	800e512 <_printf_i+0x11a>
 800e528:	2b08      	cmp	r3, #8
 800e52a:	d10b      	bne.n	800e544 <_printf_i+0x14c>
 800e52c:	6823      	ldr	r3, [r4, #0]
 800e52e:	07df      	lsls	r7, r3, #31
 800e530:	d508      	bpl.n	800e544 <_printf_i+0x14c>
 800e532:	6923      	ldr	r3, [r4, #16]
 800e534:	6861      	ldr	r1, [r4, #4]
 800e536:	4299      	cmp	r1, r3
 800e538:	bfde      	ittt	le
 800e53a:	2330      	movle	r3, #48	; 0x30
 800e53c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e540:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e544:	1b92      	subs	r2, r2, r6
 800e546:	6122      	str	r2, [r4, #16]
 800e548:	f8cd a000 	str.w	sl, [sp]
 800e54c:	464b      	mov	r3, r9
 800e54e:	aa03      	add	r2, sp, #12
 800e550:	4621      	mov	r1, r4
 800e552:	4640      	mov	r0, r8
 800e554:	f7ff fee2 	bl	800e31c <_printf_common>
 800e558:	3001      	adds	r0, #1
 800e55a:	d14c      	bne.n	800e5f6 <_printf_i+0x1fe>
 800e55c:	f04f 30ff 	mov.w	r0, #4294967295
 800e560:	b004      	add	sp, #16
 800e562:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e566:	4835      	ldr	r0, [pc, #212]	; (800e63c <_printf_i+0x244>)
 800e568:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800e56c:	6823      	ldr	r3, [r4, #0]
 800e56e:	680e      	ldr	r6, [r1, #0]
 800e570:	061f      	lsls	r7, r3, #24
 800e572:	f856 5b04 	ldr.w	r5, [r6], #4
 800e576:	600e      	str	r6, [r1, #0]
 800e578:	d514      	bpl.n	800e5a4 <_printf_i+0x1ac>
 800e57a:	07d9      	lsls	r1, r3, #31
 800e57c:	bf44      	itt	mi
 800e57e:	f043 0320 	orrmi.w	r3, r3, #32
 800e582:	6023      	strmi	r3, [r4, #0]
 800e584:	b91d      	cbnz	r5, 800e58e <_printf_i+0x196>
 800e586:	6823      	ldr	r3, [r4, #0]
 800e588:	f023 0320 	bic.w	r3, r3, #32
 800e58c:	6023      	str	r3, [r4, #0]
 800e58e:	2310      	movs	r3, #16
 800e590:	e7b0      	b.n	800e4f4 <_printf_i+0xfc>
 800e592:	6823      	ldr	r3, [r4, #0]
 800e594:	f043 0320 	orr.w	r3, r3, #32
 800e598:	6023      	str	r3, [r4, #0]
 800e59a:	2378      	movs	r3, #120	; 0x78
 800e59c:	4828      	ldr	r0, [pc, #160]	; (800e640 <_printf_i+0x248>)
 800e59e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e5a2:	e7e3      	b.n	800e56c <_printf_i+0x174>
 800e5a4:	065e      	lsls	r6, r3, #25
 800e5a6:	bf48      	it	mi
 800e5a8:	b2ad      	uxthmi	r5, r5
 800e5aa:	e7e6      	b.n	800e57a <_printf_i+0x182>
 800e5ac:	4616      	mov	r6, r2
 800e5ae:	e7bb      	b.n	800e528 <_printf_i+0x130>
 800e5b0:	680b      	ldr	r3, [r1, #0]
 800e5b2:	6826      	ldr	r6, [r4, #0]
 800e5b4:	6960      	ldr	r0, [r4, #20]
 800e5b6:	1d1d      	adds	r5, r3, #4
 800e5b8:	600d      	str	r5, [r1, #0]
 800e5ba:	0635      	lsls	r5, r6, #24
 800e5bc:	681b      	ldr	r3, [r3, #0]
 800e5be:	d501      	bpl.n	800e5c4 <_printf_i+0x1cc>
 800e5c0:	6018      	str	r0, [r3, #0]
 800e5c2:	e002      	b.n	800e5ca <_printf_i+0x1d2>
 800e5c4:	0671      	lsls	r1, r6, #25
 800e5c6:	d5fb      	bpl.n	800e5c0 <_printf_i+0x1c8>
 800e5c8:	8018      	strh	r0, [r3, #0]
 800e5ca:	2300      	movs	r3, #0
 800e5cc:	6123      	str	r3, [r4, #16]
 800e5ce:	4616      	mov	r6, r2
 800e5d0:	e7ba      	b.n	800e548 <_printf_i+0x150>
 800e5d2:	680b      	ldr	r3, [r1, #0]
 800e5d4:	1d1a      	adds	r2, r3, #4
 800e5d6:	600a      	str	r2, [r1, #0]
 800e5d8:	681e      	ldr	r6, [r3, #0]
 800e5da:	6862      	ldr	r2, [r4, #4]
 800e5dc:	2100      	movs	r1, #0
 800e5de:	4630      	mov	r0, r6
 800e5e0:	f7f1 fe7e 	bl	80002e0 <memchr>
 800e5e4:	b108      	cbz	r0, 800e5ea <_printf_i+0x1f2>
 800e5e6:	1b80      	subs	r0, r0, r6
 800e5e8:	6060      	str	r0, [r4, #4]
 800e5ea:	6863      	ldr	r3, [r4, #4]
 800e5ec:	6123      	str	r3, [r4, #16]
 800e5ee:	2300      	movs	r3, #0
 800e5f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e5f4:	e7a8      	b.n	800e548 <_printf_i+0x150>
 800e5f6:	6923      	ldr	r3, [r4, #16]
 800e5f8:	4632      	mov	r2, r6
 800e5fa:	4649      	mov	r1, r9
 800e5fc:	4640      	mov	r0, r8
 800e5fe:	47d0      	blx	sl
 800e600:	3001      	adds	r0, #1
 800e602:	d0ab      	beq.n	800e55c <_printf_i+0x164>
 800e604:	6823      	ldr	r3, [r4, #0]
 800e606:	079b      	lsls	r3, r3, #30
 800e608:	d413      	bmi.n	800e632 <_printf_i+0x23a>
 800e60a:	68e0      	ldr	r0, [r4, #12]
 800e60c:	9b03      	ldr	r3, [sp, #12]
 800e60e:	4298      	cmp	r0, r3
 800e610:	bfb8      	it	lt
 800e612:	4618      	movlt	r0, r3
 800e614:	e7a4      	b.n	800e560 <_printf_i+0x168>
 800e616:	2301      	movs	r3, #1
 800e618:	4632      	mov	r2, r6
 800e61a:	4649      	mov	r1, r9
 800e61c:	4640      	mov	r0, r8
 800e61e:	47d0      	blx	sl
 800e620:	3001      	adds	r0, #1
 800e622:	d09b      	beq.n	800e55c <_printf_i+0x164>
 800e624:	3501      	adds	r5, #1
 800e626:	68e3      	ldr	r3, [r4, #12]
 800e628:	9903      	ldr	r1, [sp, #12]
 800e62a:	1a5b      	subs	r3, r3, r1
 800e62c:	42ab      	cmp	r3, r5
 800e62e:	dcf2      	bgt.n	800e616 <_printf_i+0x21e>
 800e630:	e7eb      	b.n	800e60a <_printf_i+0x212>
 800e632:	2500      	movs	r5, #0
 800e634:	f104 0619 	add.w	r6, r4, #25
 800e638:	e7f5      	b.n	800e626 <_printf_i+0x22e>
 800e63a:	bf00      	nop
 800e63c:	0800e9fd 	.word	0x0800e9fd
 800e640:	0800ea0e 	.word	0x0800ea0e

0800e644 <memcpy>:
 800e644:	440a      	add	r2, r1
 800e646:	4291      	cmp	r1, r2
 800e648:	f100 33ff 	add.w	r3, r0, #4294967295
 800e64c:	d100      	bne.n	800e650 <memcpy+0xc>
 800e64e:	4770      	bx	lr
 800e650:	b510      	push	{r4, lr}
 800e652:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e656:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e65a:	4291      	cmp	r1, r2
 800e65c:	d1f9      	bne.n	800e652 <memcpy+0xe>
 800e65e:	bd10      	pop	{r4, pc}

0800e660 <memmove>:
 800e660:	4288      	cmp	r0, r1
 800e662:	b510      	push	{r4, lr}
 800e664:	eb01 0402 	add.w	r4, r1, r2
 800e668:	d902      	bls.n	800e670 <memmove+0x10>
 800e66a:	4284      	cmp	r4, r0
 800e66c:	4623      	mov	r3, r4
 800e66e:	d807      	bhi.n	800e680 <memmove+0x20>
 800e670:	1e43      	subs	r3, r0, #1
 800e672:	42a1      	cmp	r1, r4
 800e674:	d008      	beq.n	800e688 <memmove+0x28>
 800e676:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e67a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e67e:	e7f8      	b.n	800e672 <memmove+0x12>
 800e680:	4402      	add	r2, r0
 800e682:	4601      	mov	r1, r0
 800e684:	428a      	cmp	r2, r1
 800e686:	d100      	bne.n	800e68a <memmove+0x2a>
 800e688:	bd10      	pop	{r4, pc}
 800e68a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e68e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e692:	e7f7      	b.n	800e684 <memmove+0x24>

0800e694 <_free_r>:
 800e694:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e696:	2900      	cmp	r1, #0
 800e698:	d048      	beq.n	800e72c <_free_r+0x98>
 800e69a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e69e:	9001      	str	r0, [sp, #4]
 800e6a0:	2b00      	cmp	r3, #0
 800e6a2:	f1a1 0404 	sub.w	r4, r1, #4
 800e6a6:	bfb8      	it	lt
 800e6a8:	18e4      	addlt	r4, r4, r3
 800e6aa:	f000 f8d3 	bl	800e854 <__malloc_lock>
 800e6ae:	4a20      	ldr	r2, [pc, #128]	; (800e730 <_free_r+0x9c>)
 800e6b0:	9801      	ldr	r0, [sp, #4]
 800e6b2:	6813      	ldr	r3, [r2, #0]
 800e6b4:	4615      	mov	r5, r2
 800e6b6:	b933      	cbnz	r3, 800e6c6 <_free_r+0x32>
 800e6b8:	6063      	str	r3, [r4, #4]
 800e6ba:	6014      	str	r4, [r2, #0]
 800e6bc:	b003      	add	sp, #12
 800e6be:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e6c2:	f000 b8cd 	b.w	800e860 <__malloc_unlock>
 800e6c6:	42a3      	cmp	r3, r4
 800e6c8:	d90b      	bls.n	800e6e2 <_free_r+0x4e>
 800e6ca:	6821      	ldr	r1, [r4, #0]
 800e6cc:	1862      	adds	r2, r4, r1
 800e6ce:	4293      	cmp	r3, r2
 800e6d0:	bf04      	itt	eq
 800e6d2:	681a      	ldreq	r2, [r3, #0]
 800e6d4:	685b      	ldreq	r3, [r3, #4]
 800e6d6:	6063      	str	r3, [r4, #4]
 800e6d8:	bf04      	itt	eq
 800e6da:	1852      	addeq	r2, r2, r1
 800e6dc:	6022      	streq	r2, [r4, #0]
 800e6de:	602c      	str	r4, [r5, #0]
 800e6e0:	e7ec      	b.n	800e6bc <_free_r+0x28>
 800e6e2:	461a      	mov	r2, r3
 800e6e4:	685b      	ldr	r3, [r3, #4]
 800e6e6:	b10b      	cbz	r3, 800e6ec <_free_r+0x58>
 800e6e8:	42a3      	cmp	r3, r4
 800e6ea:	d9fa      	bls.n	800e6e2 <_free_r+0x4e>
 800e6ec:	6811      	ldr	r1, [r2, #0]
 800e6ee:	1855      	adds	r5, r2, r1
 800e6f0:	42a5      	cmp	r5, r4
 800e6f2:	d10b      	bne.n	800e70c <_free_r+0x78>
 800e6f4:	6824      	ldr	r4, [r4, #0]
 800e6f6:	4421      	add	r1, r4
 800e6f8:	1854      	adds	r4, r2, r1
 800e6fa:	42a3      	cmp	r3, r4
 800e6fc:	6011      	str	r1, [r2, #0]
 800e6fe:	d1dd      	bne.n	800e6bc <_free_r+0x28>
 800e700:	681c      	ldr	r4, [r3, #0]
 800e702:	685b      	ldr	r3, [r3, #4]
 800e704:	6053      	str	r3, [r2, #4]
 800e706:	4421      	add	r1, r4
 800e708:	6011      	str	r1, [r2, #0]
 800e70a:	e7d7      	b.n	800e6bc <_free_r+0x28>
 800e70c:	d902      	bls.n	800e714 <_free_r+0x80>
 800e70e:	230c      	movs	r3, #12
 800e710:	6003      	str	r3, [r0, #0]
 800e712:	e7d3      	b.n	800e6bc <_free_r+0x28>
 800e714:	6825      	ldr	r5, [r4, #0]
 800e716:	1961      	adds	r1, r4, r5
 800e718:	428b      	cmp	r3, r1
 800e71a:	bf04      	itt	eq
 800e71c:	6819      	ldreq	r1, [r3, #0]
 800e71e:	685b      	ldreq	r3, [r3, #4]
 800e720:	6063      	str	r3, [r4, #4]
 800e722:	bf04      	itt	eq
 800e724:	1949      	addeq	r1, r1, r5
 800e726:	6021      	streq	r1, [r4, #0]
 800e728:	6054      	str	r4, [r2, #4]
 800e72a:	e7c7      	b.n	800e6bc <_free_r+0x28>
 800e72c:	b003      	add	sp, #12
 800e72e:	bd30      	pop	{r4, r5, pc}
 800e730:	2400f41c 	.word	0x2400f41c

0800e734 <_malloc_r>:
 800e734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e736:	1ccd      	adds	r5, r1, #3
 800e738:	f025 0503 	bic.w	r5, r5, #3
 800e73c:	3508      	adds	r5, #8
 800e73e:	2d0c      	cmp	r5, #12
 800e740:	bf38      	it	cc
 800e742:	250c      	movcc	r5, #12
 800e744:	2d00      	cmp	r5, #0
 800e746:	4606      	mov	r6, r0
 800e748:	db01      	blt.n	800e74e <_malloc_r+0x1a>
 800e74a:	42a9      	cmp	r1, r5
 800e74c:	d903      	bls.n	800e756 <_malloc_r+0x22>
 800e74e:	230c      	movs	r3, #12
 800e750:	6033      	str	r3, [r6, #0]
 800e752:	2000      	movs	r0, #0
 800e754:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e756:	f000 f87d 	bl	800e854 <__malloc_lock>
 800e75a:	4921      	ldr	r1, [pc, #132]	; (800e7e0 <_malloc_r+0xac>)
 800e75c:	680a      	ldr	r2, [r1, #0]
 800e75e:	4614      	mov	r4, r2
 800e760:	b99c      	cbnz	r4, 800e78a <_malloc_r+0x56>
 800e762:	4f20      	ldr	r7, [pc, #128]	; (800e7e4 <_malloc_r+0xb0>)
 800e764:	683b      	ldr	r3, [r7, #0]
 800e766:	b923      	cbnz	r3, 800e772 <_malloc_r+0x3e>
 800e768:	4621      	mov	r1, r4
 800e76a:	4630      	mov	r0, r6
 800e76c:	f000 f862 	bl	800e834 <_sbrk_r>
 800e770:	6038      	str	r0, [r7, #0]
 800e772:	4629      	mov	r1, r5
 800e774:	4630      	mov	r0, r6
 800e776:	f000 f85d 	bl	800e834 <_sbrk_r>
 800e77a:	1c43      	adds	r3, r0, #1
 800e77c:	d123      	bne.n	800e7c6 <_malloc_r+0x92>
 800e77e:	230c      	movs	r3, #12
 800e780:	6033      	str	r3, [r6, #0]
 800e782:	4630      	mov	r0, r6
 800e784:	f000 f86c 	bl	800e860 <__malloc_unlock>
 800e788:	e7e3      	b.n	800e752 <_malloc_r+0x1e>
 800e78a:	6823      	ldr	r3, [r4, #0]
 800e78c:	1b5b      	subs	r3, r3, r5
 800e78e:	d417      	bmi.n	800e7c0 <_malloc_r+0x8c>
 800e790:	2b0b      	cmp	r3, #11
 800e792:	d903      	bls.n	800e79c <_malloc_r+0x68>
 800e794:	6023      	str	r3, [r4, #0]
 800e796:	441c      	add	r4, r3
 800e798:	6025      	str	r5, [r4, #0]
 800e79a:	e004      	b.n	800e7a6 <_malloc_r+0x72>
 800e79c:	6863      	ldr	r3, [r4, #4]
 800e79e:	42a2      	cmp	r2, r4
 800e7a0:	bf0c      	ite	eq
 800e7a2:	600b      	streq	r3, [r1, #0]
 800e7a4:	6053      	strne	r3, [r2, #4]
 800e7a6:	4630      	mov	r0, r6
 800e7a8:	f000 f85a 	bl	800e860 <__malloc_unlock>
 800e7ac:	f104 000b 	add.w	r0, r4, #11
 800e7b0:	1d23      	adds	r3, r4, #4
 800e7b2:	f020 0007 	bic.w	r0, r0, #7
 800e7b6:	1ac2      	subs	r2, r0, r3
 800e7b8:	d0cc      	beq.n	800e754 <_malloc_r+0x20>
 800e7ba:	1a1b      	subs	r3, r3, r0
 800e7bc:	50a3      	str	r3, [r4, r2]
 800e7be:	e7c9      	b.n	800e754 <_malloc_r+0x20>
 800e7c0:	4622      	mov	r2, r4
 800e7c2:	6864      	ldr	r4, [r4, #4]
 800e7c4:	e7cc      	b.n	800e760 <_malloc_r+0x2c>
 800e7c6:	1cc4      	adds	r4, r0, #3
 800e7c8:	f024 0403 	bic.w	r4, r4, #3
 800e7cc:	42a0      	cmp	r0, r4
 800e7ce:	d0e3      	beq.n	800e798 <_malloc_r+0x64>
 800e7d0:	1a21      	subs	r1, r4, r0
 800e7d2:	4630      	mov	r0, r6
 800e7d4:	f000 f82e 	bl	800e834 <_sbrk_r>
 800e7d8:	3001      	adds	r0, #1
 800e7da:	d1dd      	bne.n	800e798 <_malloc_r+0x64>
 800e7dc:	e7cf      	b.n	800e77e <_malloc_r+0x4a>
 800e7de:	bf00      	nop
 800e7e0:	2400f41c 	.word	0x2400f41c
 800e7e4:	2400f420 	.word	0x2400f420

0800e7e8 <_realloc_r>:
 800e7e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e7ea:	4607      	mov	r7, r0
 800e7ec:	4614      	mov	r4, r2
 800e7ee:	460e      	mov	r6, r1
 800e7f0:	b921      	cbnz	r1, 800e7fc <_realloc_r+0x14>
 800e7f2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800e7f6:	4611      	mov	r1, r2
 800e7f8:	f7ff bf9c 	b.w	800e734 <_malloc_r>
 800e7fc:	b922      	cbnz	r2, 800e808 <_realloc_r+0x20>
 800e7fe:	f7ff ff49 	bl	800e694 <_free_r>
 800e802:	4625      	mov	r5, r4
 800e804:	4628      	mov	r0, r5
 800e806:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e808:	f000 f830 	bl	800e86c <_malloc_usable_size_r>
 800e80c:	42a0      	cmp	r0, r4
 800e80e:	d20f      	bcs.n	800e830 <_realloc_r+0x48>
 800e810:	4621      	mov	r1, r4
 800e812:	4638      	mov	r0, r7
 800e814:	f7ff ff8e 	bl	800e734 <_malloc_r>
 800e818:	4605      	mov	r5, r0
 800e81a:	2800      	cmp	r0, #0
 800e81c:	d0f2      	beq.n	800e804 <_realloc_r+0x1c>
 800e81e:	4631      	mov	r1, r6
 800e820:	4622      	mov	r2, r4
 800e822:	f7ff ff0f 	bl	800e644 <memcpy>
 800e826:	4631      	mov	r1, r6
 800e828:	4638      	mov	r0, r7
 800e82a:	f7ff ff33 	bl	800e694 <_free_r>
 800e82e:	e7e9      	b.n	800e804 <_realloc_r+0x1c>
 800e830:	4635      	mov	r5, r6
 800e832:	e7e7      	b.n	800e804 <_realloc_r+0x1c>

0800e834 <_sbrk_r>:
 800e834:	b538      	push	{r3, r4, r5, lr}
 800e836:	4d06      	ldr	r5, [pc, #24]	; (800e850 <_sbrk_r+0x1c>)
 800e838:	2300      	movs	r3, #0
 800e83a:	4604      	mov	r4, r0
 800e83c:	4608      	mov	r0, r1
 800e83e:	602b      	str	r3, [r5, #0]
 800e840:	f7f8 fcfc 	bl	800723c <_sbrk>
 800e844:	1c43      	adds	r3, r0, #1
 800e846:	d102      	bne.n	800e84e <_sbrk_r+0x1a>
 800e848:	682b      	ldr	r3, [r5, #0]
 800e84a:	b103      	cbz	r3, 800e84e <_sbrk_r+0x1a>
 800e84c:	6023      	str	r3, [r4, #0]
 800e84e:	bd38      	pop	{r3, r4, r5, pc}
 800e850:	24014834 	.word	0x24014834

0800e854 <__malloc_lock>:
 800e854:	4801      	ldr	r0, [pc, #4]	; (800e85c <__malloc_lock+0x8>)
 800e856:	f000 b811 	b.w	800e87c <__retarget_lock_acquire_recursive>
 800e85a:	bf00      	nop
 800e85c:	2401483c 	.word	0x2401483c

0800e860 <__malloc_unlock>:
 800e860:	4801      	ldr	r0, [pc, #4]	; (800e868 <__malloc_unlock+0x8>)
 800e862:	f000 b80c 	b.w	800e87e <__retarget_lock_release_recursive>
 800e866:	bf00      	nop
 800e868:	2401483c 	.word	0x2401483c

0800e86c <_malloc_usable_size_r>:
 800e86c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e870:	1f18      	subs	r0, r3, #4
 800e872:	2b00      	cmp	r3, #0
 800e874:	bfbc      	itt	lt
 800e876:	580b      	ldrlt	r3, [r1, r0]
 800e878:	18c0      	addlt	r0, r0, r3
 800e87a:	4770      	bx	lr

0800e87c <__retarget_lock_acquire_recursive>:
 800e87c:	4770      	bx	lr

0800e87e <__retarget_lock_release_recursive>:
 800e87e:	4770      	bx	lr

0800e880 <_init>:
 800e880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e882:	bf00      	nop
 800e884:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e886:	bc08      	pop	{r3}
 800e888:	469e      	mov	lr, r3
 800e88a:	4770      	bx	lr

0800e88c <_fini>:
 800e88c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e88e:	bf00      	nop
 800e890:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e892:	bc08      	pop	{r3}
 800e894:	469e      	mov	lr, r3
 800e896:	4770      	bx	lr
