// Seed: 490088667
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input logic [7:0] id_2;
  inout wand id_1;
  assign id_1 = id_1;
  logic id_6 = id_2;
  assign id_1 = id_6 + id_2[1];
  wire id_7;
  assign id_3 = id_3;
  assign id_1 = 1'h0 != id_7;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri1  id_0,
    output logic id_1
);
  always @(*) begin : LABEL_0
    if (-1 && -1 - 1) id_1 <= id_0;
    else begin : LABEL_1
      id_1 <= id_0;
    end
  end
  assign id_1 = id_0;
  module_0 modCall_1 ();
endmodule
