#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Thu Jul  7 14:13:52 2016
# Process ID: 10731
# Log file: /mnt/Daten/Dokumente/studium/vhdl/hpi-vhdl-2016/pue3/test/planAhead_run_2/planAhead.log
# Journal file: /mnt/Daten/Dokumente/studium/vhdl/hpi-vhdl-2016/pue3/test/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source /mnt/Daten/Dokumente/studium/vhdl/hpi-vhdl-2016/pue3/test/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property iostandard LVCMOS33 [get_ports [list clk]]
startgroup
set_property package_pin E3 [get_ports clk]
endgroup
save_constraints
