INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/toshiba/Desktop/IV/sdup/projekt/BWT/BWT_TEST/bwt_test.srcs/sim_1/new/mb_design_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_design_tb
