var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[10.2895, 5.32709, 5.27644, 7.7821, 0], "total":[5837, 11563, 40, 0], "name":"Kernel System", "max_resources":[109572, 219144, 514, 112], "children":[{"name":"Board interface", "type":"resource", "data":[2160, 1908, 20, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}, {"name":"Global interconnect", "type":"resource", "data":[555, 5381, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 1 global load and 0 global stores."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"histogram", "compute_units":1, "type":"function", "total_percent":[4.54443, 2.84927, 1.95032, 3.89105, 0], "total_kernel_resources":[3122, 4274, 20, 0], "details":[{"type":"text", "text":"Number of compute units: 1"}], "children":[{"name":"Function overhead", "type":"resource", "data":[1715, 1592, 0, 0], "details":[{"type":"text", "text":"Kernel dispatch logic."}]}, {"name":"hist.cl:7 (localHistogram)", "type":"resource", "data":[33, 256, 7, 0], "debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl", "line":7}]], "details":[{"type":"table", "Local memory":"Potentially inefficient configuration", "Requested size":"1024 bytes", "Implemented size":"8192 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"8", "Clock":"Running memory at 2x clock to support more concurrent ports", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 8192 bytes, replicated 8 times total, <b>stallable</b>, 1 read and 1 write. ", "details":[{"type":"text", "text":"Reduce the number of write accesses or fix banking to make this memory system stall-free."}]}, {"type":"text", "text":"Replicated 8 times to efficiently support multiple simultaneous workgroups. This replication resulted in 3.50 times increase in actual block RAM usage. Reducing the number of barriers or increasing max_work_group_size may help reduce this replication factor."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"name":"histogram.B1", "type":"basicblock", "children":[{"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[70, 2, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0]}]}, {"name":"hist.cl:12", "type":"resource", "data":[33, 0, 0, 0], "debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl", "line":12}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}], "replace_name":"true"}, {"name":"hist.cl:13", "type":"resource", "data":[34, 24, 0, 0], "debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl", "line":13}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on hist.cl:7."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"histogram.B3", "type":"basicblock", "children":[{"name":"Computation", "type":"resource", "children":[{"name":"hist.cl:21", "type":"resource", "data":[103, 2, 0, 0], "debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl", "line":21}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0]}], "replace_name":"true"}, {"name":"hist.cl:22", "type":"resource", "data":[487, 2051, 13, 0], "debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl", "line":22}]], "children":[{"name":"\'acl.atomic_add.p5i32\' Function Call", "type":"resource", "count":1, "data":[17, 33, 0, 0], "details":[{"type":"text", "text":"Stallable write to memory declared on hist.cl:7."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Load", "type":"resource", "count":1, "data":[470, 2018, 13, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"histogram.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[219, 143, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[219, 143, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[265, 95, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hist.cl:12", "type":"resource", "data":[35, 1, 0, 0], "debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl", "line":12}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0]}], "replace_name":"true"}, {"name":"hist.cl:31", "type":"resource", "data":[68, 1, 0, 0], "debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl", "line":31}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0]}], "replace_name":"true"}, {"name":"hist.cl:32", "type":"resource", "data":[43, 74, 0, 0], "debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl", "line":32}]], "children":[{"name":"\'acl.atomic_add.p1i32\' Function Call", "type":"resource", "count":1, "data":[17, 33, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on hist.cl:7."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"histogram.B6", "type":"basicblock", "children":[{"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[17, 33, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"Work-group limiter exit", "type":"resource", "count":1, "data":[17, 33, 0, 0]}]}]}]}]}]}';
var area_srcJSON='{"max_resources":[109572,219144,514,112],"name":"Kernel System","children":[{"name":"Board interface","type":"resource","data":[2160,1908,20,0],"details":[{"text":"Platform interface logic.","type":"text"}]},{"name":"Global interconnect","type":"resource","data":[555,5381,0,0],"details":[{"text":"Global interconnect for 1 global load and 0 global stores.","type":"text"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"histogram","total_kernel_resources":[3122,4274,20,0],"debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl","line":7}]],"type":"function","total_percent":[4.54443,2.84927,1.95032,3.89105,0],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[265,95,0,0]},{"name":"Function overhead","type":"resource","data":[1715,1592,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"hist.cl:7 (localHistogram)","type":"resource","data":[33,256,7,0],"details":[{"Total replication":8,"Number of banks":1,"Bank depth":"256 words","Additional information":[{"text":"Requested size 1024 bytes, implemented size 8192 bytes, replicated 8 times total, <b>stallable</b>, 1 read and 1 write. ","type":"text","details":[{"text":"Reduce the number of write accesses or fix banking to make this memory system stall-free.","type":"text"}]},{"text":"Replicated 8 times to efficiently support multiple simultaneous workgroups. This replication resulted in 3.50 times increase in actual block RAM usage. Reducing the number of barriers or increasing max_work_group_size may help reduce this replication factor.","type":"text"}],"Local memory":"Potentially inefficient configuration","Implemented size":"8192 bytes","Bank width":"32 bits","Reference":[{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Requested size":"1024 bytes","Clock":"Running memory at 2x clock to support more concurrent ports","type":"table"}]},{"name":"No Source Line","debug":[[{"filename":"","line":0}]],"type":"resource","data":[306,178,0,0],"children":[{"count":2,"name":"Integer Compare","data":[70,2,0,0],"debug":[[{"filename":"","line":0}]],"type":"resource"},{"count":1,"name":"State","data":[219,143,0,0],"debug":[[{"filename":"","line":0}]],"type":"resource"},{"count":1,"name":"Work-group limiter exit","data":[17,33,0,0],"debug":[[{"filename":"","line":0}]],"type":"resource"}]},{"replace_name":"true","debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl","line":12}]],"name":"/home/diego/vitis_opencl/hist/hist.cl:12","children":[{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl","line":12}]],"type":"resource"},{"count":1,"name":"Integer Compare","data":[35,1,0,0],"debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl","line":12}]],"type":"resource"}],"data":[68,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl","line":13}]],"name":"/home/diego/vitis_opencl/hist/hist.cl:13","children":[{"count":1,"name":"Store","data":[34,24,0,0],"debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl","line":13}]],"type":"resource"}],"data":[34,24,0,0],"type":"resource"},{"name":"/home/diego/vitis_opencl/hist/hist.cl:21","debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl","line":21}]],"replace_name":"true","type":"resource","data":[103,2,0,0],"children":[{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl","line":21}]],"type":"resource"},{"count":2,"name":"Integer Compare","data":[70,2,0,0],"debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl","line":21}]],"type":"resource"}]},{"replace_name":"true","debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl","line":22}]],"name":"/home/diego/vitis_opencl/hist/hist.cl:22","children":[{"count":1,"name":"\'acl.atomic_add.p5i32\' Function Call","data":[17,33,0,0],"debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl","line":22}]],"type":"resource"},{"count":1,"name":"Load","data":[470,2018,13,0],"debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl","line":22}]],"type":"resource"}],"data":[487,2051,13,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl","line":31}]],"name":"/home/diego/vitis_opencl/hist/hist.cl:31","children":[{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl","line":31}]],"type":"resource"},{"count":1,"name":"Integer Compare","data":[35,1,0,0],"debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl","line":31}]],"type":"resource"}],"data":[68,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl","line":32}]],"name":"/home/diego/vitis_opencl/hist/hist.cl:32","children":[{"count":1,"name":"\'acl.atomic_add.p1i32\' Function Call","data":[17,33,0,0],"debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl","line":32}]],"type":"resource"},{"count":1,"name":"Load","data":[26,41,0,0],"debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl","line":32}]],"type":"resource"}],"data":[43,74,0,0],"type":"resource"}],"data":[3122,4274,20,0],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1}],"data":[5837,11563,40,0],"total_percent":[10.2895,5.32709,5.27644,7.7821,0],"total":[5837,11563,40,0],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","Details"],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"histogram", "children":[{"type":"bb", "id":3, "name":"histogram.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"histogram.B1", "children":[{"type":"inst", "id":10, "name":"Store", "debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl", "line":13}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Stores to":"localHistogram", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":15, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"16"}]}, {"type":"inst", "id":16, "name":"loop end", "details":[{"type":"table", "Start Cycle":"3", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"3", "II":"0", "Subloops":"No", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."}]}, {"type":"bb", "id":5, "name":"histogram.B2", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":6, "name":"histogram.B3", "children":[{"type":"inst", "id":11, "name":"Load", "debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl", "line":22}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"2", "Latency":"117", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":12, "name":"atomic_add", "debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl", "line":22}]], "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Performs atomic operation on":"localHistogram", "Start Cycle":"120", "Latency":"6"}]}, {"type":"inst", "id":17, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"18"}]}, {"type":"inst", "id":18, "name":"loop end", "details":[{"type":"table", "Start Cycle":"127", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"127", "II":"0", "Subloops":"No", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."}]}, {"type":"bb", "id":7, "name":"histogram.B4", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":8, "name":"histogram.B5", "children":[{"type":"inst", "id":13, "name":"Load", "debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl", "line":32}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"localHistogram", "Start Cycle":"1", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":14, "name":"atomic_add", "debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl", "line":32}]], "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Start Cycle":"9", "Latency":"6"}]}, {"type":"inst", "id":19, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"20"}]}, {"type":"inst", "id":20, "name":"loop end", "details":[{"type":"table", "Start Cycle":"16", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"16", "II":"0", "Subloops":"No", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."}]}, {"type":"bb", "id":9, "name":"histogram.B6", "details":[{"type":"table", "Latency":"0"}]}, {"type":"memtype", "id":21, "name":"Local Memory", "children":[{"type":"memsys", "id":22, "name":"localHistogram", "debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl", "line":7}]], "details":[{"type":"table", "Requested size":"1024 bytes", "Implemented size":"8192 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"8", "Additional Information":[{"type":"text", "text":"Replicated 8 times to efficiently support multiple simultaneous workgroups"}, {"type":"text", "text":"Running memory at 2x clock to support more concurrent ports"}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":27, "name":"Unknown name", "details":[{"type":"table", "Number of banks":"1"}]}]}], "links":[{"from":22, "to":13}, {"from":22, "to":12}, {"from":12, "to":22}, {"from":10, "to":22}, {"from":16, "to":15}, {"from":3, "to":15}, {"from":10, "to":16}, {"from":16, "to":5}, {"from":18, "to":17}, {"from":5, "to":17}, {"from":11, "to":18}, {"from":12, "to":18}, {"from":18, "to":7}, {"from":20, "to":19}, {"from":7, "to":19}, {"from":13, "to":20}, {"from":14, "to":20}, {"from":20, "to":9}, {"from":15, "to":10}, {"from":17, "to":11}, {"from":11, "to":12}, {"from":19, "to":13}, {"from":13, "to":14}, {"from":14, "to":27}, {"from":27, "to":14}, {"from":27, "to":11}]}';
var lmvJSON='{"nodes":[{"type":"kernel", "id":2, "name":"histogram", "children":[{"type":"inst", "id":10, "name":"Store", "debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl", "line":13}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Stores to":"localHistogram", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":12, "name":"atomic_add", "debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl", "line":22}]], "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Performs atomic operation on":"localHistogram", "Start Cycle":"120", "Latency":"6"}]}, {"type":"inst", "id":13, "name":"Load", "debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl", "line":32}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"localHistogram", "Start Cycle":"1", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"memtype", "id":21, "name":"Local Memory", "children":[{"type":"memsys", "id":22, "name":"localHistogram", "debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl", "line":7}]], "children":[{"type":"bank", "id":23, "name":"Bank 0", "debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl", "line":7}]], "children":[{"type":"port", "id":24, "name":"R"}, {"type":"port", "id":25, "name":"RW"}, {"type":"port", "id":26, "name":"W"}], "details":[{"type":"table", "Total number of ports per bank":"3", "Number of read ports per bank":"1", "Number of write ports per bank":"1", "Number of shared ports per bank":"1", "Total replication":"8"}]}], "details":[{"type":"table", "Requested size":"1024 bytes", "Implemented size":"8192 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"8", "Additional Information":[{"type":"text", "text":"Replicated 8 times to efficiently support multiple simultaneous workgroups"}, {"type":"text", "text":"Running memory at 2x clock to support more concurrent ports"}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}], "links":[{"from":24, "to":13}, {"from":12, "to":25}, {"from":25, "to":12}, {"from":10, "to":26}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Bottleneck", "Details"], "children":[{"name":"Kernel: histogram", "data":["", "", ""], "debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl", "line":6}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"histogram.B1", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl", "line":12}], [{"filename":"/home/diego/vitis_opencl/hist/hist.cl", "line":12}], [{"filename":"/home/diego/vitis_opencl/hist/hist.cl", "line":14}]], "details":[{"type":"brief", "text":"Thread capacity = 4"}, {"type":"text", "text":"Thread capacity = 4"}], "children":[]}, {"name":"histogram.B3", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl", "line":21}], [{"filename":"/home/diego/vitis_opencl/hist/hist.cl", "line":21}], [{"filename":"/home/diego/vitis_opencl/hist/hist.cl", "line":23}]], "details":[{"type":"brief", "text":"Thread capacity = 128"}, {"type":"text", "text":"Thread capacity = 128"}], "children":[]}, {"name":"histogram.B5", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl", "line":31}], [{"filename":"/home/diego/vitis_opencl/hist/hist.cl", "line":31}], [{"filename":"/home/diego/vitis_opencl/hist/hist.cl", "line":33}]], "details":[{"type":"brief", "text":"Thread capacity = 17"}, {"type":"text", "text":"Thread capacity = 17"}], "children":[]}]}]}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"histogram", "data":["NDRange", "No", "n/a", 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"Maximum workgroup size: 256"}], "debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl", "line":6}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs "], "children":[{"name":"histogram", "data":[3122, 4274, 20, 0], "debug":[[{"filename":"/home/diego/vitis_opencl/hist/hist.cl", "line":6}]]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[555, 5381, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[2160, 1908, 20, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[5837, 11563, 40, 0], "data_percent":[5.32709, 5.27644, 7.7821, 0]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[109572, 219144, 514, 112]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}}';
var infoJSON='{"name":"Info","rows":[{"name":"Project Name","data":["hist"],"classes":["info-table"]},{"name":"Target Family, Device, Board","data":["Cyclone V, 5CSXFC6D6F31C8ES, de10_nano:de10_nano_sharedonly"]},{"name":"AOC Version","data":["18.1.0 Build 625"]},{"name":"Quartus Version","data":["18.1.0 Build 625"]},{"name":"Command","data":["aoc hist.cl"]},{"name":"Reports Generated At", "data":["Tue Sep 29 21:59:37 2020"]}]}';
var warningsJSON='{"rows":[{"name":"Kernel histogram has barrier(s), but no \'reqd_work_group_size\' or \'max_work_group_...","details":["Compiler Warning: Kernel histogram has barrier(s), but no \'reqd_work_group_size\' or \'max_work_group_size\' attribute. Inferring a default max_work_group_size of 256. If you require a larger work-group, specify using kernel attribute."]}]}';
var fileJSON=[{"path":"/home/diego/vitis_opencl/hist/hist.cl", "name":"hist.cl", "has_active_debug_locs":true, "absName":"/home/diego/vitis_opencl/hist/hist.cl", "content":"#define HIST_BINS 256\012\012__kernel void histogram (__global int* restrict data,\012                         __global int* restrict histogram,\012                         int numData)\012{\012    __local int localHistogram[HIST_BINS];\012    int lid = get_local_id(0);\012    int gid = get_global_id(0);\012\012    /* Initialise local histogram to zero */\012    for (int i = lid; i < HIST_BINS; i += get_local_size(0)) {\012        localHistogram[i] = 0;\012    }\012\012    /* Wait until all work items within\012     * the work-group have completed their stores. */\012     barrier(CLK_LOCAL_MEM_FENCE);\012\012     /* Compute local histogram */\012     for (int i = gid; i < numData; i+= get_global_size(0)) {\012         atomic_add(&localHistogram[data[i]], 1);\012     }\012\012     /* Wait until all work items within\012     * the work-group have completed their stores. */\012     barrier(CLK_LOCAL_MEM_FENCE);\012\012     /* Write the local histogram out\012      * to the global histogram */\012      for (int i = lid; i < HIST_BINS; i += get_local_size(0)) {\012          atomic_add(&histogram[i], localHistogram[i]);\012      }\012}"}];