CADENCE IHNL04120
$model
D_CELLS_M3V/LSHVT18U3VX2/cmos_sch D_CELLS_M3V/LSHVT18U3VX2/cmos_sch/cmos_sch/Stimulator_TestBench_TB_OneCH_Top_config/0 LSHVT18U3VX2
Stimulator_IMP/HalfBridge_ST/schematic Stimulator_IMP/HalfBridge_ST/schematic/schematic/Stimulator_TestBench_TB_OneCH_Top_config/0 HalfBridge_ST
Stimulator_IMP/Idac_5bit_ST_V3/schematic Stimulator_IMP/Idac_5bit_ST_V3/schematic/schematic/Stimulator_TestBench_TB_OneCH_Top_config/0 Idac_5bit_ST_V3
Stimulator_IMP/CurrentMirror_x10_LV/schematic Stimulator_IMP/CurrentMirror_x10_LV/schematic/schematic/Stimulator_TestBench_TB_OneCH_Top_config/0 CurrentMirror_x10_LV
D_CELLS_HD/AND2HDX0/cmos_sch D_CELLS_HD/AND2HDX0/cmos_sch/cmos_sch/Stimulator_TestBench_TB_OneCH_Top_config/0 AND2HDX0
Stimulator_IMP/CurrentSource_All_ST/schematic Stimulator_IMP/CurrentSource_All_ST/schematic/schematic/Stimulator_TestBench_TB_OneCH_Top_config/0 CurrentSource_All_ST
GATES_3V/invrv3/schematic GATES_3V/invrv3/schematic/schematic/Stimulator_TestBench_TB_OneCH_Top_config/0 invrv3
Stimulator_IMP/ResistiveDivider/schematic Stimulator_IMP/ResistiveDivider/schematic/schematic/Stimulator_TestBench_TB_OneCH_Top_config/0 ResistiveDivider
Stimulator_IMP/LS_LowSide_V2_ST/schematic Stimulator_IMP/LS_LowSide_V2_ST/schematic/schematic/Stimulator_TestBench_TB_OneCH_Top_config/0 LS_LowSide_V2_ST
D_CELLS_3V/IN_3VX2/cmos_sch D_CELLS_3V/IN_3VX2/cmos_sch/cmos_sch/Stimulator_TestBench_TB_OneCH_Top_config/0 IN_3VX2
D_CELLS_M3V/LSHVT18U3VX1/cmos_sch D_CELLS_M3V/LSHVT18U3VX1/cmos_sch/cmos_sch/Stimulator_TestBench_TB_OneCH_Top_config/0 LSHVT18U3VX1
GATES_HD/nand2/schematic GATES_HD/nand2/schematic/schematic/Stimulator_TestBench_TB_OneCH_Top_config/0 nand2
Stimulator_IMP/CurrentMirror_ST/schematic Stimulator_IMP/CurrentMirror_ST/schematic/schematic/Stimulator_TestBench_TB_OneCH_Top_config/0 CurrentMirror_ST
Stimulator_IMP/SingleChannel_ST/schematic Stimulator_IMP/SingleChannel_ST/schematic/schematic/Stimulator_TestBench_TB_OneCH_Top_config/0 SingleChannel_ST
Stimulator_IMP/LS_HighSide_V3_ST/schematic Stimulator_IMP/LS_HighSide_V3_ST/schematic/schematic/Stimulator_TestBench_TB_OneCH_Top_config/0 LS_HighSide_V3_ST
Stimulator_TestBench/TB_OneCH_Top/schematic Stimulator_TestBench/TB_OneCH_Top/schematic/schematic/Stimulator_TestBench_TB_OneCH_Top_config/1 TB_OneCH_Top
Stimulator_IMP/Ext_Iref_ST/schematic Stimulator_IMP/Ext_Iref_ST/schematic/schematic/Stimulator_TestBench_TB_OneCH_Top_config/0 Ext_Iref_ST
GATES_HD/invr/schematic GATES_HD/invr/schematic/schematic/Stimulator_TestBench_TB_OneCH_Top_config/0 invr
$endmodel
$net
gnd! 0
vdd3! vdd3!
vdd! vdd!
vdde! vdde!
$endnet
$param
Period Period
IPD IPD
Tano Tano
Tcat Tcat
Rload Rload
$endparam
