****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: S-2021.06-SP1
Date   : Sun Dec  4 15:39:33 2022
****************************************


  Startpoint: inp[17] (input port clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  inp[17] (in)                            0.000      0.000 r
  U245/Y (AND2X1)                      2207108.000
                                                  2207108.000 r
  U246/Y (INVX1)                       705440.000 2912548.000 f
  U260/Y (NAND2X1)                     918764.000 3831312.000 r
  U215/Y (AND2X1)                      2169732.000
                                                  6001044.000 r
  U216/Y (INVX1)                       721164.000 6722208.000 f
  U169/Y (AND2X1)                      2458084.000
                                                  9180292.000 f
  U170/Y (INVX1)                       -1175052.000
                                                  8005240.000 r
  U93/Y (AND2X1)                       1881340.000
                                                  9886580.000 r
  U94/Y (INVX1)                        708152.000 10594732.000 f
  U74/Y (XOR2X1)                       5583856.000
                                                  16178588.000 r
  U264/Y (OR2X1)                       2349712.000
                                                  18528300.000 r
  U135/Y (AND2X1)                      2195640.000
                                                  20723940.000 r
  U136/Y (INVX1)                       708920.000 21432860.000 f
  U250/Y (XNOR2X1)                     6583414.000
                                                  28016274.000 f
  U110/Y (AND2X1)                      2051890.000
                                                  30068164.000 f
  U111/Y (INVX1)                       -1187420.000
                                                  28880744.000 r
  U177/Y (AND2X1)                      2199074.000
                                                  31079818.000 r
  U178/Y (INVX1)                       707808.000 31787626.000 f
  U274/Y (OR2X1)                       2117894.000
                                                  33905520.000 f
  U313/Y (NAND2X1)                     876472.000 34781992.000 r
  U103/Y (XNOR2X1)                     6321512.000
                                                  41103504.000 r
  U104/Y (INVX1)                       821412.000 41924916.000 f
  U319/Y (XOR2X1)                      5580188.000
                                                  47505104.000 r
  U145/Y (AND2X1)                      1819188.000
                                                  49324292.000 r
  U146/Y (INVX1)                       715516.000 50039808.000 f
  U137/Y (AND2X1)                      2458080.000
                                                  52497888.000 f
  U138/Y (INVX1)                       -1187200.000
                                                  51310688.000 r
  U147/Y (OR2X1)                       1775916.000
                                                  53086604.000 r
  U148/Y (INVX1)                       707016.000 53793620.000 f
  U331/Y (NAND2X1)                     1285776.000
                                                  55079396.000 r
  U139/Y (AND2X1)                      1818752.000
                                                  56898148.000 r
  U140/Y (INVX1)                       707636.000 57605784.000 f
  U332/Y (AND2X1)                      1862548.000
                                                  59468332.000 f
  out[0] (out)                            0.000   59468332.000 f
  data arrival time                               59468332.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  clock reconvergence pessimism           0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  ---------------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -59468332.000
  ---------------------------------------------------------------
  slack (MET)                                     140531664.000


1
