// Seed: 1684348830
module module_0 (
    output wor id_0,
    input uwire id_1,
    input uwire id_2,
    input wor id_3,
    input uwire id_4
    , id_10,
    input uwire id_5,
    input uwire id_6,
    input supply0 id_7,
    output tri id_8
);
  assign id_10 = id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input logic id_1,
    input wire id_2,
    input wor id_3,
    input wire id_4,
    input tri0 id_5,
    output wire id_6,
    output supply0 id_7,
    output logic id_8
);
  always @(posedge id_3 or posedge 1'd0) begin
    @(posedge id_2) id_8 <= 1;
  end
  assign id_8 = id_1;
  module_0(
      id_7, id_3, id_4, id_0, id_5, id_3, id_5, id_0, id_7
  );
  wand id_10 = (id_10 < id_1) + 1;
endmodule
