git clone --depth 1 --no-tags https://github.com/polprog/my8051.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542136925
git clone --depth 1 --no-tags https://github.com/wkrska/EC551_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545169213
git clone --depth 1 --no-tags https://github.com/fdarling/orangecrab-usb-cdc-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544624606
git clone --depth 1 --no-tags https://github.com/PrathamGit-dev/BB84-Protocol-QuantamKeyDistribution-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540769933
git clone --depth 1 --no-tags https://github.com/gayathrimalamal/Pixel_Level_Reconfigurable_Beamforming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541961532
git clone --depth 1 --no-tags https://github.com/Himanshu5298/Stream-cypher-for-data-encyption-decryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541256374
git clone --depth 1 --no-tags https://github.com/sarathb2/logarithmic-Cordic-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543113180
git clone --depth 1 --no-tags https://github.com/pavanmathur/DDR-SDRAM-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544494097
git clone --depth 1 --no-tags https://github.com/ipgtestrepos/socX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538151092
git clone --depth 1 --no-tags https://github.com/AllenKaixuan/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539828430
git clone --depth 1 --no-tags https://github.com/ritwik-9/Arithmetic-Logical-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543143259
git clone --depth 1 --no-tags https://github.com/sjoon-oh/ee511-computer-arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540208679
git clone --depth 1 --no-tags https://github.com/Vedant-02/Verilog-HDL-Lab-Experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543042814
git clone --depth 1 --no-tags https://github.com/b224hisl/rioschip2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538197955
git clone --depth 1 --no-tags https://github.com/sanidhyas3s/Pipelined-Processor-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543668543
git clone --depth 1 --no-tags https://github.com/Archfx/SnpsTools.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543671094
git clone --depth 1 --no-tags https://github.com/saisumanthpamujula/Radix-4-booth-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542583860
git clone --depth 1 --no-tags https://github.com/wshuangge/ee457.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543513827
git clone --depth 1 --no-tags https://github.com/sujan2599/Logarithmic-unit-using-CORDIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541536820
git clone --depth 1 --no-tags https://github.com/Darksw20/ITESO-digital-systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545497131
git clone --depth 1 --no-tags https://github.com/skarr4616/Y86-Pipeline-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545149991
git clone --depth 1 --no-tags https://github.com/BruceHuynh-hub/DILITHIUM-hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539130738
git clone --depth 1 --no-tags https://github.com/xu842251462/EC551_FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545098052
git clone --depth 1 --no-tags https://github.com/thechosenone98/upduino-fpga-particle-filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539506142
git clone --depth 1 --no-tags https://github.com/aaqdas/riscv-scalar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540507613
git clone --depth 1 --no-tags https://github.com/syedimaduddin/4-bit_Asynchronous_Up_Counter_using_Mixed-Signal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543073099
git clone --depth 1 --no-tags https://github.com/PeterZhang17/HelloEDA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544408033
git clone --depth 1 --no-tags https://github.com/Vivehanandhaa/ECEA_HDLTP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544567628
git clone --depth 1 --no-tags https://github.com/srimanthtenneti/FeFET-Programming-Network-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539494065
git clone --depth 1 --no-tags https://github.com/Zhang-Zhi-Kai/2021-CIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538794961
git clone --depth 1 --no-tags https://github.com/RaviMugidi/GCD-Machine-using-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539613541
git clone --depth 1 --no-tags https://github.com/marschen233/ECSE_318.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539617776
git clone --depth 1 --no-tags https://github.com/abhash2205/8T-SRAM-Based-In-Memory-DAC-for-AI-acceleration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543256977
git clone --depth 1 --no-tags https://github.com/yuansui123/ISML_SineStimDriver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542854865
git clone --depth 1 --no-tags https://github.com/wcy777/ICLAB_2021_spring_Lab03_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543520723
git clone --depth 1 --no-tags https://github.com/noemiabril/Minimig-AGA_MiSTer-Arrow_SoCkit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540162246
git clone --depth 1 --no-tags https://github.com/leonrinkel/lake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544060123
git clone --depth 1 --no-tags https://github.com/sunny865/mic_array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545439208
git clone --depth 1 --no-tags https://github.com/ssszwic/IC_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541431143
git clone --depth 1 --no-tags https://github.com/INNO-MAKER/7_INCH_HDMI2MIPI_FPGA_DEMO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538784066
git clone --depth 1 --no-tags https://github.com/anirudh-arunkumar/Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545576969
git clone --depth 1 --no-tags https://github.com/IsharaNawa/CO221_Digital_Design_LABS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541183812
git clone --depth 1 --no-tags https://github.com/PebPeb/Single-Cycle-RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542898937
git clone --depth 1 --no-tags https://github.com/mohsenrezaei12/4-bit-multiplier-using-array-and-Add-Shift-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544350429
git clone --depth 1 --no-tags https://github.com/Adi-SRAM25/FPGA-based-True-Random-Number-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540045783
git clone --depth 1 --no-tags https://github.com/MuhammadMajiid/Washing-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539058092
git clone --depth 1 --no-tags https://github.com/srijithkrishnan/SmartHome-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538107403
git clone --depth 1 --no-tags https://github.com/wcy777/ICLAB_2021_spring_Lab02_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541135955
git clone --depth 1 --no-tags https://github.com/LBL-ICS/Parameterizable-Design-on-CNN-with-Chisel-HCL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539595682
git clone --depth 1 --no-tags https://github.com/dineshannayya/8bit_dac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540308309
git clone --depth 1 --no-tags https://github.com/wxjHits/SOC_CORTEX_M0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538581887
git clone --depth 1 --no-tags https://github.com/howard881010/IC-Design-Lab-Term-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540689423
git clone --depth 1 --no-tags https://github.com/DanielMestres/RISC-ARM-Pipeline-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544622048
git clone --depth 1 --no-tags https://github.com/Swalbak/digital-system-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541611143
git clone --depth 1 --no-tags https://github.com/Benisonpin/Caravel-ISP-TWLCE-01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538965487
git clone --depth 1 --no-tags https://github.com/Indirashradda/Blind-Spot-Monitoring-and-Notification-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543052422
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-PenguinKunWars_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544598423
git clone --depth 1 --no-tags https://github.com/mouer-hub/cmos_sdram_vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542056949
git clone --depth 1 --no-tags https://github.com/d4torres/RV32i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542802138
git clone --depth 1 --no-tags https://github.com/tmct-web/omsp430_demo_tmct.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538385173
git clone --depth 1 --no-tags https://github.com/briansune/Altera-Cyclone-V-HDMI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539287670
git clone --depth 1 --no-tags https://github.com/ngrieshop/tinytapetest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544874244
git clone --depth 1 --no-tags https://github.com/oldpig123/computer_organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545283353
git clone --depth 1 --no-tags https://github.com/aalexff/voltimetroVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540984252
git clone --depth 1 --no-tags https://github.com/kenkey101/Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543194580
git clone --depth 1 --no-tags https://github.com/Rasoul-Akhondi/mult_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544005406
git clone --depth 1 --no-tags https://github.com/MarlzRana/binary-adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539053562
git clone --depth 1 --no-tags https://github.com/Pranavi-2001/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538252150
git clone --depth 1 --no-tags https://github.com/PowellJacob/CaravelRepo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543732184
git clone --depth 1 --no-tags https://github.com/bugsbunny2210/Implementation-of-Merge-Sort-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543885407
git clone --depth 1 --no-tags https://github.com/Enting-Chen/Computer-Organisation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544329833
git clone --depth 1 --no-tags https://github.com/patwarind/Design-and-Evaluation-of-Finite-Field-Multipliers-using-fast-XNOR-cells.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544350763
git clone --depth 1 --no-tags https://github.com/barryvv/AI-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538691744
git clone --depth 1 --no-tags https://github.com/jtremesay/kfpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541196166
git clone --depth 1 --no-tags https://github.com/Xavier9031/final_project_flappy_bird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542189334
git clone --depth 1 --no-tags https://github.com/Cyber-E-J/Pipeline_CPU_RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542584952
git clone --depth 1 --no-tags https://github.com/NouranAbdelaziz/Caravel_chip_FPGA_validation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542606838
git clone --depth 1 --no-tags https://github.com/kaushik397/DCDA-Yantra.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539081161
git clone --depth 1 --no-tags https://github.com/manavshah-28/fsm_sequence_detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540525994
git clone --depth 1 --no-tags https://github.com/siddhant21204/HDL_bits_solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545394427
git clone --depth 1 --no-tags https://github.com/didikid3/Project-0-VerilogALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545749347
git clone --depth 1 --no-tags https://github.com/ngrieshop/Test_caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539071104
git clone --depth 1 --no-tags https://github.com/3ab3at/Digital-Calculatorr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538501249
git clone --depth 1 --no-tags https://github.com/dinasmh/i2c_slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543325368
git clone --depth 1 --no-tags https://github.com/Ravi-2345/8_BIT_MULTIPLIER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543294987
git clone --depth 1 --no-tags https://github.com/JPval007/Finite_State_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544603875
git clone --depth 1 --no-tags https://github.com/youngmit/led-panel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540916847
git clone --depth 1 --no-tags https://github.com/JeanDaBleaque/fpga_booth_algorithm_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541272397
git clone --depth 1 --no-tags https://github.com/1660472575/AC620.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540450949
git clone --depth 1 --no-tags https://github.com/tonykim07/16-bit-FPGA-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543737360
git clone --depth 1 --no-tags https://github.com/chenchaiah952/Logarthmic_unit_using_CORDIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543623957
git clone --depth 1 --no-tags https://github.com/Vidhi2604/Virtual_ATM_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543991695
git clone --depth 1 --no-tags https://github.com/shabbarvejlani/esim-mixed-signal-hackathon-using-sky130-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544154227
git clone --depth 1 --no-tags https://github.com/Amrr10/FPGA-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543804715
git clone --depth 1 --no-tags https://github.com/Lastaapps/ctu-bi-aps.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543804462
