{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507169594704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507169594711 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 04 20:13:14 2017 " "Processing started: Wed Oct 04 20:13:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507169594711 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169594711 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Process1 -c Process1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Process1 -c Process1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169594711 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1507169595423 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507169595423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507169617998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169617998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbank.v 1 1 " "Found 1 design units, including 1 entities, in source file registerbank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RegisterBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507169618000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169618000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1 " "Found entity 1: Mux2x1" {  } { { "Mux2x1.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507169618002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169618002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4x1 " "Found entity 1: Mux4x1" {  } { { "Mux4x1.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Mux4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507169618003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169618003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507169618005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169618005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507169618007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169618007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meminst.v 1 1 " "Found 1 design units, including 1 entities, in source file meminst.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemInst " "Found entity 1: MemInst" {  } { { "MemInst.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/MemInst.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507169618009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169618009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeifd.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeifd.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeIFD " "Found entity 1: PipeIFD" {  } { { "PipeIFD.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/PipeIFD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507169618010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169618010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipede.v 1 1 " "Found 1 design units, including 1 entities, in source file pipede.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeDE " "Found entity 1: PipeDE" {  } { { "PipeDE.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/PipeDE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507169618014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169618014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeem.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeem.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeEM " "Found entity 1: PipeEM" {  } { { "PipeEM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/PipeEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507169618020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169618020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipewb.v 1 1 " "Found 1 design units, including 1 entities, in source file pipewb.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeWB " "Found entity 1: PipeWB" {  } { { "PipeWB.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/PipeWB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507169618022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169618022 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MuxDirMem muxDirMem CPU.v(107) " "Verilog HDL Declaration information at CPU.v(107): object \"MuxDirMem\" differs only in case from object \"muxDirMem\" in the same scope" {  } { { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 107 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507169618024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MuxDato muxDato CPU.v(108) " "Verilog HDL Declaration information at CPU.v(108): object \"MuxDato\" differs only in case from object \"muxDato\" in the same scope" {  } { { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 108 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507169618025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507169618025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169618025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduloespecial.v 1 1 " "Found 1 design units, including 1 entities, in source file moduloespecial.v" { { "Info" "ISGN_ENTITY_NAME" "1 ModuloEsp " "Found entity 1: ModuloEsp" {  } { { "ModuloEspecial.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/ModuloEspecial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507169618027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169618027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507169618030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169618030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tester.v 1 1 " "Found 1 design units, including 1 entities, in source file tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tester " "Found entity 1: Tester" {  } { { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507169618033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169618033 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "simulation/Process1.bdf " "Can't analyze file -- file simulation/Process1.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1507169618035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/clock_divider.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507169618037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169618037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/seven_segments.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/seven_segments.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segments " "Found entity 1: seven_segments" {  } { { "output_files/seven_segments.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/output_files/seven_segments.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507169618038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169618038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507169618040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169618040 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tester " "Elaborating entity \"Tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1507169618135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:DIV1 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:DIV1\"" {  } { { "Tester.v" "DIV1" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507169618139 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 clock_divider.v(40) " "Verilog HDL assignment warning at clock_divider.v(40): truncated value with size 32 to match size of target (26)" {  } { { "clock_divider.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/clock_divider.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507169618141 "|Tester|clock_divider:DIV1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:cpu " "Elaborating entity \"CPU\" for hierarchy \"CPU:cpu\"" {  } { { "Tester.v" "cpu" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507169618141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:cpu\|PC:pc " "Elaborating entity \"PC\" for hierarchy \"CPU:cpu\|PC:pc\"" {  } { { "CPU.v" "pc" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507169618355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder CPU:cpu\|Adder:pcplus4 " "Elaborating entity \"Adder\" for hierarchy \"CPU:cpu\|Adder:pcplus4\"" {  } { { "CPU.v" "pcplus4" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507169618357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 CPU:cpu\|Mux2x1:MuxDireccionPC " "Elaborating entity \"Mux2x1\" for hierarchy \"CPU:cpu\|Mux2x1:MuxDireccionPC\"" {  } { { "CPU.v" "MuxDireccionPC" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507169618359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemInst CPU:cpu\|MemInst:memInst " "Elaborating entity \"MemInst\" for hierarchy \"CPU:cpu\|MemInst:memInst\"" {  } { { "CPU.v" "memInst" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507169618370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\"" {  } { { "MemInst.v" "altsyncram_component" { Text "C:/Users/jairo-mm/Documents/Proyecto1/MemInst.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507169618415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\"" {  } { { "MemInst.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/MemInst.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507169618416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component " "Instantiated megafunction \"CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169618416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169618416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169618416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM.mif " "Parameter \"init_file\" = \"ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169618416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169618416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169618416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169618416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169618416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169618416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169618416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169618416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169618416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169618416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169618416 ""}  } { { "MemInst.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/MemInst.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507169618416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6bf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6bf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6bf1 " "Found entity 1: altsyncram_6bf1" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_6bf1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507169618556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169618556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6bf1 CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated " "Elaborating entity \"altsyncram_6bf1\" for hierarchy \"CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507169618556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507169618627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169618627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_6bf1.tdf" "rden_decode" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_6bf1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507169618628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507169618695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169618695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_6bf1.tdf" "mux2" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_6bf1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507169618697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeIFD CPU:cpu\|PipeIFD:pipeIFD " "Elaborating entity \"PipeIFD\" for hierarchy \"CPU:cpu\|PipeIFD:pipeIFD\"" {  } { { "CPU.v" "pipeIFD" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507169618704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit CPU:cpu\|ControlUnit:unidadControl " "Elaborating entity \"ControlUnit\" for hierarchy \"CPU:cpu\|ControlUnit:unidadControl\"" {  } { { "CPU.v" "unidadControl" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507169618706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBank CPU:cpu\|RegisterBank:registerBank " "Elaborating entity \"RegisterBank\" for hierarchy \"CPU:cpu\|RegisterBank:registerBank\"" {  } { { "CPU.v" "registerBank" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507169618708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeDE CPU:cpu\|PipeDE:pipeDE " "Elaborating entity \"PipeDE\" for hierarchy \"CPU:cpu\|PipeDE:pipeDE\"" {  } { { "CPU.v" "pipeDE" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507169618724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ModuloEsp CPU:cpu\|ModuloEsp:moduloEsp " "Elaborating entity \"ModuloEsp\" for hierarchy \"CPU:cpu\|ModuloEsp:moduloEsp\"" {  } { { "CPU.v" "moduloEsp" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507169618736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:cpu\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"CPU:cpu\|ALU:alu\"" {  } { { "CPU.v" "alu" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507169618741 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Flags ALU.v(18) " "Verilog HDL Always Construct warning at ALU.v(18): inferring latch(es) for variable \"Flags\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/ALU.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1507169618743 "|Tester|CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[0\] ALU.v(18) " "Inferred latch for \"Flags\[0\]\" at ALU.v(18)" {  } { { "ALU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/ALU.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169618743 "|Tester|CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[1\] ALU.v(18) " "Inferred latch for \"Flags\[1\]\" at ALU.v(18)" {  } { { "ALU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/ALU.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169618743 "|Tester|CPU:cpu|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4x1 CPU:cpu\|Mux4x1:MuxResultSelect " "Elaborating entity \"Mux4x1\" for hierarchy \"CPU:cpu\|Mux4x1:MuxResultSelect\"" {  } { { "CPU.v" "MuxResultSelect" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507169618743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeEM CPU:cpu\|PipeEM:pipeEm " "Elaborating entity \"PipeEM\" for hierarchy \"CPU:cpu\|PipeEM:pipeEm\"" {  } { { "CPU.v" "pipeEm" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507169618746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM CPU:cpu\|RAM:memDatos " "Elaborating entity \"RAM\" for hierarchy \"CPU:cpu\|RAM:memDatos\"" {  } { { "CPU.v" "memDatos" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507169618759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507169618904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507169618985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component " "Instantiated megafunction \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169618986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169618986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file datos.mif " "Parameter \"init_file\" = \"datos.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169618986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169618986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169618986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169618986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169618986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169618986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169618986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169618986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169618986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169618986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169618986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169618986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169618986 ""}  } { { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507169618986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mon1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mon1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mon1 " "Found entity 1: altsyncram_mon1" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507169619071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169619071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mon1 CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated " "Elaborating entity \"altsyncram_mon1\" for hierarchy \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507169619072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507169619559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169619559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_mon1.tdf" "decode3" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507169619560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/mux_tfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507169619669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169619669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tfb CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|mux_tfb:mux2 " "Elaborating entity \"mux_tfb\" for hierarchy \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|mux_tfb:mux2\"" {  } { { "db/altsyncram_mon1.tdf" "mux2" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507169619670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeWB CPU:cpu\|PipeWB:pipeWB " "Elaborating entity \"PipeWB\" for hierarchy \"CPU:cpu\|PipeWB:pipeWB\"" {  } { { "CPU.v" "pipeWB" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507169619694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segments seven_segments:sevenSegs1 " "Elaborating entity \"seven_segments\" for hierarchy \"seven_segments:sevenSegs1\"" {  } { { "Tester.v" "sevenSegs1" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507169619697 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "seven_segments.v(7) " "Verilog HDL Case Statement warning at seven_segments.v(7): can't check case statement for completeness because the case expression has too many possible states" {  } { { "output_files/seven_segments.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/output_files/seven_segments.v" 7 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1507169619699 "|Tester|seven_segments:sevenSegs1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seven_segments.v(7) " "Verilog HDL Case Statement warning at seven_segments.v(7): incomplete case statement has no default case item" {  } { { "output_files/seven_segments.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/output_files/seven_segments.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1507169619699 "|Tester|seven_segments:sevenSegs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seven_seg seven_segments.v(6) " "Verilog HDL Always Construct warning at seven_segments.v(6): inferring latch(es) for variable \"seven_seg\", which holds its previous value in one or more paths through the always construct" {  } { { "output_files/seven_segments.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/output_files/seven_segments.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1507169619699 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_seg\[0\] seven_segments.v(6) " "Inferred latch for \"seven_seg\[0\]\" at seven_segments.v(6)" {  } { { "output_files/seven_segments.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/output_files/seven_segments.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169619699 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_seg\[1\] seven_segments.v(6) " "Inferred latch for \"seven_seg\[1\]\" at seven_segments.v(6)" {  } { { "output_files/seven_segments.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/output_files/seven_segments.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169619699 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_seg\[2\] seven_segments.v(6) " "Inferred latch for \"seven_seg\[2\]\" at seven_segments.v(6)" {  } { { "output_files/seven_segments.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/output_files/seven_segments.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169619699 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_seg\[3\] seven_segments.v(6) " "Inferred latch for \"seven_seg\[3\]\" at seven_segments.v(6)" {  } { { "output_files/seven_segments.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/output_files/seven_segments.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169619700 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_seg\[4\] seven_segments.v(6) " "Inferred latch for \"seven_seg\[4\]\" at seven_segments.v(6)" {  } { { "output_files/seven_segments.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/output_files/seven_segments.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169619700 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_seg\[5\] seven_segments.v(6) " "Inferred latch for \"seven_seg\[5\]\" at seven_segments.v(6)" {  } { { "output_files/seven_segments.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/output_files/seven_segments.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169619700 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_seg\[6\] seven_segments.v(6) " "Inferred latch for \"seven_seg\[6\]\" at seven_segments.v(6)" {  } { { "output_files/seven_segments.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/output_files/seven_segments.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169619700 "|Tester|seven_segments:sevenSegs1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[31\] " "Net \"CPU:cpu\|DatoOutMem\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[31\]" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507169620207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[30\] " "Net \"CPU:cpu\|DatoOutMem\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[30\]" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507169620207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[29\] " "Net \"CPU:cpu\|DatoOutMem\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[29\]" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507169620207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[28\] " "Net \"CPU:cpu\|DatoOutMem\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[28\]" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507169620207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[27\] " "Net \"CPU:cpu\|DatoOutMem\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[27\]" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507169620207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[26\] " "Net \"CPU:cpu\|DatoOutMem\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[26\]" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507169620207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[25\] " "Net \"CPU:cpu\|DatoOutMem\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[25\]" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507169620207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[24\] " "Net \"CPU:cpu\|DatoOutMem\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[24\]" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507169620207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[23\] " "Net \"CPU:cpu\|DatoOutMem\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[23\]" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507169620207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[22\] " "Net \"CPU:cpu\|DatoOutMem\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[22\]" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507169620207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[21\] " "Net \"CPU:cpu\|DatoOutMem\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[21\]" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507169620207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[20\] " "Net \"CPU:cpu\|DatoOutMem\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[20\]" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507169620207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[19\] " "Net \"CPU:cpu\|DatoOutMem\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[19\]" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507169620207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[18\] " "Net \"CPU:cpu\|DatoOutMem\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[18\]" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507169620207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[17\] " "Net \"CPU:cpu\|DatoOutMem\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[17\]" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507169620207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[16\] " "Net \"CPU:cpu\|DatoOutMem\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[16\]" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507169620207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[15\] " "Net \"CPU:cpu\|DatoOutMem\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[15\]" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507169620207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[14\] " "Net \"CPU:cpu\|DatoOutMem\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[14\]" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507169620207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[13\] " "Net \"CPU:cpu\|DatoOutMem\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[13\]" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507169620207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[12\] " "Net \"CPU:cpu\|DatoOutMem\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[12\]" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507169620207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[11\] " "Net \"CPU:cpu\|DatoOutMem\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[11\]" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507169620207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[10\] " "Net \"CPU:cpu\|DatoOutMem\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[10\]" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507169620207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[9\] " "Net \"CPU:cpu\|DatoOutMem\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[9\]" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507169620207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[8\] " "Net \"CPU:cpu\|DatoOutMem\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[8\]" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507169620207 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1507169620207 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a8 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a9 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a10 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a11 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a12 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a13 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a14 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a15 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a16 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a17 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a18 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a19 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a20 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a21 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a22 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a23 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a24 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a25 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a26 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a27 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a28 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a29 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a30 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a31 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a32 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a33 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a34 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a35 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a36 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a37 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a38 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a39 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 1023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a40 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 1048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a41 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 1073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a42 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 1098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a43 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a44 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 1148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a45 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 1173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a46 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 1198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a47 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a48 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 1248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a49 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 1273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a50 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 1298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a51 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 1323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a52 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 1348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a53 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 1373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a54 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 1398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a55 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 1423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a56 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 1448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a57 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a58 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 1498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a59 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 1523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a60 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 1548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a61 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 1573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a62 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 1598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a63 " "Synthesized away node \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 1623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507169620672 "|Tester|CPU:cpu|RAM:memDatos|altsyncram:altsyncram_component|altsyncram_mon1:auto_generated|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1507169620672 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1507169620672 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "CPU:cpu\|RegisterBank:registerBank\|RF_rtl_0 " "Inferred RAM node \"CPU:cpu\|RegisterBank:registerBank\|RF_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1507169621538 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CPU:cpu\|RegisterBank:registerBank\|RF_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CPU:cpu\|RegisterBank:registerBank\|RF_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507169623211 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507169623211 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507169623211 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507169623211 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507169623211 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507169623211 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507169623211 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507169623211 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507169623211 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507169623211 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507169623211 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507169623211 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507169623211 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507169623211 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507169623211 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1507169623211 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1507169623211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:cpu\|RegisterBank:registerBank\|altsyncram:RF_rtl_0 " "Elaborated megafunction instantiation \"CPU:cpu\|RegisterBank:registerBank\|altsyncram:RF_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507169623293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:cpu\|RegisterBank:registerBank\|altsyncram:RF_rtl_0 " "Instantiated megafunction \"CPU:cpu\|RegisterBank:registerBank\|altsyncram:RF_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169623293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169623293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169623293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169623293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169623293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169623293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169623293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169623293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169623293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169623293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169623293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169623293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169623293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169623293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507169623293 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507169623293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u2n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u2n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u2n1 " "Found entity 1: altsyncram_u2n1" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_u2n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507169623370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169623370 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1507169623969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_seg\[0\] " "Latch seven_segments:sevenSegs1\|seven_seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[0\]\[0\]" {  } { { "RegisterBank.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507169624067 ""}  } { { "output_files/seven_segments.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/output_files/seven_segments.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507169624067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_seg\[1\] " "Latch seven_segments:sevenSegs1\|seven_seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[0\]\[0\]" {  } { { "RegisterBank.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507169624067 ""}  } { { "output_files/seven_segments.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/output_files/seven_segments.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507169624067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_seg\[2\] " "Latch seven_segments:sevenSegs1\|seven_seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[0\]\[0\]" {  } { { "RegisterBank.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507169624068 ""}  } { { "output_files/seven_segments.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/output_files/seven_segments.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507169624068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_seg\[3\] " "Latch seven_segments:sevenSegs1\|seven_seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[0\]\[0\]" {  } { { "RegisterBank.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507169624068 ""}  } { { "output_files/seven_segments.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/output_files/seven_segments.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507169624068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_seg\[4\] " "Latch seven_segments:sevenSegs1\|seven_seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[0\]\[0\]" {  } { { "RegisterBank.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507169624068 ""}  } { { "output_files/seven_segments.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/output_files/seven_segments.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507169624068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_seg\[5\] " "Latch seven_segments:sevenSegs1\|seven_seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[0\]\[0\]" {  } { { "RegisterBank.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507169624068 ""}  } { { "output_files/seven_segments.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/output_files/seven_segments.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507169624068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_seg\[6\] " "Latch seven_segments:sevenSegs1\|seven_seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[0\]\[0\]" {  } { { "RegisterBank.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507169624068 ""}  } { { "output_files/seven_segments.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/output_files/seven_segments.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507169624068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs2\|seven_seg\[0\] " "Latch seven_segments:sevenSegs2\|seven_seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[1\]\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[1\]\[0\]" {  } { { "RegisterBank.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507169624068 ""}  } { { "output_files/seven_segments.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/output_files/seven_segments.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507169624068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs2\|seven_seg\[1\] " "Latch seven_segments:sevenSegs2\|seven_seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[1\]\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[1\]\[0\]" {  } { { "RegisterBank.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507169624068 ""}  } { { "output_files/seven_segments.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/output_files/seven_segments.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507169624068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs2\|seven_seg\[2\] " "Latch seven_segments:sevenSegs2\|seven_seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[1\]\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[1\]\[0\]" {  } { { "RegisterBank.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507169624069 ""}  } { { "output_files/seven_segments.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/output_files/seven_segments.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507169624069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs2\|seven_seg\[3\] " "Latch seven_segments:sevenSegs2\|seven_seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[1\]\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[1\]\[0\]" {  } { { "RegisterBank.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507169624069 ""}  } { { "output_files/seven_segments.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/output_files/seven_segments.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507169624069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs2\|seven_seg\[4\] " "Latch seven_segments:sevenSegs2\|seven_seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[1\]\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[1\]\[0\]" {  } { { "RegisterBank.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507169624069 ""}  } { { "output_files/seven_segments.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/output_files/seven_segments.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507169624069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs2\|seven_seg\[5\] " "Latch seven_segments:sevenSegs2\|seven_seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[1\]\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[1\]\[0\]" {  } { { "RegisterBank.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507169624069 ""}  } { { "output_files/seven_segments.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/output_files/seven_segments.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507169624069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs2\|seven_seg\[6\] " "Latch seven_segments:sevenSegs2\|seven_seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[1\]\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[1\]\[0\]" {  } { { "RegisterBank.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507169624069 ""}  } { { "output_files/seven_segments.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/output_files/seven_segments.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507169624069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs3\|seven_seg\[0\] " "Latch seven_segments:sevenSegs3\|seven_seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[2\]\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[2\]\[0\]" {  } { { "RegisterBank.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507169624069 ""}  } { { "output_files/seven_segments.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/output_files/seven_segments.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507169624069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs3\|seven_seg\[1\] " "Latch seven_segments:sevenSegs3\|seven_seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[2\]\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[2\]\[0\]" {  } { { "RegisterBank.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507169624069 ""}  } { { "output_files/seven_segments.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/output_files/seven_segments.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507169624069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs3\|seven_seg\[2\] " "Latch seven_segments:sevenSegs3\|seven_seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[2\]\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[2\]\[0\]" {  } { { "RegisterBank.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507169624070 ""}  } { { "output_files/seven_segments.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/output_files/seven_segments.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507169624070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs3\|seven_seg\[3\] " "Latch seven_segments:sevenSegs3\|seven_seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[2\]\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[2\]\[0\]" {  } { { "RegisterBank.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507169624070 ""}  } { { "output_files/seven_segments.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/output_files/seven_segments.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507169624070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs3\|seven_seg\[4\] " "Latch seven_segments:sevenSegs3\|seven_seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[2\]\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[2\]\[0\]" {  } { { "RegisterBank.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507169624070 ""}  } { { "output_files/seven_segments.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/output_files/seven_segments.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507169624070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs3\|seven_seg\[5\] " "Latch seven_segments:sevenSegs3\|seven_seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[2\]\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[2\]\[0\]" {  } { { "RegisterBank.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507169624070 ""}  } { { "output_files/seven_segments.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/output_files/seven_segments.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507169624070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs3\|seven_seg\[6\] " "Latch seven_segments:sevenSegs3\|seven_seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[2\]\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[2\]\[0\]" {  } { { "RegisterBank.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507169624070 ""}  } { { "output_files/seven_segments.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/output_files/seven_segments.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507169624070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|ALU:alu\|Flags\[1\] " "Latch CPU:cpu\|ALU:alu\|Flags\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|PipeDE:pipeDE\|CodigoALUTMP\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|PipeDE:pipeDE\|CodigoALUTMP\[2\]" {  } { { "PipeDE.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/PipeDE.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507169624070 ""}  } { { "ALU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/ALU.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507169624070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|ALU:alu\|Flags\[0\] " "Latch CPU:cpu\|ALU:alu\|Flags\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|PipeDE:pipeDE\|CodigoALUTMP\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|PipeDE:pipeDE\|CodigoALUTMP\[0\]" {  } { { "PipeDE.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/PipeDE.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507169624071 ""}  } { { "ALU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/ALU.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507169624071 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1507169636467 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1507169659203 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"CPU:cpu\|RAM:memDatos\|altsyncram:altsyncram_component\|altsyncram_mon1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_mon1.tdf" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/db/altsyncram_mon1.tdf" 48 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/RAM.v" 86 0 0 } } { "CPU.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/CPU.v" 257 0 0 } } { "Tester.v" "" { Text "C:/Users/jairo-mm/Documents/Proyecto1/Tester.v" 47 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507169659225 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jairo-mm/Documents/Proyecto1/output_files/Process1.map.smsg " "Generated suppressed messages file C:/Users/jairo-mm/Documents/Proyecto1/output_files/Process1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169659521 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1507169660059 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507169660059 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4849 " "Implemented 4849 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1507169660691 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1507169660691 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4531 " "Implemented 4531 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1507169660691 ""} { "Info" "ICUT_CUT_TM_RAMS" "296 " "Implemented 296 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1507169660691 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1507169660691 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 138 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 138 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "752 " "Peak virtual memory: 752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507169660762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 04 20:14:20 2017 " "Processing ended: Wed Oct 04 20:14:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507169660762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507169660762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507169660762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507169660762 ""}
