{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575518046147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575518046147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 11:54:05 2019 " "Processing started: Thu Dec 05 11:54:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575518046147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575518046147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off iic_eeprom -c iic_eeprom " "Command: quartus_map --read_settings_files=on --write_settings_files=off iic_eeprom -c iic_eeprom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575518046147 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1575518046500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitwork/fpfa_exc/i2c_eeprom/rtl/eeprom_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file /gitwork/fpfa_exc/i2c_eeprom/rtl/eeprom_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 eeprom_rw " "Found entity 1: eeprom_rw" {  } { { "../rtl/eeprom_rw.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/eeprom_rw.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575518046558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575518046558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitwork/fpfa_exc/i2c_eeprom/testbench/eeprom_rw_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /gitwork/fpfa_exc/i2c_eeprom/testbench/eeprom_rw_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 eeprom_rw_tb " "Found entity 1: eeprom_rw_tb" {  } { { "../testbench/eeprom_rw_tb.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/testbench/eeprom_rw_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575518046562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575518046562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ST_DONE st_done iic_drv.v(55) " "Verilog HDL Declaration information at iic_drv.v(55): object \"ST_DONE\" differs only in case from object \"st_done\" in the same scope" {  } { { "../rtl/iic_drv.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/iic_drv.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1575518046569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitwork/fpfa_exc/i2c_eeprom/rtl/iic_drv.v 1 1 " "Found 1 design units, including 1 entities, in source file /gitwork/fpfa_exc/i2c_eeprom/rtl/iic_drv.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_drv " "Found entity 1: iic_drv" {  } { { "../rtl/iic_drv.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/iic_drv.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575518046570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575518046570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitwork/fpfa_exc/i2c_eeprom/testbench/iic_drv_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /gitwork/fpfa_exc/i2c_eeprom/testbench/iic_drv_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_drv_tb " "Found entity 1: iic_drv_tb" {  } { { "../testbench/iic_drv_tb.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/testbench/iic_drv_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575518046573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575518046573 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eeprom_rw " "Elaborating entity \"eeprom_rw\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575518046602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iic_drv iic_drv:u_iic_drv " "Elaborating entity \"iic_drv\" for hierarchy \"iic_drv:u_iic_drv\"" {  } { { "../rtl/eeprom_rw.v" "u_iic_drv" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/eeprom_rw.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575518046604 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 iic_drv.v(73) " "Verilog HDL assignment warning at iic_drv.v(73): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/iic_drv.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/iic_drv.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575518046608 "|iic_drv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nex_state iic_drv.v(104) " "Verilog HDL Always Construct warning at iic_drv.v(104): inferring latch(es) for variable \"nex_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/iic_drv.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/iic_drv.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1575518046608 "|iic_drv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nex_state.ST_DONE iic_drv.v(104) " "Inferred latch for \"nex_state.ST_DONE\" at iic_drv.v(104)" {  } { { "../rtl/iic_drv.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/iic_drv.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575518046608 "|iic_drv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nex_state.ST_RDDATA iic_drv.v(104) " "Inferred latch for \"nex_state.ST_RDDATA\" at iic_drv.v(104)" {  } { { "../rtl/iic_drv.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/iic_drv.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575518046608 "|iic_drv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nex_state.ST_RDADDR iic_drv.v(104) " "Inferred latch for \"nex_state.ST_RDADDR\" at iic_drv.v(104)" {  } { { "../rtl/iic_drv.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/iic_drv.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575518046608 "|iic_drv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nex_state.ST_WRDATA iic_drv.v(104) " "Inferred latch for \"nex_state.ST_WRDATA\" at iic_drv.v(104)" {  } { { "../rtl/iic_drv.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/iic_drv.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575518046608 "|iic_drv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nex_state.ST_DEV8ADDR iic_drv.v(104) " "Inferred latch for \"nex_state.ST_DEV8ADDR\" at iic_drv.v(104)" {  } { { "../rtl/iic_drv.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/iic_drv.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575518046608 "|iic_drv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nex_state.ST_DEV16ADDR iic_drv.v(104) " "Inferred latch for \"nex_state.ST_DEV16ADDR\" at iic_drv.v(104)" {  } { { "../rtl/iic_drv.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/iic_drv.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575518046609 "|iic_drv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nex_state.ST_SLADDR iic_drv.v(104) " "Inferred latch for \"nex_state.ST_SLADDR\" at iic_drv.v(104)" {  } { { "../rtl/iic_drv.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/iic_drv.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575518046609 "|iic_drv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nex_state.ST_IDLE iic_drv.v(104) " "Inferred latch for \"nex_state.ST_IDLE\" at iic_drv.v(104)" {  } { { "../rtl/iic_drv.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/iic_drv.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575518046609 "|iic_drv"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "iic_drv:u_iic_drv\|IIC_SDA iic_drv:u_iic_drv\|Selector28 " "Converted the fan-out from the tri-state buffer \"iic_drv:u_iic_drv\|IIC_SDA\" to the node \"iic_drv:u_iic_drv\|Selector28\" into an OR gate" {  } { { "../rtl/iic_drv.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/iic_drv.v" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1575518048292 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1575518048292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iic_drv:u_iic_drv\|nex_state.ST_RDDATA_710 " "Latch iic_drv:u_iic_drv\|nex_state.ST_RDDATA_710 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA iic_drv:u_iic_drv\|st_done " "Ports D and ENA on the latch are fed by the same signal iic_drv:u_iic_drv\|st_done" {  } { { "../rtl/iic_drv.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/iic_drv.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575518048292 ""}  } { { "../rtl/iic_drv.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/iic_drv.v" 104 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575518048292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iic_drv:u_iic_drv\|nex_state.ST_IDLE_764 " "Latch iic_drv:u_iic_drv\|nex_state.ST_IDLE_764 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA iic_drv:u_iic_drv\|st_done " "Ports D and ENA on the latch are fed by the same signal iic_drv:u_iic_drv\|st_done" {  } { { "../rtl/iic_drv.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/iic_drv.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575518048292 ""}  } { { "../rtl/iic_drv.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/iic_drv.v" 104 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575518048292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iic_drv:u_iic_drv\|nex_state.ST_DONE_701 " "Latch iic_drv:u_iic_drv\|nex_state.ST_DONE_701 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA iic_drv:u_iic_drv\|st_done " "Ports D and ENA on the latch are fed by the same signal iic_drv:u_iic_drv\|st_done" {  } { { "../rtl/iic_drv.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/iic_drv.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575518048292 ""}  } { { "../rtl/iic_drv.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/iic_drv.v" 104 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575518048292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iic_drv:u_iic_drv\|nex_state.ST_RDADDR_719 " "Latch iic_drv:u_iic_drv\|nex_state.ST_RDADDR_719 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA iic_drv:u_iic_drv\|st_done " "Ports D and ENA on the latch are fed by the same signal iic_drv:u_iic_drv\|st_done" {  } { { "../rtl/iic_drv.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/iic_drv.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575518048293 ""}  } { { "../rtl/iic_drv.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/iic_drv.v" 104 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575518048293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iic_drv:u_iic_drv\|nex_state.ST_WRDATA_728 " "Latch iic_drv:u_iic_drv\|nex_state.ST_WRDATA_728 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA iic_drv:u_iic_drv\|st_done " "Ports D and ENA on the latch are fed by the same signal iic_drv:u_iic_drv\|st_done" {  } { { "../rtl/iic_drv.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/iic_drv.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575518048293 ""}  } { { "../rtl/iic_drv.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/iic_drv.v" 104 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575518048293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iic_drv:u_iic_drv\|nex_state.ST_DEV8ADDR_737 " "Latch iic_drv:u_iic_drv\|nex_state.ST_DEV8ADDR_737 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA iic_drv:u_iic_drv\|st_done " "Ports D and ENA on the latch are fed by the same signal iic_drv:u_iic_drv\|st_done" {  } { { "../rtl/iic_drv.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/iic_drv.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575518048293 ""}  } { { "../rtl/iic_drv.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/iic_drv.v" 104 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575518048293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iic_drv:u_iic_drv\|nex_state.ST_DEV16ADDR_746 " "Latch iic_drv:u_iic_drv\|nex_state.ST_DEV16ADDR_746 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA iic_drv:u_iic_drv\|st_done " "Ports D and ENA on the latch are fed by the same signal iic_drv:u_iic_drv\|st_done" {  } { { "../rtl/iic_drv.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/iic_drv.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575518048293 ""}  } { { "../rtl/iic_drv.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/iic_drv.v" 104 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575518048293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iic_drv:u_iic_drv\|nex_state.ST_SLADDR_755 " "Latch iic_drv:u_iic_drv\|nex_state.ST_SLADDR_755 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA iic_drv:u_iic_drv\|st_done " "Ports D and ENA on the latch are fed by the same signal iic_drv:u_iic_drv\|st_done" {  } { { "../rtl/iic_drv.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/iic_drv.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575518048293 ""}  } { { "../rtl/iic_drv.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/iic_drv.v" 104 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575518048293 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/iic_drv.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/iic_drv.v" 34 -1 0 } } { "../rtl/iic_drv.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/iic_drv.v" 37 -1 0 } } { "../rtl/iic_drv.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/iic_drv.v" 65 -1 0 } } { "../rtl/iic_drv.v" "" { Text "D:/gitwork/FPFA_EXC/i2c_eeprom/rtl/iic_drv.v" 64 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1575518048295 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1575518048295 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1575518048531 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1575518048913 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/gitwork/FPFA_EXC/i2c_eeprom/prj/output_files/iic_eeprom.map.smsg " "Generated suppressed messages file D:/gitwork/FPFA_EXC/i2c_eeprom/prj/output_files/iic_eeprom.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1575518048940 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575518049028 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575518049028 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "179 " "Implemented 179 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575518049076 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575518049076 ""} { "Info" "ICUT_CUT_TM_LCELLS" "139 " "Implemented 139 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575518049076 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575518049076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "477 " "Peak virtual memory: 477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575518049092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 11:54:09 2019 " "Processing ended: Thu Dec 05 11:54:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575518049092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575518049092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575518049092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575518049092 ""}
