Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: cronometro.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cronometro.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cronometro"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : cronometro
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Lucas\Desktop\lucas logica\cronometro\mul_display.vhd" into library work
Parsing entity <mul_display>.
Parsing architecture <Behavioral> of entity <mul_display>.
Parsing VHDL file "C:\Users\Lucas\Desktop\lucas logica\cronometro\cronometro.vhd" into library work
Parsing entity <cronometro>.
Parsing architecture <cron> of entity <cronometro>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <cronometro> (architecture <cron>) from library <work>.

Elaborating entity <mul_display> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cronometro>.
    Related source file is "C:\Users\Lucas\Desktop\lucas logica\cronometro\cronometro.vhd".
    Found 2-bit register for signal <indice>.
    Found 32-bit register for signal <clkCont>.
    Found 1-bit register for signal <clk100>.
    Found 2-bit register for signal <debCont1>.
    Found 1-bit register for signal <pulso1PF>.
    Found 2-bit register for signal <debCont2>.
    Found 1-bit register for signal <pulso2>.
    Found 1-bit register for signal <cronFlag>.
    Found 2-bit register for signal <unidade>.
    Found 4-bit register for signal <centesimos>.
    Found 4-bit register for signal <decimos>.
    Found 4-bit register for signal <segundosR>.
    Found 4-bit register for signal <segundosL>.
    Found 4-bit register for signal <minutosR>.
    Found 4-bit register for signal <minutosL>.
    Found 4-bit register for signal <horasR>.
    Found 4-bit register for signal <horasL>.
    Found 4-bit register for signal <display3>.
    Found 4-bit register for signal <display2>.
    Found 4-bit register for signal <display1>.
    Found 4-bit register for signal <display0>.
    Found 32-bit register for signal <Cont>.
    Found 32-bit adder for signal <Cont[31]_GND_5_o_add_2_OUT> created at line 98.
    Found 2-bit adder for signal <indice[1]_GND_5_o_add_4_OUT> created at line 103.
    Found 32-bit adder for signal <clkCont[31]_GND_5_o_add_9_OUT> created at line 117.
    Found 2-bit adder for signal <debCont1[1]_GND_5_o_add_15_OUT> created at line 133.
    Found 2-bit adder for signal <debCont2[1]_GND_5_o_add_20_OUT> created at line 148.
    Found 2-bit adder for signal <unidade[1]_GND_5_o_add_27_OUT> created at line 173.
    Found 4-bit adder for signal <centesimos[3]_GND_5_o_add_31_OUT> created at line 187.
    Found 4-bit adder for signal <decimos[3]_GND_5_o_add_33_OUT> created at line 191.
    Found 4-bit adder for signal <segundosR[3]_GND_5_o_add_35_OUT> created at line 195.
    Found 4-bit adder for signal <segundosL[3]_GND_5_o_add_37_OUT> created at line 199.
    Found 4-bit adder for signal <minutosR[3]_GND_5_o_add_39_OUT> created at line 203.
    Found 4-bit adder for signal <minutosL[3]_GND_5_o_add_41_OUT> created at line 207.
    Found 4-bit adder for signal <horasL[3]_GND_5_o_add_45_OUT> created at line 215.
    Found 4-bit adder for signal <horasR[3]_GND_5_o_add_49_OUT> created at line 219.
    Found 4x4-bit Read Only RAM for signal <an>
    Found 32-bit comparator greater for signal <GND_5_o_Cont[31]_LessThan_2_o> created at line 97
    Found 2-bit comparator lessequal for signal <indice[1]_PWR_5_o_LessThan_4_o> created at line 102
    Found 32-bit comparator greater for signal <GND_5_o_clkCont[31]_LessThan_9_o> created at line 116
    Found 2-bit comparator greater for signal <debCont1[1]_PWR_5_o_LessThan_15_o> created at line 132
    Found 2-bit comparator greater for signal <debCont2[1]_PWR_5_o_LessThan_20_o> created at line 147
    Found 2-bit comparator greater for signal <unidade[1]_PWR_5_o_LessThan_27_o> created at line 172
    Found 4-bit comparator greater for signal <centesimos[3]_PWR_5_o_LessThan_31_o> created at line 186
    Found 4-bit comparator greater for signal <decimos[3]_PWR_5_o_LessThan_33_o> created at line 190
    Found 4-bit comparator greater for signal <segundosR[3]_PWR_5_o_LessThan_35_o> created at line 194
    Found 4-bit comparator greater for signal <segundosL[3]_GND_5_o_LessThan_37_o> created at line 198
    Found 4-bit comparator greater for signal <minutosR[3]_PWR_5_o_LessThan_39_o> created at line 202
    Found 4-bit comparator greater for signal <minutosL[3]_GND_5_o_LessThan_41_o> created at line 206
    Found 4-bit comparator greater for signal <horasL[3]_GND_5_o_LessThan_43_o> created at line 210
    Found 4-bit comparator greater for signal <horasR[3]_PWR_5_o_LessThan_44_o> created at line 211
    Found 4-bit comparator lessequal for signal <horasR[3]_GND_5_o_LessThan_49_o> created at line 218
    Summary:
	inferred   1 RAM(s).
	inferred  14 Adder/Subtractor(s).
	inferred 124 D-type flip-flop(s).
	inferred  15 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <cronometro> synthesized.

Synthesizing Unit <mul_display>.
    Related source file is "C:\Users\Lucas\Desktop\lucas logica\cronometro\mul_display.vhd".
    Found 8-bit 4-to-1 multiplexer for signal <display_saida> created at line 39.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mul_display> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 14
 2-bit adder                                           : 4
 32-bit adder                                          : 2
 4-bit adder                                           : 8
# Registers                                            : 22
 1-bit register                                        : 4
 2-bit register                                        : 4
 32-bit register                                       : 2
 4-bit register                                        : 12
# Comparators                                          : 15
 2-bit comparator greater                              : 3
 2-bit comparator lessequal                            : 1
 32-bit comparator greater                             : 2
 4-bit comparator greater                              : 8
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 9
 4-bit 2-to-1 multiplexer                              : 8
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <cronometro>.
The following registers are absorbed into counter <clkCont>: 1 register on signal <clkCont>.
The following registers are absorbed into counter <Cont>: 1 register on signal <Cont>.
The following registers are absorbed into counter <indice>: 1 register on signal <indice>.
The following registers are absorbed into counter <debCont1>: 1 register on signal <debCont1>.
The following registers are absorbed into counter <debCont2>: 1 register on signal <debCont2>.
The following registers are absorbed into counter <centesimos>: 1 register on signal <centesimos>.
The following registers are absorbed into counter <decimos>: 1 register on signal <decimos>.
The following registers are absorbed into counter <segundosR>: 1 register on signal <segundosR>.
The following registers are absorbed into counter <segundosL>: 1 register on signal <segundosL>.
The following registers are absorbed into counter <minutosR>: 1 register on signal <minutosR>.
The following registers are absorbed into counter <minutosL>: 1 register on signal <minutosL>.
The following registers are absorbed into counter <horasR>: 1 register on signal <horasR>.
The following registers are absorbed into counter <horasL>: 1 register on signal <horasL>.
The following registers are absorbed into counter <unidade>: 1 register on signal <unidade>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_an> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <indice>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <an>            |          |
    -----------------------------------------------------------------------
Unit <cronometro> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 14
 2-bit up counter                                      : 4
 32-bit up counter                                     : 2
 4-bit up counter                                      : 8
# Registers                                            : 20
 Flip-Flops                                            : 20
# Comparators                                          : 15
 2-bit comparator greater                              : 3
 2-bit comparator lessequal                            : 1
 32-bit comparator greater                             : 2
 4-bit comparator greater                              : 8
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 9
 4-bit 2-to-1 multiplexer                              : 8
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cronometro> ...

Optimizing unit <mul_display> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cronometro, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 124
 Flip-Flops                                            : 124

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cronometro.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 363
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 62
#      LUT2                        : 21
#      LUT3                        : 11
#      LUT4                        : 29
#      LUT5                        : 42
#      LUT6                        : 42
#      MUXCY                       : 74
#      MUXF7                       : 6
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 124
#      FD                          : 21
#      FDE_1                       : 16
#      FDR                         : 67
#      FDRE                        : 20
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 2
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             124  out of  18224     0%  
 Number of Slice LUTs:                  217  out of   9112     2%  
    Number used as Logic:               217  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    218
   Number with an unused Flip Flop:      94  out of    218    43%  
   Number with an unused LUT:             1  out of    218     0%  
   Number of fully used LUT-FF pairs:   123  out of    218    56%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
pulso1                             | NONE(cronFlag)         | 1     |
clk100                             | BUFG                   | 54    |
clk                                | BUFGP                  | 67    |
pulso2                             | NONE(unidade_0)        | 2     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.667ns (Maximum Frequency: 214.264MHz)
   Minimum input arrival time before clock: 2.425ns
   Maximum output required time after clock: 7.463ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'pulso1'
  Clock period: 1.679ns (frequency: 595.752MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.679ns (Levels of Logic = 0)
  Source:            cronFlag (FF)
  Destination:       cronFlag (FF)
  Source Clock:      pulso1 rising
  Destination Clock: pulso1 rising

  Data Path: cronFlag to cronFlag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.447   0.802  cronFlag (cronFlag)
     FDR:R                     0.430          cronFlag
    ----------------------------------------
    Total                      1.679ns (0.877ns logic, 0.802ns route)
                                       (52.2% logic, 47.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 4.667ns (frequency: 214.264MHz)
  Total number of paths / destination ports: 1191 / 86
-------------------------------------------------------------------------
Delay:               4.667ns (Levels of Logic = 4)
  Source:            centesimos_2 (FF)
  Destination:       horasR_2 (FF)
  Source Clock:      clk100 falling
  Destination Clock: clk100 falling

  Data Path: centesimos_2 to horasR_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.943  centesimos_2 (centesimos_2)
     LUT4:I1->O            6   0.205   0.973  centesimos[3]_PWR_5_o_LessThan_31_o1 (centesimos[3]_PWR_5_o_LessThan_31_o)
     LUT6:I3->O            8   0.205   0.803  _n0453 (_n0453)
     LUT5:I4->O            1   0.205   0.580  _n03641 (_n0364)
     LUT6:I5->O            1   0.205   0.000  horasL_2_rstpot (horasL_2_rstpot)
     FD:D                      0.102          horasL_2
    ----------------------------------------
    Total                      4.667ns (1.369ns logic, 3.298ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.901ns (frequency: 256.354MHz)
  Total number of paths / destination ports: 4513 / 131
-------------------------------------------------------------------------
Delay:               3.901ns (Levels of Logic = 7)
  Source:            Cont_7 (FF)
  Destination:       Cont_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Cont_7 to Cont_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.995  Cont_7 (Cont_7)
     LUT5:I0->O            1   0.203   0.000  Mcompar_GND_5_o_Cont[31]_LessThan_2_o_lut<0> (Mcompar_GND_5_o_Cont[31]_LessThan_2_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_GND_5_o_Cont[31]_LessThan_2_o_cy<0> (Mcompar_GND_5_o_Cont[31]_LessThan_2_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_5_o_Cont[31]_LessThan_2_o_cy<1> (Mcompar_GND_5_o_Cont[31]_LessThan_2_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_5_o_Cont[31]_LessThan_2_o_cy<2> (Mcompar_GND_5_o_Cont[31]_LessThan_2_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_5_o_Cont[31]_LessThan_2_o_cy<3> (Mcompar_GND_5_o_Cont[31]_LessThan_2_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_5_o_Cont[31]_LessThan_2_o_cy<4> (Mcompar_GND_5_o_Cont[31]_LessThan_2_o_cy<4>)
     MUXCY:CI->O          34   0.258   1.320  Mcompar_GND_5_o_Cont[31]_LessThan_2_o_cy<5> (GND_5_o_Cont[31]_LessThan_2_o_inv)
     FDR:R                     0.430          Cont_0
    ----------------------------------------
    Total                      3.901ns (1.586ns logic, 2.315ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pulso2'
  Clock period: 2.405ns (frequency: 415.826MHz)
  Total number of paths / destination ports: 5 / 4
-------------------------------------------------------------------------
Delay:               2.405ns (Levels of Logic = 1)
  Source:            unidade_0 (FF)
  Destination:       unidade_0 (FF)
  Source Clock:      pulso2 rising
  Destination Clock: pulso2 rising

  Data Path: unidade_0 to unidade_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             19   0.447   1.071  unidade_0 (unidade_0)
     INV:I->O              1   0.206   0.579  Mcount_unidade_xor<0>11_INV_0 (Result<0>12)
     FDR:D                     0.102          unidade_0
    ----------------------------------------
    Total                      2.405ns (0.755ns logic, 1.650ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              2.425ns (Levels of Logic = 2)
  Source:            botao2 (PAD)
  Destination:       pulso2 (FF)
  Destination Clock: clk100 rising

  Data Path: botao2 to pulso2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.898  botao2_IBUF (botao2_IBUF)
     LUT4:I0->O            1   0.203   0.000  pulso2_rstpot (pulso2_rstpot)
     FD:D                      0.102          pulso2
    ----------------------------------------
    Total                      2.425ns (1.527ns logic, 0.898ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 37 / 11
-------------------------------------------------------------------------
Offset:              6.910ns (Levels of Logic = 5)
  Source:            indice_1 (FF)
  Destination:       display<1> (PAD)
  Source Clock:      clk rising

  Data Path: indice_1 to display<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              15   0.447   1.326  indice_1 (indice_1)
     LUT6:I1->O            2   0.203   0.617  dspy/Mmux_display_saida221 (dspy/Mmux_display_saida221)
     LUT6:I5->O            2   0.205   0.617  dspy/Mmux_display_saida24 (dspy/Mmux_display_saida23)
     LUT6:I5->O            1   0.205   0.000  dspy/Mmux_display_saida25_G (N60)
     MUXF7:I1->O           1   0.140   0.579  dspy/Mmux_display_saida25 (display_1_OBUF)
     OBUF:I->O                 2.571          display_1_OBUF (display<1>)
    ----------------------------------------
    Total                      6.910ns (3.771ns logic, 3.139ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 151 / 8
-------------------------------------------------------------------------
Offset:              7.463ns (Levels of Logic = 6)
  Source:            display0_0 (FF)
  Destination:       display<1> (PAD)
  Source Clock:      clk100 falling

  Data Path: display0_0 to display<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            6   0.447   0.849  display0_0 (display0_0)
     LUT2:I0->O            1   0.203   0.827  dspy/Mmux_display_saida221_SW0 (N6)
     LUT6:I2->O            2   0.203   0.617  dspy/Mmux_display_saida221 (dspy/Mmux_display_saida221)
     LUT6:I5->O            2   0.205   0.617  dspy/Mmux_display_saida24 (dspy/Mmux_display_saida23)
     LUT6:I5->O            1   0.205   0.000  dspy/Mmux_display_saida25_G (N60)
     MUXF7:I1->O           1   0.140   0.579  dspy/Mmux_display_saida25 (display_1_OBUF)
     OBUF:I->O                 2.571          display_1_OBUF (display<1>)
    ----------------------------------------
    Total                      7.463ns (3.974ns logic, 3.489ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.901|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    2.376|         |    4.667|         |
pulso1         |         |         |    4.856|         |
pulso2         |         |         |    3.173|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pulso1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
pulso1         |    1.679|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pulso2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
pulso2         |    2.405|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.74 secs
 
--> 

Total memory usage is 235040 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

