;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-40
	MOV 57, <-20
	DJN -1, @-20
	SUB #127, 106
	MOV -1, <-20
	SLT #28, @262
	SUB 72, @210
	SUB #127, 106
	SUB -7, <-20
	SUB @127, 100
	CMP -7, <-420
	SUB #127, 106
	CMP @121, 106
	MOV -1, <-20
	MOV -1, <-20
	SUB @727, 100
	SLT 270, 60
	SPL 0, <-2
	JMP -7, @-10
	SUB #12, @40
	SUB -7, <-20
	CMP -7, <-420
	SUB @121, 106
	SUB @121, 106
	SUB @127, <6
	MOV -7, <-10
	SUB #12, @10
	CMP @127, <6
	MOV -1, <-40
	SUB #127, 106
	SUB @0, @2
	SLT 270, 60
	SLT 28, @12
	SUB #127, 106
	SUB #127, 106
	MOV 57, <-20
	SLT 270, 60
	SUB #127, 106
	SUB @127, 100
	MOV 57, <-20
	ADD 210, 60
	CMP -7, <-420
	MOV 57, <-20
	SUB #127, 106
	MOV -1, <-40
	MOV -1, <-40
	MOV -1, <-40
	CMP -7, <-420
	SUB @121, 106
