Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jul 13 14:04:21 2022
| Host         : DESKTOP-C3F5G4E running 64-bit major release  (build 9200)
| Command      : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
| Design       : top
| Device       : xcku040ffva1156-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 2007 |     0 |    242400 |  0.83 |
|   LUT as Logic             | 1775 |     0 |    242400 |  0.73 |
|   LUT as Memory            |  232 |     0 |    112800 |  0.21 |
|     LUT as Distributed RAM |   32 |     0 |           |       |
|     LUT as Shift Register  |  200 |     0 |           |       |
| CLB Registers              | 3583 |     0 |    484800 |  0.74 |
|   Register as Flip Flop    | 3583 |     0 |    484800 |  0.74 |
|   Register as Latch        |    0 |     0 |    484800 |  0.00 |
| CARRY8                     |   60 |     0 |     30300 |  0.20 |
| F7 Muxes                   |    9 |     0 |    121200 | <0.01 |
| F8 Muxes                   |    0 |     0 |     60600 |  0.00 |
| F9 Muxes                   |    0 |     0 |     30300 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 122   |          Yes |           - |          Set |
| 473   |          Yes |           - |        Reset |
| 26    |          Yes |         Set |            - |
| 2962  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+------+-------+-----------+-------+
|                 Site Type                 | Used | Fixed | Available | Util% |
+-------------------------------------------+------+-------+-----------+-------+
| CLB                                       |  577 |     0 |     30300 |  1.90 |
|   CLBL                                    |  472 |     0 |           |       |
|   CLBM                                    |  105 |     0 |           |       |
| LUT as Logic                              | 1775 |     0 |    242400 |  0.73 |
|   using O5 output only                    |   71 |       |           |       |
|   using O6 output only                    | 1451 |       |           |       |
|   using O5 and O6                         |  253 |       |           |       |
| LUT as Memory                             |  232 |     0 |    112800 |  0.21 |
|   LUT as Distributed RAM                  |   32 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  |    0 |       |           |       |
|     using O5 and O6                       |   32 |       |           |       |
|   LUT as Shift Register                   |  200 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  |   28 |       |           |       |
|     using O5 and O6                       |  172 |       |           |       |
| LUT Flip Flop Pairs                       | 1148 |     0 |    242400 |  0.47 |
|   fully used LUT-FF pairs                 |  190 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  913 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  734 |       |           |       |
| Unique Control Sets                       |  178 |       |           |       |
+-------------------------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  8.5 |     0 |       600 |  1.42 |
|   RAMB36/FIFO*    |    8 |     0 |       600 |  1.33 |
|     RAMB36E2 only |    8 |       |           |       |
|   RAMB18          |    1 |     0 |      1200 |  0.08 |
|     RAMB18E2 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1920 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    6 |     6 |       520 |  1.15 |
| HPIOB            |    2 |     2 |       416 |  0.48 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HRIO             |    4 |     4 |       104 |  3.85 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    4 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        80 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       520 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |        40 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |       480 |  1.04 |
|   BUFGCE             |    3 |     0 |       240 |  1.25 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    2 |     0 |       120 |  1.67 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    1 |     0 |        10 | 10.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    4 |     4 |        20 | 20.00 |
| GTHE3_COMMON    |    1 |     0 |         5 | 20.00 |
| IBUFDS_GTE3     |    1 |     1 |        10 | 10.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+---------------+------+---------------------+
|    Ref Name   | Used | Functional Category |
+---------------+------+---------------------+
| FDRE          | 2962 |            Register |
| LUT6          |  615 |                 CLB |
| FDCE          |  473 |            Register |
| LUT3          |  388 |                 CLB |
| LUT5          |  323 |                 CLB |
| LUT2          |  304 |                 CLB |
| SRL16E        |  248 |                 CLB |
| LUT4          |  244 |                 CLB |
| LUT1          |  154 |                 CLB |
| SRLC32E       |  122 |                 CLB |
| FDPE          |  122 |            Register |
| CARRY8        |   60 |                 CLB |
| RAMD32        |   56 |                 CLB |
| FDSE          |   26 |            Register |
| MUXF7         |    9 |                 CLB |
| RAMS32        |    8 |                 CLB |
| RAMB36E2      |    8 |           Block Ram |
| OBUF          |    4 |                 I/O |
| GTHE3_CHANNEL |    4 |            Advanced |
| BUFGCE        |    3 |               Clock |
| SRLC16E       |    2 |                 CLB |
| BUFG_GT_SYNC  |    2 |               Clock |
| BUFG_GT       |    2 |               Clock |
| RAMB18E2      |    1 |           Block Ram |
| MMCME3_ADV    |    1 |               Clock |
| IBUFDS_GTE3   |    1 |            Advanced |
| IBUFCTRL      |    1 |              Others |
| GTHE3_COMMON  |    1 |            Advanced |
| DIFFINBUF     |    1 |                 I/O |
| BSCANE2       |    1 |       Configuration |
+---------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------+------+
|           Ref Name          | Used |
+-----------------------------+------+
| sys_clock                   |    1 |
| ila_0                       |    1 |
| gtwizard_ultrascale_0_vio_0 |    1 |
| gtwizard_ultrascale_0       |    1 |
| dbg_hub_CV                  |    1 |
+-----------------------------+------+


