
UltrasonicTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fa48  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d8  0800fbd8  0800fbd8  00010bd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ffb0  0800ffb0  00011210  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ffb0  0800ffb0  00010fb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ffb8  0800ffb8  00011210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ffb8  0800ffb8  00010fb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ffbc  0800ffbc  00010fbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000210  20000000  0800ffc0  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00011210  2**0
                  CONTENTS
 10 .bss          00000b00  20000210  20000210  00011210  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000d10  20000d10  00011210  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00011210  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001da05  00000000  00000000  00011240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004682  00000000  00000000  0002ec45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001980  00000000  00000000  000332c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000013ca  00000000  00000000  00034c48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002608b  00000000  00000000  00036012  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00020102  00000000  00000000  0005c09d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d7105  00000000  00000000  0007c19f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001532a4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007df8  00000000  00000000  001532e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007b  00000000  00000000  0015b0e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000210 	.word	0x20000210
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800fbc0 	.word	0x0800fbc0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000214 	.word	0x20000214
 80001cc:	0800fbc0 	.word	0x0800fbc0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	4603      	mov	r3, r0
 8000edc:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 8000ede:	4a38      	ldr	r2, [pc, #224]	@ (8000fc0 <HD44780_Init+0xec>)
 8000ee0:	79fb      	ldrb	r3, [r7, #7]
 8000ee2:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 8000ee4:	4b37      	ldr	r3, [pc, #220]	@ (8000fc4 <HD44780_Init+0xf0>)
 8000ee6:	2208      	movs	r2, #8
 8000ee8:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8000eea:	4b37      	ldr	r3, [pc, #220]	@ (8000fc8 <HD44780_Init+0xf4>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 8000ef0:	4b33      	ldr	r3, [pc, #204]	@ (8000fc0 <HD44780_Init+0xec>)
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	2b01      	cmp	r3, #1
 8000ef6:	d907      	bls.n	8000f08 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 8000ef8:	4b33      	ldr	r3, [pc, #204]	@ (8000fc8 <HD44780_Init+0xf4>)
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	f043 0308 	orr.w	r3, r3, #8
 8000f00:	b2da      	uxtb	r2, r3
 8000f02:	4b31      	ldr	r3, [pc, #196]	@ (8000fc8 <HD44780_Init+0xf4>)
 8000f04:	701a      	strb	r2, [r3, #0]
 8000f06:	e006      	b.n	8000f16 <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 8000f08:	4b2f      	ldr	r3, [pc, #188]	@ (8000fc8 <HD44780_Init+0xf4>)
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	f043 0304 	orr.w	r3, r3, #4
 8000f10:	b2da      	uxtb	r2, r3
 8000f12:	4b2d      	ldr	r3, [pc, #180]	@ (8000fc8 <HD44780_Init+0xf4>)
 8000f14:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 8000f16:	f000 f993 	bl	8001240 <DelayInit>
  HAL_Delay(50);
 8000f1a:	2032      	movs	r0, #50	@ 0x32
 8000f1c:	f001 fc2e 	bl	800277c <HAL_Delay>

  ExpanderWrite(dpBacklight);
 8000f20:	4b28      	ldr	r3, [pc, #160]	@ (8000fc4 <HD44780_Init+0xf0>)
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	4618      	mov	r0, r3
 8000f26:	f000 f951 	bl	80011cc <ExpanderWrite>
  HAL_Delay(1000);
 8000f2a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f2e:	f001 fc25 	bl	800277c <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 8000f32:	2030      	movs	r0, #48	@ 0x30
 8000f34:	f000 f939 	bl	80011aa <Write4Bits>
  DelayUS(4500);
 8000f38:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000f3c:	f000 f9aa 	bl	8001294 <DelayUS>

  Write4Bits(0x03 << 4);
 8000f40:	2030      	movs	r0, #48	@ 0x30
 8000f42:	f000 f932 	bl	80011aa <Write4Bits>
  DelayUS(4500);
 8000f46:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000f4a:	f000 f9a3 	bl	8001294 <DelayUS>

  Write4Bits(0x03 << 4);
 8000f4e:	2030      	movs	r0, #48	@ 0x30
 8000f50:	f000 f92b 	bl	80011aa <Write4Bits>
  DelayUS(4500);
 8000f54:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000f58:	f000 f99c 	bl	8001294 <DelayUS>

  Write4Bits(0x02 << 4);
 8000f5c:	2020      	movs	r0, #32
 8000f5e:	f000 f924 	bl	80011aa <Write4Bits>
  DelayUS(100);
 8000f62:	2064      	movs	r0, #100	@ 0x64
 8000f64:	f000 f996 	bl	8001294 <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 8000f68:	4b17      	ldr	r3, [pc, #92]	@ (8000fc8 <HD44780_Init+0xf4>)
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	f043 0320 	orr.w	r3, r3, #32
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	4618      	mov	r0, r3
 8000f74:	f000 f8dc 	bl	8001130 <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8000f78:	4b14      	ldr	r3, [pc, #80]	@ (8000fcc <HD44780_Init+0xf8>)
 8000f7a:	2204      	movs	r2, #4
 8000f7c:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 8000f7e:	f000 f875 	bl	800106c <HD44780_Display>
  HD44780_Clear();
 8000f82:	f000 f82b 	bl	8000fdc <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8000f86:	4b12      	ldr	r3, [pc, #72]	@ (8000fd0 <HD44780_Init+0xfc>)
 8000f88:	2202      	movs	r2, #2
 8000f8a:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 8000f8c:	4b10      	ldr	r3, [pc, #64]	@ (8000fd0 <HD44780_Init+0xfc>)
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	f043 0304 	orr.w	r3, r3, #4
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	4618      	mov	r0, r3
 8000f98:	f000 f8ca 	bl	8001130 <SendCommand>
  DelayUS(4500);
 8000f9c:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000fa0:	f000 f978 	bl	8001294 <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 8000fa4:	490b      	ldr	r1, [pc, #44]	@ (8000fd4 <HD44780_Init+0x100>)
 8000fa6:	2000      	movs	r0, #0
 8000fa8:	f000 f876 	bl	8001098 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 8000fac:	490a      	ldr	r1, [pc, #40]	@ (8000fd8 <HD44780_Init+0x104>)
 8000fae:	2001      	movs	r0, #1
 8000fb0:	f000 f872 	bl	8001098 <HD44780_CreateSpecialChar>

  HD44780_Home();
 8000fb4:	f000 f81d 	bl	8000ff2 <HD44780_Home>
}
 8000fb8:	bf00      	nop
 8000fba:	3708      	adds	r7, #8
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	2000022f 	.word	0x2000022f
 8000fc4:	20000230 	.word	0x20000230
 8000fc8:	2000022c 	.word	0x2000022c
 8000fcc:	2000022d 	.word	0x2000022d
 8000fd0:	2000022e 	.word	0x2000022e
 8000fd4:	20000000 	.word	0x20000000
 8000fd8:	20000008 	.word	0x20000008

08000fdc <HD44780_Clear>:

void HD44780_Clear()
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 8000fe0:	2001      	movs	r0, #1
 8000fe2:	f000 f8a5 	bl	8001130 <SendCommand>
  DelayUS(2000);
 8000fe6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000fea:	f000 f953 	bl	8001294 <DelayUS>
}
 8000fee:	bf00      	nop
 8000ff0:	bd80      	pop	{r7, pc}

08000ff2 <HD44780_Home>:

void HD44780_Home()
{
 8000ff2:	b580      	push	{r7, lr}
 8000ff4:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 8000ff6:	2002      	movs	r0, #2
 8000ff8:	f000 f89a 	bl	8001130 <SendCommand>
  DelayUS(2000);
 8000ffc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001000:	f000 f948 	bl	8001294 <DelayUS>
}
 8001004:	bf00      	nop
 8001006:	bd80      	pop	{r7, pc}

08001008 <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 8001008:	b590      	push	{r4, r7, lr}
 800100a:	b087      	sub	sp, #28
 800100c:	af00      	add	r7, sp, #0
 800100e:	4603      	mov	r3, r0
 8001010:	460a      	mov	r2, r1
 8001012:	71fb      	strb	r3, [r7, #7]
 8001014:	4613      	mov	r3, r2
 8001016:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 8001018:	4b12      	ldr	r3, [pc, #72]	@ (8001064 <HD44780_SetCursor+0x5c>)
 800101a:	f107 0408 	add.w	r4, r7, #8
 800101e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001020:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 8001024:	4b10      	ldr	r3, [pc, #64]	@ (8001068 <HD44780_SetCursor+0x60>)
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	79ba      	ldrb	r2, [r7, #6]
 800102a:	429a      	cmp	r2, r3
 800102c:	d303      	bcc.n	8001036 <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 800102e:	4b0e      	ldr	r3, [pc, #56]	@ (8001068 <HD44780_SetCursor+0x60>)
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	3b01      	subs	r3, #1
 8001034:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 8001036:	79bb      	ldrb	r3, [r7, #6]
 8001038:	009b      	lsls	r3, r3, #2
 800103a:	3318      	adds	r3, #24
 800103c:	443b      	add	r3, r7
 800103e:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8001042:	b2da      	uxtb	r2, r3
 8001044:	79fb      	ldrb	r3, [r7, #7]
 8001046:	4413      	add	r3, r2
 8001048:	b2db      	uxtb	r3, r3
 800104a:	b25b      	sxtb	r3, r3
 800104c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001050:	b25b      	sxtb	r3, r3
 8001052:	b2db      	uxtb	r3, r3
 8001054:	4618      	mov	r0, r3
 8001056:	f000 f86b 	bl	8001130 <SendCommand>
}
 800105a:	bf00      	nop
 800105c:	371c      	adds	r7, #28
 800105e:	46bd      	mov	sp, r7
 8001060:	bd90      	pop	{r4, r7, pc}
 8001062:	bf00      	nop
 8001064:	0800fbd8 	.word	0x0800fbd8
 8001068:	2000022f 	.word	0x2000022f

0800106c <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8001070:	4b08      	ldr	r3, [pc, #32]	@ (8001094 <HD44780_Display+0x28>)
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	f043 0304 	orr.w	r3, r3, #4
 8001078:	b2da      	uxtb	r2, r3
 800107a:	4b06      	ldr	r3, [pc, #24]	@ (8001094 <HD44780_Display+0x28>)
 800107c:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 800107e:	4b05      	ldr	r3, [pc, #20]	@ (8001094 <HD44780_Display+0x28>)
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	f043 0308 	orr.w	r3, r3, #8
 8001086:	b2db      	uxtb	r3, r3
 8001088:	4618      	mov	r0, r3
 800108a:	f000 f851 	bl	8001130 <SendCommand>
}
 800108e:	bf00      	nop
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	2000022d 	.word	0x2000022d

08001098 <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0
 800109e:	4603      	mov	r3, r0
 80010a0:	6039      	str	r1, [r7, #0]
 80010a2:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 80010a4:	79fb      	ldrb	r3, [r7, #7]
 80010a6:	f003 0307 	and.w	r3, r3, #7
 80010aa:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 80010ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010b0:	00db      	lsls	r3, r3, #3
 80010b2:	b25b      	sxtb	r3, r3
 80010b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80010b8:	b25b      	sxtb	r3, r3
 80010ba:	b2db      	uxtb	r3, r3
 80010bc:	4618      	mov	r0, r3
 80010be:	f000 f837 	bl	8001130 <SendCommand>
  for (int i=0; i<8; i++)
 80010c2:	2300      	movs	r3, #0
 80010c4:	60fb      	str	r3, [r7, #12]
 80010c6:	e009      	b.n	80010dc <HD44780_CreateSpecialChar+0x44>
  {
    SendChar(charmap[i]);
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	683a      	ldr	r2, [r7, #0]
 80010cc:	4413      	add	r3, r2
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	4618      	mov	r0, r3
 80010d2:	f000 f83b 	bl	800114c <SendChar>
  for (int i=0; i<8; i++)
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	3301      	adds	r3, #1
 80010da:	60fb      	str	r3, [r7, #12]
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	2b07      	cmp	r3, #7
 80010e0:	ddf2      	ble.n	80010c8 <HD44780_CreateSpecialChar+0x30>
  }
}
 80010e2:	bf00      	nop
 80010e4:	bf00      	nop
 80010e6:	3710      	adds	r7, #16
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}

080010ec <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 80010f4:	e006      	b.n	8001104 <HD44780_PrintStr+0x18>
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	1c5a      	adds	r2, r3, #1
 80010fa:	607a      	str	r2, [r7, #4]
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	4618      	mov	r0, r3
 8001100:	f000 f824 	bl	800114c <SendChar>
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1f4      	bne.n	80010f6 <HD44780_PrintStr+0xa>
}
 800110c:	bf00      	nop
 800110e:	bf00      	nop
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
	...

08001118 <HD44780_Backlight>:
  dpBacklight=LCD_NOBACKLIGHT;
  ExpanderWrite(0);
}

void HD44780_Backlight(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
  dpBacklight=LCD_BACKLIGHT;
 800111c:	4b03      	ldr	r3, [pc, #12]	@ (800112c <HD44780_Backlight+0x14>)
 800111e:	2208      	movs	r2, #8
 8001120:	701a      	strb	r2, [r3, #0]
  ExpanderWrite(0);
 8001122:	2000      	movs	r0, #0
 8001124:	f000 f852 	bl	80011cc <ExpanderWrite>
}
 8001128:	bf00      	nop
 800112a:	bd80      	pop	{r7, pc}
 800112c:	20000230 	.word	0x20000230

08001130 <SendCommand>:

static void SendCommand(uint8_t cmd)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	4603      	mov	r3, r0
 8001138:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 800113a:	79fb      	ldrb	r3, [r7, #7]
 800113c:	2100      	movs	r1, #0
 800113e:	4618      	mov	r0, r3
 8001140:	f000 f812 	bl	8001168 <Send>
}
 8001144:	bf00      	nop
 8001146:	3708      	adds	r7, #8
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}

0800114c <SendChar>:

static void SendChar(uint8_t ch)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
 8001152:	4603      	mov	r3, r0
 8001154:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 8001156:	79fb      	ldrb	r3, [r7, #7]
 8001158:	2101      	movs	r1, #1
 800115a:	4618      	mov	r0, r3
 800115c:	f000 f804 	bl	8001168 <Send>
}
 8001160:	bf00      	nop
 8001162:	3708      	adds	r7, #8
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}

08001168 <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b084      	sub	sp, #16
 800116c:	af00      	add	r7, sp, #0
 800116e:	4603      	mov	r3, r0
 8001170:	460a      	mov	r2, r1
 8001172:	71fb      	strb	r3, [r7, #7]
 8001174:	4613      	mov	r3, r2
 8001176:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 8001178:	79fb      	ldrb	r3, [r7, #7]
 800117a:	f023 030f 	bic.w	r3, r3, #15
 800117e:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 8001180:	79fb      	ldrb	r3, [r7, #7]
 8001182:	011b      	lsls	r3, r3, #4
 8001184:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 8001186:	7bfa      	ldrb	r2, [r7, #15]
 8001188:	79bb      	ldrb	r3, [r7, #6]
 800118a:	4313      	orrs	r3, r2
 800118c:	b2db      	uxtb	r3, r3
 800118e:	4618      	mov	r0, r3
 8001190:	f000 f80b 	bl	80011aa <Write4Bits>
  Write4Bits((lownib)|mode);
 8001194:	7bba      	ldrb	r2, [r7, #14]
 8001196:	79bb      	ldrb	r3, [r7, #6]
 8001198:	4313      	orrs	r3, r2
 800119a:	b2db      	uxtb	r3, r3
 800119c:	4618      	mov	r0, r3
 800119e:	f000 f804 	bl	80011aa <Write4Bits>
}
 80011a2:	bf00      	nop
 80011a4:	3710      	adds	r7, #16
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}

080011aa <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 80011aa:	b580      	push	{r7, lr}
 80011ac:	b082      	sub	sp, #8
 80011ae:	af00      	add	r7, sp, #0
 80011b0:	4603      	mov	r3, r0
 80011b2:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 80011b4:	79fb      	ldrb	r3, [r7, #7]
 80011b6:	4618      	mov	r0, r3
 80011b8:	f000 f808 	bl	80011cc <ExpanderWrite>
  PulseEnable(value);
 80011bc:	79fb      	ldrb	r3, [r7, #7]
 80011be:	4618      	mov	r0, r3
 80011c0:	f000 f820 	bl	8001204 <PulseEnable>
}
 80011c4:	bf00      	nop
 80011c6:	3708      	adds	r7, #8
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}

080011cc <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b086      	sub	sp, #24
 80011d0:	af02      	add	r7, sp, #8
 80011d2:	4603      	mov	r3, r0
 80011d4:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 80011d6:	4b09      	ldr	r3, [pc, #36]	@ (80011fc <ExpanderWrite+0x30>)
 80011d8:	781a      	ldrb	r2, [r3, #0]
 80011da:	79fb      	ldrb	r3, [r7, #7]
 80011dc:	4313      	orrs	r3, r2
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 80011e2:	f107 020f 	add.w	r2, r7, #15
 80011e6:	230a      	movs	r3, #10
 80011e8:	9300      	str	r3, [sp, #0]
 80011ea:	2301      	movs	r3, #1
 80011ec:	214e      	movs	r1, #78	@ 0x4e
 80011ee:	4804      	ldr	r0, [pc, #16]	@ (8001200 <ExpanderWrite+0x34>)
 80011f0:	f004 f896 	bl	8005320 <HAL_I2C_Master_Transmit>
}
 80011f4:	bf00      	nop
 80011f6:	3710      	adds	r7, #16
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	20000230 	.word	0x20000230
 8001200:	20000234 	.word	0x20000234

08001204 <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
 800120a:	4603      	mov	r3, r0
 800120c:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 800120e:	79fb      	ldrb	r3, [r7, #7]
 8001210:	f043 0304 	orr.w	r3, r3, #4
 8001214:	b2db      	uxtb	r3, r3
 8001216:	4618      	mov	r0, r3
 8001218:	f7ff ffd8 	bl	80011cc <ExpanderWrite>
  DelayUS(20);
 800121c:	2014      	movs	r0, #20
 800121e:	f000 f839 	bl	8001294 <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 8001222:	79fb      	ldrb	r3, [r7, #7]
 8001224:	f023 0304 	bic.w	r3, r3, #4
 8001228:	b2db      	uxtb	r3, r3
 800122a:	4618      	mov	r0, r3
 800122c:	f7ff ffce 	bl	80011cc <ExpanderWrite>
  DelayUS(20);
 8001230:	2014      	movs	r0, #20
 8001232:	f000 f82f 	bl	8001294 <DelayUS>
}
 8001236:	bf00      	nop
 8001238:	3708      	adds	r7, #8
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
	...

08001240 <DelayInit>:

static void DelayInit(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8001244:	4b11      	ldr	r3, [pc, #68]	@ (800128c <DelayInit+0x4c>)
 8001246:	68db      	ldr	r3, [r3, #12]
 8001248:	4a10      	ldr	r2, [pc, #64]	@ (800128c <DelayInit+0x4c>)
 800124a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800124e:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8001250:	4b0e      	ldr	r3, [pc, #56]	@ (800128c <DelayInit+0x4c>)
 8001252:	68db      	ldr	r3, [r3, #12]
 8001254:	4a0d      	ldr	r2, [pc, #52]	@ (800128c <DelayInit+0x4c>)
 8001256:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800125a:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 800125c:	4b0c      	ldr	r3, [pc, #48]	@ (8001290 <DelayInit+0x50>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4a0b      	ldr	r2, [pc, #44]	@ (8001290 <DelayInit+0x50>)
 8001262:	f023 0301 	bic.w	r3, r3, #1
 8001266:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8001268:	4b09      	ldr	r3, [pc, #36]	@ (8001290 <DelayInit+0x50>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a08      	ldr	r2, [pc, #32]	@ (8001290 <DelayInit+0x50>)
 800126e:	f043 0301 	orr.w	r3, r3, #1
 8001272:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 8001274:	4b06      	ldr	r3, [pc, #24]	@ (8001290 <DelayInit+0x50>)
 8001276:	2200      	movs	r2, #0
 8001278:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 800127a:	bf00      	nop
  __ASM volatile ("NOP");
 800127c:	bf00      	nop
  __ASM volatile ("NOP");
 800127e:	bf00      	nop
}
 8001280:	bf00      	nop
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop
 800128c:	e000edf0 	.word	0xe000edf0
 8001290:	e0001000 	.word	0xe0001000

08001294 <DelayUS>:

static void DelayUS(uint32_t us) {
 8001294:	b480      	push	{r7}
 8001296:	b087      	sub	sp, #28
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 800129c:	4b0e      	ldr	r3, [pc, #56]	@ (80012d8 <DelayUS+0x44>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a0e      	ldr	r2, [pc, #56]	@ (80012dc <DelayUS+0x48>)
 80012a2:	fba2 2303 	umull	r2, r3, r2, r3
 80012a6:	0c9a      	lsrs	r2, r3, #18
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	fb02 f303 	mul.w	r3, r2, r3
 80012ae:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 80012b0:	4b0b      	ldr	r3, [pc, #44]	@ (80012e0 <DelayUS+0x4c>)
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 80012b6:	4b0a      	ldr	r3, [pc, #40]	@ (80012e0 <DelayUS+0x4c>)
 80012b8:	685a      	ldr	r2, [r3, #4]
 80012ba:	693b      	ldr	r3, [r7, #16]
 80012bc:	1ad3      	subs	r3, r2, r3
 80012be:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	697a      	ldr	r2, [r7, #20]
 80012c4:	429a      	cmp	r2, r3
 80012c6:	d8f6      	bhi.n	80012b6 <DelayUS+0x22>
}
 80012c8:	bf00      	nop
 80012ca:	bf00      	nop
 80012cc:	371c      	adds	r7, #28
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr
 80012d6:	bf00      	nop
 80012d8:	2000001c 	.word	0x2000001c
 80012dc:	431bde83 	.word	0x431bde83
 80012e0:	e0001000 	.word	0xe0001000

080012e4 <delay_us>:
uint8_t bt_rx;
char bt_buffer[BT_BUFFER_SIZE];
uint8_t bt_index = 0;

void delay_us(uint32_t us)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b085      	sub	sp, #20
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
    uint32_t cycles = (SystemCoreClock / 1000000) * us;
 80012ec:	4b0d      	ldr	r3, [pc, #52]	@ (8001324 <delay_us+0x40>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a0d      	ldr	r2, [pc, #52]	@ (8001328 <delay_us+0x44>)
 80012f2:	fba2 2303 	umull	r2, r3, r2, r3
 80012f6:	0c9a      	lsrs	r2, r3, #18
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	fb02 f303 	mul.w	r3, r2, r3
 80012fe:	60fb      	str	r3, [r7, #12]
    uint32_t start = DWT->CYCCNT;
 8001300:	4b0a      	ldr	r3, [pc, #40]	@ (800132c <delay_us+0x48>)
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	60bb      	str	r3, [r7, #8]

    while ((DWT->CYCCNT - start) < cycles);
 8001306:	bf00      	nop
 8001308:	4b08      	ldr	r3, [pc, #32]	@ (800132c <delay_us+0x48>)
 800130a:	685a      	ldr	r2, [r3, #4]
 800130c:	68bb      	ldr	r3, [r7, #8]
 800130e:	1ad3      	subs	r3, r2, r3
 8001310:	68fa      	ldr	r2, [r7, #12]
 8001312:	429a      	cmp	r2, r3
 8001314:	d8f8      	bhi.n	8001308 <delay_us+0x24>
}
 8001316:	bf00      	nop
 8001318:	bf00      	nop
 800131a:	3714      	adds	r7, #20
 800131c:	46bd      	mov	sp, r7
 800131e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001322:	4770      	bx	lr
 8001324:	2000001c 	.word	0x2000001c
 8001328:	431bde83 	.word	0x431bde83
 800132c:	e0001000 	.word	0xe0001000

08001330 <HCSR04_Start>:


void HCSR04_Start(uint8_t sensor)
{
 8001330:	b590      	push	{r4, r7, lr}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
 8001336:	4603      	mov	r3, r0
 8001338:	71fb      	strb	r3, [r7, #7]
    // 10us pulse
    HAL_GPIO_WritePin((GPIO_TypeDef*)trig_port[sensor], trig_pin[sensor], GPIO_PIN_RESET);
 800133a:	79fb      	ldrb	r3, [r7, #7]
 800133c:	4a2c      	ldr	r2, [pc, #176]	@ (80013f0 <HCSR04_Start+0xc0>)
 800133e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001342:	79fb      	ldrb	r3, [r7, #7]
 8001344:	4a2b      	ldr	r2, [pc, #172]	@ (80013f4 <HCSR04_Start+0xc4>)
 8001346:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800134a:	2200      	movs	r2, #0
 800134c:	4619      	mov	r1, r3
 800134e:	f001 fd79 	bl	8002e44 <HAL_GPIO_WritePin>
    delay_us(2);
 8001352:	2002      	movs	r0, #2
 8001354:	f7ff ffc6 	bl	80012e4 <delay_us>
    HAL_GPIO_WritePin((GPIO_TypeDef*)trig_port[sensor], trig_pin[sensor], GPIO_PIN_SET);
 8001358:	79fb      	ldrb	r3, [r7, #7]
 800135a:	4a25      	ldr	r2, [pc, #148]	@ (80013f0 <HCSR04_Start+0xc0>)
 800135c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001360:	79fb      	ldrb	r3, [r7, #7]
 8001362:	4a24      	ldr	r2, [pc, #144]	@ (80013f4 <HCSR04_Start+0xc4>)
 8001364:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001368:	2201      	movs	r2, #1
 800136a:	4619      	mov	r1, r3
 800136c:	f001 fd6a 	bl	8002e44 <HAL_GPIO_WritePin>
    delay_us(10);
 8001370:	200a      	movs	r0, #10
 8001372:	f7ff ffb7 	bl	80012e4 <delay_us>
    HAL_GPIO_WritePin((GPIO_TypeDef*)trig_port[sensor], trig_pin[sensor], GPIO_PIN_RESET);
 8001376:	79fb      	ldrb	r3, [r7, #7]
 8001378:	4a1d      	ldr	r2, [pc, #116]	@ (80013f0 <HCSR04_Start+0xc0>)
 800137a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800137e:	79fb      	ldrb	r3, [r7, #7]
 8001380:	4a1c      	ldr	r2, [pc, #112]	@ (80013f4 <HCSR04_Start+0xc4>)
 8001382:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001386:	2200      	movs	r2, #0
 8001388:	4619      	mov	r1, r3
 800138a:	f001 fd5b 	bl	8002e44 <HAL_GPIO_WritePin>

    // Reset timer and start capture
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 800138e:	4b1a      	ldr	r3, [pc, #104]	@ (80013f8 <HCSR04_Start+0xc8>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	2200      	movs	r2, #0
 8001394:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_IC_Start_IT(&htim2, tim_channel[sensor]);
 8001396:	79fb      	ldrb	r3, [r7, #7]
 8001398:	4a18      	ldr	r2, [pc, #96]	@ (80013fc <HCSR04_Start+0xcc>)
 800139a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800139e:	4619      	mov	r1, r3
 80013a0:	4815      	ldr	r0, [pc, #84]	@ (80013f8 <HCSR04_Start+0xc8>)
 80013a2:	f005 fef9 	bl	8007198 <HAL_TIM_IC_Start_IT>

    hcsr04[sensor].captured = 0;
 80013a6:	79fa      	ldrb	r2, [r7, #7]
 80013a8:	4915      	ldr	r1, [pc, #84]	@ (8001400 <HCSR04_Start+0xd0>)
 80013aa:	4613      	mov	r3, r2
 80013ac:	005b      	lsls	r3, r3, #1
 80013ae:	4413      	add	r3, r2
 80013b0:	00db      	lsls	r3, r3, #3
 80013b2:	440b      	add	r3, r1
 80013b4:	330c      	adds	r3, #12
 80013b6:	2200      	movs	r2, #0
 80013b8:	701a      	strb	r2, [r3, #0]
    hcsr04[sensor].state = HCSR04_TRIGGERED;
 80013ba:	79fa      	ldrb	r2, [r7, #7]
 80013bc:	4910      	ldr	r1, [pc, #64]	@ (8001400 <HCSR04_Start+0xd0>)
 80013be:	4613      	mov	r3, r2
 80013c0:	005b      	lsls	r3, r3, #1
 80013c2:	4413      	add	r3, r2
 80013c4:	00db      	lsls	r3, r3, #3
 80013c6:	440b      	add	r3, r1
 80013c8:	3314      	adds	r3, #20
 80013ca:	2201      	movs	r2, #1
 80013cc:	701a      	strb	r2, [r3, #0]
    hcsr04[sensor].last_trigger_time = HAL_GetTick();
 80013ce:	79fc      	ldrb	r4, [r7, #7]
 80013d0:	f001 f9c8 	bl	8002764 <HAL_GetTick>
 80013d4:	4602      	mov	r2, r0
 80013d6:	490a      	ldr	r1, [pc, #40]	@ (8001400 <HCSR04_Start+0xd0>)
 80013d8:	4623      	mov	r3, r4
 80013da:	005b      	lsls	r3, r3, #1
 80013dc:	4423      	add	r3, r4
 80013de:	00db      	lsls	r3, r3, #3
 80013e0:	440b      	add	r3, r1
 80013e2:	3310      	adds	r3, #16
 80013e4:	601a      	str	r2, [r3, #0]
}
 80013e6:	bf00      	nop
 80013e8:	370c      	adds	r7, #12
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd90      	pop	{r4, r7, pc}
 80013ee:	bf00      	nop
 80013f0:	20000010 	.word	0x20000010
 80013f4:	0800fc10 	.word	0x0800fc10
 80013f8:	200002d0 	.word	0x200002d0
 80013fc:	0800fc18 	.word	0x0800fc18
 8001400:	200003a8 	.word	0x200003a8

08001404 <HAL_TIM_IC_CaptureCallback>:



void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001404:	b590      	push	{r4, r7, lr}
 8001406:	b085      	sub	sp, #20
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
    if (htim->Instance != TIM2)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001414:	f040 817d 	bne.w	8001712 <HAL_TIM_IC_CaptureCallback+0x30e>
        return;

    uint8_t idx;

    if      (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) idx = 0;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	7f1b      	ldrb	r3, [r3, #28]
 800141c:	2b01      	cmp	r3, #1
 800141e:	d102      	bne.n	8001426 <HAL_TIM_IC_CaptureCallback+0x22>
 8001420:	2300      	movs	r3, #0
 8001422:	73fb      	strb	r3, [r7, #15]
 8001424:	e00d      	b.n	8001442 <HAL_TIM_IC_CaptureCallback+0x3e>
    else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) idx = 1;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	7f1b      	ldrb	r3, [r3, #28]
 800142a:	2b02      	cmp	r3, #2
 800142c:	d102      	bne.n	8001434 <HAL_TIM_IC_CaptureCallback+0x30>
 800142e:	2301      	movs	r3, #1
 8001430:	73fb      	strb	r3, [r7, #15]
 8001432:	e006      	b.n	8001442 <HAL_TIM_IC_CaptureCallback+0x3e>
    else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3) idx = 2;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	7f1b      	ldrb	r3, [r3, #28]
 8001438:	2b04      	cmp	r3, #4
 800143a:	f040 816c 	bne.w	8001716 <HAL_TIM_IC_CaptureCallback+0x312>
 800143e:	2302      	movs	r3, #2
 8001440:	73fb      	strb	r3, [r7, #15]
    else return;

    if (hcsr04[idx].captured == 0)
 8001442:	7bfa      	ldrb	r2, [r7, #15]
 8001444:	499c      	ldr	r1, [pc, #624]	@ (80016b8 <HAL_TIM_IC_CaptureCallback+0x2b4>)
 8001446:	4613      	mov	r3, r2
 8001448:	005b      	lsls	r3, r3, #1
 800144a:	4413      	add	r3, r2
 800144c:	00db      	lsls	r3, r3, #3
 800144e:	440b      	add	r3, r1
 8001450:	330c      	adds	r3, #12
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	2b00      	cmp	r3, #0
 8001456:	f040 8086 	bne.w	8001566 <HAL_TIM_IC_CaptureCallback+0x162>
    {
        hcsr04[idx].ic_start = HAL_TIM_ReadCapturedValue(htim, tim_channel[idx]);
 800145a:	7bfb      	ldrb	r3, [r7, #15]
 800145c:	4a97      	ldr	r2, [pc, #604]	@ (80016bc <HAL_TIM_IC_CaptureCallback+0x2b8>)
 800145e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001462:	7bfc      	ldrb	r4, [r7, #15]
 8001464:	4619      	mov	r1, r3
 8001466:	6878      	ldr	r0, [r7, #4]
 8001468:	f006 faba 	bl	80079e0 <HAL_TIM_ReadCapturedValue>
 800146c:	4602      	mov	r2, r0
 800146e:	4992      	ldr	r1, [pc, #584]	@ (80016b8 <HAL_TIM_IC_CaptureCallback+0x2b4>)
 8001470:	4623      	mov	r3, r4
 8001472:	005b      	lsls	r3, r3, #1
 8001474:	4423      	add	r3, r4
 8001476:	00db      	lsls	r3, r3, #3
 8001478:	440b      	add	r3, r1
 800147a:	601a      	str	r2, [r3, #0]
        hcsr04[idx].captured = 1;
 800147c:	7bfa      	ldrb	r2, [r7, #15]
 800147e:	498e      	ldr	r1, [pc, #568]	@ (80016b8 <HAL_TIM_IC_CaptureCallback+0x2b4>)
 8001480:	4613      	mov	r3, r2
 8001482:	005b      	lsls	r3, r3, #1
 8001484:	4413      	add	r3, r2
 8001486:	00db      	lsls	r3, r3, #3
 8001488:	440b      	add	r3, r1
 800148a:	330c      	adds	r3, #12
 800148c:	2201      	movs	r2, #1
 800148e:	701a      	strb	r2, [r3, #0]

        __HAL_TIM_SET_CAPTUREPOLARITY(htim, tim_channel[idx],
 8001490:	7bfb      	ldrb	r3, [r7, #15]
 8001492:	4a8a      	ldr	r2, [pc, #552]	@ (80016bc <HAL_TIM_IC_CaptureCallback+0x2b8>)
 8001494:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d108      	bne.n	80014ae <HAL_TIM_IC_CaptureCallback+0xaa>
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	6a1a      	ldr	r2, [r3, #32]
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f022 020a 	bic.w	r2, r2, #10
 80014aa:	621a      	str	r2, [r3, #32]
 80014ac:	e025      	b.n	80014fa <HAL_TIM_IC_CaptureCallback+0xf6>
 80014ae:	7bfb      	ldrb	r3, [r7, #15]
 80014b0:	4a82      	ldr	r2, [pc, #520]	@ (80016bc <HAL_TIM_IC_CaptureCallback+0x2b8>)
 80014b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014b6:	2b04      	cmp	r3, #4
 80014b8:	d108      	bne.n	80014cc <HAL_TIM_IC_CaptureCallback+0xc8>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	6a1b      	ldr	r3, [r3, #32]
 80014c0:	687a      	ldr	r2, [r7, #4]
 80014c2:	6812      	ldr	r2, [r2, #0]
 80014c4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80014c8:	6213      	str	r3, [r2, #32]
 80014ca:	e016      	b.n	80014fa <HAL_TIM_IC_CaptureCallback+0xf6>
 80014cc:	7bfb      	ldrb	r3, [r7, #15]
 80014ce:	4a7b      	ldr	r2, [pc, #492]	@ (80016bc <HAL_TIM_IC_CaptureCallback+0x2b8>)
 80014d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014d4:	2b08      	cmp	r3, #8
 80014d6:	d108      	bne.n	80014ea <HAL_TIM_IC_CaptureCallback+0xe6>
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	6a1b      	ldr	r3, [r3, #32]
 80014de:	687a      	ldr	r2, [r7, #4]
 80014e0:	6812      	ldr	r2, [r2, #0]
 80014e2:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80014e6:	6213      	str	r3, [r2, #32]
 80014e8:	e007      	b.n	80014fa <HAL_TIM_IC_CaptureCallback+0xf6>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	6a1b      	ldr	r3, [r3, #32]
 80014f0:	687a      	ldr	r2, [r7, #4]
 80014f2:	6812      	ldr	r2, [r2, #0]
 80014f4:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80014f8:	6213      	str	r3, [r2, #32]
 80014fa:	7bfb      	ldrb	r3, [r7, #15]
 80014fc:	4a6f      	ldr	r2, [pc, #444]	@ (80016bc <HAL_TIM_IC_CaptureCallback+0x2b8>)
 80014fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d108      	bne.n	8001518 <HAL_TIM_IC_CaptureCallback+0x114>
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	6a1a      	ldr	r2, [r3, #32]
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f042 0202 	orr.w	r2, r2, #2
 8001514:	621a      	str	r2, [r3, #32]
 8001516:	e0ff      	b.n	8001718 <HAL_TIM_IC_CaptureCallback+0x314>
 8001518:	7bfb      	ldrb	r3, [r7, #15]
 800151a:	4a68      	ldr	r2, [pc, #416]	@ (80016bc <HAL_TIM_IC_CaptureCallback+0x2b8>)
 800151c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001520:	2b04      	cmp	r3, #4
 8001522:	d108      	bne.n	8001536 <HAL_TIM_IC_CaptureCallback+0x132>
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	6a1b      	ldr	r3, [r3, #32]
 800152a:	687a      	ldr	r2, [r7, #4]
 800152c:	6812      	ldr	r2, [r2, #0]
 800152e:	f043 0320 	orr.w	r3, r3, #32
 8001532:	6213      	str	r3, [r2, #32]
 8001534:	e0f0      	b.n	8001718 <HAL_TIM_IC_CaptureCallback+0x314>
 8001536:	7bfb      	ldrb	r3, [r7, #15]
 8001538:	4a60      	ldr	r2, [pc, #384]	@ (80016bc <HAL_TIM_IC_CaptureCallback+0x2b8>)
 800153a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800153e:	2b08      	cmp	r3, #8
 8001540:	d108      	bne.n	8001554 <HAL_TIM_IC_CaptureCallback+0x150>
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	6a1b      	ldr	r3, [r3, #32]
 8001548:	687a      	ldr	r2, [r7, #4]
 800154a:	6812      	ldr	r2, [r2, #0]
 800154c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001550:	6213      	str	r3, [r2, #32]
 8001552:	e0e1      	b.n	8001718 <HAL_TIM_IC_CaptureCallback+0x314>
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	6a1b      	ldr	r3, [r3, #32]
 800155a:	687a      	ldr	r2, [r7, #4]
 800155c:	6812      	ldr	r2, [r2, #0]
 800155e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001562:	6213      	str	r3, [r2, #32]
 8001564:	e0d8      	b.n	8001718 <HAL_TIM_IC_CaptureCallback+0x314>
                                      TIM_INPUTCHANNELPOLARITY_FALLING);
    }
    else
    {
        hcsr04[idx].ic_end = HAL_TIM_ReadCapturedValue(htim, tim_channel[idx]);
 8001566:	7bfb      	ldrb	r3, [r7, #15]
 8001568:	4a54      	ldr	r2, [pc, #336]	@ (80016bc <HAL_TIM_IC_CaptureCallback+0x2b8>)
 800156a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800156e:	7bfc      	ldrb	r4, [r7, #15]
 8001570:	4619      	mov	r1, r3
 8001572:	6878      	ldr	r0, [r7, #4]
 8001574:	f006 fa34 	bl	80079e0 <HAL_TIM_ReadCapturedValue>
 8001578:	4602      	mov	r2, r0
 800157a:	494f      	ldr	r1, [pc, #316]	@ (80016b8 <HAL_TIM_IC_CaptureCallback+0x2b4>)
 800157c:	4623      	mov	r3, r4
 800157e:	005b      	lsls	r3, r3, #1
 8001580:	4423      	add	r3, r4
 8001582:	00db      	lsls	r3, r3, #3
 8001584:	440b      	add	r3, r1
 8001586:	3304      	adds	r3, #4
 8001588:	601a      	str	r2, [r3, #0]

        if (hcsr04[idx].ic_end >= hcsr04[idx].ic_start)
 800158a:	7bfa      	ldrb	r2, [r7, #15]
 800158c:	494a      	ldr	r1, [pc, #296]	@ (80016b8 <HAL_TIM_IC_CaptureCallback+0x2b4>)
 800158e:	4613      	mov	r3, r2
 8001590:	005b      	lsls	r3, r3, #1
 8001592:	4413      	add	r3, r2
 8001594:	00db      	lsls	r3, r3, #3
 8001596:	440b      	add	r3, r1
 8001598:	3304      	adds	r3, #4
 800159a:	6819      	ldr	r1, [r3, #0]
 800159c:	7bfa      	ldrb	r2, [r7, #15]
 800159e:	4846      	ldr	r0, [pc, #280]	@ (80016b8 <HAL_TIM_IC_CaptureCallback+0x2b4>)
 80015a0:	4613      	mov	r3, r2
 80015a2:	005b      	lsls	r3, r3, #1
 80015a4:	4413      	add	r3, r2
 80015a6:	00db      	lsls	r3, r3, #3
 80015a8:	4403      	add	r3, r0
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4299      	cmp	r1, r3
 80015ae:	d31b      	bcc.n	80015e8 <HAL_TIM_IC_CaptureCallback+0x1e4>
            hcsr04[idx].echo_time = hcsr04[idx].ic_end - hcsr04[idx].ic_start;
 80015b0:	7bfa      	ldrb	r2, [r7, #15]
 80015b2:	4941      	ldr	r1, [pc, #260]	@ (80016b8 <HAL_TIM_IC_CaptureCallback+0x2b4>)
 80015b4:	4613      	mov	r3, r2
 80015b6:	005b      	lsls	r3, r3, #1
 80015b8:	4413      	add	r3, r2
 80015ba:	00db      	lsls	r3, r3, #3
 80015bc:	440b      	add	r3, r1
 80015be:	3304      	adds	r3, #4
 80015c0:	6819      	ldr	r1, [r3, #0]
 80015c2:	7bfa      	ldrb	r2, [r7, #15]
 80015c4:	483c      	ldr	r0, [pc, #240]	@ (80016b8 <HAL_TIM_IC_CaptureCallback+0x2b4>)
 80015c6:	4613      	mov	r3, r2
 80015c8:	005b      	lsls	r3, r3, #1
 80015ca:	4413      	add	r3, r2
 80015cc:	00db      	lsls	r3, r3, #3
 80015ce:	4403      	add	r3, r0
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	7bfa      	ldrb	r2, [r7, #15]
 80015d4:	1ac9      	subs	r1, r1, r3
 80015d6:	4838      	ldr	r0, [pc, #224]	@ (80016b8 <HAL_TIM_IC_CaptureCallback+0x2b4>)
 80015d8:	4613      	mov	r3, r2
 80015da:	005b      	lsls	r3, r3, #1
 80015dc:	4413      	add	r3, r2
 80015de:	00db      	lsls	r3, r3, #3
 80015e0:	4403      	add	r3, r0
 80015e2:	3308      	adds	r3, #8
 80015e4:	6019      	str	r1, [r3, #0]
 80015e6:	e01b      	b.n	8001620 <HAL_TIM_IC_CaptureCallback+0x21c>
        else
            hcsr04[idx].echo_time = (0xFFFFFFFF - hcsr04[idx].ic_start) + hcsr04[idx].ic_end;
 80015e8:	7bfa      	ldrb	r2, [r7, #15]
 80015ea:	4933      	ldr	r1, [pc, #204]	@ (80016b8 <HAL_TIM_IC_CaptureCallback+0x2b4>)
 80015ec:	4613      	mov	r3, r2
 80015ee:	005b      	lsls	r3, r3, #1
 80015f0:	4413      	add	r3, r2
 80015f2:	00db      	lsls	r3, r3, #3
 80015f4:	440b      	add	r3, r1
 80015f6:	3304      	adds	r3, #4
 80015f8:	6819      	ldr	r1, [r3, #0]
 80015fa:	7bfa      	ldrb	r2, [r7, #15]
 80015fc:	482e      	ldr	r0, [pc, #184]	@ (80016b8 <HAL_TIM_IC_CaptureCallback+0x2b4>)
 80015fe:	4613      	mov	r3, r2
 8001600:	005b      	lsls	r3, r3, #1
 8001602:	4413      	add	r3, r2
 8001604:	00db      	lsls	r3, r3, #3
 8001606:	4403      	add	r3, r0
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	1acb      	subs	r3, r1, r3
 800160c:	7bfa      	ldrb	r2, [r7, #15]
 800160e:	1e59      	subs	r1, r3, #1
 8001610:	4829      	ldr	r0, [pc, #164]	@ (80016b8 <HAL_TIM_IC_CaptureCallback+0x2b4>)
 8001612:	4613      	mov	r3, r2
 8001614:	005b      	lsls	r3, r3, #1
 8001616:	4413      	add	r3, r2
 8001618:	00db      	lsls	r3, r3, #3
 800161a:	4403      	add	r3, r0
 800161c:	3308      	adds	r3, #8
 800161e:	6019      	str	r1, [r3, #0]

        hcsr04[idx].state = HCSR04_DONE;
 8001620:	7bfa      	ldrb	r2, [r7, #15]
 8001622:	4925      	ldr	r1, [pc, #148]	@ (80016b8 <HAL_TIM_IC_CaptureCallback+0x2b4>)
 8001624:	4613      	mov	r3, r2
 8001626:	005b      	lsls	r3, r3, #1
 8001628:	4413      	add	r3, r2
 800162a:	00db      	lsls	r3, r3, #3
 800162c:	440b      	add	r3, r1
 800162e:	3314      	adds	r3, #20
 8001630:	2203      	movs	r2, #3
 8001632:	701a      	strb	r2, [r3, #0]

        __HAL_TIM_SET_CAPTUREPOLARITY(htim, tim_channel[idx],
 8001634:	7bfb      	ldrb	r3, [r7, #15]
 8001636:	4a21      	ldr	r2, [pc, #132]	@ (80016bc <HAL_TIM_IC_CaptureCallback+0x2b8>)
 8001638:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d108      	bne.n	8001652 <HAL_TIM_IC_CaptureCallback+0x24e>
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	6a1a      	ldr	r2, [r3, #32]
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f022 020a 	bic.w	r2, r2, #10
 800164e:	621a      	str	r2, [r3, #32]
 8001650:	e025      	b.n	800169e <HAL_TIM_IC_CaptureCallback+0x29a>
 8001652:	7bfb      	ldrb	r3, [r7, #15]
 8001654:	4a19      	ldr	r2, [pc, #100]	@ (80016bc <HAL_TIM_IC_CaptureCallback+0x2b8>)
 8001656:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800165a:	2b04      	cmp	r3, #4
 800165c:	d108      	bne.n	8001670 <HAL_TIM_IC_CaptureCallback+0x26c>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	6a1b      	ldr	r3, [r3, #32]
 8001664:	687a      	ldr	r2, [r7, #4]
 8001666:	6812      	ldr	r2, [r2, #0]
 8001668:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800166c:	6213      	str	r3, [r2, #32]
 800166e:	e016      	b.n	800169e <HAL_TIM_IC_CaptureCallback+0x29a>
 8001670:	7bfb      	ldrb	r3, [r7, #15]
 8001672:	4a12      	ldr	r2, [pc, #72]	@ (80016bc <HAL_TIM_IC_CaptureCallback+0x2b8>)
 8001674:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001678:	2b08      	cmp	r3, #8
 800167a:	d108      	bne.n	800168e <HAL_TIM_IC_CaptureCallback+0x28a>
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	6a1b      	ldr	r3, [r3, #32]
 8001682:	687a      	ldr	r2, [r7, #4]
 8001684:	6812      	ldr	r2, [r2, #0]
 8001686:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800168a:	6213      	str	r3, [r2, #32]
 800168c:	e007      	b.n	800169e <HAL_TIM_IC_CaptureCallback+0x29a>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	6a1b      	ldr	r3, [r3, #32]
 8001694:	687a      	ldr	r2, [r7, #4]
 8001696:	6812      	ldr	r2, [r2, #0]
 8001698:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800169c:	6213      	str	r3, [r2, #32]
 800169e:	7bfb      	ldrb	r3, [r7, #15]
 80016a0:	4a06      	ldr	r2, [pc, #24]	@ (80016bc <HAL_TIM_IC_CaptureCallback+0x2b8>)
 80016a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d10a      	bne.n	80016c0 <HAL_TIM_IC_CaptureCallback+0x2bc>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681a      	ldr	r2, [r3, #0]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	6a12      	ldr	r2, [r2, #32]
 80016b4:	621a      	str	r2, [r3, #32]
 80016b6:	e023      	b.n	8001700 <HAL_TIM_IC_CaptureCallback+0x2fc>
 80016b8:	200003a8 	.word	0x200003a8
 80016bc:	0800fc18 	.word	0x0800fc18
 80016c0:	7bfb      	ldrb	r3, [r7, #15]
 80016c2:	4a17      	ldr	r2, [pc, #92]	@ (8001720 <HAL_TIM_IC_CaptureCallback+0x31c>)
 80016c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016c8:	2b04      	cmp	r3, #4
 80016ca:	d106      	bne.n	80016da <HAL_TIM_IC_CaptureCallback+0x2d6>
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	687a      	ldr	r2, [r7, #4]
 80016d2:	6812      	ldr	r2, [r2, #0]
 80016d4:	6a1b      	ldr	r3, [r3, #32]
 80016d6:	6213      	str	r3, [r2, #32]
 80016d8:	e012      	b.n	8001700 <HAL_TIM_IC_CaptureCallback+0x2fc>
 80016da:	7bfb      	ldrb	r3, [r7, #15]
 80016dc:	4a10      	ldr	r2, [pc, #64]	@ (8001720 <HAL_TIM_IC_CaptureCallback+0x31c>)
 80016de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016e2:	2b08      	cmp	r3, #8
 80016e4:	d106      	bne.n	80016f4 <HAL_TIM_IC_CaptureCallback+0x2f0>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	687a      	ldr	r2, [r7, #4]
 80016ec:	6812      	ldr	r2, [r2, #0]
 80016ee:	6a1b      	ldr	r3, [r3, #32]
 80016f0:	6213      	str	r3, [r2, #32]
 80016f2:	e005      	b.n	8001700 <HAL_TIM_IC_CaptureCallback+0x2fc>
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	687a      	ldr	r2, [r7, #4]
 80016fa:	6812      	ldr	r2, [r2, #0]
 80016fc:	6a1b      	ldr	r3, [r3, #32]
 80016fe:	6213      	str	r3, [r2, #32]
                                      TIM_INPUTCHANNELPOLARITY_RISING);

        HAL_TIM_IC_Stop_IT(htim, tim_channel[idx]);
 8001700:	7bfb      	ldrb	r3, [r7, #15]
 8001702:	4a07      	ldr	r2, [pc, #28]	@ (8001720 <HAL_TIM_IC_CaptureCallback+0x31c>)
 8001704:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001708:	4619      	mov	r1, r3
 800170a:	6878      	ldr	r0, [r7, #4]
 800170c:	f005 fe6c 	bl	80073e8 <HAL_TIM_IC_Stop_IT>
 8001710:	e002      	b.n	8001718 <HAL_TIM_IC_CaptureCallback+0x314>
        return;
 8001712:	bf00      	nop
 8001714:	e000      	b.n	8001718 <HAL_TIM_IC_CaptureCallback+0x314>
    else return;
 8001716:	bf00      	nop
    }
}
 8001718:	3714      	adds	r7, #20
 800171a:	46bd      	mov	sp, r7
 800171c:	bd90      	pop	{r4, r7, pc}
 800171e:	bf00      	nop
 8001720:	0800fc18 	.word	0x0800fc18

08001724 <HCSR04_Update>:

void HCSR04_Update(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
    static uint8_t current = 0;

    switch (hcsr04[current].state)
 8001728:	4b31      	ldr	r3, [pc, #196]	@ (80017f0 <HCSR04_Update+0xcc>)
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	4619      	mov	r1, r3
 800172e:	4a31      	ldr	r2, [pc, #196]	@ (80017f4 <HCSR04_Update+0xd0>)
 8001730:	460b      	mov	r3, r1
 8001732:	005b      	lsls	r3, r3, #1
 8001734:	440b      	add	r3, r1
 8001736:	00db      	lsls	r3, r3, #3
 8001738:	4413      	add	r3, r2
 800173a:	3314      	adds	r3, #20
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	2b03      	cmp	r3, #3
 8001740:	d036      	beq.n	80017b0 <HCSR04_Update+0x8c>
 8001742:	2b03      	cmp	r3, #3
 8001744:	dc51      	bgt.n	80017ea <HCSR04_Update+0xc6>
 8001746:	2b00      	cmp	r3, #0
 8001748:	d002      	beq.n	8001750 <HCSR04_Update+0x2c>
 800174a:	2b01      	cmp	r3, #1
 800174c:	d006      	beq.n	800175c <HCSR04_Update+0x38>
            // Move to next sensor
            current = (current + 1) % 3;
            hcsr04[current].state = HCSR04_IDLE;
            break;
    }
}
 800174e:	e04c      	b.n	80017ea <HCSR04_Update+0xc6>
            HCSR04_Start(current);
 8001750:	4b27      	ldr	r3, [pc, #156]	@ (80017f0 <HCSR04_Update+0xcc>)
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	4618      	mov	r0, r3
 8001756:	f7ff fdeb 	bl	8001330 <HCSR04_Start>
            break;
 800175a:	e046      	b.n	80017ea <HCSR04_Update+0xc6>
            if (HAL_GetTick() - hcsr04[current].last_trigger_time > 50)
 800175c:	f001 f802 	bl	8002764 <HAL_GetTick>
 8001760:	4602      	mov	r2, r0
 8001762:	4b23      	ldr	r3, [pc, #140]	@ (80017f0 <HCSR04_Update+0xcc>)
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	4618      	mov	r0, r3
 8001768:	4922      	ldr	r1, [pc, #136]	@ (80017f4 <HCSR04_Update+0xd0>)
 800176a:	4603      	mov	r3, r0
 800176c:	005b      	lsls	r3, r3, #1
 800176e:	4403      	add	r3, r0
 8001770:	00db      	lsls	r3, r3, #3
 8001772:	440b      	add	r3, r1
 8001774:	3310      	adds	r3, #16
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	1ad3      	subs	r3, r2, r3
 800177a:	2b32      	cmp	r3, #50	@ 0x32
 800177c:	d934      	bls.n	80017e8 <HCSR04_Update+0xc4>
                hcsr04[current].echo_time = 0;
 800177e:	4b1c      	ldr	r3, [pc, #112]	@ (80017f0 <HCSR04_Update+0xcc>)
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	4619      	mov	r1, r3
 8001784:	4a1b      	ldr	r2, [pc, #108]	@ (80017f4 <HCSR04_Update+0xd0>)
 8001786:	460b      	mov	r3, r1
 8001788:	005b      	lsls	r3, r3, #1
 800178a:	440b      	add	r3, r1
 800178c:	00db      	lsls	r3, r3, #3
 800178e:	4413      	add	r3, r2
 8001790:	3308      	adds	r3, #8
 8001792:	2200      	movs	r2, #0
 8001794:	601a      	str	r2, [r3, #0]
                hcsr04[current].state = HCSR04_DONE;
 8001796:	4b16      	ldr	r3, [pc, #88]	@ (80017f0 <HCSR04_Update+0xcc>)
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	4619      	mov	r1, r3
 800179c:	4a15      	ldr	r2, [pc, #84]	@ (80017f4 <HCSR04_Update+0xd0>)
 800179e:	460b      	mov	r3, r1
 80017a0:	005b      	lsls	r3, r3, #1
 80017a2:	440b      	add	r3, r1
 80017a4:	00db      	lsls	r3, r3, #3
 80017a6:	4413      	add	r3, r2
 80017a8:	3314      	adds	r3, #20
 80017aa:	2203      	movs	r2, #3
 80017ac:	701a      	strb	r2, [r3, #0]
            break;
 80017ae:	e01b      	b.n	80017e8 <HCSR04_Update+0xc4>
            current = (current + 1) % 3;
 80017b0:	4b0f      	ldr	r3, [pc, #60]	@ (80017f0 <HCSR04_Update+0xcc>)
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	1c5a      	adds	r2, r3, #1
 80017b6:	4b10      	ldr	r3, [pc, #64]	@ (80017f8 <HCSR04_Update+0xd4>)
 80017b8:	fb83 3102 	smull	r3, r1, r3, r2
 80017bc:	17d3      	asrs	r3, r2, #31
 80017be:	1ac9      	subs	r1, r1, r3
 80017c0:	460b      	mov	r3, r1
 80017c2:	005b      	lsls	r3, r3, #1
 80017c4:	440b      	add	r3, r1
 80017c6:	1ad1      	subs	r1, r2, r3
 80017c8:	b2ca      	uxtb	r2, r1
 80017ca:	4b09      	ldr	r3, [pc, #36]	@ (80017f0 <HCSR04_Update+0xcc>)
 80017cc:	701a      	strb	r2, [r3, #0]
            hcsr04[current].state = HCSR04_IDLE;
 80017ce:	4b08      	ldr	r3, [pc, #32]	@ (80017f0 <HCSR04_Update+0xcc>)
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	4619      	mov	r1, r3
 80017d4:	4a07      	ldr	r2, [pc, #28]	@ (80017f4 <HCSR04_Update+0xd0>)
 80017d6:	460b      	mov	r3, r1
 80017d8:	005b      	lsls	r3, r3, #1
 80017da:	440b      	add	r3, r1
 80017dc:	00db      	lsls	r3, r3, #3
 80017de:	4413      	add	r3, r2
 80017e0:	3314      	adds	r3, #20
 80017e2:	2200      	movs	r2, #0
 80017e4:	701a      	strb	r2, [r3, #0]
            break;
 80017e6:	e000      	b.n	80017ea <HCSR04_Update+0xc6>
            break;
 80017e8:	bf00      	nop
}
 80017ea:	bf00      	nop
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	200003ff 	.word	0x200003ff
 80017f4:	200003a8 	.word	0x200003a8
 80017f8:	55555556 	.word	0x55555556

080017fc <HCSR04_GetDistance>:

float HCSR04_GetDistance(uint8_t sensor)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
 8001802:	4603      	mov	r3, r0
 8001804:	71fb      	strb	r3, [r7, #7]
    return (hcsr04[sensor].echo_time * 0.0343f) / 2.0f;
 8001806:	79fa      	ldrb	r2, [r7, #7]
 8001808:	490e      	ldr	r1, [pc, #56]	@ (8001844 <HCSR04_GetDistance+0x48>)
 800180a:	4613      	mov	r3, r2
 800180c:	005b      	lsls	r3, r3, #1
 800180e:	4413      	add	r3, r2
 8001810:	00db      	lsls	r3, r3, #3
 8001812:	440b      	add	r3, r1
 8001814:	3308      	adds	r3, #8
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	ee07 3a90 	vmov	s15, r3
 800181c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001820:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001848 <HCSR04_GetDistance+0x4c>
 8001824:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001828:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800182c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001830:	eef0 7a66 	vmov.f32	s15, s13
}
 8001834:	eeb0 0a67 	vmov.f32	s0, s15
 8001838:	370c      	adds	r7, #12
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	200003a8 	.word	0x200003a8
 8001848:	3d0c7e28 	.word	0x3d0c7e28

0800184c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800184c:	b5b0      	push	{r4, r5, r7, lr}
 800184e:	b0a0      	sub	sp, #128	@ 0x80
 8001850:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001852:	f000 ff21 	bl	8002698 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001856:	f000 f905 	bl	8001a64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800185a:	f000 fab7 	bl	8001dcc <MX_GPIO_Init>
  MX_I2C1_Init();
 800185e:	f000 f96b 	bl	8001b38 <MX_I2C1_Init>
  MX_I2S3_Init();
 8001862:	f000 f997 	bl	8001b94 <MX_I2S3_Init>
  MX_TIM2_Init();
 8001866:	f000 f9c5 	bl	8001bf4 <MX_TIM2_Init>
  MX_USB_HOST_Init();
 800186a:	f00a ffc1 	bl	800c7f0 <MX_USB_HOST_Init>
  MX_USART1_UART_Init();
 800186e:	f000 fa83 	bl	8001d78 <MX_USART1_UART_Init>
  HAL_UART_Receive_IT(&huart1, &bt_rx, 1);
 8001872:	2201      	movs	r2, #1
 8001874:	493f      	ldr	r1, [pc, #252]	@ (8001974 <main+0x128>)
 8001876:	4840      	ldr	r0, [pc, #256]	@ (8001978 <main+0x12c>)
 8001878:	f006 fe2f 	bl	80084da <HAL_UART_Receive_IT>
  MX_TIM3_Init();
 800187c:	f000 fa22 	bl	8001cc4 <MX_TIM3_Init>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001880:	2100      	movs	r1, #0
 8001882:	483e      	ldr	r0, [pc, #248]	@ (800197c <main+0x130>)
 8001884:	f005 fb70 	bl	8006f68 <HAL_TIM_PWM_Start>
  /* USER CODE BEGIN 2 */

  HD44780_Init(2);
 8001888:	2002      	movs	r0, #2
 800188a:	f7ff fb23 	bl	8000ed4 <HD44780_Init>
  HD44780_Clear();
 800188e:	f7ff fba5 	bl	8000fdc <HD44780_Clear>
  HD44780_Backlight();
 8001892:	f7ff fc41 	bl	8001118 <HD44780_Backlight>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  MX_USB_HOST_Process();
 8001896:	f00a ffd1 	bl	800c83c <MX_USB_HOST_Process>
	  HCSR04_Update(); // non-blocking sensor engine
 800189a:	f7ff ff43 	bl	8001724 <HCSR04_Update>

	  float d0 = HCSR04_GetDistance(0);
 800189e:	2000      	movs	r0, #0
 80018a0:	f7ff ffac 	bl	80017fc <HCSR04_GetDistance>
 80018a4:	ed87 0a1b 	vstr	s0, [r7, #108]	@ 0x6c
	  float d1 = HCSR04_GetDistance(1);
 80018a8:	2001      	movs	r0, #1
 80018aa:	f7ff ffa7 	bl	80017fc <HCSR04_GetDistance>
 80018ae:	ed87 0a1a 	vstr	s0, [r7, #104]	@ 0x68
	  float d2 = HCSR04_GetDistance(2);
 80018b2:	2002      	movs	r0, #2
 80018b4:	f7ff ffa2 	bl	80017fc <HCSR04_GetDistance>
 80018b8:	ed87 0a19 	vstr	s0, [r7, #100]	@ 0x64

	  char lcd_buf0[16];
	  char lcd_buf1[16];
	  snprintf(lcd_buf0, sizeof(lcd_buf0), "Dist: %.2f", d0);
 80018bc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80018be:	f7fe fe43 	bl	8000548 <__aeabi_f2d>
 80018c2:	4602      	mov	r2, r0
 80018c4:	460b      	mov	r3, r1
 80018c6:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 80018ca:	e9cd 2300 	strd	r2, r3, [sp]
 80018ce:	4a2c      	ldr	r2, [pc, #176]	@ (8001980 <main+0x134>)
 80018d0:	2110      	movs	r1, #16
 80018d2:	f00b ff91 	bl	800d7f8 <sniprintf>
	  snprintf(lcd_buf1, sizeof(lcd_buf1), "%.2f  %.2f", d1, d2);
 80018d6:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80018d8:	f7fe fe36 	bl	8000548 <__aeabi_f2d>
 80018dc:	4604      	mov	r4, r0
 80018de:	460d      	mov	r5, r1
 80018e0:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 80018e2:	f7fe fe31 	bl	8000548 <__aeabi_f2d>
 80018e6:	4602      	mov	r2, r0
 80018e8:	460b      	mov	r3, r1
 80018ea:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 80018ee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80018f2:	e9cd 4500 	strd	r4, r5, [sp]
 80018f6:	4a23      	ldr	r2, [pc, #140]	@ (8001984 <main+0x138>)
 80018f8:	2110      	movs	r1, #16
 80018fa:	f00b ff7d 	bl	800d7f8 <sniprintf>
	  char txbuf[64];
	  snprintf(txbuf, sizeof(txbuf), "%d %d %d\r\n", (int)d0, (int)d1, (int)d2);
 80018fe:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8001902:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8001906:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 800190a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800190e:	ee17 3a90 	vmov	r3, s15
 8001912:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8001916:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800191a:	ee17 2a90 	vmov	r2, s15
 800191e:	1d38      	adds	r0, r7, #4
 8001920:	9201      	str	r2, [sp, #4]
 8001922:	9300      	str	r3, [sp, #0]
 8001924:	ee17 3a10 	vmov	r3, s14
 8001928:	4a17      	ldr	r2, [pc, #92]	@ (8001988 <main+0x13c>)
 800192a:	2140      	movs	r1, #64	@ 0x40
 800192c:	f00b ff64 	bl	800d7f8 <sniprintf>
	  HAL_UART_Transmit(&huart1, (uint8_t*)txbuf, strlen(txbuf), HAL_MAX_DELAY);
 8001930:	1d3b      	adds	r3, r7, #4
 8001932:	4618      	mov	r0, r3
 8001934:	f7fe fc9c 	bl	8000270 <strlen>
 8001938:	4603      	mov	r3, r0
 800193a:	b29a      	uxth	r2, r3
 800193c:	1d39      	adds	r1, r7, #4
 800193e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001942:	480d      	ldr	r0, [pc, #52]	@ (8001978 <main+0x12c>)
 8001944:	f006 fd3e 	bl	80083c4 <HAL_UART_Transmit>
	  HD44780_SetCursor(0,0);
 8001948:	2100      	movs	r1, #0
 800194a:	2000      	movs	r0, #0
 800194c:	f7ff fb5c 	bl	8001008 <HD44780_SetCursor>
	  HD44780_PrintStr(lcd_buf0);
 8001950:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001954:	4618      	mov	r0, r3
 8001956:	f7ff fbc9 	bl	80010ec <HD44780_PrintStr>
	  HD44780_SetCursor(0,1);
 800195a:	2101      	movs	r1, #1
 800195c:	2000      	movs	r0, #0
 800195e:	f7ff fb53 	bl	8001008 <HD44780_SetCursor>
	  HD44780_PrintStr(lcd_buf1);
 8001962:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001966:	4618      	mov	r0, r3
 8001968:	f7ff fbc0 	bl	80010ec <HD44780_PrintStr>


    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 800196c:	f00a ff66 	bl	800c83c <MX_USB_HOST_Process>
  {
 8001970:	bf00      	nop
 8001972:	e790      	b.n	8001896 <main+0x4a>
 8001974:	200003f0 	.word	0x200003f0
 8001978:	20000360 	.word	0x20000360
 800197c:	20000318 	.word	0x20000318
 8001980:	0800fbe8 	.word	0x0800fbe8
 8001984:	0800fbf4 	.word	0x0800fbf4
 8001988:	0800fc00 	.word	0x0800fc00

0800198c <HAL_UART_RxCpltCallback>:
  }
  /* USER CODE END 3 */
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b084      	sub	sp, #16
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a19      	ldr	r2, [pc, #100]	@ (8001a00 <HAL_UART_RxCpltCallback+0x74>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d12c      	bne.n	80019f8 <HAL_UART_RxCpltCallback+0x6c>
    {
        if (bt_rx == '\r' || bt_rx == '\n')
 800199e:	4b19      	ldr	r3, [pc, #100]	@ (8001a04 <HAL_UART_RxCpltCallback+0x78>)
 80019a0:	781b      	ldrb	r3, [r3, #0]
 80019a2:	2b0d      	cmp	r3, #13
 80019a4:	d003      	beq.n	80019ae <HAL_UART_RxCpltCallback+0x22>
 80019a6:	4b17      	ldr	r3, [pc, #92]	@ (8001a04 <HAL_UART_RxCpltCallback+0x78>)
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	2b0a      	cmp	r3, #10
 80019ac:	d110      	bne.n	80019d0 <HAL_UART_RxCpltCallback+0x44>
        {
            bt_buffer[bt_index] = '\0';
 80019ae:	4b16      	ldr	r3, [pc, #88]	@ (8001a08 <HAL_UART_RxCpltCallback+0x7c>)
 80019b0:	781b      	ldrb	r3, [r3, #0]
 80019b2:	461a      	mov	r2, r3
 80019b4:	4b15      	ldr	r3, [pc, #84]	@ (8001a0c <HAL_UART_RxCpltCallback+0x80>)
 80019b6:	2100      	movs	r1, #0
 80019b8:	5499      	strb	r1, [r3, r2]
            int angle = atoi(bt_buffer);
 80019ba:	4814      	ldr	r0, [pc, #80]	@ (8001a0c <HAL_UART_RxCpltCallback+0x80>)
 80019bc:	f00b fa10 	bl	800cde0 <atoi>
 80019c0:	60f8      	str	r0, [r7, #12]
            Servo_SetAngle(angle);
 80019c2:	68f8      	ldr	r0, [r7, #12]
 80019c4:	f000 f826 	bl	8001a14 <Servo_SetAngle>
            bt_index = 0;
 80019c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001a08 <HAL_UART_RxCpltCallback+0x7c>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	701a      	strb	r2, [r3, #0]
        {
 80019ce:	e00e      	b.n	80019ee <HAL_UART_RxCpltCallback+0x62>
        }
        else
        {
            if (bt_index < BT_BUFFER_SIZE - 1)
 80019d0:	4b0d      	ldr	r3, [pc, #52]	@ (8001a08 <HAL_UART_RxCpltCallback+0x7c>)
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	2b08      	cmp	r3, #8
 80019d6:	d80a      	bhi.n	80019ee <HAL_UART_RxCpltCallback+0x62>
            {
                bt_buffer[bt_index++] = bt_rx;
 80019d8:	4b0b      	ldr	r3, [pc, #44]	@ (8001a08 <HAL_UART_RxCpltCallback+0x7c>)
 80019da:	781b      	ldrb	r3, [r3, #0]
 80019dc:	1c5a      	adds	r2, r3, #1
 80019de:	b2d1      	uxtb	r1, r2
 80019e0:	4a09      	ldr	r2, [pc, #36]	@ (8001a08 <HAL_UART_RxCpltCallback+0x7c>)
 80019e2:	7011      	strb	r1, [r2, #0]
 80019e4:	461a      	mov	r2, r3
 80019e6:	4b07      	ldr	r3, [pc, #28]	@ (8001a04 <HAL_UART_RxCpltCallback+0x78>)
 80019e8:	7819      	ldrb	r1, [r3, #0]
 80019ea:	4b08      	ldr	r3, [pc, #32]	@ (8001a0c <HAL_UART_RxCpltCallback+0x80>)
 80019ec:	5499      	strb	r1, [r3, r2]
            }
        }

        HAL_UART_Receive_IT(&huart1, &bt_rx, 1);
 80019ee:	2201      	movs	r2, #1
 80019f0:	4904      	ldr	r1, [pc, #16]	@ (8001a04 <HAL_UART_RxCpltCallback+0x78>)
 80019f2:	4807      	ldr	r0, [pc, #28]	@ (8001a10 <HAL_UART_RxCpltCallback+0x84>)
 80019f4:	f006 fd71 	bl	80084da <HAL_UART_Receive_IT>
    }
}
 80019f8:	bf00      	nop
 80019fa:	3710      	adds	r7, #16
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	40011000 	.word	0x40011000
 8001a04:	200003f0 	.word	0x200003f0
 8001a08:	200003fe 	.word	0x200003fe
 8001a0c:	200003f4 	.word	0x200003f4
 8001a10:	20000360 	.word	0x20000360

08001a14 <Servo_SetAngle>:

void Servo_SetAngle(uint16_t angle)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b085      	sub	sp, #20
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	80fb      	strh	r3, [r7, #6]
    if (angle > 180) angle = 180;
 8001a1e:	88fb      	ldrh	r3, [r7, #6]
 8001a20:	2bb4      	cmp	r3, #180	@ 0xb4
 8001a22:	d901      	bls.n	8001a28 <Servo_SetAngle+0x14>
 8001a24:	23b4      	movs	r3, #180	@ 0xb4
 8001a26:	80fb      	strh	r3, [r7, #6]

    uint16_t pulse = 1000 + (angle * 1000) / 180;
 8001a28:	88fb      	ldrh	r3, [r7, #6]
 8001a2a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001a2e:	fb02 f303 	mul.w	r3, r2, r3
 8001a32:	4a0a      	ldr	r2, [pc, #40]	@ (8001a5c <Servo_SetAngle+0x48>)
 8001a34:	fb82 1203 	smull	r1, r2, r2, r3
 8001a38:	441a      	add	r2, r3
 8001a3a:	11d2      	asrs	r2, r2, #7
 8001a3c:	17db      	asrs	r3, r3, #31
 8001a3e:	1ad3      	subs	r3, r2, r3
 8001a40:	b29b      	uxth	r3, r3
 8001a42:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8001a46:	81fb      	strh	r3, [r7, #14]

    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, pulse);
 8001a48:	4b05      	ldr	r3, [pc, #20]	@ (8001a60 <Servo_SetAngle+0x4c>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	89fa      	ldrh	r2, [r7, #14]
 8001a4e:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001a50:	bf00      	nop
 8001a52:	3714      	adds	r7, #20
 8001a54:	46bd      	mov	sp, r7
 8001a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5a:	4770      	bx	lr
 8001a5c:	b60b60b7 	.word	0xb60b60b7
 8001a60:	20000318 	.word	0x20000318

08001a64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b094      	sub	sp, #80	@ 0x50
 8001a68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a6a:	f107 0320 	add.w	r3, r7, #32
 8001a6e:	2230      	movs	r2, #48	@ 0x30
 8001a70:	2100      	movs	r1, #0
 8001a72:	4618      	mov	r0, r3
 8001a74:	f00c f848 	bl	800db08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a78:	f107 030c 	add.w	r3, r7, #12
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	601a      	str	r2, [r3, #0]
 8001a80:	605a      	str	r2, [r3, #4]
 8001a82:	609a      	str	r2, [r3, #8]
 8001a84:	60da      	str	r2, [r3, #12]
 8001a86:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a88:	2300      	movs	r3, #0
 8001a8a:	60bb      	str	r3, [r7, #8]
 8001a8c:	4b28      	ldr	r3, [pc, #160]	@ (8001b30 <SystemClock_Config+0xcc>)
 8001a8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a90:	4a27      	ldr	r2, [pc, #156]	@ (8001b30 <SystemClock_Config+0xcc>)
 8001a92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a96:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a98:	4b25      	ldr	r3, [pc, #148]	@ (8001b30 <SystemClock_Config+0xcc>)
 8001a9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001aa0:	60bb      	str	r3, [r7, #8]
 8001aa2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	607b      	str	r3, [r7, #4]
 8001aa8:	4b22      	ldr	r3, [pc, #136]	@ (8001b34 <SystemClock_Config+0xd0>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a21      	ldr	r2, [pc, #132]	@ (8001b34 <SystemClock_Config+0xd0>)
 8001aae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ab2:	6013      	str	r3, [r2, #0]
 8001ab4:	4b1f      	ldr	r3, [pc, #124]	@ (8001b34 <SystemClock_Config+0xd0>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001abc:	607b      	str	r3, [r7, #4]
 8001abe:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ac4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001ac8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001aca:	2302      	movs	r3, #2
 8001acc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ace:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001ad2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001ad4:	2308      	movs	r3, #8
 8001ad6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001ad8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001adc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ade:	2302      	movs	r3, #2
 8001ae0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001ae2:	2307      	movs	r3, #7
 8001ae4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ae6:	f107 0320 	add.w	r3, r7, #32
 8001aea:	4618      	mov	r0, r3
 8001aec:	f004 fc12 	bl	8006314 <HAL_RCC_OscConfig>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001af6:	f000 fa8f 	bl	8002018 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001afa:	230f      	movs	r3, #15
 8001afc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001afe:	2302      	movs	r3, #2
 8001b00:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b02:	2300      	movs	r3, #0
 8001b04:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001b06:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001b0a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b0c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b10:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001b12:	f107 030c 	add.w	r3, r7, #12
 8001b16:	2105      	movs	r1, #5
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f004 fe73 	bl	8006804 <HAL_RCC_ClockConfig>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d001      	beq.n	8001b28 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001b24:	f000 fa78 	bl	8002018 <Error_Handler>
  }
}
 8001b28:	bf00      	nop
 8001b2a:	3750      	adds	r7, #80	@ 0x50
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	40023800 	.word	0x40023800
 8001b34:	40007000 	.word	0x40007000

08001b38 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001b3c:	4b12      	ldr	r3, [pc, #72]	@ (8001b88 <MX_I2C1_Init+0x50>)
 8001b3e:	4a13      	ldr	r2, [pc, #76]	@ (8001b8c <MX_I2C1_Init+0x54>)
 8001b40:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001b42:	4b11      	ldr	r3, [pc, #68]	@ (8001b88 <MX_I2C1_Init+0x50>)
 8001b44:	4a12      	ldr	r2, [pc, #72]	@ (8001b90 <MX_I2C1_Init+0x58>)
 8001b46:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b48:	4b0f      	ldr	r3, [pc, #60]	@ (8001b88 <MX_I2C1_Init+0x50>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001b4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001b88 <MX_I2C1_Init+0x50>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b54:	4b0c      	ldr	r3, [pc, #48]	@ (8001b88 <MX_I2C1_Init+0x50>)
 8001b56:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001b5a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b5c:	4b0a      	ldr	r3, [pc, #40]	@ (8001b88 <MX_I2C1_Init+0x50>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001b62:	4b09      	ldr	r3, [pc, #36]	@ (8001b88 <MX_I2C1_Init+0x50>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b68:	4b07      	ldr	r3, [pc, #28]	@ (8001b88 <MX_I2C1_Init+0x50>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b6e:	4b06      	ldr	r3, [pc, #24]	@ (8001b88 <MX_I2C1_Init+0x50>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001b74:	4804      	ldr	r0, [pc, #16]	@ (8001b88 <MX_I2C1_Init+0x50>)
 8001b76:	f003 fa8f 	bl	8005098 <HAL_I2C_Init>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d001      	beq.n	8001b84 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001b80:	f000 fa4a 	bl	8002018 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001b84:	bf00      	nop
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	20000234 	.word	0x20000234
 8001b8c:	40005400 	.word	0x40005400
 8001b90:	000186a0 	.word	0x000186a0

08001b94 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001b98:	4b13      	ldr	r3, [pc, #76]	@ (8001be8 <MX_I2S3_Init+0x54>)
 8001b9a:	4a14      	ldr	r2, [pc, #80]	@ (8001bec <MX_I2S3_Init+0x58>)
 8001b9c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001b9e:	4b12      	ldr	r3, [pc, #72]	@ (8001be8 <MX_I2S3_Init+0x54>)
 8001ba0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ba4:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001ba6:	4b10      	ldr	r3, [pc, #64]	@ (8001be8 <MX_I2S3_Init+0x54>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001bac:	4b0e      	ldr	r3, [pc, #56]	@ (8001be8 <MX_I2S3_Init+0x54>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001bb2:	4b0d      	ldr	r3, [pc, #52]	@ (8001be8 <MX_I2S3_Init+0x54>)
 8001bb4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001bb8:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8001bba:	4b0b      	ldr	r3, [pc, #44]	@ (8001be8 <MX_I2S3_Init+0x54>)
 8001bbc:	4a0c      	ldr	r2, [pc, #48]	@ (8001bf0 <MX_I2S3_Init+0x5c>)
 8001bbe:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001bc0:	4b09      	ldr	r3, [pc, #36]	@ (8001be8 <MX_I2S3_Init+0x54>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001bc6:	4b08      	ldr	r3, [pc, #32]	@ (8001be8 <MX_I2S3_Init+0x54>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001bcc:	4b06      	ldr	r3, [pc, #24]	@ (8001be8 <MX_I2S3_Init+0x54>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001bd2:	4805      	ldr	r0, [pc, #20]	@ (8001be8 <MX_I2S3_Init+0x54>)
 8001bd4:	f003 fefe 	bl	80059d4 <HAL_I2S_Init>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d001      	beq.n	8001be2 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8001bde:	f000 fa1b 	bl	8002018 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001be2:	bf00      	nop
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	20000288 	.word	0x20000288
 8001bec:	40003c00 	.word	0x40003c00
 8001bf0:	00017700 	.word	0x00017700

08001bf4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b086      	sub	sp, #24
 8001bf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bfa:	f107 0310 	add.w	r3, r7, #16
 8001bfe:	2200      	movs	r2, #0
 8001c00:	601a      	str	r2, [r3, #0]
 8001c02:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001c04:	463b      	mov	r3, r7
 8001c06:	2200      	movs	r2, #0
 8001c08:	601a      	str	r2, [r3, #0]
 8001c0a:	605a      	str	r2, [r3, #4]
 8001c0c:	609a      	str	r2, [r3, #8]
 8001c0e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c10:	4b2b      	ldr	r3, [pc, #172]	@ (8001cc0 <MX_TIM2_Init+0xcc>)
 8001c12:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c16:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8001c18:	4b29      	ldr	r3, [pc, #164]	@ (8001cc0 <MX_TIM2_Init+0xcc>)
 8001c1a:	2253      	movs	r2, #83	@ 0x53
 8001c1c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c1e:	4b28      	ldr	r3, [pc, #160]	@ (8001cc0 <MX_TIM2_Init+0xcc>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001c24:	4b26      	ldr	r3, [pc, #152]	@ (8001cc0 <MX_TIM2_Init+0xcc>)
 8001c26:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001c2a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c2c:	4b24      	ldr	r3, [pc, #144]	@ (8001cc0 <MX_TIM2_Init+0xcc>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c32:	4b23      	ldr	r3, [pc, #140]	@ (8001cc0 <MX_TIM2_Init+0xcc>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001c38:	4821      	ldr	r0, [pc, #132]	@ (8001cc0 <MX_TIM2_Init+0xcc>)
 8001c3a:	f005 fa5d 	bl	80070f8 <HAL_TIM_IC_Init>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d001      	beq.n	8001c48 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001c44:	f000 f9e8 	bl	8002018 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c50:	f107 0310 	add.w	r3, r7, #16
 8001c54:	4619      	mov	r1, r3
 8001c56:	481a      	ldr	r0, [pc, #104]	@ (8001cc0 <MX_TIM2_Init+0xcc>)
 8001c58:	f006 fad4 	bl	8008204 <HAL_TIMEx_MasterConfigSynchronization>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d001      	beq.n	8001c66 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001c62:	f000 f9d9 	bl	8002018 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001c66:	2300      	movs	r3, #0
 8001c68:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001c72:	2300      	movs	r3, #0
 8001c74:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001c76:	463b      	mov	r3, r7
 8001c78:	2200      	movs	r2, #0
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	4810      	ldr	r0, [pc, #64]	@ (8001cc0 <MX_TIM2_Init+0xcc>)
 8001c7e:	f005 fd51 	bl	8007724 <HAL_TIM_IC_ConfigChannel>
 8001c82:	4603      	mov	r3, r0
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d001      	beq.n	8001c8c <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8001c88:	f000 f9c6 	bl	8002018 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001c8c:	463b      	mov	r3, r7
 8001c8e:	2204      	movs	r2, #4
 8001c90:	4619      	mov	r1, r3
 8001c92:	480b      	ldr	r0, [pc, #44]	@ (8001cc0 <MX_TIM2_Init+0xcc>)
 8001c94:	f005 fd46 	bl	8007724 <HAL_TIM_IC_ConfigChannel>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <MX_TIM2_Init+0xae>
  {
    Error_Handler();
 8001c9e:	f000 f9bb 	bl	8002018 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001ca2:	463b      	mov	r3, r7
 8001ca4:	2208      	movs	r2, #8
 8001ca6:	4619      	mov	r1, r3
 8001ca8:	4805      	ldr	r0, [pc, #20]	@ (8001cc0 <MX_TIM2_Init+0xcc>)
 8001caa:	f005 fd3b 	bl	8007724 <HAL_TIM_IC_ConfigChannel>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d001      	beq.n	8001cb8 <MX_TIM2_Init+0xc4>
  {
    Error_Handler();
 8001cb4:	f000 f9b0 	bl	8002018 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001cb8:	bf00      	nop
 8001cba:	3718      	adds	r7, #24
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	200002d0 	.word	0x200002d0

08001cc4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b08a      	sub	sp, #40	@ 0x28
 8001cc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cca:	f107 0320 	add.w	r3, r7, #32
 8001cce:	2200      	movs	r2, #0
 8001cd0:	601a      	str	r2, [r3, #0]
 8001cd2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001cd4:	1d3b      	adds	r3, r7, #4
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	601a      	str	r2, [r3, #0]
 8001cda:	605a      	str	r2, [r3, #4]
 8001cdc:	609a      	str	r2, [r3, #8]
 8001cde:	60da      	str	r2, [r3, #12]
 8001ce0:	611a      	str	r2, [r3, #16]
 8001ce2:	615a      	str	r2, [r3, #20]
 8001ce4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ce6:	4b22      	ldr	r3, [pc, #136]	@ (8001d70 <MX_TIM3_Init+0xac>)
 8001ce8:	4a22      	ldr	r2, [pc, #136]	@ (8001d74 <MX_TIM3_Init+0xb0>)
 8001cea:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 8001cec:	4b20      	ldr	r3, [pc, #128]	@ (8001d70 <MX_TIM3_Init+0xac>)
 8001cee:	2253      	movs	r2, #83	@ 0x53
 8001cf0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cf2:	4b1f      	ldr	r3, [pc, #124]	@ (8001d70 <MX_TIM3_Init+0xac>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 8001cf8:	4b1d      	ldr	r3, [pc, #116]	@ (8001d70 <MX_TIM3_Init+0xac>)
 8001cfa:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001cfe:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d00:	4b1b      	ldr	r3, [pc, #108]	@ (8001d70 <MX_TIM3_Init+0xac>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d06:	4b1a      	ldr	r3, [pc, #104]	@ (8001d70 <MX_TIM3_Init+0xac>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001d0c:	4818      	ldr	r0, [pc, #96]	@ (8001d70 <MX_TIM3_Init+0xac>)
 8001d0e:	f005 f8db 	bl	8006ec8 <HAL_TIM_PWM_Init>
 8001d12:	4603      	mov	r3, r0
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d001      	beq.n	8001d1c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001d18:	f000 f97e 	bl	8002018 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d20:	2300      	movs	r3, #0
 8001d22:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d24:	f107 0320 	add.w	r3, r7, #32
 8001d28:	4619      	mov	r1, r3
 8001d2a:	4811      	ldr	r0, [pc, #68]	@ (8001d70 <MX_TIM3_Init+0xac>)
 8001d2c:	f006 fa6a 	bl	8008204 <HAL_TIMEx_MasterConfigSynchronization>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d001      	beq.n	8001d3a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001d36:	f000 f96f 	bl	8002018 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d3a:	2360      	movs	r3, #96	@ 0x60
 8001d3c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8001d3e:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8001d42:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d44:	2300      	movs	r3, #0
 8001d46:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d4c:	1d3b      	adds	r3, r7, #4
 8001d4e:	2200      	movs	r2, #0
 8001d50:	4619      	mov	r1, r3
 8001d52:	4807      	ldr	r0, [pc, #28]	@ (8001d70 <MX_TIM3_Init+0xac>)
 8001d54:	f005 fd82 	bl	800785c <HAL_TIM_PWM_ConfigChannel>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d001      	beq.n	8001d62 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001d5e:	f000 f95b 	bl	8002018 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001d62:	4803      	ldr	r0, [pc, #12]	@ (8001d70 <MX_TIM3_Init+0xac>)
 8001d64:	f000 fabe 	bl	80022e4 <HAL_TIM_MspPostInit>

}
 8001d68:	bf00      	nop
 8001d6a:	3728      	adds	r7, #40	@ 0x28
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	20000318 	.word	0x20000318
 8001d74:	40000400 	.word	0x40000400

08001d78 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d7c:	4b11      	ldr	r3, [pc, #68]	@ (8001dc4 <MX_USART1_UART_Init+0x4c>)
 8001d7e:	4a12      	ldr	r2, [pc, #72]	@ (8001dc8 <MX_USART1_UART_Init+0x50>)
 8001d80:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001d82:	4b10      	ldr	r3, [pc, #64]	@ (8001dc4 <MX_USART1_UART_Init+0x4c>)
 8001d84:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001d88:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001dc4 <MX_USART1_UART_Init+0x4c>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d90:	4b0c      	ldr	r3, [pc, #48]	@ (8001dc4 <MX_USART1_UART_Init+0x4c>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d96:	4b0b      	ldr	r3, [pc, #44]	@ (8001dc4 <MX_USART1_UART_Init+0x4c>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d9c:	4b09      	ldr	r3, [pc, #36]	@ (8001dc4 <MX_USART1_UART_Init+0x4c>)
 8001d9e:	220c      	movs	r2, #12
 8001da0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001da2:	4b08      	ldr	r3, [pc, #32]	@ (8001dc4 <MX_USART1_UART_Init+0x4c>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001da8:	4b06      	ldr	r3, [pc, #24]	@ (8001dc4 <MX_USART1_UART_Init+0x4c>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001dae:	4805      	ldr	r0, [pc, #20]	@ (8001dc4 <MX_USART1_UART_Init+0x4c>)
 8001db0:	f006 fab8 	bl	8008324 <HAL_UART_Init>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d001      	beq.n	8001dbe <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001dba:	f000 f92d 	bl	8002018 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001dbe:	bf00      	nop
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	20000360 	.word	0x20000360
 8001dc8:	40011000 	.word	0x40011000

08001dcc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b08c      	sub	sp, #48	@ 0x30
 8001dd0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd2:	f107 031c 	add.w	r3, r7, #28
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	601a      	str	r2, [r3, #0]
 8001dda:	605a      	str	r2, [r3, #4]
 8001ddc:	609a      	str	r2, [r3, #8]
 8001dde:	60da      	str	r2, [r3, #12]
 8001de0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001de2:	2300      	movs	r3, #0
 8001de4:	61bb      	str	r3, [r7, #24]
 8001de6:	4b86      	ldr	r3, [pc, #536]	@ (8002000 <MX_GPIO_Init+0x234>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dea:	4a85      	ldr	r2, [pc, #532]	@ (8002000 <MX_GPIO_Init+0x234>)
 8001dec:	f043 0310 	orr.w	r3, r3, #16
 8001df0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001df2:	4b83      	ldr	r3, [pc, #524]	@ (8002000 <MX_GPIO_Init+0x234>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001df6:	f003 0310 	and.w	r3, r3, #16
 8001dfa:	61bb      	str	r3, [r7, #24]
 8001dfc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dfe:	2300      	movs	r3, #0
 8001e00:	617b      	str	r3, [r7, #20]
 8001e02:	4b7f      	ldr	r3, [pc, #508]	@ (8002000 <MX_GPIO_Init+0x234>)
 8001e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e06:	4a7e      	ldr	r2, [pc, #504]	@ (8002000 <MX_GPIO_Init+0x234>)
 8001e08:	f043 0304 	orr.w	r3, r3, #4
 8001e0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e0e:	4b7c      	ldr	r3, [pc, #496]	@ (8002000 <MX_GPIO_Init+0x234>)
 8001e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e12:	f003 0304 	and.w	r3, r3, #4
 8001e16:	617b      	str	r3, [r7, #20]
 8001e18:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	613b      	str	r3, [r7, #16]
 8001e1e:	4b78      	ldr	r3, [pc, #480]	@ (8002000 <MX_GPIO_Init+0x234>)
 8001e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e22:	4a77      	ldr	r2, [pc, #476]	@ (8002000 <MX_GPIO_Init+0x234>)
 8001e24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e2a:	4b75      	ldr	r3, [pc, #468]	@ (8002000 <MX_GPIO_Init+0x234>)
 8001e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e32:	613b      	str	r3, [r7, #16]
 8001e34:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e36:	2300      	movs	r3, #0
 8001e38:	60fb      	str	r3, [r7, #12]
 8001e3a:	4b71      	ldr	r3, [pc, #452]	@ (8002000 <MX_GPIO_Init+0x234>)
 8001e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e3e:	4a70      	ldr	r2, [pc, #448]	@ (8002000 <MX_GPIO_Init+0x234>)
 8001e40:	f043 0301 	orr.w	r3, r3, #1
 8001e44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e46:	4b6e      	ldr	r3, [pc, #440]	@ (8002000 <MX_GPIO_Init+0x234>)
 8001e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e4a:	f003 0301 	and.w	r3, r3, #1
 8001e4e:	60fb      	str	r3, [r7, #12]
 8001e50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e52:	2300      	movs	r3, #0
 8001e54:	60bb      	str	r3, [r7, #8]
 8001e56:	4b6a      	ldr	r3, [pc, #424]	@ (8002000 <MX_GPIO_Init+0x234>)
 8001e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e5a:	4a69      	ldr	r2, [pc, #420]	@ (8002000 <MX_GPIO_Init+0x234>)
 8001e5c:	f043 0302 	orr.w	r3, r3, #2
 8001e60:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e62:	4b67      	ldr	r3, [pc, #412]	@ (8002000 <MX_GPIO_Init+0x234>)
 8001e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e66:	f003 0302 	and.w	r3, r3, #2
 8001e6a:	60bb      	str	r3, [r7, #8]
 8001e6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e6e:	2300      	movs	r3, #0
 8001e70:	607b      	str	r3, [r7, #4]
 8001e72:	4b63      	ldr	r3, [pc, #396]	@ (8002000 <MX_GPIO_Init+0x234>)
 8001e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e76:	4a62      	ldr	r2, [pc, #392]	@ (8002000 <MX_GPIO_Init+0x234>)
 8001e78:	f043 0308 	orr.w	r3, r3, #8
 8001e7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e7e:	4b60      	ldr	r3, [pc, #384]	@ (8002000 <MX_GPIO_Init+0x234>)
 8001e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e82:	f003 0308 	and.w	r3, r3, #8
 8001e86:	607b      	str	r3, [r7, #4]
 8001e88:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	2108      	movs	r1, #8
 8001e8e:	485d      	ldr	r0, [pc, #372]	@ (8002004 <MX_GPIO_Init+0x238>)
 8001e90:	f000 ffd8 	bl	8002e44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001e94:	2201      	movs	r2, #1
 8001e96:	2101      	movs	r1, #1
 8001e98:	485b      	ldr	r0, [pc, #364]	@ (8002008 <MX_GPIO_Init+0x23c>)
 8001e9a:	f000 ffd3 	bl	8002e44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	21c0      	movs	r1, #192	@ 0xc0
 8001ea2:	485a      	ldr	r0, [pc, #360]	@ (800200c <MX_GPIO_Init+0x240>)
 8001ea4:	f000 ffce 	bl	8002e44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	2101      	movs	r1, #1
 8001eac:	4858      	ldr	r0, [pc, #352]	@ (8002010 <MX_GPIO_Init+0x244>)
 8001eae:	f000 ffc9 	bl	8002e44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001eb8:	4856      	ldr	r0, [pc, #344]	@ (8002014 <MX_GPIO_Init+0x248>)
 8001eba:	f000 ffc3 	bl	8002e44 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001ebe:	2308      	movs	r3, #8
 8001ec0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001ece:	f107 031c 	add.w	r3, r7, #28
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	484b      	ldr	r0, [pc, #300]	@ (8002004 <MX_GPIO_Init+0x238>)
 8001ed6:	f000 fe19 	bl	8002b0c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001eda:	2301      	movs	r3, #1
 8001edc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001eea:	f107 031c 	add.w	r3, r7, #28
 8001eee:	4619      	mov	r1, r3
 8001ef0:	4845      	ldr	r0, [pc, #276]	@ (8002008 <MX_GPIO_Init+0x23c>)
 8001ef2:	f000 fe0b 	bl	8002b0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001ef6:	2308      	movs	r3, #8
 8001ef8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001efa:	2302      	movs	r3, #2
 8001efc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efe:	2300      	movs	r3, #0
 8001f00:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f02:	2300      	movs	r3, #0
 8001f04:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001f06:	2305      	movs	r3, #5
 8001f08:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001f0a:	f107 031c 	add.w	r3, r7, #28
 8001f0e:	4619      	mov	r1, r3
 8001f10:	483d      	ldr	r0, [pc, #244]	@ (8002008 <MX_GPIO_Init+0x23c>)
 8001f12:	f000 fdfb 	bl	8002b0c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_SCK_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin;
 8001f16:	2320      	movs	r3, #32
 8001f18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f1a:	2302      	movs	r3, #2
 8001f1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f22:	2300      	movs	r3, #0
 8001f24:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001f26:	2305      	movs	r3, #5
 8001f28:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(SPI1_SCK_GPIO_Port, &GPIO_InitStruct);
 8001f2a:	f107 031c 	add.w	r3, r7, #28
 8001f2e:	4619      	mov	r1, r3
 8001f30:	4836      	ldr	r0, [pc, #216]	@ (800200c <MX_GPIO_Init+0x240>)
 8001f32:	f000 fdeb 	bl	8002b0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001f36:	23c0      	movs	r3, #192	@ 0xc0
 8001f38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f42:	2300      	movs	r3, #0
 8001f44:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f46:	f107 031c 	add.w	r3, r7, #28
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	482f      	ldr	r0, [pc, #188]	@ (800200c <MX_GPIO_Init+0x240>)
 8001f4e:	f000 fddd 	bl	8002b0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001f52:	2301      	movs	r3, #1
 8001f54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f56:	2301      	movs	r3, #1
 8001f58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f62:	f107 031c 	add.w	r3, r7, #28
 8001f66:	4619      	mov	r1, r3
 8001f68:	4829      	ldr	r0, [pc, #164]	@ (8002010 <MX_GPIO_Init+0x244>)
 8001f6a:	f000 fdcf 	bl	8002b0c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001f6e:	2304      	movs	r3, #4
 8001f70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f72:	2300      	movs	r3, #0
 8001f74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f76:	2300      	movs	r3, #0
 8001f78:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001f7a:	f107 031c 	add.w	r3, r7, #28
 8001f7e:	4619      	mov	r1, r3
 8001f80:	4823      	ldr	r0, [pc, #140]	@ (8002010 <MX_GPIO_Init+0x244>)
 8001f82:	f000 fdc3 	bl	8002b0c <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001f86:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f8c:	2302      	movs	r3, #2
 8001f8e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f90:	2300      	movs	r3, #0
 8001f92:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f94:	2300      	movs	r3, #0
 8001f96:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001f98:	2305      	movs	r3, #5
 8001f9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001f9c:	f107 031c 	add.w	r3, r7, #28
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	481b      	ldr	r0, [pc, #108]	@ (8002010 <MX_GPIO_Init+0x244>)
 8001fa4:	f000 fdb2 	bl	8002b0c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001fa8:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8001fac:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fba:	f107 031c 	add.w	r3, r7, #28
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	4814      	ldr	r0, [pc, #80]	@ (8002014 <MX_GPIO_Init+0x248>)
 8001fc2:	f000 fda3 	bl	8002b0c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001fc6:	2320      	movs	r3, #32
 8001fc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001fd2:	f107 031c 	add.w	r3, r7, #28
 8001fd6:	4619      	mov	r1, r3
 8001fd8:	480e      	ldr	r0, [pc, #56]	@ (8002014 <MX_GPIO_Init+0x248>)
 8001fda:	f000 fd97 	bl	8002b0c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001fde:	2302      	movs	r3, #2
 8001fe0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001fe2:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001fe6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001fec:	f107 031c 	add.w	r3, r7, #28
 8001ff0:	4619      	mov	r1, r3
 8001ff2:	4804      	ldr	r0, [pc, #16]	@ (8002004 <MX_GPIO_Init+0x238>)
 8001ff4:	f000 fd8a 	bl	8002b0c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001ff8:	bf00      	nop
 8001ffa:	3730      	adds	r7, #48	@ 0x30
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	40023800 	.word	0x40023800
 8002004:	40021000 	.word	0x40021000
 8002008:	40020800 	.word	0x40020800
 800200c:	40020000 	.word	0x40020000
 8002010:	40020400 	.word	0x40020400
 8002014:	40020c00 	.word	0x40020c00

08002018 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800201c:	b672      	cpsid	i
}
 800201e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002020:	bf00      	nop
 8002022:	e7fd      	b.n	8002020 <Error_Handler+0x8>

08002024 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800202a:	2300      	movs	r3, #0
 800202c:	607b      	str	r3, [r7, #4]
 800202e:	4b10      	ldr	r3, [pc, #64]	@ (8002070 <HAL_MspInit+0x4c>)
 8002030:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002032:	4a0f      	ldr	r2, [pc, #60]	@ (8002070 <HAL_MspInit+0x4c>)
 8002034:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002038:	6453      	str	r3, [r2, #68]	@ 0x44
 800203a:	4b0d      	ldr	r3, [pc, #52]	@ (8002070 <HAL_MspInit+0x4c>)
 800203c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800203e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002042:	607b      	str	r3, [r7, #4]
 8002044:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002046:	2300      	movs	r3, #0
 8002048:	603b      	str	r3, [r7, #0]
 800204a:	4b09      	ldr	r3, [pc, #36]	@ (8002070 <HAL_MspInit+0x4c>)
 800204c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800204e:	4a08      	ldr	r2, [pc, #32]	@ (8002070 <HAL_MspInit+0x4c>)
 8002050:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002054:	6413      	str	r3, [r2, #64]	@ 0x40
 8002056:	4b06      	ldr	r3, [pc, #24]	@ (8002070 <HAL_MspInit+0x4c>)
 8002058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800205a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800205e:	603b      	str	r3, [r7, #0]
 8002060:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002062:	2007      	movs	r0, #7
 8002064:	f000 fc7e 	bl	8002964 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002068:	bf00      	nop
 800206a:	3708      	adds	r7, #8
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}
 8002070:	40023800 	.word	0x40023800

08002074 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b08a      	sub	sp, #40	@ 0x28
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800207c:	f107 0314 	add.w	r3, r7, #20
 8002080:	2200      	movs	r2, #0
 8002082:	601a      	str	r2, [r3, #0]
 8002084:	605a      	str	r2, [r3, #4]
 8002086:	609a      	str	r2, [r3, #8]
 8002088:	60da      	str	r2, [r3, #12]
 800208a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a19      	ldr	r2, [pc, #100]	@ (80020f8 <HAL_I2C_MspInit+0x84>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d12c      	bne.n	80020f0 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002096:	2300      	movs	r3, #0
 8002098:	613b      	str	r3, [r7, #16]
 800209a:	4b18      	ldr	r3, [pc, #96]	@ (80020fc <HAL_I2C_MspInit+0x88>)
 800209c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800209e:	4a17      	ldr	r2, [pc, #92]	@ (80020fc <HAL_I2C_MspInit+0x88>)
 80020a0:	f043 0302 	orr.w	r3, r3, #2
 80020a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80020a6:	4b15      	ldr	r3, [pc, #84]	@ (80020fc <HAL_I2C_MspInit+0x88>)
 80020a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020aa:	f003 0302 	and.w	r3, r3, #2
 80020ae:	613b      	str	r3, [r7, #16]
 80020b0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80020b2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80020b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020b8:	2312      	movs	r3, #18
 80020ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020bc:	2301      	movs	r3, #1
 80020be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020c0:	2300      	movs	r3, #0
 80020c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80020c4:	2304      	movs	r3, #4
 80020c6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020c8:	f107 0314 	add.w	r3, r7, #20
 80020cc:	4619      	mov	r1, r3
 80020ce:	480c      	ldr	r0, [pc, #48]	@ (8002100 <HAL_I2C_MspInit+0x8c>)
 80020d0:	f000 fd1c 	bl	8002b0c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80020d4:	2300      	movs	r3, #0
 80020d6:	60fb      	str	r3, [r7, #12]
 80020d8:	4b08      	ldr	r3, [pc, #32]	@ (80020fc <HAL_I2C_MspInit+0x88>)
 80020da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020dc:	4a07      	ldr	r2, [pc, #28]	@ (80020fc <HAL_I2C_MspInit+0x88>)
 80020de:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80020e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80020e4:	4b05      	ldr	r3, [pc, #20]	@ (80020fc <HAL_I2C_MspInit+0x88>)
 80020e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020ec:	60fb      	str	r3, [r7, #12]
 80020ee:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80020f0:	bf00      	nop
 80020f2:	3728      	adds	r7, #40	@ 0x28
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	40005400 	.word	0x40005400
 80020fc:	40023800 	.word	0x40023800
 8002100:	40020400 	.word	0x40020400

08002104 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b08e      	sub	sp, #56	@ 0x38
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800210c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002110:	2200      	movs	r2, #0
 8002112:	601a      	str	r2, [r3, #0]
 8002114:	605a      	str	r2, [r3, #4]
 8002116:	609a      	str	r2, [r3, #8]
 8002118:	60da      	str	r2, [r3, #12]
 800211a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800211c:	f107 0314 	add.w	r3, r7, #20
 8002120:	2200      	movs	r2, #0
 8002122:	601a      	str	r2, [r3, #0]
 8002124:	605a      	str	r2, [r3, #4]
 8002126:	609a      	str	r2, [r3, #8]
 8002128:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a31      	ldr	r2, [pc, #196]	@ (80021f4 <HAL_I2S_MspInit+0xf0>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d15a      	bne.n	80021ea <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8002134:	2301      	movs	r3, #1
 8002136:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8002138:	23c0      	movs	r3, #192	@ 0xc0
 800213a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800213c:	2302      	movs	r3, #2
 800213e:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002140:	f107 0314 	add.w	r3, r7, #20
 8002144:	4618      	mov	r0, r3
 8002146:	f004 fd7d 	bl	8006c44 <HAL_RCCEx_PeriphCLKConfig>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d001      	beq.n	8002154 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8002150:	f7ff ff62 	bl	8002018 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002154:	2300      	movs	r3, #0
 8002156:	613b      	str	r3, [r7, #16]
 8002158:	4b27      	ldr	r3, [pc, #156]	@ (80021f8 <HAL_I2S_MspInit+0xf4>)
 800215a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800215c:	4a26      	ldr	r2, [pc, #152]	@ (80021f8 <HAL_I2S_MspInit+0xf4>)
 800215e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002162:	6413      	str	r3, [r2, #64]	@ 0x40
 8002164:	4b24      	ldr	r3, [pc, #144]	@ (80021f8 <HAL_I2S_MspInit+0xf4>)
 8002166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002168:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800216c:	613b      	str	r3, [r7, #16]
 800216e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002170:	2300      	movs	r3, #0
 8002172:	60fb      	str	r3, [r7, #12]
 8002174:	4b20      	ldr	r3, [pc, #128]	@ (80021f8 <HAL_I2S_MspInit+0xf4>)
 8002176:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002178:	4a1f      	ldr	r2, [pc, #124]	@ (80021f8 <HAL_I2S_MspInit+0xf4>)
 800217a:	f043 0301 	orr.w	r3, r3, #1
 800217e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002180:	4b1d      	ldr	r3, [pc, #116]	@ (80021f8 <HAL_I2S_MspInit+0xf4>)
 8002182:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002184:	f003 0301 	and.w	r3, r3, #1
 8002188:	60fb      	str	r3, [r7, #12]
 800218a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800218c:	2300      	movs	r3, #0
 800218e:	60bb      	str	r3, [r7, #8]
 8002190:	4b19      	ldr	r3, [pc, #100]	@ (80021f8 <HAL_I2S_MspInit+0xf4>)
 8002192:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002194:	4a18      	ldr	r2, [pc, #96]	@ (80021f8 <HAL_I2S_MspInit+0xf4>)
 8002196:	f043 0304 	orr.w	r3, r3, #4
 800219a:	6313      	str	r3, [r2, #48]	@ 0x30
 800219c:	4b16      	ldr	r3, [pc, #88]	@ (80021f8 <HAL_I2S_MspInit+0xf4>)
 800219e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a0:	f003 0304 	and.w	r3, r3, #4
 80021a4:	60bb      	str	r3, [r7, #8]
 80021a6:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80021a8:	2310      	movs	r3, #16
 80021aa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ac:	2302      	movs	r3, #2
 80021ae:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b0:	2300      	movs	r3, #0
 80021b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b4:	2300      	movs	r3, #0
 80021b6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80021b8:	2306      	movs	r3, #6
 80021ba:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80021bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021c0:	4619      	mov	r1, r3
 80021c2:	480e      	ldr	r0, [pc, #56]	@ (80021fc <HAL_I2S_MspInit+0xf8>)
 80021c4:	f000 fca2 	bl	8002b0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80021c8:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 80021cc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ce:	2302      	movs	r3, #2
 80021d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d2:	2300      	movs	r3, #0
 80021d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d6:	2300      	movs	r3, #0
 80021d8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80021da:	2306      	movs	r3, #6
 80021dc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021e2:	4619      	mov	r1, r3
 80021e4:	4806      	ldr	r0, [pc, #24]	@ (8002200 <HAL_I2S_MspInit+0xfc>)
 80021e6:	f000 fc91 	bl	8002b0c <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 80021ea:	bf00      	nop
 80021ec:	3738      	adds	r7, #56	@ 0x38
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	40003c00 	.word	0x40003c00
 80021f8:	40023800 	.word	0x40023800
 80021fc:	40020000 	.word	0x40020000
 8002200:	40020800 	.word	0x40020800

08002204 <HAL_TIM_IC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_ic: TIM_IC handle pointer
  * @retval None
  */
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b08a      	sub	sp, #40	@ 0x28
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800220c:	f107 0314 	add.w	r3, r7, #20
 8002210:	2200      	movs	r2, #0
 8002212:	601a      	str	r2, [r3, #0]
 8002214:	605a      	str	r2, [r3, #4]
 8002216:	609a      	str	r2, [r3, #8]
 8002218:	60da      	str	r2, [r3, #12]
 800221a:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002224:	d133      	bne.n	800228e <HAL_TIM_IC_MspInit+0x8a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002226:	2300      	movs	r3, #0
 8002228:	613b      	str	r3, [r7, #16]
 800222a:	4b1b      	ldr	r3, [pc, #108]	@ (8002298 <HAL_TIM_IC_MspInit+0x94>)
 800222c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800222e:	4a1a      	ldr	r2, [pc, #104]	@ (8002298 <HAL_TIM_IC_MspInit+0x94>)
 8002230:	f043 0301 	orr.w	r3, r3, #1
 8002234:	6413      	str	r3, [r2, #64]	@ 0x40
 8002236:	4b18      	ldr	r3, [pc, #96]	@ (8002298 <HAL_TIM_IC_MspInit+0x94>)
 8002238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800223a:	f003 0301 	and.w	r3, r3, #1
 800223e:	613b      	str	r3, [r7, #16]
 8002240:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002242:	2300      	movs	r3, #0
 8002244:	60fb      	str	r3, [r7, #12]
 8002246:	4b14      	ldr	r3, [pc, #80]	@ (8002298 <HAL_TIM_IC_MspInit+0x94>)
 8002248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800224a:	4a13      	ldr	r2, [pc, #76]	@ (8002298 <HAL_TIM_IC_MspInit+0x94>)
 800224c:	f043 0301 	orr.w	r3, r3, #1
 8002250:	6313      	str	r3, [r2, #48]	@ 0x30
 8002252:	4b11      	ldr	r3, [pc, #68]	@ (8002298 <HAL_TIM_IC_MspInit+0x94>)
 8002254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002256:	f003 0301 	and.w	r3, r3, #1
 800225a:	60fb      	str	r3, [r7, #12]
 800225c:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800225e:	2307      	movs	r3, #7
 8002260:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002262:	2302      	movs	r3, #2
 8002264:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002266:	2300      	movs	r3, #0
 8002268:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800226a:	2300      	movs	r3, #0
 800226c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800226e:	2301      	movs	r3, #1
 8002270:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002272:	f107 0314 	add.w	r3, r7, #20
 8002276:	4619      	mov	r1, r3
 8002278:	4808      	ldr	r0, [pc, #32]	@ (800229c <HAL_TIM_IC_MspInit+0x98>)
 800227a:	f000 fc47 	bl	8002b0c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800227e:	2200      	movs	r2, #0
 8002280:	2100      	movs	r1, #0
 8002282:	201c      	movs	r0, #28
 8002284:	f000 fb79 	bl	800297a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002288:	201c      	movs	r0, #28
 800228a:	f000 fb92 	bl	80029b2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800228e:	bf00      	nop
 8002290:	3728      	adds	r7, #40	@ 0x28
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	40023800 	.word	0x40023800
 800229c:	40020000 	.word	0x40020000

080022a0 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b085      	sub	sp, #20
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a0b      	ldr	r2, [pc, #44]	@ (80022dc <HAL_TIM_PWM_MspInit+0x3c>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d10d      	bne.n	80022ce <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80022b2:	2300      	movs	r3, #0
 80022b4:	60fb      	str	r3, [r7, #12]
 80022b6:	4b0a      	ldr	r3, [pc, #40]	@ (80022e0 <HAL_TIM_PWM_MspInit+0x40>)
 80022b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ba:	4a09      	ldr	r2, [pc, #36]	@ (80022e0 <HAL_TIM_PWM_MspInit+0x40>)
 80022bc:	f043 0302 	orr.w	r3, r3, #2
 80022c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80022c2:	4b07      	ldr	r3, [pc, #28]	@ (80022e0 <HAL_TIM_PWM_MspInit+0x40>)
 80022c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022c6:	f003 0302 	and.w	r3, r3, #2
 80022ca:	60fb      	str	r3, [r7, #12]
 80022cc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 80022ce:	bf00      	nop
 80022d0:	3714      	adds	r7, #20
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr
 80022da:	bf00      	nop
 80022dc:	40000400 	.word	0x40000400
 80022e0:	40023800 	.word	0x40023800

080022e4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b088      	sub	sp, #32
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022ec:	f107 030c 	add.w	r3, r7, #12
 80022f0:	2200      	movs	r2, #0
 80022f2:	601a      	str	r2, [r3, #0]
 80022f4:	605a      	str	r2, [r3, #4]
 80022f6:	609a      	str	r2, [r3, #8]
 80022f8:	60da      	str	r2, [r3, #12]
 80022fa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a12      	ldr	r2, [pc, #72]	@ (800234c <HAL_TIM_MspPostInit+0x68>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d11d      	bne.n	8002342 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002306:	2300      	movs	r3, #0
 8002308:	60bb      	str	r3, [r7, #8]
 800230a:	4b11      	ldr	r3, [pc, #68]	@ (8002350 <HAL_TIM_MspPostInit+0x6c>)
 800230c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800230e:	4a10      	ldr	r2, [pc, #64]	@ (8002350 <HAL_TIM_MspPostInit+0x6c>)
 8002310:	f043 0304 	orr.w	r3, r3, #4
 8002314:	6313      	str	r3, [r2, #48]	@ 0x30
 8002316:	4b0e      	ldr	r3, [pc, #56]	@ (8002350 <HAL_TIM_MspPostInit+0x6c>)
 8002318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800231a:	f003 0304 	and.w	r3, r3, #4
 800231e:	60bb      	str	r3, [r7, #8]
 8002320:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002322:	2340      	movs	r3, #64	@ 0x40
 8002324:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002326:	2302      	movs	r3, #2
 8002328:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800232a:	2300      	movs	r3, #0
 800232c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800232e:	2300      	movs	r3, #0
 8002330:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002332:	2302      	movs	r3, #2
 8002334:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002336:	f107 030c 	add.w	r3, r7, #12
 800233a:	4619      	mov	r1, r3
 800233c:	4805      	ldr	r0, [pc, #20]	@ (8002354 <HAL_TIM_MspPostInit+0x70>)
 800233e:	f000 fbe5 	bl	8002b0c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002342:	bf00      	nop
 8002344:	3720      	adds	r7, #32
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	40000400 	.word	0x40000400
 8002350:	40023800 	.word	0x40023800
 8002354:	40020800 	.word	0x40020800

08002358 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b08a      	sub	sp, #40	@ 0x28
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002360:	f107 0314 	add.w	r3, r7, #20
 8002364:	2200      	movs	r2, #0
 8002366:	601a      	str	r2, [r3, #0]
 8002368:	605a      	str	r2, [r3, #4]
 800236a:	609a      	str	r2, [r3, #8]
 800236c:	60da      	str	r2, [r3, #12]
 800236e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a1d      	ldr	r2, [pc, #116]	@ (80023ec <HAL_UART_MspInit+0x94>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d133      	bne.n	80023e2 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800237a:	2300      	movs	r3, #0
 800237c:	613b      	str	r3, [r7, #16]
 800237e:	4b1c      	ldr	r3, [pc, #112]	@ (80023f0 <HAL_UART_MspInit+0x98>)
 8002380:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002382:	4a1b      	ldr	r2, [pc, #108]	@ (80023f0 <HAL_UART_MspInit+0x98>)
 8002384:	f043 0310 	orr.w	r3, r3, #16
 8002388:	6453      	str	r3, [r2, #68]	@ 0x44
 800238a:	4b19      	ldr	r3, [pc, #100]	@ (80023f0 <HAL_UART_MspInit+0x98>)
 800238c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800238e:	f003 0310 	and.w	r3, r3, #16
 8002392:	613b      	str	r3, [r7, #16]
 8002394:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002396:	2300      	movs	r3, #0
 8002398:	60fb      	str	r3, [r7, #12]
 800239a:	4b15      	ldr	r3, [pc, #84]	@ (80023f0 <HAL_UART_MspInit+0x98>)
 800239c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800239e:	4a14      	ldr	r2, [pc, #80]	@ (80023f0 <HAL_UART_MspInit+0x98>)
 80023a0:	f043 0302 	orr.w	r3, r3, #2
 80023a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80023a6:	4b12      	ldr	r3, [pc, #72]	@ (80023f0 <HAL_UART_MspInit+0x98>)
 80023a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023aa:	f003 0302 	and.w	r3, r3, #2
 80023ae:	60fb      	str	r3, [r7, #12]
 80023b0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80023b2:	23c0      	movs	r3, #192	@ 0xc0
 80023b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b6:	2302      	movs	r3, #2
 80023b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ba:	2300      	movs	r3, #0
 80023bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023be:	2303      	movs	r3, #3
 80023c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80023c2:	2307      	movs	r3, #7
 80023c4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023c6:	f107 0314 	add.w	r3, r7, #20
 80023ca:	4619      	mov	r1, r3
 80023cc:	4809      	ldr	r0, [pc, #36]	@ (80023f4 <HAL_UART_MspInit+0x9c>)
 80023ce:	f000 fb9d 	bl	8002b0c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80023d2:	2200      	movs	r2, #0
 80023d4:	2100      	movs	r1, #0
 80023d6:	2025      	movs	r0, #37	@ 0x25
 80023d8:	f000 facf 	bl	800297a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80023dc:	2025      	movs	r0, #37	@ 0x25
 80023de:	f000 fae8 	bl	80029b2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80023e2:	bf00      	nop
 80023e4:	3728      	adds	r7, #40	@ 0x28
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	40011000 	.word	0x40011000
 80023f0:	40023800 	.word	0x40023800
 80023f4:	40020400 	.word	0x40020400

080023f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023fc:	bf00      	nop
 80023fe:	e7fd      	b.n	80023fc <NMI_Handler+0x4>

08002400 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002404:	bf00      	nop
 8002406:	e7fd      	b.n	8002404 <HardFault_Handler+0x4>

08002408 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800240c:	bf00      	nop
 800240e:	e7fd      	b.n	800240c <MemManage_Handler+0x4>

08002410 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002410:	b480      	push	{r7}
 8002412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002414:	bf00      	nop
 8002416:	e7fd      	b.n	8002414 <BusFault_Handler+0x4>

08002418 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002418:	b480      	push	{r7}
 800241a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800241c:	bf00      	nop
 800241e:	e7fd      	b.n	800241c <UsageFault_Handler+0x4>

08002420 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002420:	b480      	push	{r7}
 8002422:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002424:	bf00      	nop
 8002426:	46bd      	mov	sp, r7
 8002428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242c:	4770      	bx	lr

0800242e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800242e:	b480      	push	{r7}
 8002430:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002432:	bf00      	nop
 8002434:	46bd      	mov	sp, r7
 8002436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243a:	4770      	bx	lr

0800243c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800243c:	b480      	push	{r7}
 800243e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002440:	bf00      	nop
 8002442:	46bd      	mov	sp, r7
 8002444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002448:	4770      	bx	lr

0800244a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800244a:	b580      	push	{r7, lr}
 800244c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800244e:	f000 f975 	bl	800273c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002452:	bf00      	nop
 8002454:	bd80      	pop	{r7, pc}
	...

08002458 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800245c:	4802      	ldr	r0, [pc, #8]	@ (8002468 <TIM2_IRQHandler+0x10>)
 800245e:	f005 f871 	bl	8007544 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002462:	bf00      	nop
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	200002d0 	.word	0x200002d0

0800246c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002470:	4802      	ldr	r0, [pc, #8]	@ (800247c <USART1_IRQHandler+0x10>)
 8002472:	f006 f857 	bl	8008524 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002476:	bf00      	nop
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	20000360 	.word	0x20000360

08002480 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002484:	4802      	ldr	r0, [pc, #8]	@ (8002490 <OTG_FS_IRQHandler+0x10>)
 8002486:	f000 ffb3 	bl	80033f0 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800248a:	bf00      	nop
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	200007e4 	.word	0x200007e4

08002494 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0
  return 1;
 8002498:	2301      	movs	r3, #1
}
 800249a:	4618      	mov	r0, r3
 800249c:	46bd      	mov	sp, r7
 800249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a2:	4770      	bx	lr

080024a4 <_kill>:

int _kill(int pid, int sig)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b082      	sub	sp, #8
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
 80024ac:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80024ae:	f00b fb43 	bl	800db38 <__errno>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2216      	movs	r2, #22
 80024b6:	601a      	str	r2, [r3, #0]
  return -1;
 80024b8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80024bc:	4618      	mov	r0, r3
 80024be:	3708      	adds	r7, #8
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}

080024c4 <_exit>:

void _exit (int status)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80024cc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f7ff ffe7 	bl	80024a4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80024d6:	bf00      	nop
 80024d8:	e7fd      	b.n	80024d6 <_exit+0x12>

080024da <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80024da:	b580      	push	{r7, lr}
 80024dc:	b086      	sub	sp, #24
 80024de:	af00      	add	r7, sp, #0
 80024e0:	60f8      	str	r0, [r7, #12]
 80024e2:	60b9      	str	r1, [r7, #8]
 80024e4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024e6:	2300      	movs	r3, #0
 80024e8:	617b      	str	r3, [r7, #20]
 80024ea:	e00a      	b.n	8002502 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80024ec:	f3af 8000 	nop.w
 80024f0:	4601      	mov	r1, r0
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	1c5a      	adds	r2, r3, #1
 80024f6:	60ba      	str	r2, [r7, #8]
 80024f8:	b2ca      	uxtb	r2, r1
 80024fa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	3301      	adds	r3, #1
 8002500:	617b      	str	r3, [r7, #20]
 8002502:	697a      	ldr	r2, [r7, #20]
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	429a      	cmp	r2, r3
 8002508:	dbf0      	blt.n	80024ec <_read+0x12>
  }

  return len;
 800250a:	687b      	ldr	r3, [r7, #4]
}
 800250c:	4618      	mov	r0, r3
 800250e:	3718      	adds	r7, #24
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}

08002514 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b086      	sub	sp, #24
 8002518:	af00      	add	r7, sp, #0
 800251a:	60f8      	str	r0, [r7, #12]
 800251c:	60b9      	str	r1, [r7, #8]
 800251e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002520:	2300      	movs	r3, #0
 8002522:	617b      	str	r3, [r7, #20]
 8002524:	e009      	b.n	800253a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	1c5a      	adds	r2, r3, #1
 800252a:	60ba      	str	r2, [r7, #8]
 800252c:	781b      	ldrb	r3, [r3, #0]
 800252e:	4618      	mov	r0, r3
 8002530:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	3301      	adds	r3, #1
 8002538:	617b      	str	r3, [r7, #20]
 800253a:	697a      	ldr	r2, [r7, #20]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	429a      	cmp	r2, r3
 8002540:	dbf1      	blt.n	8002526 <_write+0x12>
  }
  return len;
 8002542:	687b      	ldr	r3, [r7, #4]
}
 8002544:	4618      	mov	r0, r3
 8002546:	3718      	adds	r7, #24
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}

0800254c <_close>:

int _close(int file)
{
 800254c:	b480      	push	{r7}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002554:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002558:	4618      	mov	r0, r3
 800255a:	370c      	adds	r7, #12
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr

08002564 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002564:	b480      	push	{r7}
 8002566:	b083      	sub	sp, #12
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
 800256c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002574:	605a      	str	r2, [r3, #4]
  return 0;
 8002576:	2300      	movs	r3, #0
}
 8002578:	4618      	mov	r0, r3
 800257a:	370c      	adds	r7, #12
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr

08002584 <_isatty>:

int _isatty(int file)
{
 8002584:	b480      	push	{r7}
 8002586:	b083      	sub	sp, #12
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800258c:	2301      	movs	r3, #1
}
 800258e:	4618      	mov	r0, r3
 8002590:	370c      	adds	r7, #12
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr

0800259a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800259a:	b480      	push	{r7}
 800259c:	b085      	sub	sp, #20
 800259e:	af00      	add	r7, sp, #0
 80025a0:	60f8      	str	r0, [r7, #12]
 80025a2:	60b9      	str	r1, [r7, #8]
 80025a4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80025a6:	2300      	movs	r3, #0
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	3714      	adds	r7, #20
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr

080025b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b086      	sub	sp, #24
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025bc:	4a14      	ldr	r2, [pc, #80]	@ (8002610 <_sbrk+0x5c>)
 80025be:	4b15      	ldr	r3, [pc, #84]	@ (8002614 <_sbrk+0x60>)
 80025c0:	1ad3      	subs	r3, r2, r3
 80025c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025c8:	4b13      	ldr	r3, [pc, #76]	@ (8002618 <_sbrk+0x64>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d102      	bne.n	80025d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025d0:	4b11      	ldr	r3, [pc, #68]	@ (8002618 <_sbrk+0x64>)
 80025d2:	4a12      	ldr	r2, [pc, #72]	@ (800261c <_sbrk+0x68>)
 80025d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025d6:	4b10      	ldr	r3, [pc, #64]	@ (8002618 <_sbrk+0x64>)
 80025d8:	681a      	ldr	r2, [r3, #0]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	4413      	add	r3, r2
 80025de:	693a      	ldr	r2, [r7, #16]
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d207      	bcs.n	80025f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80025e4:	f00b faa8 	bl	800db38 <__errno>
 80025e8:	4603      	mov	r3, r0
 80025ea:	220c      	movs	r2, #12
 80025ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80025ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80025f2:	e009      	b.n	8002608 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025f4:	4b08      	ldr	r3, [pc, #32]	@ (8002618 <_sbrk+0x64>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025fa:	4b07      	ldr	r3, [pc, #28]	@ (8002618 <_sbrk+0x64>)
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	4413      	add	r3, r2
 8002602:	4a05      	ldr	r2, [pc, #20]	@ (8002618 <_sbrk+0x64>)
 8002604:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002606:	68fb      	ldr	r3, [r7, #12]
}
 8002608:	4618      	mov	r0, r3
 800260a:	3718      	adds	r7, #24
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}
 8002610:	20020000 	.word	0x20020000
 8002614:	00000400 	.word	0x00000400
 8002618:	20000400 	.word	0x20000400
 800261c:	20000d10 	.word	0x20000d10

08002620 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002620:	b480      	push	{r7}
 8002622:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002624:	4b06      	ldr	r3, [pc, #24]	@ (8002640 <SystemInit+0x20>)
 8002626:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800262a:	4a05      	ldr	r2, [pc, #20]	@ (8002640 <SystemInit+0x20>)
 800262c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002630:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002634:	bf00      	nop
 8002636:	46bd      	mov	sp, r7
 8002638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263c:	4770      	bx	lr
 800263e:	bf00      	nop
 8002640:	e000ed00 	.word	0xe000ed00

08002644 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002644:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800267c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002648:	f7ff ffea 	bl	8002620 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800264c:	480c      	ldr	r0, [pc, #48]	@ (8002680 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800264e:	490d      	ldr	r1, [pc, #52]	@ (8002684 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002650:	4a0d      	ldr	r2, [pc, #52]	@ (8002688 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002652:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002654:	e002      	b.n	800265c <LoopCopyDataInit>

08002656 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002656:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002658:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800265a:	3304      	adds	r3, #4

0800265c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800265c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800265e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002660:	d3f9      	bcc.n	8002656 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002662:	4a0a      	ldr	r2, [pc, #40]	@ (800268c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002664:	4c0a      	ldr	r4, [pc, #40]	@ (8002690 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002666:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002668:	e001      	b.n	800266e <LoopFillZerobss>

0800266a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800266a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800266c:	3204      	adds	r2, #4

0800266e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800266e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002670:	d3fb      	bcc.n	800266a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002672:	f00b fa67 	bl	800db44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002676:	f7ff f8e9 	bl	800184c <main>
  bx  lr    
 800267a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800267c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002680:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002684:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 8002688:	0800ffc0 	.word	0x0800ffc0
  ldr r2, =_sbss
 800268c:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 8002690:	20000d10 	.word	0x20000d10

08002694 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002694:	e7fe      	b.n	8002694 <ADC_IRQHandler>
	...

08002698 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800269c:	4b0e      	ldr	r3, [pc, #56]	@ (80026d8 <HAL_Init+0x40>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a0d      	ldr	r2, [pc, #52]	@ (80026d8 <HAL_Init+0x40>)
 80026a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80026a6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80026a8:	4b0b      	ldr	r3, [pc, #44]	@ (80026d8 <HAL_Init+0x40>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a0a      	ldr	r2, [pc, #40]	@ (80026d8 <HAL_Init+0x40>)
 80026ae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80026b2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026b4:	4b08      	ldr	r3, [pc, #32]	@ (80026d8 <HAL_Init+0x40>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a07      	ldr	r2, [pc, #28]	@ (80026d8 <HAL_Init+0x40>)
 80026ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026c0:	2003      	movs	r0, #3
 80026c2:	f000 f94f 	bl	8002964 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80026c6:	2000      	movs	r0, #0
 80026c8:	f000 f808 	bl	80026dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80026cc:	f7ff fcaa 	bl	8002024 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026d0:	2300      	movs	r3, #0
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	40023c00 	.word	0x40023c00

080026dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b082      	sub	sp, #8
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80026e4:	4b12      	ldr	r3, [pc, #72]	@ (8002730 <HAL_InitTick+0x54>)
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	4b12      	ldr	r3, [pc, #72]	@ (8002734 <HAL_InitTick+0x58>)
 80026ea:	781b      	ldrb	r3, [r3, #0]
 80026ec:	4619      	mov	r1, r3
 80026ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80026f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80026f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80026fa:	4618      	mov	r0, r3
 80026fc:	f000 f967 	bl	80029ce <HAL_SYSTICK_Config>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d001      	beq.n	800270a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e00e      	b.n	8002728 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2b0f      	cmp	r3, #15
 800270e:	d80a      	bhi.n	8002726 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002710:	2200      	movs	r2, #0
 8002712:	6879      	ldr	r1, [r7, #4]
 8002714:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002718:	f000 f92f 	bl	800297a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800271c:	4a06      	ldr	r2, [pc, #24]	@ (8002738 <HAL_InitTick+0x5c>)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002722:	2300      	movs	r3, #0
 8002724:	e000      	b.n	8002728 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002726:	2301      	movs	r3, #1
}
 8002728:	4618      	mov	r0, r3
 800272a:	3708      	adds	r7, #8
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}
 8002730:	2000001c 	.word	0x2000001c
 8002734:	20000024 	.word	0x20000024
 8002738:	20000020 	.word	0x20000020

0800273c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800273c:	b480      	push	{r7}
 800273e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002740:	4b06      	ldr	r3, [pc, #24]	@ (800275c <HAL_IncTick+0x20>)
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	461a      	mov	r2, r3
 8002746:	4b06      	ldr	r3, [pc, #24]	@ (8002760 <HAL_IncTick+0x24>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4413      	add	r3, r2
 800274c:	4a04      	ldr	r2, [pc, #16]	@ (8002760 <HAL_IncTick+0x24>)
 800274e:	6013      	str	r3, [r2, #0]
}
 8002750:	bf00      	nop
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr
 800275a:	bf00      	nop
 800275c:	20000024 	.word	0x20000024
 8002760:	20000404 	.word	0x20000404

08002764 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002764:	b480      	push	{r7}
 8002766:	af00      	add	r7, sp, #0
  return uwTick;
 8002768:	4b03      	ldr	r3, [pc, #12]	@ (8002778 <HAL_GetTick+0x14>)
 800276a:	681b      	ldr	r3, [r3, #0]
}
 800276c:	4618      	mov	r0, r3
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr
 8002776:	bf00      	nop
 8002778:	20000404 	.word	0x20000404

0800277c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b084      	sub	sp, #16
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002784:	f7ff ffee 	bl	8002764 <HAL_GetTick>
 8002788:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002794:	d005      	beq.n	80027a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002796:	4b0a      	ldr	r3, [pc, #40]	@ (80027c0 <HAL_Delay+0x44>)
 8002798:	781b      	ldrb	r3, [r3, #0]
 800279a:	461a      	mov	r2, r3
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	4413      	add	r3, r2
 80027a0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80027a2:	bf00      	nop
 80027a4:	f7ff ffde 	bl	8002764 <HAL_GetTick>
 80027a8:	4602      	mov	r2, r0
 80027aa:	68bb      	ldr	r3, [r7, #8]
 80027ac:	1ad3      	subs	r3, r2, r3
 80027ae:	68fa      	ldr	r2, [r7, #12]
 80027b0:	429a      	cmp	r2, r3
 80027b2:	d8f7      	bhi.n	80027a4 <HAL_Delay+0x28>
  {
  }
}
 80027b4:	bf00      	nop
 80027b6:	bf00      	nop
 80027b8:	3710      	adds	r7, #16
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	20000024 	.word	0x20000024

080027c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b085      	sub	sp, #20
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	f003 0307 	and.w	r3, r3, #7
 80027d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002808 <__NVIC_SetPriorityGrouping+0x44>)
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027da:	68ba      	ldr	r2, [r7, #8]
 80027dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80027e0:	4013      	ands	r3, r2
 80027e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80027f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027f6:	4a04      	ldr	r2, [pc, #16]	@ (8002808 <__NVIC_SetPriorityGrouping+0x44>)
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	60d3      	str	r3, [r2, #12]
}
 80027fc:	bf00      	nop
 80027fe:	3714      	adds	r7, #20
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr
 8002808:	e000ed00 	.word	0xe000ed00

0800280c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800280c:	b480      	push	{r7}
 800280e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002810:	4b04      	ldr	r3, [pc, #16]	@ (8002824 <__NVIC_GetPriorityGrouping+0x18>)
 8002812:	68db      	ldr	r3, [r3, #12]
 8002814:	0a1b      	lsrs	r3, r3, #8
 8002816:	f003 0307 	and.w	r3, r3, #7
}
 800281a:	4618      	mov	r0, r3
 800281c:	46bd      	mov	sp, r7
 800281e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002822:	4770      	bx	lr
 8002824:	e000ed00 	.word	0xe000ed00

08002828 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	4603      	mov	r3, r0
 8002830:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002836:	2b00      	cmp	r3, #0
 8002838:	db0b      	blt.n	8002852 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800283a:	79fb      	ldrb	r3, [r7, #7]
 800283c:	f003 021f 	and.w	r2, r3, #31
 8002840:	4907      	ldr	r1, [pc, #28]	@ (8002860 <__NVIC_EnableIRQ+0x38>)
 8002842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002846:	095b      	lsrs	r3, r3, #5
 8002848:	2001      	movs	r0, #1
 800284a:	fa00 f202 	lsl.w	r2, r0, r2
 800284e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002852:	bf00      	nop
 8002854:	370c      	adds	r7, #12
 8002856:	46bd      	mov	sp, r7
 8002858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285c:	4770      	bx	lr
 800285e:	bf00      	nop
 8002860:	e000e100 	.word	0xe000e100

08002864 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002864:	b480      	push	{r7}
 8002866:	b083      	sub	sp, #12
 8002868:	af00      	add	r7, sp, #0
 800286a:	4603      	mov	r3, r0
 800286c:	6039      	str	r1, [r7, #0]
 800286e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002870:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002874:	2b00      	cmp	r3, #0
 8002876:	db0a      	blt.n	800288e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	b2da      	uxtb	r2, r3
 800287c:	490c      	ldr	r1, [pc, #48]	@ (80028b0 <__NVIC_SetPriority+0x4c>)
 800287e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002882:	0112      	lsls	r2, r2, #4
 8002884:	b2d2      	uxtb	r2, r2
 8002886:	440b      	add	r3, r1
 8002888:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800288c:	e00a      	b.n	80028a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	b2da      	uxtb	r2, r3
 8002892:	4908      	ldr	r1, [pc, #32]	@ (80028b4 <__NVIC_SetPriority+0x50>)
 8002894:	79fb      	ldrb	r3, [r7, #7]
 8002896:	f003 030f 	and.w	r3, r3, #15
 800289a:	3b04      	subs	r3, #4
 800289c:	0112      	lsls	r2, r2, #4
 800289e:	b2d2      	uxtb	r2, r2
 80028a0:	440b      	add	r3, r1
 80028a2:	761a      	strb	r2, [r3, #24]
}
 80028a4:	bf00      	nop
 80028a6:	370c      	adds	r7, #12
 80028a8:	46bd      	mov	sp, r7
 80028aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ae:	4770      	bx	lr
 80028b0:	e000e100 	.word	0xe000e100
 80028b4:	e000ed00 	.word	0xe000ed00

080028b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b089      	sub	sp, #36	@ 0x24
 80028bc:	af00      	add	r7, sp, #0
 80028be:	60f8      	str	r0, [r7, #12]
 80028c0:	60b9      	str	r1, [r7, #8]
 80028c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	f003 0307 	and.w	r3, r3, #7
 80028ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028cc:	69fb      	ldr	r3, [r7, #28]
 80028ce:	f1c3 0307 	rsb	r3, r3, #7
 80028d2:	2b04      	cmp	r3, #4
 80028d4:	bf28      	it	cs
 80028d6:	2304      	movcs	r3, #4
 80028d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028da:	69fb      	ldr	r3, [r7, #28]
 80028dc:	3304      	adds	r3, #4
 80028de:	2b06      	cmp	r3, #6
 80028e0:	d902      	bls.n	80028e8 <NVIC_EncodePriority+0x30>
 80028e2:	69fb      	ldr	r3, [r7, #28]
 80028e4:	3b03      	subs	r3, #3
 80028e6:	e000      	b.n	80028ea <NVIC_EncodePriority+0x32>
 80028e8:	2300      	movs	r3, #0
 80028ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028ec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80028f0:	69bb      	ldr	r3, [r7, #24]
 80028f2:	fa02 f303 	lsl.w	r3, r2, r3
 80028f6:	43da      	mvns	r2, r3
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	401a      	ands	r2, r3
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002900:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	fa01 f303 	lsl.w	r3, r1, r3
 800290a:	43d9      	mvns	r1, r3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002910:	4313      	orrs	r3, r2
         );
}
 8002912:	4618      	mov	r0, r3
 8002914:	3724      	adds	r7, #36	@ 0x24
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr
	...

08002920 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b082      	sub	sp, #8
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	3b01      	subs	r3, #1
 800292c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002930:	d301      	bcc.n	8002936 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002932:	2301      	movs	r3, #1
 8002934:	e00f      	b.n	8002956 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002936:	4a0a      	ldr	r2, [pc, #40]	@ (8002960 <SysTick_Config+0x40>)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	3b01      	subs	r3, #1
 800293c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800293e:	210f      	movs	r1, #15
 8002940:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002944:	f7ff ff8e 	bl	8002864 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002948:	4b05      	ldr	r3, [pc, #20]	@ (8002960 <SysTick_Config+0x40>)
 800294a:	2200      	movs	r2, #0
 800294c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800294e:	4b04      	ldr	r3, [pc, #16]	@ (8002960 <SysTick_Config+0x40>)
 8002950:	2207      	movs	r2, #7
 8002952:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002954:	2300      	movs	r3, #0
}
 8002956:	4618      	mov	r0, r3
 8002958:	3708      	adds	r7, #8
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	e000e010 	.word	0xe000e010

08002964 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b082      	sub	sp, #8
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800296c:	6878      	ldr	r0, [r7, #4]
 800296e:	f7ff ff29 	bl	80027c4 <__NVIC_SetPriorityGrouping>
}
 8002972:	bf00      	nop
 8002974:	3708      	adds	r7, #8
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}

0800297a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800297a:	b580      	push	{r7, lr}
 800297c:	b086      	sub	sp, #24
 800297e:	af00      	add	r7, sp, #0
 8002980:	4603      	mov	r3, r0
 8002982:	60b9      	str	r1, [r7, #8]
 8002984:	607a      	str	r2, [r7, #4]
 8002986:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002988:	2300      	movs	r3, #0
 800298a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800298c:	f7ff ff3e 	bl	800280c <__NVIC_GetPriorityGrouping>
 8002990:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002992:	687a      	ldr	r2, [r7, #4]
 8002994:	68b9      	ldr	r1, [r7, #8]
 8002996:	6978      	ldr	r0, [r7, #20]
 8002998:	f7ff ff8e 	bl	80028b8 <NVIC_EncodePriority>
 800299c:	4602      	mov	r2, r0
 800299e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029a2:	4611      	mov	r1, r2
 80029a4:	4618      	mov	r0, r3
 80029a6:	f7ff ff5d 	bl	8002864 <__NVIC_SetPriority>
}
 80029aa:	bf00      	nop
 80029ac:	3718      	adds	r7, #24
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}

080029b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029b2:	b580      	push	{r7, lr}
 80029b4:	b082      	sub	sp, #8
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	4603      	mov	r3, r0
 80029ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029c0:	4618      	mov	r0, r3
 80029c2:	f7ff ff31 	bl	8002828 <__NVIC_EnableIRQ>
}
 80029c6:	bf00      	nop
 80029c8:	3708      	adds	r7, #8
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}

080029ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029ce:	b580      	push	{r7, lr}
 80029d0:	b082      	sub	sp, #8
 80029d2:	af00      	add	r7, sp, #0
 80029d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029d6:	6878      	ldr	r0, [r7, #4]
 80029d8:	f7ff ffa2 	bl	8002920 <SysTick_Config>
 80029dc:	4603      	mov	r3, r0
}
 80029de:	4618      	mov	r0, r3
 80029e0:	3708      	adds	r7, #8
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}

080029e6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80029e6:	b580      	push	{r7, lr}
 80029e8:	b084      	sub	sp, #16
 80029ea:	af00      	add	r7, sp, #0
 80029ec:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029f2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80029f4:	f7ff feb6 	bl	8002764 <HAL_GetTick>
 80029f8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	2b02      	cmp	r3, #2
 8002a04:	d008      	beq.n	8002a18 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2280      	movs	r2, #128	@ 0x80
 8002a0a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	e052      	b.n	8002abe <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f022 0216 	bic.w	r2, r2, #22
 8002a26:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	695a      	ldr	r2, [r3, #20]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002a36:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d103      	bne.n	8002a48 <HAL_DMA_Abort+0x62>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d007      	beq.n	8002a58 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f022 0208 	bic.w	r2, r2, #8
 8002a56:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f022 0201 	bic.w	r2, r2, #1
 8002a66:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a68:	e013      	b.n	8002a92 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a6a:	f7ff fe7b 	bl	8002764 <HAL_GetTick>
 8002a6e:	4602      	mov	r2, r0
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	1ad3      	subs	r3, r2, r3
 8002a74:	2b05      	cmp	r3, #5
 8002a76:	d90c      	bls.n	8002a92 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2220      	movs	r2, #32
 8002a7c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2203      	movs	r2, #3
 8002a82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002a8e:	2303      	movs	r3, #3
 8002a90:	e015      	b.n	8002abe <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 0301 	and.w	r3, r3, #1
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d1e4      	bne.n	8002a6a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aa4:	223f      	movs	r2, #63	@ 0x3f
 8002aa6:	409a      	lsls	r2, r3
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2201      	movs	r2, #1
 8002ab0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002abc:	2300      	movs	r3, #0
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3710      	adds	r7, #16
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}

08002ac6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ac6:	b480      	push	{r7}
 8002ac8:	b083      	sub	sp, #12
 8002aca:	af00      	add	r7, sp, #0
 8002acc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	2b02      	cmp	r3, #2
 8002ad8:	d004      	beq.n	8002ae4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2280      	movs	r2, #128	@ 0x80
 8002ade:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	e00c      	b.n	8002afe <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2205      	movs	r2, #5
 8002ae8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	681a      	ldr	r2, [r3, #0]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f022 0201 	bic.w	r2, r2, #1
 8002afa:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002afc:	2300      	movs	r3, #0
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	370c      	adds	r7, #12
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr
	...

08002b0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b089      	sub	sp, #36	@ 0x24
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
 8002b14:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002b16:	2300      	movs	r3, #0
 8002b18:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b22:	2300      	movs	r3, #0
 8002b24:	61fb      	str	r3, [r7, #28]
 8002b26:	e16b      	b.n	8002e00 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b28:	2201      	movs	r2, #1
 8002b2a:	69fb      	ldr	r3, [r7, #28]
 8002b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b30:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	697a      	ldr	r2, [r7, #20]
 8002b38:	4013      	ands	r3, r2
 8002b3a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b3c:	693a      	ldr	r2, [r7, #16]
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	429a      	cmp	r2, r3
 8002b42:	f040 815a 	bne.w	8002dfa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	f003 0303 	and.w	r3, r3, #3
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d005      	beq.n	8002b5e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b5a:	2b02      	cmp	r3, #2
 8002b5c:	d130      	bne.n	8002bc0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b64:	69fb      	ldr	r3, [r7, #28]
 8002b66:	005b      	lsls	r3, r3, #1
 8002b68:	2203      	movs	r2, #3
 8002b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6e:	43db      	mvns	r3, r3
 8002b70:	69ba      	ldr	r2, [r7, #24]
 8002b72:	4013      	ands	r3, r2
 8002b74:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	68da      	ldr	r2, [r3, #12]
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	005b      	lsls	r3, r3, #1
 8002b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b82:	69ba      	ldr	r2, [r7, #24]
 8002b84:	4313      	orrs	r3, r2
 8002b86:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	69ba      	ldr	r2, [r7, #24]
 8002b8c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b94:	2201      	movs	r2, #1
 8002b96:	69fb      	ldr	r3, [r7, #28]
 8002b98:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9c:	43db      	mvns	r3, r3
 8002b9e:	69ba      	ldr	r2, [r7, #24]
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	091b      	lsrs	r3, r3, #4
 8002baa:	f003 0201 	and.w	r2, r3, #1
 8002bae:	69fb      	ldr	r3, [r7, #28]
 8002bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb4:	69ba      	ldr	r2, [r7, #24]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	69ba      	ldr	r2, [r7, #24]
 8002bbe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f003 0303 	and.w	r3, r3, #3
 8002bc8:	2b03      	cmp	r3, #3
 8002bca:	d017      	beq.n	8002bfc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	68db      	ldr	r3, [r3, #12]
 8002bd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002bd2:	69fb      	ldr	r3, [r7, #28]
 8002bd4:	005b      	lsls	r3, r3, #1
 8002bd6:	2203      	movs	r2, #3
 8002bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bdc:	43db      	mvns	r3, r3
 8002bde:	69ba      	ldr	r2, [r7, #24]
 8002be0:	4013      	ands	r3, r2
 8002be2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	689a      	ldr	r2, [r3, #8]
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	005b      	lsls	r3, r3, #1
 8002bec:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf0:	69ba      	ldr	r2, [r7, #24]
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	69ba      	ldr	r2, [r7, #24]
 8002bfa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f003 0303 	and.w	r3, r3, #3
 8002c04:	2b02      	cmp	r3, #2
 8002c06:	d123      	bne.n	8002c50 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	08da      	lsrs	r2, r3, #3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	3208      	adds	r2, #8
 8002c10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c14:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c16:	69fb      	ldr	r3, [r7, #28]
 8002c18:	f003 0307 	and.w	r3, r3, #7
 8002c1c:	009b      	lsls	r3, r3, #2
 8002c1e:	220f      	movs	r2, #15
 8002c20:	fa02 f303 	lsl.w	r3, r2, r3
 8002c24:	43db      	mvns	r3, r3
 8002c26:	69ba      	ldr	r2, [r7, #24]
 8002c28:	4013      	ands	r3, r2
 8002c2a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	691a      	ldr	r2, [r3, #16]
 8002c30:	69fb      	ldr	r3, [r7, #28]
 8002c32:	f003 0307 	and.w	r3, r3, #7
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3c:	69ba      	ldr	r2, [r7, #24]
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	08da      	lsrs	r2, r3, #3
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	3208      	adds	r2, #8
 8002c4a:	69b9      	ldr	r1, [r7, #24]
 8002c4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	005b      	lsls	r3, r3, #1
 8002c5a:	2203      	movs	r2, #3
 8002c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c60:	43db      	mvns	r3, r3
 8002c62:	69ba      	ldr	r2, [r7, #24]
 8002c64:	4013      	ands	r3, r2
 8002c66:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	f003 0203 	and.w	r2, r3, #3
 8002c70:	69fb      	ldr	r3, [r7, #28]
 8002c72:	005b      	lsls	r3, r3, #1
 8002c74:	fa02 f303 	lsl.w	r3, r2, r3
 8002c78:	69ba      	ldr	r2, [r7, #24]
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	69ba      	ldr	r2, [r7, #24]
 8002c82:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	f000 80b4 	beq.w	8002dfa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c92:	2300      	movs	r3, #0
 8002c94:	60fb      	str	r3, [r7, #12]
 8002c96:	4b60      	ldr	r3, [pc, #384]	@ (8002e18 <HAL_GPIO_Init+0x30c>)
 8002c98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c9a:	4a5f      	ldr	r2, [pc, #380]	@ (8002e18 <HAL_GPIO_Init+0x30c>)
 8002c9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ca0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ca2:	4b5d      	ldr	r3, [pc, #372]	@ (8002e18 <HAL_GPIO_Init+0x30c>)
 8002ca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ca6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002caa:	60fb      	str	r3, [r7, #12]
 8002cac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002cae:	4a5b      	ldr	r2, [pc, #364]	@ (8002e1c <HAL_GPIO_Init+0x310>)
 8002cb0:	69fb      	ldr	r3, [r7, #28]
 8002cb2:	089b      	lsrs	r3, r3, #2
 8002cb4:	3302      	adds	r3, #2
 8002cb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002cbc:	69fb      	ldr	r3, [r7, #28]
 8002cbe:	f003 0303 	and.w	r3, r3, #3
 8002cc2:	009b      	lsls	r3, r3, #2
 8002cc4:	220f      	movs	r2, #15
 8002cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cca:	43db      	mvns	r3, r3
 8002ccc:	69ba      	ldr	r2, [r7, #24]
 8002cce:	4013      	ands	r3, r2
 8002cd0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	4a52      	ldr	r2, [pc, #328]	@ (8002e20 <HAL_GPIO_Init+0x314>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d02b      	beq.n	8002d32 <HAL_GPIO_Init+0x226>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	4a51      	ldr	r2, [pc, #324]	@ (8002e24 <HAL_GPIO_Init+0x318>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d025      	beq.n	8002d2e <HAL_GPIO_Init+0x222>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	4a50      	ldr	r2, [pc, #320]	@ (8002e28 <HAL_GPIO_Init+0x31c>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d01f      	beq.n	8002d2a <HAL_GPIO_Init+0x21e>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	4a4f      	ldr	r2, [pc, #316]	@ (8002e2c <HAL_GPIO_Init+0x320>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d019      	beq.n	8002d26 <HAL_GPIO_Init+0x21a>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	4a4e      	ldr	r2, [pc, #312]	@ (8002e30 <HAL_GPIO_Init+0x324>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d013      	beq.n	8002d22 <HAL_GPIO_Init+0x216>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	4a4d      	ldr	r2, [pc, #308]	@ (8002e34 <HAL_GPIO_Init+0x328>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d00d      	beq.n	8002d1e <HAL_GPIO_Init+0x212>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	4a4c      	ldr	r2, [pc, #304]	@ (8002e38 <HAL_GPIO_Init+0x32c>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d007      	beq.n	8002d1a <HAL_GPIO_Init+0x20e>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	4a4b      	ldr	r2, [pc, #300]	@ (8002e3c <HAL_GPIO_Init+0x330>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d101      	bne.n	8002d16 <HAL_GPIO_Init+0x20a>
 8002d12:	2307      	movs	r3, #7
 8002d14:	e00e      	b.n	8002d34 <HAL_GPIO_Init+0x228>
 8002d16:	2308      	movs	r3, #8
 8002d18:	e00c      	b.n	8002d34 <HAL_GPIO_Init+0x228>
 8002d1a:	2306      	movs	r3, #6
 8002d1c:	e00a      	b.n	8002d34 <HAL_GPIO_Init+0x228>
 8002d1e:	2305      	movs	r3, #5
 8002d20:	e008      	b.n	8002d34 <HAL_GPIO_Init+0x228>
 8002d22:	2304      	movs	r3, #4
 8002d24:	e006      	b.n	8002d34 <HAL_GPIO_Init+0x228>
 8002d26:	2303      	movs	r3, #3
 8002d28:	e004      	b.n	8002d34 <HAL_GPIO_Init+0x228>
 8002d2a:	2302      	movs	r3, #2
 8002d2c:	e002      	b.n	8002d34 <HAL_GPIO_Init+0x228>
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e000      	b.n	8002d34 <HAL_GPIO_Init+0x228>
 8002d32:	2300      	movs	r3, #0
 8002d34:	69fa      	ldr	r2, [r7, #28]
 8002d36:	f002 0203 	and.w	r2, r2, #3
 8002d3a:	0092      	lsls	r2, r2, #2
 8002d3c:	4093      	lsls	r3, r2
 8002d3e:	69ba      	ldr	r2, [r7, #24]
 8002d40:	4313      	orrs	r3, r2
 8002d42:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d44:	4935      	ldr	r1, [pc, #212]	@ (8002e1c <HAL_GPIO_Init+0x310>)
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	089b      	lsrs	r3, r3, #2
 8002d4a:	3302      	adds	r3, #2
 8002d4c:	69ba      	ldr	r2, [r7, #24]
 8002d4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d52:	4b3b      	ldr	r3, [pc, #236]	@ (8002e40 <HAL_GPIO_Init+0x334>)
 8002d54:	689b      	ldr	r3, [r3, #8]
 8002d56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	43db      	mvns	r3, r3
 8002d5c:	69ba      	ldr	r2, [r7, #24]
 8002d5e:	4013      	ands	r3, r2
 8002d60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d003      	beq.n	8002d76 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002d6e:	69ba      	ldr	r2, [r7, #24]
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	4313      	orrs	r3, r2
 8002d74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d76:	4a32      	ldr	r2, [pc, #200]	@ (8002e40 <HAL_GPIO_Init+0x334>)
 8002d78:	69bb      	ldr	r3, [r7, #24]
 8002d7a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d7c:	4b30      	ldr	r3, [pc, #192]	@ (8002e40 <HAL_GPIO_Init+0x334>)
 8002d7e:	68db      	ldr	r3, [r3, #12]
 8002d80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d82:	693b      	ldr	r3, [r7, #16]
 8002d84:	43db      	mvns	r3, r3
 8002d86:	69ba      	ldr	r2, [r7, #24]
 8002d88:	4013      	ands	r3, r2
 8002d8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d003      	beq.n	8002da0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002d98:	69ba      	ldr	r2, [r7, #24]
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002da0:	4a27      	ldr	r2, [pc, #156]	@ (8002e40 <HAL_GPIO_Init+0x334>)
 8002da2:	69bb      	ldr	r3, [r7, #24]
 8002da4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002da6:	4b26      	ldr	r3, [pc, #152]	@ (8002e40 <HAL_GPIO_Init+0x334>)
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dac:	693b      	ldr	r3, [r7, #16]
 8002dae:	43db      	mvns	r3, r3
 8002db0:	69ba      	ldr	r2, [r7, #24]
 8002db2:	4013      	ands	r3, r2
 8002db4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d003      	beq.n	8002dca <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002dc2:	69ba      	ldr	r2, [r7, #24]
 8002dc4:	693b      	ldr	r3, [r7, #16]
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002dca:	4a1d      	ldr	r2, [pc, #116]	@ (8002e40 <HAL_GPIO_Init+0x334>)
 8002dcc:	69bb      	ldr	r3, [r7, #24]
 8002dce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002dd0:	4b1b      	ldr	r3, [pc, #108]	@ (8002e40 <HAL_GPIO_Init+0x334>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	43db      	mvns	r3, r3
 8002dda:	69ba      	ldr	r2, [r7, #24]
 8002ddc:	4013      	ands	r3, r2
 8002dde:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d003      	beq.n	8002df4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002dec:	69ba      	ldr	r2, [r7, #24]
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	4313      	orrs	r3, r2
 8002df2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002df4:	4a12      	ldr	r2, [pc, #72]	@ (8002e40 <HAL_GPIO_Init+0x334>)
 8002df6:	69bb      	ldr	r3, [r7, #24]
 8002df8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002dfa:	69fb      	ldr	r3, [r7, #28]
 8002dfc:	3301      	adds	r3, #1
 8002dfe:	61fb      	str	r3, [r7, #28]
 8002e00:	69fb      	ldr	r3, [r7, #28]
 8002e02:	2b0f      	cmp	r3, #15
 8002e04:	f67f ae90 	bls.w	8002b28 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002e08:	bf00      	nop
 8002e0a:	bf00      	nop
 8002e0c:	3724      	adds	r7, #36	@ 0x24
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr
 8002e16:	bf00      	nop
 8002e18:	40023800 	.word	0x40023800
 8002e1c:	40013800 	.word	0x40013800
 8002e20:	40020000 	.word	0x40020000
 8002e24:	40020400 	.word	0x40020400
 8002e28:	40020800 	.word	0x40020800
 8002e2c:	40020c00 	.word	0x40020c00
 8002e30:	40021000 	.word	0x40021000
 8002e34:	40021400 	.word	0x40021400
 8002e38:	40021800 	.word	0x40021800
 8002e3c:	40021c00 	.word	0x40021c00
 8002e40:	40013c00 	.word	0x40013c00

08002e44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b083      	sub	sp, #12
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
 8002e4c:	460b      	mov	r3, r1
 8002e4e:	807b      	strh	r3, [r7, #2]
 8002e50:	4613      	mov	r3, r2
 8002e52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e54:	787b      	ldrb	r3, [r7, #1]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d003      	beq.n	8002e62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e5a:	887a      	ldrh	r2, [r7, #2]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e60:	e003      	b.n	8002e6a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e62:	887b      	ldrh	r3, [r7, #2]
 8002e64:	041a      	lsls	r2, r3, #16
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	619a      	str	r2, [r3, #24]
}
 8002e6a:	bf00      	nop
 8002e6c:	370c      	adds	r7, #12
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr

08002e76 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002e76:	b580      	push	{r7, lr}
 8002e78:	b086      	sub	sp, #24
 8002e7a:	af02      	add	r7, sp, #8
 8002e7c:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d101      	bne.n	8002e88 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e059      	b.n	8002f3c <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8002e94:	b2db      	uxtb	r3, r3
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d106      	bne.n	8002ea8 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	f009 fd02 	bl	800c8ac <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2203      	movs	r2, #3
 8002eac:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002eb6:	d102      	bne.n	8002ebe <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f006 fb0f 	bl	80094e6 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6818      	ldr	r0, [r3, #0]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	7c1a      	ldrb	r2, [r3, #16]
 8002ed0:	f88d 2000 	strb.w	r2, [sp]
 8002ed4:	3304      	adds	r3, #4
 8002ed6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002ed8:	f006 fa90 	bl	80093fc <USB_CoreInit>
 8002edc:	4603      	mov	r3, r0
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d005      	beq.n	8002eee <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2202      	movs	r2, #2
 8002ee6:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	e026      	b.n	8002f3c <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	2101      	movs	r1, #1
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f006 fb07 	bl	8009508 <USB_SetCurrentMode>
 8002efa:	4603      	mov	r3, r0
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d005      	beq.n	8002f0c <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2202      	movs	r2, #2
 8002f04:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002f08:	2301      	movs	r3, #1
 8002f0a:	e017      	b.n	8002f3c <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6818      	ldr	r0, [r3, #0]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	7c1a      	ldrb	r2, [r3, #16]
 8002f14:	f88d 2000 	strb.w	r2, [sp]
 8002f18:	3304      	adds	r3, #4
 8002f1a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f1c:	f006 fcb0 	bl	8009880 <USB_HostInit>
 8002f20:	4603      	mov	r3, r0
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d005      	beq.n	8002f32 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2202      	movs	r2, #2
 8002f2a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e004      	b.n	8002f3c <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2201      	movs	r2, #1
 8002f36:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8002f3a:	2300      	movs	r3, #0
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	3710      	adds	r7, #16
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}

08002f44 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8002f44:	b590      	push	{r4, r7, lr}
 8002f46:	b08b      	sub	sp, #44	@ 0x2c
 8002f48:	af04      	add	r7, sp, #16
 8002f4a:	6078      	str	r0, [r7, #4]
 8002f4c:	4608      	mov	r0, r1
 8002f4e:	4611      	mov	r1, r2
 8002f50:	461a      	mov	r2, r3
 8002f52:	4603      	mov	r3, r0
 8002f54:	70fb      	strb	r3, [r7, #3]
 8002f56:	460b      	mov	r3, r1
 8002f58:	70bb      	strb	r3, [r7, #2]
 8002f5a:	4613      	mov	r3, r2
 8002f5c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8002f5e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8002f60:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002f68:	2b01      	cmp	r3, #1
 8002f6a:	d101      	bne.n	8002f70 <HAL_HCD_HC_Init+0x2c>
 8002f6c:	2302      	movs	r3, #2
 8002f6e:	e09d      	b.n	80030ac <HAL_HCD_HC_Init+0x168>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2201      	movs	r2, #1
 8002f74:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8002f78:	78fa      	ldrb	r2, [r7, #3]
 8002f7a:	6879      	ldr	r1, [r7, #4]
 8002f7c:	4613      	mov	r3, r2
 8002f7e:	011b      	lsls	r3, r3, #4
 8002f80:	1a9b      	subs	r3, r3, r2
 8002f82:	009b      	lsls	r3, r3, #2
 8002f84:	440b      	add	r3, r1
 8002f86:	3319      	adds	r3, #25
 8002f88:	2200      	movs	r2, #0
 8002f8a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002f8c:	78fa      	ldrb	r2, [r7, #3]
 8002f8e:	6879      	ldr	r1, [r7, #4]
 8002f90:	4613      	mov	r3, r2
 8002f92:	011b      	lsls	r3, r3, #4
 8002f94:	1a9b      	subs	r3, r3, r2
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	440b      	add	r3, r1
 8002f9a:	3314      	adds	r3, #20
 8002f9c:	787a      	ldrb	r2, [r7, #1]
 8002f9e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002fa0:	78fa      	ldrb	r2, [r7, #3]
 8002fa2:	6879      	ldr	r1, [r7, #4]
 8002fa4:	4613      	mov	r3, r2
 8002fa6:	011b      	lsls	r3, r3, #4
 8002fa8:	1a9b      	subs	r3, r3, r2
 8002faa:	009b      	lsls	r3, r3, #2
 8002fac:	440b      	add	r3, r1
 8002fae:	3315      	adds	r3, #21
 8002fb0:	78fa      	ldrb	r2, [r7, #3]
 8002fb2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002fb4:	78fa      	ldrb	r2, [r7, #3]
 8002fb6:	6879      	ldr	r1, [r7, #4]
 8002fb8:	4613      	mov	r3, r2
 8002fba:	011b      	lsls	r3, r3, #4
 8002fbc:	1a9b      	subs	r3, r3, r2
 8002fbe:	009b      	lsls	r3, r3, #2
 8002fc0:	440b      	add	r3, r1
 8002fc2:	3326      	adds	r3, #38	@ 0x26
 8002fc4:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8002fc8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002fca:	78fa      	ldrb	r2, [r7, #3]
 8002fcc:	78bb      	ldrb	r3, [r7, #2]
 8002fce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002fd2:	b2d8      	uxtb	r0, r3
 8002fd4:	6879      	ldr	r1, [r7, #4]
 8002fd6:	4613      	mov	r3, r2
 8002fd8:	011b      	lsls	r3, r3, #4
 8002fda:	1a9b      	subs	r3, r3, r2
 8002fdc:	009b      	lsls	r3, r3, #2
 8002fde:	440b      	add	r3, r1
 8002fe0:	3316      	adds	r3, #22
 8002fe2:	4602      	mov	r2, r0
 8002fe4:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8002fe6:	78fb      	ldrb	r3, [r7, #3]
 8002fe8:	4619      	mov	r1, r3
 8002fea:	6878      	ldr	r0, [r7, #4]
 8002fec:	f000 fba4 	bl	8003738 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8002ff0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	da0a      	bge.n	800300e <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002ff8:	78fa      	ldrb	r2, [r7, #3]
 8002ffa:	6879      	ldr	r1, [r7, #4]
 8002ffc:	4613      	mov	r3, r2
 8002ffe:	011b      	lsls	r3, r3, #4
 8003000:	1a9b      	subs	r3, r3, r2
 8003002:	009b      	lsls	r3, r3, #2
 8003004:	440b      	add	r3, r1
 8003006:	3317      	adds	r3, #23
 8003008:	2201      	movs	r2, #1
 800300a:	701a      	strb	r2, [r3, #0]
 800300c:	e009      	b.n	8003022 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800300e:	78fa      	ldrb	r2, [r7, #3]
 8003010:	6879      	ldr	r1, [r7, #4]
 8003012:	4613      	mov	r3, r2
 8003014:	011b      	lsls	r3, r3, #4
 8003016:	1a9b      	subs	r3, r3, r2
 8003018:	009b      	lsls	r3, r3, #2
 800301a:	440b      	add	r3, r1
 800301c:	3317      	adds	r3, #23
 800301e:	2200      	movs	r2, #0
 8003020:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4618      	mov	r0, r3
 8003028:	f006 fd8e 	bl	8009b48 <USB_GetHostSpeed>
 800302c:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 800302e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003032:	2b01      	cmp	r3, #1
 8003034:	d10b      	bne.n	800304e <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8003036:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800303a:	2b01      	cmp	r3, #1
 800303c:	d107      	bne.n	800304e <HAL_HCD_HC_Init+0x10a>
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d104      	bne.n	800304e <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	2bbc      	cmp	r3, #188	@ 0xbc
 8003048:	d901      	bls.n	800304e <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 800304a:	23bc      	movs	r3, #188	@ 0xbc
 800304c:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 800304e:	78fa      	ldrb	r2, [r7, #3]
 8003050:	6879      	ldr	r1, [r7, #4]
 8003052:	4613      	mov	r3, r2
 8003054:	011b      	lsls	r3, r3, #4
 8003056:	1a9b      	subs	r3, r3, r2
 8003058:	009b      	lsls	r3, r3, #2
 800305a:	440b      	add	r3, r1
 800305c:	3318      	adds	r3, #24
 800305e:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8003062:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8003064:	78fa      	ldrb	r2, [r7, #3]
 8003066:	697b      	ldr	r3, [r7, #20]
 8003068:	b298      	uxth	r0, r3
 800306a:	6879      	ldr	r1, [r7, #4]
 800306c:	4613      	mov	r3, r2
 800306e:	011b      	lsls	r3, r3, #4
 8003070:	1a9b      	subs	r3, r3, r2
 8003072:	009b      	lsls	r3, r3, #2
 8003074:	440b      	add	r3, r1
 8003076:	3328      	adds	r3, #40	@ 0x28
 8003078:	4602      	mov	r2, r0
 800307a:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6818      	ldr	r0, [r3, #0]
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	b29b      	uxth	r3, r3
 8003084:	787c      	ldrb	r4, [r7, #1]
 8003086:	78ba      	ldrb	r2, [r7, #2]
 8003088:	78f9      	ldrb	r1, [r7, #3]
 800308a:	9302      	str	r3, [sp, #8]
 800308c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003090:	9301      	str	r3, [sp, #4]
 8003092:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003096:	9300      	str	r3, [sp, #0]
 8003098:	4623      	mov	r3, r4
 800309a:	f006 fd7d 	bl	8009b98 <USB_HC_Init>
 800309e:	4603      	mov	r3, r0
 80030a0:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2200      	movs	r2, #0
 80030a6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80030aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	371c      	adds	r7, #28
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd90      	pop	{r4, r7, pc}

080030b4 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b082      	sub	sp, #8
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
 80030bc:	4608      	mov	r0, r1
 80030be:	4611      	mov	r1, r2
 80030c0:	461a      	mov	r2, r3
 80030c2:	4603      	mov	r3, r0
 80030c4:	70fb      	strb	r3, [r7, #3]
 80030c6:	460b      	mov	r3, r1
 80030c8:	70bb      	strb	r3, [r7, #2]
 80030ca:	4613      	mov	r3, r2
 80030cc:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80030ce:	78fa      	ldrb	r2, [r7, #3]
 80030d0:	6879      	ldr	r1, [r7, #4]
 80030d2:	4613      	mov	r3, r2
 80030d4:	011b      	lsls	r3, r3, #4
 80030d6:	1a9b      	subs	r3, r3, r2
 80030d8:	009b      	lsls	r3, r3, #2
 80030da:	440b      	add	r3, r1
 80030dc:	3317      	adds	r3, #23
 80030de:	78ba      	ldrb	r2, [r7, #2]
 80030e0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80030e2:	78fa      	ldrb	r2, [r7, #3]
 80030e4:	6879      	ldr	r1, [r7, #4]
 80030e6:	4613      	mov	r3, r2
 80030e8:	011b      	lsls	r3, r3, #4
 80030ea:	1a9b      	subs	r3, r3, r2
 80030ec:	009b      	lsls	r3, r3, #2
 80030ee:	440b      	add	r3, r1
 80030f0:	3326      	adds	r3, #38	@ 0x26
 80030f2:	787a      	ldrb	r2, [r7, #1]
 80030f4:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80030f6:	7c3b      	ldrb	r3, [r7, #16]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d114      	bne.n	8003126 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80030fc:	78fa      	ldrb	r2, [r7, #3]
 80030fe:	6879      	ldr	r1, [r7, #4]
 8003100:	4613      	mov	r3, r2
 8003102:	011b      	lsls	r3, r3, #4
 8003104:	1a9b      	subs	r3, r3, r2
 8003106:	009b      	lsls	r3, r3, #2
 8003108:	440b      	add	r3, r1
 800310a:	332a      	adds	r3, #42	@ 0x2a
 800310c:	2203      	movs	r2, #3
 800310e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8003110:	78fa      	ldrb	r2, [r7, #3]
 8003112:	6879      	ldr	r1, [r7, #4]
 8003114:	4613      	mov	r3, r2
 8003116:	011b      	lsls	r3, r3, #4
 8003118:	1a9b      	subs	r3, r3, r2
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	440b      	add	r3, r1
 800311e:	3319      	adds	r3, #25
 8003120:	7f3a      	ldrb	r2, [r7, #28]
 8003122:	701a      	strb	r2, [r3, #0]
 8003124:	e009      	b.n	800313a <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003126:	78fa      	ldrb	r2, [r7, #3]
 8003128:	6879      	ldr	r1, [r7, #4]
 800312a:	4613      	mov	r3, r2
 800312c:	011b      	lsls	r3, r3, #4
 800312e:	1a9b      	subs	r3, r3, r2
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	440b      	add	r3, r1
 8003134:	332a      	adds	r3, #42	@ 0x2a
 8003136:	2202      	movs	r2, #2
 8003138:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800313a:	787b      	ldrb	r3, [r7, #1]
 800313c:	2b03      	cmp	r3, #3
 800313e:	f200 8102 	bhi.w	8003346 <HAL_HCD_HC_SubmitRequest+0x292>
 8003142:	a201      	add	r2, pc, #4	@ (adr r2, 8003148 <HAL_HCD_HC_SubmitRequest+0x94>)
 8003144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003148:	08003159 	.word	0x08003159
 800314c:	08003331 	.word	0x08003331
 8003150:	0800321d 	.word	0x0800321d
 8003154:	080032a7 	.word	0x080032a7
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8003158:	7c3b      	ldrb	r3, [r7, #16]
 800315a:	2b01      	cmp	r3, #1
 800315c:	f040 80f5 	bne.w	800334a <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8003160:	78bb      	ldrb	r3, [r7, #2]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d12d      	bne.n	80031c2 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8003166:	8b3b      	ldrh	r3, [r7, #24]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d109      	bne.n	8003180 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 800316c:	78fa      	ldrb	r2, [r7, #3]
 800316e:	6879      	ldr	r1, [r7, #4]
 8003170:	4613      	mov	r3, r2
 8003172:	011b      	lsls	r3, r3, #4
 8003174:	1a9b      	subs	r3, r3, r2
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	440b      	add	r3, r1
 800317a:	333d      	adds	r3, #61	@ 0x3d
 800317c:	2201      	movs	r2, #1
 800317e:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8003180:	78fa      	ldrb	r2, [r7, #3]
 8003182:	6879      	ldr	r1, [r7, #4]
 8003184:	4613      	mov	r3, r2
 8003186:	011b      	lsls	r3, r3, #4
 8003188:	1a9b      	subs	r3, r3, r2
 800318a:	009b      	lsls	r3, r3, #2
 800318c:	440b      	add	r3, r1
 800318e:	333d      	adds	r3, #61	@ 0x3d
 8003190:	781b      	ldrb	r3, [r3, #0]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d10a      	bne.n	80031ac <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003196:	78fa      	ldrb	r2, [r7, #3]
 8003198:	6879      	ldr	r1, [r7, #4]
 800319a:	4613      	mov	r3, r2
 800319c:	011b      	lsls	r3, r3, #4
 800319e:	1a9b      	subs	r3, r3, r2
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	440b      	add	r3, r1
 80031a4:	332a      	adds	r3, #42	@ 0x2a
 80031a6:	2200      	movs	r2, #0
 80031a8:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 80031aa:	e0ce      	b.n	800334a <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80031ac:	78fa      	ldrb	r2, [r7, #3]
 80031ae:	6879      	ldr	r1, [r7, #4]
 80031b0:	4613      	mov	r3, r2
 80031b2:	011b      	lsls	r3, r3, #4
 80031b4:	1a9b      	subs	r3, r3, r2
 80031b6:	009b      	lsls	r3, r3, #2
 80031b8:	440b      	add	r3, r1
 80031ba:	332a      	adds	r3, #42	@ 0x2a
 80031bc:	2202      	movs	r2, #2
 80031be:	701a      	strb	r2, [r3, #0]
      break;
 80031c0:	e0c3      	b.n	800334a <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 80031c2:	78fa      	ldrb	r2, [r7, #3]
 80031c4:	6879      	ldr	r1, [r7, #4]
 80031c6:	4613      	mov	r3, r2
 80031c8:	011b      	lsls	r3, r3, #4
 80031ca:	1a9b      	subs	r3, r3, r2
 80031cc:	009b      	lsls	r3, r3, #2
 80031ce:	440b      	add	r3, r1
 80031d0:	331a      	adds	r3, #26
 80031d2:	781b      	ldrb	r3, [r3, #0]
 80031d4:	2b01      	cmp	r3, #1
 80031d6:	f040 80b8 	bne.w	800334a <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 80031da:	78fa      	ldrb	r2, [r7, #3]
 80031dc:	6879      	ldr	r1, [r7, #4]
 80031de:	4613      	mov	r3, r2
 80031e0:	011b      	lsls	r3, r3, #4
 80031e2:	1a9b      	subs	r3, r3, r2
 80031e4:	009b      	lsls	r3, r3, #2
 80031e6:	440b      	add	r3, r1
 80031e8:	333c      	adds	r3, #60	@ 0x3c
 80031ea:	781b      	ldrb	r3, [r3, #0]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d10a      	bne.n	8003206 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80031f0:	78fa      	ldrb	r2, [r7, #3]
 80031f2:	6879      	ldr	r1, [r7, #4]
 80031f4:	4613      	mov	r3, r2
 80031f6:	011b      	lsls	r3, r3, #4
 80031f8:	1a9b      	subs	r3, r3, r2
 80031fa:	009b      	lsls	r3, r3, #2
 80031fc:	440b      	add	r3, r1
 80031fe:	332a      	adds	r3, #42	@ 0x2a
 8003200:	2200      	movs	r2, #0
 8003202:	701a      	strb	r2, [r3, #0]
      break;
 8003204:	e0a1      	b.n	800334a <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003206:	78fa      	ldrb	r2, [r7, #3]
 8003208:	6879      	ldr	r1, [r7, #4]
 800320a:	4613      	mov	r3, r2
 800320c:	011b      	lsls	r3, r3, #4
 800320e:	1a9b      	subs	r3, r3, r2
 8003210:	009b      	lsls	r3, r3, #2
 8003212:	440b      	add	r3, r1
 8003214:	332a      	adds	r3, #42	@ 0x2a
 8003216:	2202      	movs	r2, #2
 8003218:	701a      	strb	r2, [r3, #0]
      break;
 800321a:	e096      	b.n	800334a <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 800321c:	78bb      	ldrb	r3, [r7, #2]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d120      	bne.n	8003264 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003222:	78fa      	ldrb	r2, [r7, #3]
 8003224:	6879      	ldr	r1, [r7, #4]
 8003226:	4613      	mov	r3, r2
 8003228:	011b      	lsls	r3, r3, #4
 800322a:	1a9b      	subs	r3, r3, r2
 800322c:	009b      	lsls	r3, r3, #2
 800322e:	440b      	add	r3, r1
 8003230:	333d      	adds	r3, #61	@ 0x3d
 8003232:	781b      	ldrb	r3, [r3, #0]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d10a      	bne.n	800324e <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003238:	78fa      	ldrb	r2, [r7, #3]
 800323a:	6879      	ldr	r1, [r7, #4]
 800323c:	4613      	mov	r3, r2
 800323e:	011b      	lsls	r3, r3, #4
 8003240:	1a9b      	subs	r3, r3, r2
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	440b      	add	r3, r1
 8003246:	332a      	adds	r3, #42	@ 0x2a
 8003248:	2200      	movs	r2, #0
 800324a:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 800324c:	e07e      	b.n	800334c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800324e:	78fa      	ldrb	r2, [r7, #3]
 8003250:	6879      	ldr	r1, [r7, #4]
 8003252:	4613      	mov	r3, r2
 8003254:	011b      	lsls	r3, r3, #4
 8003256:	1a9b      	subs	r3, r3, r2
 8003258:	009b      	lsls	r3, r3, #2
 800325a:	440b      	add	r3, r1
 800325c:	332a      	adds	r3, #42	@ 0x2a
 800325e:	2202      	movs	r2, #2
 8003260:	701a      	strb	r2, [r3, #0]
      break;
 8003262:	e073      	b.n	800334c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003264:	78fa      	ldrb	r2, [r7, #3]
 8003266:	6879      	ldr	r1, [r7, #4]
 8003268:	4613      	mov	r3, r2
 800326a:	011b      	lsls	r3, r3, #4
 800326c:	1a9b      	subs	r3, r3, r2
 800326e:	009b      	lsls	r3, r3, #2
 8003270:	440b      	add	r3, r1
 8003272:	333c      	adds	r3, #60	@ 0x3c
 8003274:	781b      	ldrb	r3, [r3, #0]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d10a      	bne.n	8003290 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800327a:	78fa      	ldrb	r2, [r7, #3]
 800327c:	6879      	ldr	r1, [r7, #4]
 800327e:	4613      	mov	r3, r2
 8003280:	011b      	lsls	r3, r3, #4
 8003282:	1a9b      	subs	r3, r3, r2
 8003284:	009b      	lsls	r3, r3, #2
 8003286:	440b      	add	r3, r1
 8003288:	332a      	adds	r3, #42	@ 0x2a
 800328a:	2200      	movs	r2, #0
 800328c:	701a      	strb	r2, [r3, #0]
      break;
 800328e:	e05d      	b.n	800334c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003290:	78fa      	ldrb	r2, [r7, #3]
 8003292:	6879      	ldr	r1, [r7, #4]
 8003294:	4613      	mov	r3, r2
 8003296:	011b      	lsls	r3, r3, #4
 8003298:	1a9b      	subs	r3, r3, r2
 800329a:	009b      	lsls	r3, r3, #2
 800329c:	440b      	add	r3, r1
 800329e:	332a      	adds	r3, #42	@ 0x2a
 80032a0:	2202      	movs	r2, #2
 80032a2:	701a      	strb	r2, [r3, #0]
      break;
 80032a4:	e052      	b.n	800334c <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80032a6:	78bb      	ldrb	r3, [r7, #2]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d120      	bne.n	80032ee <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80032ac:	78fa      	ldrb	r2, [r7, #3]
 80032ae:	6879      	ldr	r1, [r7, #4]
 80032b0:	4613      	mov	r3, r2
 80032b2:	011b      	lsls	r3, r3, #4
 80032b4:	1a9b      	subs	r3, r3, r2
 80032b6:	009b      	lsls	r3, r3, #2
 80032b8:	440b      	add	r3, r1
 80032ba:	333d      	adds	r3, #61	@ 0x3d
 80032bc:	781b      	ldrb	r3, [r3, #0]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d10a      	bne.n	80032d8 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80032c2:	78fa      	ldrb	r2, [r7, #3]
 80032c4:	6879      	ldr	r1, [r7, #4]
 80032c6:	4613      	mov	r3, r2
 80032c8:	011b      	lsls	r3, r3, #4
 80032ca:	1a9b      	subs	r3, r3, r2
 80032cc:	009b      	lsls	r3, r3, #2
 80032ce:	440b      	add	r3, r1
 80032d0:	332a      	adds	r3, #42	@ 0x2a
 80032d2:	2200      	movs	r2, #0
 80032d4:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80032d6:	e039      	b.n	800334c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80032d8:	78fa      	ldrb	r2, [r7, #3]
 80032da:	6879      	ldr	r1, [r7, #4]
 80032dc:	4613      	mov	r3, r2
 80032de:	011b      	lsls	r3, r3, #4
 80032e0:	1a9b      	subs	r3, r3, r2
 80032e2:	009b      	lsls	r3, r3, #2
 80032e4:	440b      	add	r3, r1
 80032e6:	332a      	adds	r3, #42	@ 0x2a
 80032e8:	2202      	movs	r2, #2
 80032ea:	701a      	strb	r2, [r3, #0]
      break;
 80032ec:	e02e      	b.n	800334c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80032ee:	78fa      	ldrb	r2, [r7, #3]
 80032f0:	6879      	ldr	r1, [r7, #4]
 80032f2:	4613      	mov	r3, r2
 80032f4:	011b      	lsls	r3, r3, #4
 80032f6:	1a9b      	subs	r3, r3, r2
 80032f8:	009b      	lsls	r3, r3, #2
 80032fa:	440b      	add	r3, r1
 80032fc:	333c      	adds	r3, #60	@ 0x3c
 80032fe:	781b      	ldrb	r3, [r3, #0]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d10a      	bne.n	800331a <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003304:	78fa      	ldrb	r2, [r7, #3]
 8003306:	6879      	ldr	r1, [r7, #4]
 8003308:	4613      	mov	r3, r2
 800330a:	011b      	lsls	r3, r3, #4
 800330c:	1a9b      	subs	r3, r3, r2
 800330e:	009b      	lsls	r3, r3, #2
 8003310:	440b      	add	r3, r1
 8003312:	332a      	adds	r3, #42	@ 0x2a
 8003314:	2200      	movs	r2, #0
 8003316:	701a      	strb	r2, [r3, #0]
      break;
 8003318:	e018      	b.n	800334c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800331a:	78fa      	ldrb	r2, [r7, #3]
 800331c:	6879      	ldr	r1, [r7, #4]
 800331e:	4613      	mov	r3, r2
 8003320:	011b      	lsls	r3, r3, #4
 8003322:	1a9b      	subs	r3, r3, r2
 8003324:	009b      	lsls	r3, r3, #2
 8003326:	440b      	add	r3, r1
 8003328:	332a      	adds	r3, #42	@ 0x2a
 800332a:	2202      	movs	r2, #2
 800332c:	701a      	strb	r2, [r3, #0]
      break;
 800332e:	e00d      	b.n	800334c <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003330:	78fa      	ldrb	r2, [r7, #3]
 8003332:	6879      	ldr	r1, [r7, #4]
 8003334:	4613      	mov	r3, r2
 8003336:	011b      	lsls	r3, r3, #4
 8003338:	1a9b      	subs	r3, r3, r2
 800333a:	009b      	lsls	r3, r3, #2
 800333c:	440b      	add	r3, r1
 800333e:	332a      	adds	r3, #42	@ 0x2a
 8003340:	2200      	movs	r2, #0
 8003342:	701a      	strb	r2, [r3, #0]
      break;
 8003344:	e002      	b.n	800334c <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8003346:	bf00      	nop
 8003348:	e000      	b.n	800334c <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 800334a:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800334c:	78fa      	ldrb	r2, [r7, #3]
 800334e:	6879      	ldr	r1, [r7, #4]
 8003350:	4613      	mov	r3, r2
 8003352:	011b      	lsls	r3, r3, #4
 8003354:	1a9b      	subs	r3, r3, r2
 8003356:	009b      	lsls	r3, r3, #2
 8003358:	440b      	add	r3, r1
 800335a:	332c      	adds	r3, #44	@ 0x2c
 800335c:	697a      	ldr	r2, [r7, #20]
 800335e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003360:	78fa      	ldrb	r2, [r7, #3]
 8003362:	8b39      	ldrh	r1, [r7, #24]
 8003364:	6878      	ldr	r0, [r7, #4]
 8003366:	4613      	mov	r3, r2
 8003368:	011b      	lsls	r3, r3, #4
 800336a:	1a9b      	subs	r3, r3, r2
 800336c:	009b      	lsls	r3, r3, #2
 800336e:	4403      	add	r3, r0
 8003370:	3334      	adds	r3, #52	@ 0x34
 8003372:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8003374:	78fa      	ldrb	r2, [r7, #3]
 8003376:	6879      	ldr	r1, [r7, #4]
 8003378:	4613      	mov	r3, r2
 800337a:	011b      	lsls	r3, r3, #4
 800337c:	1a9b      	subs	r3, r3, r2
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	440b      	add	r3, r1
 8003382:	334c      	adds	r3, #76	@ 0x4c
 8003384:	2200      	movs	r2, #0
 8003386:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003388:	78fa      	ldrb	r2, [r7, #3]
 800338a:	6879      	ldr	r1, [r7, #4]
 800338c:	4613      	mov	r3, r2
 800338e:	011b      	lsls	r3, r3, #4
 8003390:	1a9b      	subs	r3, r3, r2
 8003392:	009b      	lsls	r3, r3, #2
 8003394:	440b      	add	r3, r1
 8003396:	3338      	adds	r3, #56	@ 0x38
 8003398:	2200      	movs	r2, #0
 800339a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800339c:	78fa      	ldrb	r2, [r7, #3]
 800339e:	6879      	ldr	r1, [r7, #4]
 80033a0:	4613      	mov	r3, r2
 80033a2:	011b      	lsls	r3, r3, #4
 80033a4:	1a9b      	subs	r3, r3, r2
 80033a6:	009b      	lsls	r3, r3, #2
 80033a8:	440b      	add	r3, r1
 80033aa:	3315      	adds	r3, #21
 80033ac:	78fa      	ldrb	r2, [r7, #3]
 80033ae:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80033b0:	78fa      	ldrb	r2, [r7, #3]
 80033b2:	6879      	ldr	r1, [r7, #4]
 80033b4:	4613      	mov	r3, r2
 80033b6:	011b      	lsls	r3, r3, #4
 80033b8:	1a9b      	subs	r3, r3, r2
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	440b      	add	r3, r1
 80033be:	334d      	adds	r3, #77	@ 0x4d
 80033c0:	2200      	movs	r2, #0
 80033c2:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6818      	ldr	r0, [r3, #0]
 80033c8:	78fa      	ldrb	r2, [r7, #3]
 80033ca:	4613      	mov	r3, r2
 80033cc:	011b      	lsls	r3, r3, #4
 80033ce:	1a9b      	subs	r3, r3, r2
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	3310      	adds	r3, #16
 80033d4:	687a      	ldr	r2, [r7, #4]
 80033d6:	4413      	add	r3, r2
 80033d8:	1d19      	adds	r1, r3, #4
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	799b      	ldrb	r3, [r3, #6]
 80033de:	461a      	mov	r2, r3
 80033e0:	f006 fd06 	bl	8009df0 <USB_HC_StartXfer>
 80033e4:	4603      	mov	r3, r0
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3708      	adds	r7, #8
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop

080033f0 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b086      	sub	sp, #24
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80033fe:	693b      	ldr	r3, [r7, #16]
 8003400:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4618      	mov	r0, r3
 8003408:	f006 f9f4 	bl	80097f4 <USB_GetMode>
 800340c:	4603      	mov	r3, r0
 800340e:	2b01      	cmp	r3, #1
 8003410:	f040 80fb 	bne.w	800360a <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4618      	mov	r0, r3
 800341a:	f006 f9b7 	bl	800978c <USB_ReadInterrupts>
 800341e:	4603      	mov	r3, r0
 8003420:	2b00      	cmp	r3, #0
 8003422:	f000 80f1 	beq.w	8003608 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4618      	mov	r0, r3
 800342c:	f006 f9ae 	bl	800978c <USB_ReadInterrupts>
 8003430:	4603      	mov	r3, r0
 8003432:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003436:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800343a:	d104      	bne.n	8003446 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8003444:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4618      	mov	r0, r3
 800344c:	f006 f99e 	bl	800978c <USB_ReadInterrupts>
 8003450:	4603      	mov	r3, r0
 8003452:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003456:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800345a:	d104      	bne.n	8003466 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003464:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4618      	mov	r0, r3
 800346c:	f006 f98e 	bl	800978c <USB_ReadInterrupts>
 8003470:	4603      	mov	r3, r0
 8003472:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003476:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800347a:	d104      	bne.n	8003486 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003484:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4618      	mov	r0, r3
 800348c:	f006 f97e 	bl	800978c <USB_ReadInterrupts>
 8003490:	4603      	mov	r3, r0
 8003492:	f003 0302 	and.w	r3, r3, #2
 8003496:	2b02      	cmp	r3, #2
 8003498:	d103      	bne.n	80034a2 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	2202      	movs	r2, #2
 80034a0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4618      	mov	r0, r3
 80034a8:	f006 f970 	bl	800978c <USB_ReadInterrupts>
 80034ac:	4603      	mov	r3, r0
 80034ae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80034b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80034b6:	d120      	bne.n	80034fa <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80034c0:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f003 0301 	and.w	r3, r3, #1
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d113      	bne.n	80034fa <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80034d2:	2110      	movs	r1, #16
 80034d4:	6938      	ldr	r0, [r7, #16]
 80034d6:	f006 f863 	bl	80095a0 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80034da:	6938      	ldr	r0, [r7, #16]
 80034dc:	f006 f892 	bl	8009604 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	7a5b      	ldrb	r3, [r3, #9]
 80034e4:	2b02      	cmp	r3, #2
 80034e6:	d105      	bne.n	80034f4 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	2101      	movs	r1, #1
 80034ee:	4618      	mov	r0, r3
 80034f0:	f006 fa8a 	bl	8009a08 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80034f4:	6878      	ldr	r0, [r7, #4]
 80034f6:	f009 fa57 	bl	800c9a8 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4618      	mov	r0, r3
 8003500:	f006 f944 	bl	800978c <USB_ReadInterrupts>
 8003504:	4603      	mov	r3, r0
 8003506:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800350a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800350e:	d102      	bne.n	8003516 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8003510:	6878      	ldr	r0, [r7, #4]
 8003512:	f001 fd4d 	bl	8004fb0 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4618      	mov	r0, r3
 800351c:	f006 f936 	bl	800978c <USB_ReadInterrupts>
 8003520:	4603      	mov	r3, r0
 8003522:	f003 0308 	and.w	r3, r3, #8
 8003526:	2b08      	cmp	r3, #8
 8003528:	d106      	bne.n	8003538 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800352a:	6878      	ldr	r0, [r7, #4]
 800352c:	f009 fa20 	bl	800c970 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	2208      	movs	r2, #8
 8003536:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4618      	mov	r0, r3
 800353e:	f006 f925 	bl	800978c <USB_ReadInterrupts>
 8003542:	4603      	mov	r3, r0
 8003544:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003548:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800354c:	d139      	bne.n	80035c2 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4618      	mov	r0, r3
 8003554:	f006 fec6 	bl	800a2e4 <USB_HC_ReadInterrupt>
 8003558:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800355a:	2300      	movs	r3, #0
 800355c:	617b      	str	r3, [r7, #20]
 800355e:	e025      	b.n	80035ac <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	f003 030f 	and.w	r3, r3, #15
 8003566:	68ba      	ldr	r2, [r7, #8]
 8003568:	fa22 f303 	lsr.w	r3, r2, r3
 800356c:	f003 0301 	and.w	r3, r3, #1
 8003570:	2b00      	cmp	r3, #0
 8003572:	d018      	beq.n	80035a6 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8003574:	697b      	ldr	r3, [r7, #20]
 8003576:	015a      	lsls	r2, r3, #5
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	4413      	add	r3, r2
 800357c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003586:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800358a:	d106      	bne.n	800359a <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	b2db      	uxtb	r3, r3
 8003590:	4619      	mov	r1, r3
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f000 f905 	bl	80037a2 <HCD_HC_IN_IRQHandler>
 8003598:	e005      	b.n	80035a6 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	b2db      	uxtb	r3, r3
 800359e:	4619      	mov	r1, r3
 80035a0:	6878      	ldr	r0, [r7, #4]
 80035a2:	f000 ff67 	bl	8004474 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	3301      	adds	r3, #1
 80035aa:	617b      	str	r3, [r7, #20]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	795b      	ldrb	r3, [r3, #5]
 80035b0:	461a      	mov	r2, r3
 80035b2:	697b      	ldr	r3, [r7, #20]
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d3d3      	bcc.n	8003560 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80035c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4618      	mov	r0, r3
 80035c8:	f006 f8e0 	bl	800978c <USB_ReadInterrupts>
 80035cc:	4603      	mov	r3, r0
 80035ce:	f003 0310 	and.w	r3, r3, #16
 80035d2:	2b10      	cmp	r3, #16
 80035d4:	d101      	bne.n	80035da <HAL_HCD_IRQHandler+0x1ea>
 80035d6:	2301      	movs	r3, #1
 80035d8:	e000      	b.n	80035dc <HAL_HCD_IRQHandler+0x1ec>
 80035da:	2300      	movs	r3, #0
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d014      	beq.n	800360a <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	699a      	ldr	r2, [r3, #24]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f022 0210 	bic.w	r2, r2, #16
 80035ee:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80035f0:	6878      	ldr	r0, [r7, #4]
 80035f2:	f001 fbfe 	bl	8004df2 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	699a      	ldr	r2, [r3, #24]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f042 0210 	orr.w	r2, r2, #16
 8003604:	619a      	str	r2, [r3, #24]
 8003606:	e000      	b.n	800360a <HAL_HCD_IRQHandler+0x21a>
      return;
 8003608:	bf00      	nop
    }
  }
}
 800360a:	3718      	adds	r7, #24
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}

08003610 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b082      	sub	sp, #8
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800361e:	2b01      	cmp	r3, #1
 8003620:	d101      	bne.n	8003626 <HAL_HCD_Start+0x16>
 8003622:	2302      	movs	r3, #2
 8003624:	e013      	b.n	800364e <HAL_HCD_Start+0x3e>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2201      	movs	r2, #1
 800362a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	2101      	movs	r1, #1
 8003634:	4618      	mov	r0, r3
 8003636:	f006 fa4e 	bl	8009ad6 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4618      	mov	r0, r3
 8003640:	f005 ff40 	bl	80094c4 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2200      	movs	r2, #0
 8003648:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800364c:	2300      	movs	r3, #0
}
 800364e:	4618      	mov	r0, r3
 8003650:	3708      	adds	r7, #8
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}

08003656 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003656:	b580      	push	{r7, lr}
 8003658:	b082      	sub	sp, #8
 800365a:	af00      	add	r7, sp, #0
 800365c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003664:	2b01      	cmp	r3, #1
 8003666:	d101      	bne.n	800366c <HAL_HCD_Stop+0x16>
 8003668:	2302      	movs	r3, #2
 800366a:	e00d      	b.n	8003688 <HAL_HCD_Stop+0x32>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2201      	movs	r2, #1
 8003670:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4618      	mov	r0, r3
 800367a:	f006 ffa1 	bl	800a5c0 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2200      	movs	r2, #0
 8003682:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8003686:	2300      	movs	r3, #0
}
 8003688:	4618      	mov	r0, r3
 800368a:	3708      	adds	r7, #8
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}

08003690 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b082      	sub	sp, #8
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4618      	mov	r0, r3
 800369e:	f006 f9f0 	bl	8009a82 <USB_ResetPort>
 80036a2:	4603      	mov	r3, r0
}
 80036a4:	4618      	mov	r0, r3
 80036a6:	3708      	adds	r7, #8
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bd80      	pop	{r7, pc}

080036ac <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b083      	sub	sp, #12
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
 80036b4:	460b      	mov	r3, r1
 80036b6:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80036b8:	78fa      	ldrb	r2, [r7, #3]
 80036ba:	6879      	ldr	r1, [r7, #4]
 80036bc:	4613      	mov	r3, r2
 80036be:	011b      	lsls	r3, r3, #4
 80036c0:	1a9b      	subs	r3, r3, r2
 80036c2:	009b      	lsls	r3, r3, #2
 80036c4:	440b      	add	r3, r1
 80036c6:	334c      	adds	r3, #76	@ 0x4c
 80036c8:	781b      	ldrb	r3, [r3, #0]
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	370c      	adds	r7, #12
 80036ce:	46bd      	mov	sp, r7
 80036d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d4:	4770      	bx	lr

080036d6 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80036d6:	b480      	push	{r7}
 80036d8:	b083      	sub	sp, #12
 80036da:	af00      	add	r7, sp, #0
 80036dc:	6078      	str	r0, [r7, #4]
 80036de:	460b      	mov	r3, r1
 80036e0:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80036e2:	78fa      	ldrb	r2, [r7, #3]
 80036e4:	6879      	ldr	r1, [r7, #4]
 80036e6:	4613      	mov	r3, r2
 80036e8:	011b      	lsls	r3, r3, #4
 80036ea:	1a9b      	subs	r3, r3, r2
 80036ec:	009b      	lsls	r3, r3, #2
 80036ee:	440b      	add	r3, r1
 80036f0:	3338      	adds	r3, #56	@ 0x38
 80036f2:	681b      	ldr	r3, [r3, #0]
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	370c      	adds	r7, #12
 80036f8:	46bd      	mov	sp, r7
 80036fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fe:	4770      	bx	lr

08003700 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b082      	sub	sp, #8
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4618      	mov	r0, r3
 800370e:	f006 fa32 	bl	8009b76 <USB_GetCurrentFrame>
 8003712:	4603      	mov	r3, r0
}
 8003714:	4618      	mov	r0, r3
 8003716:	3708      	adds	r7, #8
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}

0800371c <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b082      	sub	sp, #8
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4618      	mov	r0, r3
 800372a:	f006 fa0d 	bl	8009b48 <USB_GetHostSpeed>
 800372e:	4603      	mov	r3, r0
}
 8003730:	4618      	mov	r0, r3
 8003732:	3708      	adds	r7, #8
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}

08003738 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003738:	b480      	push	{r7}
 800373a:	b083      	sub	sp, #12
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
 8003740:	460b      	mov	r3, r1
 8003742:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8003744:	78fa      	ldrb	r2, [r7, #3]
 8003746:	6879      	ldr	r1, [r7, #4]
 8003748:	4613      	mov	r3, r2
 800374a:	011b      	lsls	r3, r3, #4
 800374c:	1a9b      	subs	r3, r3, r2
 800374e:	009b      	lsls	r3, r3, #2
 8003750:	440b      	add	r3, r1
 8003752:	331a      	adds	r3, #26
 8003754:	2200      	movs	r2, #0
 8003756:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8003758:	78fa      	ldrb	r2, [r7, #3]
 800375a:	6879      	ldr	r1, [r7, #4]
 800375c:	4613      	mov	r3, r2
 800375e:	011b      	lsls	r3, r3, #4
 8003760:	1a9b      	subs	r3, r3, r2
 8003762:	009b      	lsls	r3, r3, #2
 8003764:	440b      	add	r3, r1
 8003766:	331b      	adds	r3, #27
 8003768:	2200      	movs	r2, #0
 800376a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 800376c:	78fa      	ldrb	r2, [r7, #3]
 800376e:	6879      	ldr	r1, [r7, #4]
 8003770:	4613      	mov	r3, r2
 8003772:	011b      	lsls	r3, r3, #4
 8003774:	1a9b      	subs	r3, r3, r2
 8003776:	009b      	lsls	r3, r3, #2
 8003778:	440b      	add	r3, r1
 800377a:	3325      	adds	r3, #37	@ 0x25
 800377c:	2200      	movs	r2, #0
 800377e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8003780:	78fa      	ldrb	r2, [r7, #3]
 8003782:	6879      	ldr	r1, [r7, #4]
 8003784:	4613      	mov	r3, r2
 8003786:	011b      	lsls	r3, r3, #4
 8003788:	1a9b      	subs	r3, r3, r2
 800378a:	009b      	lsls	r3, r3, #2
 800378c:	440b      	add	r3, r1
 800378e:	3324      	adds	r3, #36	@ 0x24
 8003790:	2200      	movs	r2, #0
 8003792:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8003794:	2300      	movs	r3, #0
}
 8003796:	4618      	mov	r0, r3
 8003798:	370c      	adds	r7, #12
 800379a:	46bd      	mov	sp, r7
 800379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a0:	4770      	bx	lr

080037a2 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80037a2:	b580      	push	{r7, lr}
 80037a4:	b086      	sub	sp, #24
 80037a6:	af00      	add	r7, sp, #0
 80037a8:	6078      	str	r0, [r7, #4]
 80037aa:	460b      	mov	r3, r1
 80037ac:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	78fa      	ldrb	r2, [r7, #3]
 80037be:	4611      	mov	r1, r2
 80037c0:	4618      	mov	r0, r3
 80037c2:	f005 fff6 	bl	80097b2 <USB_ReadChInterrupts>
 80037c6:	4603      	mov	r3, r0
 80037c8:	f003 0304 	and.w	r3, r3, #4
 80037cc:	2b04      	cmp	r3, #4
 80037ce:	d11a      	bne.n	8003806 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80037d0:	78fb      	ldrb	r3, [r7, #3]
 80037d2:	015a      	lsls	r2, r3, #5
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	4413      	add	r3, r2
 80037d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037dc:	461a      	mov	r2, r3
 80037de:	2304      	movs	r3, #4
 80037e0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80037e2:	78fa      	ldrb	r2, [r7, #3]
 80037e4:	6879      	ldr	r1, [r7, #4]
 80037e6:	4613      	mov	r3, r2
 80037e8:	011b      	lsls	r3, r3, #4
 80037ea:	1a9b      	subs	r3, r3, r2
 80037ec:	009b      	lsls	r3, r3, #2
 80037ee:	440b      	add	r3, r1
 80037f0:	334d      	adds	r3, #77	@ 0x4d
 80037f2:	2207      	movs	r2, #7
 80037f4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	78fa      	ldrb	r2, [r7, #3]
 80037fc:	4611      	mov	r1, r2
 80037fe:	4618      	mov	r0, r3
 8003800:	f006 fd81 	bl	800a306 <USB_HC_Halt>
 8003804:	e09e      	b.n	8003944 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	78fa      	ldrb	r2, [r7, #3]
 800380c:	4611      	mov	r1, r2
 800380e:	4618      	mov	r0, r3
 8003810:	f005 ffcf 	bl	80097b2 <USB_ReadChInterrupts>
 8003814:	4603      	mov	r3, r0
 8003816:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800381a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800381e:	d11b      	bne.n	8003858 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8003820:	78fb      	ldrb	r3, [r7, #3]
 8003822:	015a      	lsls	r2, r3, #5
 8003824:	693b      	ldr	r3, [r7, #16]
 8003826:	4413      	add	r3, r2
 8003828:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800382c:	461a      	mov	r2, r3
 800382e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003832:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8003834:	78fa      	ldrb	r2, [r7, #3]
 8003836:	6879      	ldr	r1, [r7, #4]
 8003838:	4613      	mov	r3, r2
 800383a:	011b      	lsls	r3, r3, #4
 800383c:	1a9b      	subs	r3, r3, r2
 800383e:	009b      	lsls	r3, r3, #2
 8003840:	440b      	add	r3, r1
 8003842:	334d      	adds	r3, #77	@ 0x4d
 8003844:	2208      	movs	r2, #8
 8003846:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	78fa      	ldrb	r2, [r7, #3]
 800384e:	4611      	mov	r1, r2
 8003850:	4618      	mov	r0, r3
 8003852:	f006 fd58 	bl	800a306 <USB_HC_Halt>
 8003856:	e075      	b.n	8003944 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	78fa      	ldrb	r2, [r7, #3]
 800385e:	4611      	mov	r1, r2
 8003860:	4618      	mov	r0, r3
 8003862:	f005 ffa6 	bl	80097b2 <USB_ReadChInterrupts>
 8003866:	4603      	mov	r3, r0
 8003868:	f003 0308 	and.w	r3, r3, #8
 800386c:	2b08      	cmp	r3, #8
 800386e:	d11a      	bne.n	80038a6 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003870:	78fb      	ldrb	r3, [r7, #3]
 8003872:	015a      	lsls	r2, r3, #5
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	4413      	add	r3, r2
 8003878:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800387c:	461a      	mov	r2, r3
 800387e:	2308      	movs	r3, #8
 8003880:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003882:	78fa      	ldrb	r2, [r7, #3]
 8003884:	6879      	ldr	r1, [r7, #4]
 8003886:	4613      	mov	r3, r2
 8003888:	011b      	lsls	r3, r3, #4
 800388a:	1a9b      	subs	r3, r3, r2
 800388c:	009b      	lsls	r3, r3, #2
 800388e:	440b      	add	r3, r1
 8003890:	334d      	adds	r3, #77	@ 0x4d
 8003892:	2206      	movs	r2, #6
 8003894:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	78fa      	ldrb	r2, [r7, #3]
 800389c:	4611      	mov	r1, r2
 800389e:	4618      	mov	r0, r3
 80038a0:	f006 fd31 	bl	800a306 <USB_HC_Halt>
 80038a4:	e04e      	b.n	8003944 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	78fa      	ldrb	r2, [r7, #3]
 80038ac:	4611      	mov	r1, r2
 80038ae:	4618      	mov	r0, r3
 80038b0:	f005 ff7f 	bl	80097b2 <USB_ReadChInterrupts>
 80038b4:	4603      	mov	r3, r0
 80038b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038be:	d11b      	bne.n	80038f8 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80038c0:	78fb      	ldrb	r3, [r7, #3]
 80038c2:	015a      	lsls	r2, r3, #5
 80038c4:	693b      	ldr	r3, [r7, #16]
 80038c6:	4413      	add	r3, r2
 80038c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038cc:	461a      	mov	r2, r3
 80038ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80038d2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80038d4:	78fa      	ldrb	r2, [r7, #3]
 80038d6:	6879      	ldr	r1, [r7, #4]
 80038d8:	4613      	mov	r3, r2
 80038da:	011b      	lsls	r3, r3, #4
 80038dc:	1a9b      	subs	r3, r3, r2
 80038de:	009b      	lsls	r3, r3, #2
 80038e0:	440b      	add	r3, r1
 80038e2:	334d      	adds	r3, #77	@ 0x4d
 80038e4:	2209      	movs	r2, #9
 80038e6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	78fa      	ldrb	r2, [r7, #3]
 80038ee:	4611      	mov	r1, r2
 80038f0:	4618      	mov	r0, r3
 80038f2:	f006 fd08 	bl	800a306 <USB_HC_Halt>
 80038f6:	e025      	b.n	8003944 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	78fa      	ldrb	r2, [r7, #3]
 80038fe:	4611      	mov	r1, r2
 8003900:	4618      	mov	r0, r3
 8003902:	f005 ff56 	bl	80097b2 <USB_ReadChInterrupts>
 8003906:	4603      	mov	r3, r0
 8003908:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800390c:	2b80      	cmp	r3, #128	@ 0x80
 800390e:	d119      	bne.n	8003944 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003910:	78fb      	ldrb	r3, [r7, #3]
 8003912:	015a      	lsls	r2, r3, #5
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	4413      	add	r3, r2
 8003918:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800391c:	461a      	mov	r2, r3
 800391e:	2380      	movs	r3, #128	@ 0x80
 8003920:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003922:	78fa      	ldrb	r2, [r7, #3]
 8003924:	6879      	ldr	r1, [r7, #4]
 8003926:	4613      	mov	r3, r2
 8003928:	011b      	lsls	r3, r3, #4
 800392a:	1a9b      	subs	r3, r3, r2
 800392c:	009b      	lsls	r3, r3, #2
 800392e:	440b      	add	r3, r1
 8003930:	334d      	adds	r3, #77	@ 0x4d
 8003932:	2207      	movs	r2, #7
 8003934:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	78fa      	ldrb	r2, [r7, #3]
 800393c:	4611      	mov	r1, r2
 800393e:	4618      	mov	r0, r3
 8003940:	f006 fce1 	bl	800a306 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	78fa      	ldrb	r2, [r7, #3]
 800394a:	4611      	mov	r1, r2
 800394c:	4618      	mov	r0, r3
 800394e:	f005 ff30 	bl	80097b2 <USB_ReadChInterrupts>
 8003952:	4603      	mov	r3, r0
 8003954:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003958:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800395c:	d112      	bne.n	8003984 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	78fa      	ldrb	r2, [r7, #3]
 8003964:	4611      	mov	r1, r2
 8003966:	4618      	mov	r0, r3
 8003968:	f006 fccd 	bl	800a306 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 800396c:	78fb      	ldrb	r3, [r7, #3]
 800396e:	015a      	lsls	r2, r3, #5
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	4413      	add	r3, r2
 8003974:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003978:	461a      	mov	r2, r3
 800397a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800397e:	6093      	str	r3, [r2, #8]
 8003980:	f000 bd75 	b.w	800446e <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	78fa      	ldrb	r2, [r7, #3]
 800398a:	4611      	mov	r1, r2
 800398c:	4618      	mov	r0, r3
 800398e:	f005 ff10 	bl	80097b2 <USB_ReadChInterrupts>
 8003992:	4603      	mov	r3, r0
 8003994:	f003 0301 	and.w	r3, r3, #1
 8003998:	2b01      	cmp	r3, #1
 800399a:	f040 8128 	bne.w	8003bee <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800399e:	78fb      	ldrb	r3, [r7, #3]
 80039a0:	015a      	lsls	r2, r3, #5
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	4413      	add	r3, r2
 80039a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039aa:	461a      	mov	r2, r3
 80039ac:	2320      	movs	r3, #32
 80039ae:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80039b0:	78fa      	ldrb	r2, [r7, #3]
 80039b2:	6879      	ldr	r1, [r7, #4]
 80039b4:	4613      	mov	r3, r2
 80039b6:	011b      	lsls	r3, r3, #4
 80039b8:	1a9b      	subs	r3, r3, r2
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	440b      	add	r3, r1
 80039be:	331b      	adds	r3, #27
 80039c0:	781b      	ldrb	r3, [r3, #0]
 80039c2:	2b01      	cmp	r3, #1
 80039c4:	d119      	bne.n	80039fa <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80039c6:	78fa      	ldrb	r2, [r7, #3]
 80039c8:	6879      	ldr	r1, [r7, #4]
 80039ca:	4613      	mov	r3, r2
 80039cc:	011b      	lsls	r3, r3, #4
 80039ce:	1a9b      	subs	r3, r3, r2
 80039d0:	009b      	lsls	r3, r3, #2
 80039d2:	440b      	add	r3, r1
 80039d4:	331b      	adds	r3, #27
 80039d6:	2200      	movs	r2, #0
 80039d8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80039da:	78fb      	ldrb	r3, [r7, #3]
 80039dc:	015a      	lsls	r2, r3, #5
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	4413      	add	r3, r2
 80039e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	78fa      	ldrb	r2, [r7, #3]
 80039ea:	0151      	lsls	r1, r2, #5
 80039ec:	693a      	ldr	r2, [r7, #16]
 80039ee:	440a      	add	r2, r1
 80039f0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80039f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039f8:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	799b      	ldrb	r3, [r3, #6]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d01b      	beq.n	8003a3a <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003a02:	78fa      	ldrb	r2, [r7, #3]
 8003a04:	6879      	ldr	r1, [r7, #4]
 8003a06:	4613      	mov	r3, r2
 8003a08:	011b      	lsls	r3, r3, #4
 8003a0a:	1a9b      	subs	r3, r3, r2
 8003a0c:	009b      	lsls	r3, r3, #2
 8003a0e:	440b      	add	r3, r1
 8003a10:	3330      	adds	r3, #48	@ 0x30
 8003a12:	6819      	ldr	r1, [r3, #0]
 8003a14:	78fb      	ldrb	r3, [r7, #3]
 8003a16:	015a      	lsls	r2, r3, #5
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	4413      	add	r3, r2
 8003a1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a20:	691b      	ldr	r3, [r3, #16]
 8003a22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a26:	78fa      	ldrb	r2, [r7, #3]
 8003a28:	1ac9      	subs	r1, r1, r3
 8003a2a:	6878      	ldr	r0, [r7, #4]
 8003a2c:	4613      	mov	r3, r2
 8003a2e:	011b      	lsls	r3, r3, #4
 8003a30:	1a9b      	subs	r3, r3, r2
 8003a32:	009b      	lsls	r3, r3, #2
 8003a34:	4403      	add	r3, r0
 8003a36:	3338      	adds	r3, #56	@ 0x38
 8003a38:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8003a3a:	78fa      	ldrb	r2, [r7, #3]
 8003a3c:	6879      	ldr	r1, [r7, #4]
 8003a3e:	4613      	mov	r3, r2
 8003a40:	011b      	lsls	r3, r3, #4
 8003a42:	1a9b      	subs	r3, r3, r2
 8003a44:	009b      	lsls	r3, r3, #2
 8003a46:	440b      	add	r3, r1
 8003a48:	334d      	adds	r3, #77	@ 0x4d
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8003a4e:	78fa      	ldrb	r2, [r7, #3]
 8003a50:	6879      	ldr	r1, [r7, #4]
 8003a52:	4613      	mov	r3, r2
 8003a54:	011b      	lsls	r3, r3, #4
 8003a56:	1a9b      	subs	r3, r3, r2
 8003a58:	009b      	lsls	r3, r3, #2
 8003a5a:	440b      	add	r3, r1
 8003a5c:	3344      	adds	r3, #68	@ 0x44
 8003a5e:	2200      	movs	r2, #0
 8003a60:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003a62:	78fb      	ldrb	r3, [r7, #3]
 8003a64:	015a      	lsls	r2, r3, #5
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	4413      	add	r3, r2
 8003a6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a6e:	461a      	mov	r2, r3
 8003a70:	2301      	movs	r3, #1
 8003a72:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003a74:	78fa      	ldrb	r2, [r7, #3]
 8003a76:	6879      	ldr	r1, [r7, #4]
 8003a78:	4613      	mov	r3, r2
 8003a7a:	011b      	lsls	r3, r3, #4
 8003a7c:	1a9b      	subs	r3, r3, r2
 8003a7e:	009b      	lsls	r3, r3, #2
 8003a80:	440b      	add	r3, r1
 8003a82:	3326      	adds	r3, #38	@ 0x26
 8003a84:	781b      	ldrb	r3, [r3, #0]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d00a      	beq.n	8003aa0 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003a8a:	78fa      	ldrb	r2, [r7, #3]
 8003a8c:	6879      	ldr	r1, [r7, #4]
 8003a8e:	4613      	mov	r3, r2
 8003a90:	011b      	lsls	r3, r3, #4
 8003a92:	1a9b      	subs	r3, r3, r2
 8003a94:	009b      	lsls	r3, r3, #2
 8003a96:	440b      	add	r3, r1
 8003a98:	3326      	adds	r3, #38	@ 0x26
 8003a9a:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003a9c:	2b02      	cmp	r3, #2
 8003a9e:	d110      	bne.n	8003ac2 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	78fa      	ldrb	r2, [r7, #3]
 8003aa6:	4611      	mov	r1, r2
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f006 fc2c 	bl	800a306 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003aae:	78fb      	ldrb	r3, [r7, #3]
 8003ab0:	015a      	lsls	r2, r3, #5
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	4413      	add	r3, r2
 8003ab6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003aba:	461a      	mov	r2, r3
 8003abc:	2310      	movs	r3, #16
 8003abe:	6093      	str	r3, [r2, #8]
 8003ac0:	e03d      	b.n	8003b3e <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003ac2:	78fa      	ldrb	r2, [r7, #3]
 8003ac4:	6879      	ldr	r1, [r7, #4]
 8003ac6:	4613      	mov	r3, r2
 8003ac8:	011b      	lsls	r3, r3, #4
 8003aca:	1a9b      	subs	r3, r3, r2
 8003acc:	009b      	lsls	r3, r3, #2
 8003ace:	440b      	add	r3, r1
 8003ad0:	3326      	adds	r3, #38	@ 0x26
 8003ad2:	781b      	ldrb	r3, [r3, #0]
 8003ad4:	2b03      	cmp	r3, #3
 8003ad6:	d00a      	beq.n	8003aee <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8003ad8:	78fa      	ldrb	r2, [r7, #3]
 8003ada:	6879      	ldr	r1, [r7, #4]
 8003adc:	4613      	mov	r3, r2
 8003ade:	011b      	lsls	r3, r3, #4
 8003ae0:	1a9b      	subs	r3, r3, r2
 8003ae2:	009b      	lsls	r3, r3, #2
 8003ae4:	440b      	add	r3, r1
 8003ae6:	3326      	adds	r3, #38	@ 0x26
 8003ae8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d127      	bne.n	8003b3e <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003aee:	78fb      	ldrb	r3, [r7, #3]
 8003af0:	015a      	lsls	r2, r3, #5
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	4413      	add	r3, r2
 8003af6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	78fa      	ldrb	r2, [r7, #3]
 8003afe:	0151      	lsls	r1, r2, #5
 8003b00:	693a      	ldr	r2, [r7, #16]
 8003b02:	440a      	add	r2, r1
 8003b04:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003b08:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003b0c:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003b0e:	78fa      	ldrb	r2, [r7, #3]
 8003b10:	6879      	ldr	r1, [r7, #4]
 8003b12:	4613      	mov	r3, r2
 8003b14:	011b      	lsls	r3, r3, #4
 8003b16:	1a9b      	subs	r3, r3, r2
 8003b18:	009b      	lsls	r3, r3, #2
 8003b1a:	440b      	add	r3, r1
 8003b1c:	334c      	adds	r3, #76	@ 0x4c
 8003b1e:	2201      	movs	r2, #1
 8003b20:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003b22:	78fa      	ldrb	r2, [r7, #3]
 8003b24:	6879      	ldr	r1, [r7, #4]
 8003b26:	4613      	mov	r3, r2
 8003b28:	011b      	lsls	r3, r3, #4
 8003b2a:	1a9b      	subs	r3, r3, r2
 8003b2c:	009b      	lsls	r3, r3, #2
 8003b2e:	440b      	add	r3, r1
 8003b30:	334c      	adds	r3, #76	@ 0x4c
 8003b32:	781a      	ldrb	r2, [r3, #0]
 8003b34:	78fb      	ldrb	r3, [r7, #3]
 8003b36:	4619      	mov	r1, r3
 8003b38:	6878      	ldr	r0, [r7, #4]
 8003b3a:	f008 ff43 	bl	800c9c4 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	799b      	ldrb	r3, [r3, #6]
 8003b42:	2b01      	cmp	r3, #1
 8003b44:	d13b      	bne.n	8003bbe <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8003b46:	78fa      	ldrb	r2, [r7, #3]
 8003b48:	6879      	ldr	r1, [r7, #4]
 8003b4a:	4613      	mov	r3, r2
 8003b4c:	011b      	lsls	r3, r3, #4
 8003b4e:	1a9b      	subs	r3, r3, r2
 8003b50:	009b      	lsls	r3, r3, #2
 8003b52:	440b      	add	r3, r1
 8003b54:	3338      	adds	r3, #56	@ 0x38
 8003b56:	6819      	ldr	r1, [r3, #0]
 8003b58:	78fa      	ldrb	r2, [r7, #3]
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	4613      	mov	r3, r2
 8003b5e:	011b      	lsls	r3, r3, #4
 8003b60:	1a9b      	subs	r3, r3, r2
 8003b62:	009b      	lsls	r3, r3, #2
 8003b64:	4403      	add	r3, r0
 8003b66:	3328      	adds	r3, #40	@ 0x28
 8003b68:	881b      	ldrh	r3, [r3, #0]
 8003b6a:	440b      	add	r3, r1
 8003b6c:	1e59      	subs	r1, r3, #1
 8003b6e:	78fa      	ldrb	r2, [r7, #3]
 8003b70:	6878      	ldr	r0, [r7, #4]
 8003b72:	4613      	mov	r3, r2
 8003b74:	011b      	lsls	r3, r3, #4
 8003b76:	1a9b      	subs	r3, r3, r2
 8003b78:	009b      	lsls	r3, r3, #2
 8003b7a:	4403      	add	r3, r0
 8003b7c:	3328      	adds	r3, #40	@ 0x28
 8003b7e:	881b      	ldrh	r3, [r3, #0]
 8003b80:	fbb1 f3f3 	udiv	r3, r1, r3
 8003b84:	f003 0301 	and.w	r3, r3, #1
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	f000 8470 	beq.w	800446e <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8003b8e:	78fa      	ldrb	r2, [r7, #3]
 8003b90:	6879      	ldr	r1, [r7, #4]
 8003b92:	4613      	mov	r3, r2
 8003b94:	011b      	lsls	r3, r3, #4
 8003b96:	1a9b      	subs	r3, r3, r2
 8003b98:	009b      	lsls	r3, r3, #2
 8003b9a:	440b      	add	r3, r1
 8003b9c:	333c      	adds	r3, #60	@ 0x3c
 8003b9e:	781b      	ldrb	r3, [r3, #0]
 8003ba0:	78fa      	ldrb	r2, [r7, #3]
 8003ba2:	f083 0301 	eor.w	r3, r3, #1
 8003ba6:	b2d8      	uxtb	r0, r3
 8003ba8:	6879      	ldr	r1, [r7, #4]
 8003baa:	4613      	mov	r3, r2
 8003bac:	011b      	lsls	r3, r3, #4
 8003bae:	1a9b      	subs	r3, r3, r2
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	440b      	add	r3, r1
 8003bb4:	333c      	adds	r3, #60	@ 0x3c
 8003bb6:	4602      	mov	r2, r0
 8003bb8:	701a      	strb	r2, [r3, #0]
 8003bba:	f000 bc58 	b.w	800446e <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8003bbe:	78fa      	ldrb	r2, [r7, #3]
 8003bc0:	6879      	ldr	r1, [r7, #4]
 8003bc2:	4613      	mov	r3, r2
 8003bc4:	011b      	lsls	r3, r3, #4
 8003bc6:	1a9b      	subs	r3, r3, r2
 8003bc8:	009b      	lsls	r3, r3, #2
 8003bca:	440b      	add	r3, r1
 8003bcc:	333c      	adds	r3, #60	@ 0x3c
 8003bce:	781b      	ldrb	r3, [r3, #0]
 8003bd0:	78fa      	ldrb	r2, [r7, #3]
 8003bd2:	f083 0301 	eor.w	r3, r3, #1
 8003bd6:	b2d8      	uxtb	r0, r3
 8003bd8:	6879      	ldr	r1, [r7, #4]
 8003bda:	4613      	mov	r3, r2
 8003bdc:	011b      	lsls	r3, r3, #4
 8003bde:	1a9b      	subs	r3, r3, r2
 8003be0:	009b      	lsls	r3, r3, #2
 8003be2:	440b      	add	r3, r1
 8003be4:	333c      	adds	r3, #60	@ 0x3c
 8003be6:	4602      	mov	r2, r0
 8003be8:	701a      	strb	r2, [r3, #0]
 8003bea:	f000 bc40 	b.w	800446e <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	78fa      	ldrb	r2, [r7, #3]
 8003bf4:	4611      	mov	r1, r2
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f005 fddb 	bl	80097b2 <USB_ReadChInterrupts>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	f003 0320 	and.w	r3, r3, #32
 8003c02:	2b20      	cmp	r3, #32
 8003c04:	d131      	bne.n	8003c6a <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003c06:	78fb      	ldrb	r3, [r7, #3]
 8003c08:	015a      	lsls	r2, r3, #5
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	4413      	add	r3, r2
 8003c0e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c12:	461a      	mov	r2, r3
 8003c14:	2320      	movs	r3, #32
 8003c16:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8003c18:	78fa      	ldrb	r2, [r7, #3]
 8003c1a:	6879      	ldr	r1, [r7, #4]
 8003c1c:	4613      	mov	r3, r2
 8003c1e:	011b      	lsls	r3, r3, #4
 8003c20:	1a9b      	subs	r3, r3, r2
 8003c22:	009b      	lsls	r3, r3, #2
 8003c24:	440b      	add	r3, r1
 8003c26:	331a      	adds	r3, #26
 8003c28:	781b      	ldrb	r3, [r3, #0]
 8003c2a:	2b01      	cmp	r3, #1
 8003c2c:	f040 841f 	bne.w	800446e <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8003c30:	78fa      	ldrb	r2, [r7, #3]
 8003c32:	6879      	ldr	r1, [r7, #4]
 8003c34:	4613      	mov	r3, r2
 8003c36:	011b      	lsls	r3, r3, #4
 8003c38:	1a9b      	subs	r3, r3, r2
 8003c3a:	009b      	lsls	r3, r3, #2
 8003c3c:	440b      	add	r3, r1
 8003c3e:	331b      	adds	r3, #27
 8003c40:	2201      	movs	r2, #1
 8003c42:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003c44:	78fa      	ldrb	r2, [r7, #3]
 8003c46:	6879      	ldr	r1, [r7, #4]
 8003c48:	4613      	mov	r3, r2
 8003c4a:	011b      	lsls	r3, r3, #4
 8003c4c:	1a9b      	subs	r3, r3, r2
 8003c4e:	009b      	lsls	r3, r3, #2
 8003c50:	440b      	add	r3, r1
 8003c52:	334d      	adds	r3, #77	@ 0x4d
 8003c54:	2203      	movs	r2, #3
 8003c56:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	78fa      	ldrb	r2, [r7, #3]
 8003c5e:	4611      	mov	r1, r2
 8003c60:	4618      	mov	r0, r3
 8003c62:	f006 fb50 	bl	800a306 <USB_HC_Halt>
 8003c66:	f000 bc02 	b.w	800446e <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	78fa      	ldrb	r2, [r7, #3]
 8003c70:	4611      	mov	r1, r2
 8003c72:	4618      	mov	r0, r3
 8003c74:	f005 fd9d 	bl	80097b2 <USB_ReadChInterrupts>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	f003 0302 	and.w	r3, r3, #2
 8003c7e:	2b02      	cmp	r3, #2
 8003c80:	f040 8305 	bne.w	800428e <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003c84:	78fb      	ldrb	r3, [r7, #3]
 8003c86:	015a      	lsls	r2, r3, #5
 8003c88:	693b      	ldr	r3, [r7, #16]
 8003c8a:	4413      	add	r3, r2
 8003c8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c90:	461a      	mov	r2, r3
 8003c92:	2302      	movs	r3, #2
 8003c94:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003c96:	78fa      	ldrb	r2, [r7, #3]
 8003c98:	6879      	ldr	r1, [r7, #4]
 8003c9a:	4613      	mov	r3, r2
 8003c9c:	011b      	lsls	r3, r3, #4
 8003c9e:	1a9b      	subs	r3, r3, r2
 8003ca0:	009b      	lsls	r3, r3, #2
 8003ca2:	440b      	add	r3, r1
 8003ca4:	334d      	adds	r3, #77	@ 0x4d
 8003ca6:	781b      	ldrb	r3, [r3, #0]
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d114      	bne.n	8003cd6 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003cac:	78fa      	ldrb	r2, [r7, #3]
 8003cae:	6879      	ldr	r1, [r7, #4]
 8003cb0:	4613      	mov	r3, r2
 8003cb2:	011b      	lsls	r3, r3, #4
 8003cb4:	1a9b      	subs	r3, r3, r2
 8003cb6:	009b      	lsls	r3, r3, #2
 8003cb8:	440b      	add	r3, r1
 8003cba:	334d      	adds	r3, #77	@ 0x4d
 8003cbc:	2202      	movs	r2, #2
 8003cbe:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003cc0:	78fa      	ldrb	r2, [r7, #3]
 8003cc2:	6879      	ldr	r1, [r7, #4]
 8003cc4:	4613      	mov	r3, r2
 8003cc6:	011b      	lsls	r3, r3, #4
 8003cc8:	1a9b      	subs	r3, r3, r2
 8003cca:	009b      	lsls	r3, r3, #2
 8003ccc:	440b      	add	r3, r1
 8003cce:	334c      	adds	r3, #76	@ 0x4c
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	701a      	strb	r2, [r3, #0]
 8003cd4:	e2cc      	b.n	8004270 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003cd6:	78fa      	ldrb	r2, [r7, #3]
 8003cd8:	6879      	ldr	r1, [r7, #4]
 8003cda:	4613      	mov	r3, r2
 8003cdc:	011b      	lsls	r3, r3, #4
 8003cde:	1a9b      	subs	r3, r3, r2
 8003ce0:	009b      	lsls	r3, r3, #2
 8003ce2:	440b      	add	r3, r1
 8003ce4:	334d      	adds	r3, #77	@ 0x4d
 8003ce6:	781b      	ldrb	r3, [r3, #0]
 8003ce8:	2b06      	cmp	r3, #6
 8003cea:	d114      	bne.n	8003d16 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003cec:	78fa      	ldrb	r2, [r7, #3]
 8003cee:	6879      	ldr	r1, [r7, #4]
 8003cf0:	4613      	mov	r3, r2
 8003cf2:	011b      	lsls	r3, r3, #4
 8003cf4:	1a9b      	subs	r3, r3, r2
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	440b      	add	r3, r1
 8003cfa:	334d      	adds	r3, #77	@ 0x4d
 8003cfc:	2202      	movs	r2, #2
 8003cfe:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8003d00:	78fa      	ldrb	r2, [r7, #3]
 8003d02:	6879      	ldr	r1, [r7, #4]
 8003d04:	4613      	mov	r3, r2
 8003d06:	011b      	lsls	r3, r3, #4
 8003d08:	1a9b      	subs	r3, r3, r2
 8003d0a:	009b      	lsls	r3, r3, #2
 8003d0c:	440b      	add	r3, r1
 8003d0e:	334c      	adds	r3, #76	@ 0x4c
 8003d10:	2205      	movs	r2, #5
 8003d12:	701a      	strb	r2, [r3, #0]
 8003d14:	e2ac      	b.n	8004270 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003d16:	78fa      	ldrb	r2, [r7, #3]
 8003d18:	6879      	ldr	r1, [r7, #4]
 8003d1a:	4613      	mov	r3, r2
 8003d1c:	011b      	lsls	r3, r3, #4
 8003d1e:	1a9b      	subs	r3, r3, r2
 8003d20:	009b      	lsls	r3, r3, #2
 8003d22:	440b      	add	r3, r1
 8003d24:	334d      	adds	r3, #77	@ 0x4d
 8003d26:	781b      	ldrb	r3, [r3, #0]
 8003d28:	2b07      	cmp	r3, #7
 8003d2a:	d00b      	beq.n	8003d44 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003d2c:	78fa      	ldrb	r2, [r7, #3]
 8003d2e:	6879      	ldr	r1, [r7, #4]
 8003d30:	4613      	mov	r3, r2
 8003d32:	011b      	lsls	r3, r3, #4
 8003d34:	1a9b      	subs	r3, r3, r2
 8003d36:	009b      	lsls	r3, r3, #2
 8003d38:	440b      	add	r3, r1
 8003d3a:	334d      	adds	r3, #77	@ 0x4d
 8003d3c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003d3e:	2b09      	cmp	r3, #9
 8003d40:	f040 80a6 	bne.w	8003e90 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003d44:	78fa      	ldrb	r2, [r7, #3]
 8003d46:	6879      	ldr	r1, [r7, #4]
 8003d48:	4613      	mov	r3, r2
 8003d4a:	011b      	lsls	r3, r3, #4
 8003d4c:	1a9b      	subs	r3, r3, r2
 8003d4e:	009b      	lsls	r3, r3, #2
 8003d50:	440b      	add	r3, r1
 8003d52:	334d      	adds	r3, #77	@ 0x4d
 8003d54:	2202      	movs	r2, #2
 8003d56:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003d58:	78fa      	ldrb	r2, [r7, #3]
 8003d5a:	6879      	ldr	r1, [r7, #4]
 8003d5c:	4613      	mov	r3, r2
 8003d5e:	011b      	lsls	r3, r3, #4
 8003d60:	1a9b      	subs	r3, r3, r2
 8003d62:	009b      	lsls	r3, r3, #2
 8003d64:	440b      	add	r3, r1
 8003d66:	3344      	adds	r3, #68	@ 0x44
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	1c59      	adds	r1, r3, #1
 8003d6c:	6878      	ldr	r0, [r7, #4]
 8003d6e:	4613      	mov	r3, r2
 8003d70:	011b      	lsls	r3, r3, #4
 8003d72:	1a9b      	subs	r3, r3, r2
 8003d74:	009b      	lsls	r3, r3, #2
 8003d76:	4403      	add	r3, r0
 8003d78:	3344      	adds	r3, #68	@ 0x44
 8003d7a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003d7c:	78fa      	ldrb	r2, [r7, #3]
 8003d7e:	6879      	ldr	r1, [r7, #4]
 8003d80:	4613      	mov	r3, r2
 8003d82:	011b      	lsls	r3, r3, #4
 8003d84:	1a9b      	subs	r3, r3, r2
 8003d86:	009b      	lsls	r3, r3, #2
 8003d88:	440b      	add	r3, r1
 8003d8a:	3344      	adds	r3, #68	@ 0x44
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	2b02      	cmp	r3, #2
 8003d90:	d943      	bls.n	8003e1a <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003d92:	78fa      	ldrb	r2, [r7, #3]
 8003d94:	6879      	ldr	r1, [r7, #4]
 8003d96:	4613      	mov	r3, r2
 8003d98:	011b      	lsls	r3, r3, #4
 8003d9a:	1a9b      	subs	r3, r3, r2
 8003d9c:	009b      	lsls	r3, r3, #2
 8003d9e:	440b      	add	r3, r1
 8003da0:	3344      	adds	r3, #68	@ 0x44
 8003da2:	2200      	movs	r2, #0
 8003da4:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8003da6:	78fa      	ldrb	r2, [r7, #3]
 8003da8:	6879      	ldr	r1, [r7, #4]
 8003daa:	4613      	mov	r3, r2
 8003dac:	011b      	lsls	r3, r3, #4
 8003dae:	1a9b      	subs	r3, r3, r2
 8003db0:	009b      	lsls	r3, r3, #2
 8003db2:	440b      	add	r3, r1
 8003db4:	331a      	adds	r3, #26
 8003db6:	781b      	ldrb	r3, [r3, #0]
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	d123      	bne.n	8003e04 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8003dbc:	78fa      	ldrb	r2, [r7, #3]
 8003dbe:	6879      	ldr	r1, [r7, #4]
 8003dc0:	4613      	mov	r3, r2
 8003dc2:	011b      	lsls	r3, r3, #4
 8003dc4:	1a9b      	subs	r3, r3, r2
 8003dc6:	009b      	lsls	r3, r3, #2
 8003dc8:	440b      	add	r3, r1
 8003dca:	331b      	adds	r3, #27
 8003dcc:	2200      	movs	r2, #0
 8003dce:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8003dd0:	78fa      	ldrb	r2, [r7, #3]
 8003dd2:	6879      	ldr	r1, [r7, #4]
 8003dd4:	4613      	mov	r3, r2
 8003dd6:	011b      	lsls	r3, r3, #4
 8003dd8:	1a9b      	subs	r3, r3, r2
 8003dda:	009b      	lsls	r3, r3, #2
 8003ddc:	440b      	add	r3, r1
 8003dde:	331c      	adds	r3, #28
 8003de0:	2200      	movs	r2, #0
 8003de2:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003de4:	78fb      	ldrb	r3, [r7, #3]
 8003de6:	015a      	lsls	r2, r3, #5
 8003de8:	693b      	ldr	r3, [r7, #16]
 8003dea:	4413      	add	r3, r2
 8003dec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	78fa      	ldrb	r2, [r7, #3]
 8003df4:	0151      	lsls	r1, r2, #5
 8003df6:	693a      	ldr	r2, [r7, #16]
 8003df8:	440a      	add	r2, r1
 8003dfa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003dfe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e02:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003e04:	78fa      	ldrb	r2, [r7, #3]
 8003e06:	6879      	ldr	r1, [r7, #4]
 8003e08:	4613      	mov	r3, r2
 8003e0a:	011b      	lsls	r3, r3, #4
 8003e0c:	1a9b      	subs	r3, r3, r2
 8003e0e:	009b      	lsls	r3, r3, #2
 8003e10:	440b      	add	r3, r1
 8003e12:	334c      	adds	r3, #76	@ 0x4c
 8003e14:	2204      	movs	r2, #4
 8003e16:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003e18:	e229      	b.n	800426e <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003e1a:	78fa      	ldrb	r2, [r7, #3]
 8003e1c:	6879      	ldr	r1, [r7, #4]
 8003e1e:	4613      	mov	r3, r2
 8003e20:	011b      	lsls	r3, r3, #4
 8003e22:	1a9b      	subs	r3, r3, r2
 8003e24:	009b      	lsls	r3, r3, #2
 8003e26:	440b      	add	r3, r1
 8003e28:	334c      	adds	r3, #76	@ 0x4c
 8003e2a:	2202      	movs	r2, #2
 8003e2c:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003e2e:	78fa      	ldrb	r2, [r7, #3]
 8003e30:	6879      	ldr	r1, [r7, #4]
 8003e32:	4613      	mov	r3, r2
 8003e34:	011b      	lsls	r3, r3, #4
 8003e36:	1a9b      	subs	r3, r3, r2
 8003e38:	009b      	lsls	r3, r3, #2
 8003e3a:	440b      	add	r3, r1
 8003e3c:	3326      	adds	r3, #38	@ 0x26
 8003e3e:	781b      	ldrb	r3, [r3, #0]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d00b      	beq.n	8003e5c <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003e44:	78fa      	ldrb	r2, [r7, #3]
 8003e46:	6879      	ldr	r1, [r7, #4]
 8003e48:	4613      	mov	r3, r2
 8003e4a:	011b      	lsls	r3, r3, #4
 8003e4c:	1a9b      	subs	r3, r3, r2
 8003e4e:	009b      	lsls	r3, r3, #2
 8003e50:	440b      	add	r3, r1
 8003e52:	3326      	adds	r3, #38	@ 0x26
 8003e54:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003e56:	2b02      	cmp	r3, #2
 8003e58:	f040 8209 	bne.w	800426e <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003e5c:	78fb      	ldrb	r3, [r7, #3]
 8003e5e:	015a      	lsls	r2, r3, #5
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	4413      	add	r3, r2
 8003e64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003e72:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003e7a:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003e7c:	78fb      	ldrb	r3, [r7, #3]
 8003e7e:	015a      	lsls	r2, r3, #5
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	4413      	add	r3, r2
 8003e84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e88:	461a      	mov	r2, r3
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003e8e:	e1ee      	b.n	800426e <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003e90:	78fa      	ldrb	r2, [r7, #3]
 8003e92:	6879      	ldr	r1, [r7, #4]
 8003e94:	4613      	mov	r3, r2
 8003e96:	011b      	lsls	r3, r3, #4
 8003e98:	1a9b      	subs	r3, r3, r2
 8003e9a:	009b      	lsls	r3, r3, #2
 8003e9c:	440b      	add	r3, r1
 8003e9e:	334d      	adds	r3, #77	@ 0x4d
 8003ea0:	781b      	ldrb	r3, [r3, #0]
 8003ea2:	2b05      	cmp	r3, #5
 8003ea4:	f040 80c8 	bne.w	8004038 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003ea8:	78fa      	ldrb	r2, [r7, #3]
 8003eaa:	6879      	ldr	r1, [r7, #4]
 8003eac:	4613      	mov	r3, r2
 8003eae:	011b      	lsls	r3, r3, #4
 8003eb0:	1a9b      	subs	r3, r3, r2
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	440b      	add	r3, r1
 8003eb6:	334d      	adds	r3, #77	@ 0x4d
 8003eb8:	2202      	movs	r2, #2
 8003eba:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003ebc:	78fa      	ldrb	r2, [r7, #3]
 8003ebe:	6879      	ldr	r1, [r7, #4]
 8003ec0:	4613      	mov	r3, r2
 8003ec2:	011b      	lsls	r3, r3, #4
 8003ec4:	1a9b      	subs	r3, r3, r2
 8003ec6:	009b      	lsls	r3, r3, #2
 8003ec8:	440b      	add	r3, r1
 8003eca:	331b      	adds	r3, #27
 8003ecc:	781b      	ldrb	r3, [r3, #0]
 8003ece:	2b01      	cmp	r3, #1
 8003ed0:	f040 81ce 	bne.w	8004270 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003ed4:	78fa      	ldrb	r2, [r7, #3]
 8003ed6:	6879      	ldr	r1, [r7, #4]
 8003ed8:	4613      	mov	r3, r2
 8003eda:	011b      	lsls	r3, r3, #4
 8003edc:	1a9b      	subs	r3, r3, r2
 8003ede:	009b      	lsls	r3, r3, #2
 8003ee0:	440b      	add	r3, r1
 8003ee2:	3326      	adds	r3, #38	@ 0x26
 8003ee4:	781b      	ldrb	r3, [r3, #0]
 8003ee6:	2b03      	cmp	r3, #3
 8003ee8:	d16b      	bne.n	8003fc2 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8003eea:	78fa      	ldrb	r2, [r7, #3]
 8003eec:	6879      	ldr	r1, [r7, #4]
 8003eee:	4613      	mov	r3, r2
 8003ef0:	011b      	lsls	r3, r3, #4
 8003ef2:	1a9b      	subs	r3, r3, r2
 8003ef4:	009b      	lsls	r3, r3, #2
 8003ef6:	440b      	add	r3, r1
 8003ef8:	3348      	adds	r3, #72	@ 0x48
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	1c59      	adds	r1, r3, #1
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	4613      	mov	r3, r2
 8003f02:	011b      	lsls	r3, r3, #4
 8003f04:	1a9b      	subs	r3, r3, r2
 8003f06:	009b      	lsls	r3, r3, #2
 8003f08:	4403      	add	r3, r0
 8003f0a:	3348      	adds	r3, #72	@ 0x48
 8003f0c:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8003f0e:	78fa      	ldrb	r2, [r7, #3]
 8003f10:	6879      	ldr	r1, [r7, #4]
 8003f12:	4613      	mov	r3, r2
 8003f14:	011b      	lsls	r3, r3, #4
 8003f16:	1a9b      	subs	r3, r3, r2
 8003f18:	009b      	lsls	r3, r3, #2
 8003f1a:	440b      	add	r3, r1
 8003f1c:	3348      	adds	r3, #72	@ 0x48
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	2b02      	cmp	r3, #2
 8003f22:	d943      	bls.n	8003fac <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8003f24:	78fa      	ldrb	r2, [r7, #3]
 8003f26:	6879      	ldr	r1, [r7, #4]
 8003f28:	4613      	mov	r3, r2
 8003f2a:	011b      	lsls	r3, r3, #4
 8003f2c:	1a9b      	subs	r3, r3, r2
 8003f2e:	009b      	lsls	r3, r3, #2
 8003f30:	440b      	add	r3, r1
 8003f32:	3348      	adds	r3, #72	@ 0x48
 8003f34:	2200      	movs	r2, #0
 8003f36:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8003f38:	78fa      	ldrb	r2, [r7, #3]
 8003f3a:	6879      	ldr	r1, [r7, #4]
 8003f3c:	4613      	mov	r3, r2
 8003f3e:	011b      	lsls	r3, r3, #4
 8003f40:	1a9b      	subs	r3, r3, r2
 8003f42:	009b      	lsls	r3, r3, #2
 8003f44:	440b      	add	r3, r1
 8003f46:	331b      	adds	r3, #27
 8003f48:	2200      	movs	r2, #0
 8003f4a:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8003f4c:	78fa      	ldrb	r2, [r7, #3]
 8003f4e:	6879      	ldr	r1, [r7, #4]
 8003f50:	4613      	mov	r3, r2
 8003f52:	011b      	lsls	r3, r3, #4
 8003f54:	1a9b      	subs	r3, r3, r2
 8003f56:	009b      	lsls	r3, r3, #2
 8003f58:	440b      	add	r3, r1
 8003f5a:	3344      	adds	r3, #68	@ 0x44
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	2b02      	cmp	r3, #2
 8003f60:	d809      	bhi.n	8003f76 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8003f62:	78fa      	ldrb	r2, [r7, #3]
 8003f64:	6879      	ldr	r1, [r7, #4]
 8003f66:	4613      	mov	r3, r2
 8003f68:	011b      	lsls	r3, r3, #4
 8003f6a:	1a9b      	subs	r3, r3, r2
 8003f6c:	009b      	lsls	r3, r3, #2
 8003f6e:	440b      	add	r3, r1
 8003f70:	331c      	adds	r3, #28
 8003f72:	2201      	movs	r2, #1
 8003f74:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003f76:	78fb      	ldrb	r3, [r7, #3]
 8003f78:	015a      	lsls	r2, r3, #5
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	4413      	add	r3, r2
 8003f7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	78fa      	ldrb	r2, [r7, #3]
 8003f86:	0151      	lsls	r1, r2, #5
 8003f88:	693a      	ldr	r2, [r7, #16]
 8003f8a:	440a      	add	r2, r1
 8003f8c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003f90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f94:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8003f96:	78fa      	ldrb	r2, [r7, #3]
 8003f98:	6879      	ldr	r1, [r7, #4]
 8003f9a:	4613      	mov	r3, r2
 8003f9c:	011b      	lsls	r3, r3, #4
 8003f9e:	1a9b      	subs	r3, r3, r2
 8003fa0:	009b      	lsls	r3, r3, #2
 8003fa2:	440b      	add	r3, r1
 8003fa4:	334c      	adds	r3, #76	@ 0x4c
 8003fa6:	2204      	movs	r2, #4
 8003fa8:	701a      	strb	r2, [r3, #0]
 8003faa:	e014      	b.n	8003fd6 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003fac:	78fa      	ldrb	r2, [r7, #3]
 8003fae:	6879      	ldr	r1, [r7, #4]
 8003fb0:	4613      	mov	r3, r2
 8003fb2:	011b      	lsls	r3, r3, #4
 8003fb4:	1a9b      	subs	r3, r3, r2
 8003fb6:	009b      	lsls	r3, r3, #2
 8003fb8:	440b      	add	r3, r1
 8003fba:	334c      	adds	r3, #76	@ 0x4c
 8003fbc:	2202      	movs	r2, #2
 8003fbe:	701a      	strb	r2, [r3, #0]
 8003fc0:	e009      	b.n	8003fd6 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003fc2:	78fa      	ldrb	r2, [r7, #3]
 8003fc4:	6879      	ldr	r1, [r7, #4]
 8003fc6:	4613      	mov	r3, r2
 8003fc8:	011b      	lsls	r3, r3, #4
 8003fca:	1a9b      	subs	r3, r3, r2
 8003fcc:	009b      	lsls	r3, r3, #2
 8003fce:	440b      	add	r3, r1
 8003fd0:	334c      	adds	r3, #76	@ 0x4c
 8003fd2:	2202      	movs	r2, #2
 8003fd4:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003fd6:	78fa      	ldrb	r2, [r7, #3]
 8003fd8:	6879      	ldr	r1, [r7, #4]
 8003fda:	4613      	mov	r3, r2
 8003fdc:	011b      	lsls	r3, r3, #4
 8003fde:	1a9b      	subs	r3, r3, r2
 8003fe0:	009b      	lsls	r3, r3, #2
 8003fe2:	440b      	add	r3, r1
 8003fe4:	3326      	adds	r3, #38	@ 0x26
 8003fe6:	781b      	ldrb	r3, [r3, #0]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d00b      	beq.n	8004004 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003fec:	78fa      	ldrb	r2, [r7, #3]
 8003fee:	6879      	ldr	r1, [r7, #4]
 8003ff0:	4613      	mov	r3, r2
 8003ff2:	011b      	lsls	r3, r3, #4
 8003ff4:	1a9b      	subs	r3, r3, r2
 8003ff6:	009b      	lsls	r3, r3, #2
 8003ff8:	440b      	add	r3, r1
 8003ffa:	3326      	adds	r3, #38	@ 0x26
 8003ffc:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003ffe:	2b02      	cmp	r3, #2
 8004000:	f040 8136 	bne.w	8004270 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004004:	78fb      	ldrb	r3, [r7, #3]
 8004006:	015a      	lsls	r2, r3, #5
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	4413      	add	r3, r2
 800400c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800401a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004022:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004024:	78fb      	ldrb	r3, [r7, #3]
 8004026:	015a      	lsls	r2, r3, #5
 8004028:	693b      	ldr	r3, [r7, #16]
 800402a:	4413      	add	r3, r2
 800402c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004030:	461a      	mov	r2, r3
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	6013      	str	r3, [r2, #0]
 8004036:	e11b      	b.n	8004270 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004038:	78fa      	ldrb	r2, [r7, #3]
 800403a:	6879      	ldr	r1, [r7, #4]
 800403c:	4613      	mov	r3, r2
 800403e:	011b      	lsls	r3, r3, #4
 8004040:	1a9b      	subs	r3, r3, r2
 8004042:	009b      	lsls	r3, r3, #2
 8004044:	440b      	add	r3, r1
 8004046:	334d      	adds	r3, #77	@ 0x4d
 8004048:	781b      	ldrb	r3, [r3, #0]
 800404a:	2b03      	cmp	r3, #3
 800404c:	f040 8081 	bne.w	8004152 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004050:	78fa      	ldrb	r2, [r7, #3]
 8004052:	6879      	ldr	r1, [r7, #4]
 8004054:	4613      	mov	r3, r2
 8004056:	011b      	lsls	r3, r3, #4
 8004058:	1a9b      	subs	r3, r3, r2
 800405a:	009b      	lsls	r3, r3, #2
 800405c:	440b      	add	r3, r1
 800405e:	334d      	adds	r3, #77	@ 0x4d
 8004060:	2202      	movs	r2, #2
 8004062:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004064:	78fa      	ldrb	r2, [r7, #3]
 8004066:	6879      	ldr	r1, [r7, #4]
 8004068:	4613      	mov	r3, r2
 800406a:	011b      	lsls	r3, r3, #4
 800406c:	1a9b      	subs	r3, r3, r2
 800406e:	009b      	lsls	r3, r3, #2
 8004070:	440b      	add	r3, r1
 8004072:	331b      	adds	r3, #27
 8004074:	781b      	ldrb	r3, [r3, #0]
 8004076:	2b01      	cmp	r3, #1
 8004078:	f040 80fa 	bne.w	8004270 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800407c:	78fa      	ldrb	r2, [r7, #3]
 800407e:	6879      	ldr	r1, [r7, #4]
 8004080:	4613      	mov	r3, r2
 8004082:	011b      	lsls	r3, r3, #4
 8004084:	1a9b      	subs	r3, r3, r2
 8004086:	009b      	lsls	r3, r3, #2
 8004088:	440b      	add	r3, r1
 800408a:	334c      	adds	r3, #76	@ 0x4c
 800408c:	2202      	movs	r2, #2
 800408e:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8004090:	78fb      	ldrb	r3, [r7, #3]
 8004092:	015a      	lsls	r2, r3, #5
 8004094:	693b      	ldr	r3, [r7, #16]
 8004096:	4413      	add	r3, r2
 8004098:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	78fa      	ldrb	r2, [r7, #3]
 80040a0:	0151      	lsls	r1, r2, #5
 80040a2:	693a      	ldr	r2, [r7, #16]
 80040a4:	440a      	add	r2, r1
 80040a6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80040aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040ae:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80040b0:	78fb      	ldrb	r3, [r7, #3]
 80040b2:	015a      	lsls	r2, r3, #5
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	4413      	add	r3, r2
 80040b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	78fa      	ldrb	r2, [r7, #3]
 80040c0:	0151      	lsls	r1, r2, #5
 80040c2:	693a      	ldr	r2, [r7, #16]
 80040c4:	440a      	add	r2, r1
 80040c6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80040ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80040ce:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 80040d0:	78fb      	ldrb	r3, [r7, #3]
 80040d2:	015a      	lsls	r2, r3, #5
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	4413      	add	r3, r2
 80040d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040dc:	68db      	ldr	r3, [r3, #12]
 80040de:	78fa      	ldrb	r2, [r7, #3]
 80040e0:	0151      	lsls	r1, r2, #5
 80040e2:	693a      	ldr	r2, [r7, #16]
 80040e4:	440a      	add	r2, r1
 80040e6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80040ea:	f023 0320 	bic.w	r3, r3, #32
 80040ee:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80040f0:	78fa      	ldrb	r2, [r7, #3]
 80040f2:	6879      	ldr	r1, [r7, #4]
 80040f4:	4613      	mov	r3, r2
 80040f6:	011b      	lsls	r3, r3, #4
 80040f8:	1a9b      	subs	r3, r3, r2
 80040fa:	009b      	lsls	r3, r3, #2
 80040fc:	440b      	add	r3, r1
 80040fe:	3326      	adds	r3, #38	@ 0x26
 8004100:	781b      	ldrb	r3, [r3, #0]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d00b      	beq.n	800411e <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004106:	78fa      	ldrb	r2, [r7, #3]
 8004108:	6879      	ldr	r1, [r7, #4]
 800410a:	4613      	mov	r3, r2
 800410c:	011b      	lsls	r3, r3, #4
 800410e:	1a9b      	subs	r3, r3, r2
 8004110:	009b      	lsls	r3, r3, #2
 8004112:	440b      	add	r3, r1
 8004114:	3326      	adds	r3, #38	@ 0x26
 8004116:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004118:	2b02      	cmp	r3, #2
 800411a:	f040 80a9 	bne.w	8004270 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800411e:	78fb      	ldrb	r3, [r7, #3]
 8004120:	015a      	lsls	r2, r3, #5
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	4413      	add	r3, r2
 8004126:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004134:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800413c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800413e:	78fb      	ldrb	r3, [r7, #3]
 8004140:	015a      	lsls	r2, r3, #5
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	4413      	add	r3, r2
 8004146:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800414a:	461a      	mov	r2, r3
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	6013      	str	r3, [r2, #0]
 8004150:	e08e      	b.n	8004270 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004152:	78fa      	ldrb	r2, [r7, #3]
 8004154:	6879      	ldr	r1, [r7, #4]
 8004156:	4613      	mov	r3, r2
 8004158:	011b      	lsls	r3, r3, #4
 800415a:	1a9b      	subs	r3, r3, r2
 800415c:	009b      	lsls	r3, r3, #2
 800415e:	440b      	add	r3, r1
 8004160:	334d      	adds	r3, #77	@ 0x4d
 8004162:	781b      	ldrb	r3, [r3, #0]
 8004164:	2b04      	cmp	r3, #4
 8004166:	d143      	bne.n	80041f0 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004168:	78fa      	ldrb	r2, [r7, #3]
 800416a:	6879      	ldr	r1, [r7, #4]
 800416c:	4613      	mov	r3, r2
 800416e:	011b      	lsls	r3, r3, #4
 8004170:	1a9b      	subs	r3, r3, r2
 8004172:	009b      	lsls	r3, r3, #2
 8004174:	440b      	add	r3, r1
 8004176:	334d      	adds	r3, #77	@ 0x4d
 8004178:	2202      	movs	r2, #2
 800417a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800417c:	78fa      	ldrb	r2, [r7, #3]
 800417e:	6879      	ldr	r1, [r7, #4]
 8004180:	4613      	mov	r3, r2
 8004182:	011b      	lsls	r3, r3, #4
 8004184:	1a9b      	subs	r3, r3, r2
 8004186:	009b      	lsls	r3, r3, #2
 8004188:	440b      	add	r3, r1
 800418a:	334c      	adds	r3, #76	@ 0x4c
 800418c:	2202      	movs	r2, #2
 800418e:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004190:	78fa      	ldrb	r2, [r7, #3]
 8004192:	6879      	ldr	r1, [r7, #4]
 8004194:	4613      	mov	r3, r2
 8004196:	011b      	lsls	r3, r3, #4
 8004198:	1a9b      	subs	r3, r3, r2
 800419a:	009b      	lsls	r3, r3, #2
 800419c:	440b      	add	r3, r1
 800419e:	3326      	adds	r3, #38	@ 0x26
 80041a0:	781b      	ldrb	r3, [r3, #0]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d00a      	beq.n	80041bc <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80041a6:	78fa      	ldrb	r2, [r7, #3]
 80041a8:	6879      	ldr	r1, [r7, #4]
 80041aa:	4613      	mov	r3, r2
 80041ac:	011b      	lsls	r3, r3, #4
 80041ae:	1a9b      	subs	r3, r3, r2
 80041b0:	009b      	lsls	r3, r3, #2
 80041b2:	440b      	add	r3, r1
 80041b4:	3326      	adds	r3, #38	@ 0x26
 80041b6:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80041b8:	2b02      	cmp	r3, #2
 80041ba:	d159      	bne.n	8004270 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80041bc:	78fb      	ldrb	r3, [r7, #3]
 80041be:	015a      	lsls	r2, r3, #5
 80041c0:	693b      	ldr	r3, [r7, #16]
 80041c2:	4413      	add	r3, r2
 80041c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80041d2:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80041da:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80041dc:	78fb      	ldrb	r3, [r7, #3]
 80041de:	015a      	lsls	r2, r3, #5
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	4413      	add	r3, r2
 80041e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041e8:	461a      	mov	r2, r3
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	6013      	str	r3, [r2, #0]
 80041ee:	e03f      	b.n	8004270 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 80041f0:	78fa      	ldrb	r2, [r7, #3]
 80041f2:	6879      	ldr	r1, [r7, #4]
 80041f4:	4613      	mov	r3, r2
 80041f6:	011b      	lsls	r3, r3, #4
 80041f8:	1a9b      	subs	r3, r3, r2
 80041fa:	009b      	lsls	r3, r3, #2
 80041fc:	440b      	add	r3, r1
 80041fe:	334d      	adds	r3, #77	@ 0x4d
 8004200:	781b      	ldrb	r3, [r3, #0]
 8004202:	2b08      	cmp	r3, #8
 8004204:	d126      	bne.n	8004254 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004206:	78fa      	ldrb	r2, [r7, #3]
 8004208:	6879      	ldr	r1, [r7, #4]
 800420a:	4613      	mov	r3, r2
 800420c:	011b      	lsls	r3, r3, #4
 800420e:	1a9b      	subs	r3, r3, r2
 8004210:	009b      	lsls	r3, r3, #2
 8004212:	440b      	add	r3, r1
 8004214:	334d      	adds	r3, #77	@ 0x4d
 8004216:	2202      	movs	r2, #2
 8004218:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800421a:	78fa      	ldrb	r2, [r7, #3]
 800421c:	6879      	ldr	r1, [r7, #4]
 800421e:	4613      	mov	r3, r2
 8004220:	011b      	lsls	r3, r3, #4
 8004222:	1a9b      	subs	r3, r3, r2
 8004224:	009b      	lsls	r3, r3, #2
 8004226:	440b      	add	r3, r1
 8004228:	3344      	adds	r3, #68	@ 0x44
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	1c59      	adds	r1, r3, #1
 800422e:	6878      	ldr	r0, [r7, #4]
 8004230:	4613      	mov	r3, r2
 8004232:	011b      	lsls	r3, r3, #4
 8004234:	1a9b      	subs	r3, r3, r2
 8004236:	009b      	lsls	r3, r3, #2
 8004238:	4403      	add	r3, r0
 800423a:	3344      	adds	r3, #68	@ 0x44
 800423c:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 800423e:	78fa      	ldrb	r2, [r7, #3]
 8004240:	6879      	ldr	r1, [r7, #4]
 8004242:	4613      	mov	r3, r2
 8004244:	011b      	lsls	r3, r3, #4
 8004246:	1a9b      	subs	r3, r3, r2
 8004248:	009b      	lsls	r3, r3, #2
 800424a:	440b      	add	r3, r1
 800424c:	334c      	adds	r3, #76	@ 0x4c
 800424e:	2204      	movs	r2, #4
 8004250:	701a      	strb	r2, [r3, #0]
 8004252:	e00d      	b.n	8004270 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8004254:	78fa      	ldrb	r2, [r7, #3]
 8004256:	6879      	ldr	r1, [r7, #4]
 8004258:	4613      	mov	r3, r2
 800425a:	011b      	lsls	r3, r3, #4
 800425c:	1a9b      	subs	r3, r3, r2
 800425e:	009b      	lsls	r3, r3, #2
 8004260:	440b      	add	r3, r1
 8004262:	334d      	adds	r3, #77	@ 0x4d
 8004264:	781b      	ldrb	r3, [r3, #0]
 8004266:	2b02      	cmp	r3, #2
 8004268:	f000 8100 	beq.w	800446c <HCD_HC_IN_IRQHandler+0xcca>
 800426c:	e000      	b.n	8004270 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800426e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004270:	78fa      	ldrb	r2, [r7, #3]
 8004272:	6879      	ldr	r1, [r7, #4]
 8004274:	4613      	mov	r3, r2
 8004276:	011b      	lsls	r3, r3, #4
 8004278:	1a9b      	subs	r3, r3, r2
 800427a:	009b      	lsls	r3, r3, #2
 800427c:	440b      	add	r3, r1
 800427e:	334c      	adds	r3, #76	@ 0x4c
 8004280:	781a      	ldrb	r2, [r3, #0]
 8004282:	78fb      	ldrb	r3, [r7, #3]
 8004284:	4619      	mov	r1, r3
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f008 fb9c 	bl	800c9c4 <HAL_HCD_HC_NotifyURBChange_Callback>
 800428c:	e0ef      	b.n	800446e <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	78fa      	ldrb	r2, [r7, #3]
 8004294:	4611      	mov	r1, r2
 8004296:	4618      	mov	r0, r3
 8004298:	f005 fa8b 	bl	80097b2 <USB_ReadChInterrupts>
 800429c:	4603      	mov	r3, r0
 800429e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042a2:	2b40      	cmp	r3, #64	@ 0x40
 80042a4:	d12f      	bne.n	8004306 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80042a6:	78fb      	ldrb	r3, [r7, #3]
 80042a8:	015a      	lsls	r2, r3, #5
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	4413      	add	r3, r2
 80042ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042b2:	461a      	mov	r2, r3
 80042b4:	2340      	movs	r3, #64	@ 0x40
 80042b6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 80042b8:	78fa      	ldrb	r2, [r7, #3]
 80042ba:	6879      	ldr	r1, [r7, #4]
 80042bc:	4613      	mov	r3, r2
 80042be:	011b      	lsls	r3, r3, #4
 80042c0:	1a9b      	subs	r3, r3, r2
 80042c2:	009b      	lsls	r3, r3, #2
 80042c4:	440b      	add	r3, r1
 80042c6:	334d      	adds	r3, #77	@ 0x4d
 80042c8:	2205      	movs	r2, #5
 80042ca:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80042cc:	78fa      	ldrb	r2, [r7, #3]
 80042ce:	6879      	ldr	r1, [r7, #4]
 80042d0:	4613      	mov	r3, r2
 80042d2:	011b      	lsls	r3, r3, #4
 80042d4:	1a9b      	subs	r3, r3, r2
 80042d6:	009b      	lsls	r3, r3, #2
 80042d8:	440b      	add	r3, r1
 80042da:	331a      	adds	r3, #26
 80042dc:	781b      	ldrb	r3, [r3, #0]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d109      	bne.n	80042f6 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80042e2:	78fa      	ldrb	r2, [r7, #3]
 80042e4:	6879      	ldr	r1, [r7, #4]
 80042e6:	4613      	mov	r3, r2
 80042e8:	011b      	lsls	r3, r3, #4
 80042ea:	1a9b      	subs	r3, r3, r2
 80042ec:	009b      	lsls	r3, r3, #2
 80042ee:	440b      	add	r3, r1
 80042f0:	3344      	adds	r3, #68	@ 0x44
 80042f2:	2200      	movs	r2, #0
 80042f4:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	78fa      	ldrb	r2, [r7, #3]
 80042fc:	4611      	mov	r1, r2
 80042fe:	4618      	mov	r0, r3
 8004300:	f006 f801 	bl	800a306 <USB_HC_Halt>
 8004304:	e0b3      	b.n	800446e <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	78fa      	ldrb	r2, [r7, #3]
 800430c:	4611      	mov	r1, r2
 800430e:	4618      	mov	r0, r3
 8004310:	f005 fa4f 	bl	80097b2 <USB_ReadChInterrupts>
 8004314:	4603      	mov	r3, r0
 8004316:	f003 0310 	and.w	r3, r3, #16
 800431a:	2b10      	cmp	r3, #16
 800431c:	f040 80a7 	bne.w	800446e <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004320:	78fa      	ldrb	r2, [r7, #3]
 8004322:	6879      	ldr	r1, [r7, #4]
 8004324:	4613      	mov	r3, r2
 8004326:	011b      	lsls	r3, r3, #4
 8004328:	1a9b      	subs	r3, r3, r2
 800432a:	009b      	lsls	r3, r3, #2
 800432c:	440b      	add	r3, r1
 800432e:	3326      	adds	r3, #38	@ 0x26
 8004330:	781b      	ldrb	r3, [r3, #0]
 8004332:	2b03      	cmp	r3, #3
 8004334:	d11b      	bne.n	800436e <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004336:	78fa      	ldrb	r2, [r7, #3]
 8004338:	6879      	ldr	r1, [r7, #4]
 800433a:	4613      	mov	r3, r2
 800433c:	011b      	lsls	r3, r3, #4
 800433e:	1a9b      	subs	r3, r3, r2
 8004340:	009b      	lsls	r3, r3, #2
 8004342:	440b      	add	r3, r1
 8004344:	3344      	adds	r3, #68	@ 0x44
 8004346:	2200      	movs	r2, #0
 8004348:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800434a:	78fa      	ldrb	r2, [r7, #3]
 800434c:	6879      	ldr	r1, [r7, #4]
 800434e:	4613      	mov	r3, r2
 8004350:	011b      	lsls	r3, r3, #4
 8004352:	1a9b      	subs	r3, r3, r2
 8004354:	009b      	lsls	r3, r3, #2
 8004356:	440b      	add	r3, r1
 8004358:	334d      	adds	r3, #77	@ 0x4d
 800435a:	2204      	movs	r2, #4
 800435c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	78fa      	ldrb	r2, [r7, #3]
 8004364:	4611      	mov	r1, r2
 8004366:	4618      	mov	r0, r3
 8004368:	f005 ffcd 	bl	800a306 <USB_HC_Halt>
 800436c:	e03f      	b.n	80043ee <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800436e:	78fa      	ldrb	r2, [r7, #3]
 8004370:	6879      	ldr	r1, [r7, #4]
 8004372:	4613      	mov	r3, r2
 8004374:	011b      	lsls	r3, r3, #4
 8004376:	1a9b      	subs	r3, r3, r2
 8004378:	009b      	lsls	r3, r3, #2
 800437a:	440b      	add	r3, r1
 800437c:	3326      	adds	r3, #38	@ 0x26
 800437e:	781b      	ldrb	r3, [r3, #0]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d00a      	beq.n	800439a <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004384:	78fa      	ldrb	r2, [r7, #3]
 8004386:	6879      	ldr	r1, [r7, #4]
 8004388:	4613      	mov	r3, r2
 800438a:	011b      	lsls	r3, r3, #4
 800438c:	1a9b      	subs	r3, r3, r2
 800438e:	009b      	lsls	r3, r3, #2
 8004390:	440b      	add	r3, r1
 8004392:	3326      	adds	r3, #38	@ 0x26
 8004394:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004396:	2b02      	cmp	r3, #2
 8004398:	d129      	bne.n	80043ee <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800439a:	78fa      	ldrb	r2, [r7, #3]
 800439c:	6879      	ldr	r1, [r7, #4]
 800439e:	4613      	mov	r3, r2
 80043a0:	011b      	lsls	r3, r3, #4
 80043a2:	1a9b      	subs	r3, r3, r2
 80043a4:	009b      	lsls	r3, r3, #2
 80043a6:	440b      	add	r3, r1
 80043a8:	3344      	adds	r3, #68	@ 0x44
 80043aa:	2200      	movs	r2, #0
 80043ac:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	799b      	ldrb	r3, [r3, #6]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d00a      	beq.n	80043cc <HCD_HC_IN_IRQHandler+0xc2a>
 80043b6:	78fa      	ldrb	r2, [r7, #3]
 80043b8:	6879      	ldr	r1, [r7, #4]
 80043ba:	4613      	mov	r3, r2
 80043bc:	011b      	lsls	r3, r3, #4
 80043be:	1a9b      	subs	r3, r3, r2
 80043c0:	009b      	lsls	r3, r3, #2
 80043c2:	440b      	add	r3, r1
 80043c4:	331b      	adds	r3, #27
 80043c6:	781b      	ldrb	r3, [r3, #0]
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	d110      	bne.n	80043ee <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 80043cc:	78fa      	ldrb	r2, [r7, #3]
 80043ce:	6879      	ldr	r1, [r7, #4]
 80043d0:	4613      	mov	r3, r2
 80043d2:	011b      	lsls	r3, r3, #4
 80043d4:	1a9b      	subs	r3, r3, r2
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	440b      	add	r3, r1
 80043da:	334d      	adds	r3, #77	@ 0x4d
 80043dc:	2204      	movs	r2, #4
 80043de:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	78fa      	ldrb	r2, [r7, #3]
 80043e6:	4611      	mov	r1, r2
 80043e8:	4618      	mov	r0, r3
 80043ea:	f005 ff8c 	bl	800a306 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 80043ee:	78fa      	ldrb	r2, [r7, #3]
 80043f0:	6879      	ldr	r1, [r7, #4]
 80043f2:	4613      	mov	r3, r2
 80043f4:	011b      	lsls	r3, r3, #4
 80043f6:	1a9b      	subs	r3, r3, r2
 80043f8:	009b      	lsls	r3, r3, #2
 80043fa:	440b      	add	r3, r1
 80043fc:	331b      	adds	r3, #27
 80043fe:	781b      	ldrb	r3, [r3, #0]
 8004400:	2b01      	cmp	r3, #1
 8004402:	d129      	bne.n	8004458 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004404:	78fa      	ldrb	r2, [r7, #3]
 8004406:	6879      	ldr	r1, [r7, #4]
 8004408:	4613      	mov	r3, r2
 800440a:	011b      	lsls	r3, r3, #4
 800440c:	1a9b      	subs	r3, r3, r2
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	440b      	add	r3, r1
 8004412:	331b      	adds	r3, #27
 8004414:	2200      	movs	r2, #0
 8004416:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004418:	78fb      	ldrb	r3, [r7, #3]
 800441a:	015a      	lsls	r2, r3, #5
 800441c:	693b      	ldr	r3, [r7, #16]
 800441e:	4413      	add	r3, r2
 8004420:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	78fa      	ldrb	r2, [r7, #3]
 8004428:	0151      	lsls	r1, r2, #5
 800442a:	693a      	ldr	r2, [r7, #16]
 800442c:	440a      	add	r2, r1
 800442e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004432:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004436:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8004438:	78fb      	ldrb	r3, [r7, #3]
 800443a:	015a      	lsls	r2, r3, #5
 800443c:	693b      	ldr	r3, [r7, #16]
 800443e:	4413      	add	r3, r2
 8004440:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004444:	68db      	ldr	r3, [r3, #12]
 8004446:	78fa      	ldrb	r2, [r7, #3]
 8004448:	0151      	lsls	r1, r2, #5
 800444a:	693a      	ldr	r2, [r7, #16]
 800444c:	440a      	add	r2, r1
 800444e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004452:	f043 0320 	orr.w	r3, r3, #32
 8004456:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004458:	78fb      	ldrb	r3, [r7, #3]
 800445a:	015a      	lsls	r2, r3, #5
 800445c:	693b      	ldr	r3, [r7, #16]
 800445e:	4413      	add	r3, r2
 8004460:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004464:	461a      	mov	r2, r3
 8004466:	2310      	movs	r3, #16
 8004468:	6093      	str	r3, [r2, #8]
 800446a:	e000      	b.n	800446e <HCD_HC_IN_IRQHandler+0xccc>
        return;
 800446c:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 800446e:	3718      	adds	r7, #24
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}

08004474 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b086      	sub	sp, #24
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
 800447c:	460b      	mov	r3, r1
 800447e:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	78fa      	ldrb	r2, [r7, #3]
 8004490:	4611      	mov	r1, r2
 8004492:	4618      	mov	r0, r3
 8004494:	f005 f98d 	bl	80097b2 <USB_ReadChInterrupts>
 8004498:	4603      	mov	r3, r0
 800449a:	f003 0304 	and.w	r3, r3, #4
 800449e:	2b04      	cmp	r3, #4
 80044a0:	d11b      	bne.n	80044da <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80044a2:	78fb      	ldrb	r3, [r7, #3]
 80044a4:	015a      	lsls	r2, r3, #5
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	4413      	add	r3, r2
 80044aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044ae:	461a      	mov	r2, r3
 80044b0:	2304      	movs	r3, #4
 80044b2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80044b4:	78fa      	ldrb	r2, [r7, #3]
 80044b6:	6879      	ldr	r1, [r7, #4]
 80044b8:	4613      	mov	r3, r2
 80044ba:	011b      	lsls	r3, r3, #4
 80044bc:	1a9b      	subs	r3, r3, r2
 80044be:	009b      	lsls	r3, r3, #2
 80044c0:	440b      	add	r3, r1
 80044c2:	334d      	adds	r3, #77	@ 0x4d
 80044c4:	2207      	movs	r2, #7
 80044c6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	78fa      	ldrb	r2, [r7, #3]
 80044ce:	4611      	mov	r1, r2
 80044d0:	4618      	mov	r0, r3
 80044d2:	f005 ff18 	bl	800a306 <USB_HC_Halt>
 80044d6:	f000 bc89 	b.w	8004dec <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	78fa      	ldrb	r2, [r7, #3]
 80044e0:	4611      	mov	r1, r2
 80044e2:	4618      	mov	r0, r3
 80044e4:	f005 f965 	bl	80097b2 <USB_ReadChInterrupts>
 80044e8:	4603      	mov	r3, r0
 80044ea:	f003 0320 	and.w	r3, r3, #32
 80044ee:	2b20      	cmp	r3, #32
 80044f0:	f040 8082 	bne.w	80045f8 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80044f4:	78fb      	ldrb	r3, [r7, #3]
 80044f6:	015a      	lsls	r2, r3, #5
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	4413      	add	r3, r2
 80044fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004500:	461a      	mov	r2, r3
 8004502:	2320      	movs	r3, #32
 8004504:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8004506:	78fa      	ldrb	r2, [r7, #3]
 8004508:	6879      	ldr	r1, [r7, #4]
 800450a:	4613      	mov	r3, r2
 800450c:	011b      	lsls	r3, r3, #4
 800450e:	1a9b      	subs	r3, r3, r2
 8004510:	009b      	lsls	r3, r3, #2
 8004512:	440b      	add	r3, r1
 8004514:	3319      	adds	r3, #25
 8004516:	781b      	ldrb	r3, [r3, #0]
 8004518:	2b01      	cmp	r3, #1
 800451a:	d124      	bne.n	8004566 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 800451c:	78fa      	ldrb	r2, [r7, #3]
 800451e:	6879      	ldr	r1, [r7, #4]
 8004520:	4613      	mov	r3, r2
 8004522:	011b      	lsls	r3, r3, #4
 8004524:	1a9b      	subs	r3, r3, r2
 8004526:	009b      	lsls	r3, r3, #2
 8004528:	440b      	add	r3, r1
 800452a:	3319      	adds	r3, #25
 800452c:	2200      	movs	r2, #0
 800452e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004530:	78fa      	ldrb	r2, [r7, #3]
 8004532:	6879      	ldr	r1, [r7, #4]
 8004534:	4613      	mov	r3, r2
 8004536:	011b      	lsls	r3, r3, #4
 8004538:	1a9b      	subs	r3, r3, r2
 800453a:	009b      	lsls	r3, r3, #2
 800453c:	440b      	add	r3, r1
 800453e:	334c      	adds	r3, #76	@ 0x4c
 8004540:	2202      	movs	r2, #2
 8004542:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8004544:	78fa      	ldrb	r2, [r7, #3]
 8004546:	6879      	ldr	r1, [r7, #4]
 8004548:	4613      	mov	r3, r2
 800454a:	011b      	lsls	r3, r3, #4
 800454c:	1a9b      	subs	r3, r3, r2
 800454e:	009b      	lsls	r3, r3, #2
 8004550:	440b      	add	r3, r1
 8004552:	334d      	adds	r3, #77	@ 0x4d
 8004554:	2203      	movs	r2, #3
 8004556:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	78fa      	ldrb	r2, [r7, #3]
 800455e:	4611      	mov	r1, r2
 8004560:	4618      	mov	r0, r3
 8004562:	f005 fed0 	bl	800a306 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8004566:	78fa      	ldrb	r2, [r7, #3]
 8004568:	6879      	ldr	r1, [r7, #4]
 800456a:	4613      	mov	r3, r2
 800456c:	011b      	lsls	r3, r3, #4
 800456e:	1a9b      	subs	r3, r3, r2
 8004570:	009b      	lsls	r3, r3, #2
 8004572:	440b      	add	r3, r1
 8004574:	331a      	adds	r3, #26
 8004576:	781b      	ldrb	r3, [r3, #0]
 8004578:	2b01      	cmp	r3, #1
 800457a:	f040 8437 	bne.w	8004dec <HCD_HC_OUT_IRQHandler+0x978>
 800457e:	78fa      	ldrb	r2, [r7, #3]
 8004580:	6879      	ldr	r1, [r7, #4]
 8004582:	4613      	mov	r3, r2
 8004584:	011b      	lsls	r3, r3, #4
 8004586:	1a9b      	subs	r3, r3, r2
 8004588:	009b      	lsls	r3, r3, #2
 800458a:	440b      	add	r3, r1
 800458c:	331b      	adds	r3, #27
 800458e:	781b      	ldrb	r3, [r3, #0]
 8004590:	2b00      	cmp	r3, #0
 8004592:	f040 842b 	bne.w	8004dec <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8004596:	78fa      	ldrb	r2, [r7, #3]
 8004598:	6879      	ldr	r1, [r7, #4]
 800459a:	4613      	mov	r3, r2
 800459c:	011b      	lsls	r3, r3, #4
 800459e:	1a9b      	subs	r3, r3, r2
 80045a0:	009b      	lsls	r3, r3, #2
 80045a2:	440b      	add	r3, r1
 80045a4:	3326      	adds	r3, #38	@ 0x26
 80045a6:	781b      	ldrb	r3, [r3, #0]
 80045a8:	2b01      	cmp	r3, #1
 80045aa:	d009      	beq.n	80045c0 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80045ac:	78fa      	ldrb	r2, [r7, #3]
 80045ae:	6879      	ldr	r1, [r7, #4]
 80045b0:	4613      	mov	r3, r2
 80045b2:	011b      	lsls	r3, r3, #4
 80045b4:	1a9b      	subs	r3, r3, r2
 80045b6:	009b      	lsls	r3, r3, #2
 80045b8:	440b      	add	r3, r1
 80045ba:	331b      	adds	r3, #27
 80045bc:	2201      	movs	r2, #1
 80045be:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 80045c0:	78fa      	ldrb	r2, [r7, #3]
 80045c2:	6879      	ldr	r1, [r7, #4]
 80045c4:	4613      	mov	r3, r2
 80045c6:	011b      	lsls	r3, r3, #4
 80045c8:	1a9b      	subs	r3, r3, r2
 80045ca:	009b      	lsls	r3, r3, #2
 80045cc:	440b      	add	r3, r1
 80045ce:	334d      	adds	r3, #77	@ 0x4d
 80045d0:	2203      	movs	r2, #3
 80045d2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	78fa      	ldrb	r2, [r7, #3]
 80045da:	4611      	mov	r1, r2
 80045dc:	4618      	mov	r0, r3
 80045de:	f005 fe92 	bl	800a306 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 80045e2:	78fa      	ldrb	r2, [r7, #3]
 80045e4:	6879      	ldr	r1, [r7, #4]
 80045e6:	4613      	mov	r3, r2
 80045e8:	011b      	lsls	r3, r3, #4
 80045ea:	1a9b      	subs	r3, r3, r2
 80045ec:	009b      	lsls	r3, r3, #2
 80045ee:	440b      	add	r3, r1
 80045f0:	3344      	adds	r3, #68	@ 0x44
 80045f2:	2200      	movs	r2, #0
 80045f4:	601a      	str	r2, [r3, #0]
 80045f6:	e3f9      	b.n	8004dec <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	78fa      	ldrb	r2, [r7, #3]
 80045fe:	4611      	mov	r1, r2
 8004600:	4618      	mov	r0, r3
 8004602:	f005 f8d6 	bl	80097b2 <USB_ReadChInterrupts>
 8004606:	4603      	mov	r3, r0
 8004608:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800460c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004610:	d111      	bne.n	8004636 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8004612:	78fb      	ldrb	r3, [r7, #3]
 8004614:	015a      	lsls	r2, r3, #5
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	4413      	add	r3, r2
 800461a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800461e:	461a      	mov	r2, r3
 8004620:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004624:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	78fa      	ldrb	r2, [r7, #3]
 800462c:	4611      	mov	r1, r2
 800462e:	4618      	mov	r0, r3
 8004630:	f005 fe69 	bl	800a306 <USB_HC_Halt>
 8004634:	e3da      	b.n	8004dec <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	78fa      	ldrb	r2, [r7, #3]
 800463c:	4611      	mov	r1, r2
 800463e:	4618      	mov	r0, r3
 8004640:	f005 f8b7 	bl	80097b2 <USB_ReadChInterrupts>
 8004644:	4603      	mov	r3, r0
 8004646:	f003 0301 	and.w	r3, r3, #1
 800464a:	2b01      	cmp	r3, #1
 800464c:	d168      	bne.n	8004720 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800464e:	78fa      	ldrb	r2, [r7, #3]
 8004650:	6879      	ldr	r1, [r7, #4]
 8004652:	4613      	mov	r3, r2
 8004654:	011b      	lsls	r3, r3, #4
 8004656:	1a9b      	subs	r3, r3, r2
 8004658:	009b      	lsls	r3, r3, #2
 800465a:	440b      	add	r3, r1
 800465c:	3344      	adds	r3, #68	@ 0x44
 800465e:	2200      	movs	r2, #0
 8004660:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	78fa      	ldrb	r2, [r7, #3]
 8004668:	4611      	mov	r1, r2
 800466a:	4618      	mov	r0, r3
 800466c:	f005 f8a1 	bl	80097b2 <USB_ReadChInterrupts>
 8004670:	4603      	mov	r3, r0
 8004672:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004676:	2b40      	cmp	r3, #64	@ 0x40
 8004678:	d112      	bne.n	80046a0 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800467a:	78fa      	ldrb	r2, [r7, #3]
 800467c:	6879      	ldr	r1, [r7, #4]
 800467e:	4613      	mov	r3, r2
 8004680:	011b      	lsls	r3, r3, #4
 8004682:	1a9b      	subs	r3, r3, r2
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	440b      	add	r3, r1
 8004688:	3319      	adds	r3, #25
 800468a:	2201      	movs	r2, #1
 800468c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800468e:	78fb      	ldrb	r3, [r7, #3]
 8004690:	015a      	lsls	r2, r3, #5
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	4413      	add	r3, r2
 8004696:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800469a:	461a      	mov	r2, r3
 800469c:	2340      	movs	r3, #64	@ 0x40
 800469e:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 80046a0:	78fa      	ldrb	r2, [r7, #3]
 80046a2:	6879      	ldr	r1, [r7, #4]
 80046a4:	4613      	mov	r3, r2
 80046a6:	011b      	lsls	r3, r3, #4
 80046a8:	1a9b      	subs	r3, r3, r2
 80046aa:	009b      	lsls	r3, r3, #2
 80046ac:	440b      	add	r3, r1
 80046ae:	331b      	adds	r3, #27
 80046b0:	781b      	ldrb	r3, [r3, #0]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d019      	beq.n	80046ea <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80046b6:	78fa      	ldrb	r2, [r7, #3]
 80046b8:	6879      	ldr	r1, [r7, #4]
 80046ba:	4613      	mov	r3, r2
 80046bc:	011b      	lsls	r3, r3, #4
 80046be:	1a9b      	subs	r3, r3, r2
 80046c0:	009b      	lsls	r3, r3, #2
 80046c2:	440b      	add	r3, r1
 80046c4:	331b      	adds	r3, #27
 80046c6:	2200      	movs	r2, #0
 80046c8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80046ca:	78fb      	ldrb	r3, [r7, #3]
 80046cc:	015a      	lsls	r2, r3, #5
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	4413      	add	r3, r2
 80046d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	78fa      	ldrb	r2, [r7, #3]
 80046da:	0151      	lsls	r1, r2, #5
 80046dc:	693a      	ldr	r2, [r7, #16]
 80046de:	440a      	add	r2, r1
 80046e0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80046e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80046e8:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80046ea:	78fb      	ldrb	r3, [r7, #3]
 80046ec:	015a      	lsls	r2, r3, #5
 80046ee:	693b      	ldr	r3, [r7, #16]
 80046f0:	4413      	add	r3, r2
 80046f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046f6:	461a      	mov	r2, r3
 80046f8:	2301      	movs	r3, #1
 80046fa:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 80046fc:	78fa      	ldrb	r2, [r7, #3]
 80046fe:	6879      	ldr	r1, [r7, #4]
 8004700:	4613      	mov	r3, r2
 8004702:	011b      	lsls	r3, r3, #4
 8004704:	1a9b      	subs	r3, r3, r2
 8004706:	009b      	lsls	r3, r3, #2
 8004708:	440b      	add	r3, r1
 800470a:	334d      	adds	r3, #77	@ 0x4d
 800470c:	2201      	movs	r2, #1
 800470e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	78fa      	ldrb	r2, [r7, #3]
 8004716:	4611      	mov	r1, r2
 8004718:	4618      	mov	r0, r3
 800471a:	f005 fdf4 	bl	800a306 <USB_HC_Halt>
 800471e:	e365      	b.n	8004dec <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	78fa      	ldrb	r2, [r7, #3]
 8004726:	4611      	mov	r1, r2
 8004728:	4618      	mov	r0, r3
 800472a:	f005 f842 	bl	80097b2 <USB_ReadChInterrupts>
 800472e:	4603      	mov	r3, r0
 8004730:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004734:	2b40      	cmp	r3, #64	@ 0x40
 8004736:	d139      	bne.n	80047ac <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8004738:	78fa      	ldrb	r2, [r7, #3]
 800473a:	6879      	ldr	r1, [r7, #4]
 800473c:	4613      	mov	r3, r2
 800473e:	011b      	lsls	r3, r3, #4
 8004740:	1a9b      	subs	r3, r3, r2
 8004742:	009b      	lsls	r3, r3, #2
 8004744:	440b      	add	r3, r1
 8004746:	334d      	adds	r3, #77	@ 0x4d
 8004748:	2205      	movs	r2, #5
 800474a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 800474c:	78fa      	ldrb	r2, [r7, #3]
 800474e:	6879      	ldr	r1, [r7, #4]
 8004750:	4613      	mov	r3, r2
 8004752:	011b      	lsls	r3, r3, #4
 8004754:	1a9b      	subs	r3, r3, r2
 8004756:	009b      	lsls	r3, r3, #2
 8004758:	440b      	add	r3, r1
 800475a:	331a      	adds	r3, #26
 800475c:	781b      	ldrb	r3, [r3, #0]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d109      	bne.n	8004776 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004762:	78fa      	ldrb	r2, [r7, #3]
 8004764:	6879      	ldr	r1, [r7, #4]
 8004766:	4613      	mov	r3, r2
 8004768:	011b      	lsls	r3, r3, #4
 800476a:	1a9b      	subs	r3, r3, r2
 800476c:	009b      	lsls	r3, r3, #2
 800476e:	440b      	add	r3, r1
 8004770:	3319      	adds	r3, #25
 8004772:	2201      	movs	r2, #1
 8004774:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8004776:	78fa      	ldrb	r2, [r7, #3]
 8004778:	6879      	ldr	r1, [r7, #4]
 800477a:	4613      	mov	r3, r2
 800477c:	011b      	lsls	r3, r3, #4
 800477e:	1a9b      	subs	r3, r3, r2
 8004780:	009b      	lsls	r3, r3, #2
 8004782:	440b      	add	r3, r1
 8004784:	3344      	adds	r3, #68	@ 0x44
 8004786:	2200      	movs	r2, #0
 8004788:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	78fa      	ldrb	r2, [r7, #3]
 8004790:	4611      	mov	r1, r2
 8004792:	4618      	mov	r0, r3
 8004794:	f005 fdb7 	bl	800a306 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004798:	78fb      	ldrb	r3, [r7, #3]
 800479a:	015a      	lsls	r2, r3, #5
 800479c:	693b      	ldr	r3, [r7, #16]
 800479e:	4413      	add	r3, r2
 80047a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80047a4:	461a      	mov	r2, r3
 80047a6:	2340      	movs	r3, #64	@ 0x40
 80047a8:	6093      	str	r3, [r2, #8]
 80047aa:	e31f      	b.n	8004dec <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	78fa      	ldrb	r2, [r7, #3]
 80047b2:	4611      	mov	r1, r2
 80047b4:	4618      	mov	r0, r3
 80047b6:	f004 fffc 	bl	80097b2 <USB_ReadChInterrupts>
 80047ba:	4603      	mov	r3, r0
 80047bc:	f003 0308 	and.w	r3, r3, #8
 80047c0:	2b08      	cmp	r3, #8
 80047c2:	d11a      	bne.n	80047fa <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80047c4:	78fb      	ldrb	r3, [r7, #3]
 80047c6:	015a      	lsls	r2, r3, #5
 80047c8:	693b      	ldr	r3, [r7, #16]
 80047ca:	4413      	add	r3, r2
 80047cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80047d0:	461a      	mov	r2, r3
 80047d2:	2308      	movs	r3, #8
 80047d4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80047d6:	78fa      	ldrb	r2, [r7, #3]
 80047d8:	6879      	ldr	r1, [r7, #4]
 80047da:	4613      	mov	r3, r2
 80047dc:	011b      	lsls	r3, r3, #4
 80047de:	1a9b      	subs	r3, r3, r2
 80047e0:	009b      	lsls	r3, r3, #2
 80047e2:	440b      	add	r3, r1
 80047e4:	334d      	adds	r3, #77	@ 0x4d
 80047e6:	2206      	movs	r2, #6
 80047e8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	78fa      	ldrb	r2, [r7, #3]
 80047f0:	4611      	mov	r1, r2
 80047f2:	4618      	mov	r0, r3
 80047f4:	f005 fd87 	bl	800a306 <USB_HC_Halt>
 80047f8:	e2f8      	b.n	8004dec <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	78fa      	ldrb	r2, [r7, #3]
 8004800:	4611      	mov	r1, r2
 8004802:	4618      	mov	r0, r3
 8004804:	f004 ffd5 	bl	80097b2 <USB_ReadChInterrupts>
 8004808:	4603      	mov	r3, r0
 800480a:	f003 0310 	and.w	r3, r3, #16
 800480e:	2b10      	cmp	r3, #16
 8004810:	d144      	bne.n	800489c <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8004812:	78fa      	ldrb	r2, [r7, #3]
 8004814:	6879      	ldr	r1, [r7, #4]
 8004816:	4613      	mov	r3, r2
 8004818:	011b      	lsls	r3, r3, #4
 800481a:	1a9b      	subs	r3, r3, r2
 800481c:	009b      	lsls	r3, r3, #2
 800481e:	440b      	add	r3, r1
 8004820:	3344      	adds	r3, #68	@ 0x44
 8004822:	2200      	movs	r2, #0
 8004824:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8004826:	78fa      	ldrb	r2, [r7, #3]
 8004828:	6879      	ldr	r1, [r7, #4]
 800482a:	4613      	mov	r3, r2
 800482c:	011b      	lsls	r3, r3, #4
 800482e:	1a9b      	subs	r3, r3, r2
 8004830:	009b      	lsls	r3, r3, #2
 8004832:	440b      	add	r3, r1
 8004834:	334d      	adds	r3, #77	@ 0x4d
 8004836:	2204      	movs	r2, #4
 8004838:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 800483a:	78fa      	ldrb	r2, [r7, #3]
 800483c:	6879      	ldr	r1, [r7, #4]
 800483e:	4613      	mov	r3, r2
 8004840:	011b      	lsls	r3, r3, #4
 8004842:	1a9b      	subs	r3, r3, r2
 8004844:	009b      	lsls	r3, r3, #2
 8004846:	440b      	add	r3, r1
 8004848:	3319      	adds	r3, #25
 800484a:	781b      	ldrb	r3, [r3, #0]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d114      	bne.n	800487a <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8004850:	78fa      	ldrb	r2, [r7, #3]
 8004852:	6879      	ldr	r1, [r7, #4]
 8004854:	4613      	mov	r3, r2
 8004856:	011b      	lsls	r3, r3, #4
 8004858:	1a9b      	subs	r3, r3, r2
 800485a:	009b      	lsls	r3, r3, #2
 800485c:	440b      	add	r3, r1
 800485e:	3318      	adds	r3, #24
 8004860:	781b      	ldrb	r3, [r3, #0]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d109      	bne.n	800487a <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8004866:	78fa      	ldrb	r2, [r7, #3]
 8004868:	6879      	ldr	r1, [r7, #4]
 800486a:	4613      	mov	r3, r2
 800486c:	011b      	lsls	r3, r3, #4
 800486e:	1a9b      	subs	r3, r3, r2
 8004870:	009b      	lsls	r3, r3, #2
 8004872:	440b      	add	r3, r1
 8004874:	3319      	adds	r3, #25
 8004876:	2201      	movs	r2, #1
 8004878:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	78fa      	ldrb	r2, [r7, #3]
 8004880:	4611      	mov	r1, r2
 8004882:	4618      	mov	r0, r3
 8004884:	f005 fd3f 	bl	800a306 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004888:	78fb      	ldrb	r3, [r7, #3]
 800488a:	015a      	lsls	r2, r3, #5
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	4413      	add	r3, r2
 8004890:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004894:	461a      	mov	r2, r3
 8004896:	2310      	movs	r3, #16
 8004898:	6093      	str	r3, [r2, #8]
 800489a:	e2a7      	b.n	8004dec <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	78fa      	ldrb	r2, [r7, #3]
 80048a2:	4611      	mov	r1, r2
 80048a4:	4618      	mov	r0, r3
 80048a6:	f004 ff84 	bl	80097b2 <USB_ReadChInterrupts>
 80048aa:	4603      	mov	r3, r0
 80048ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048b0:	2b80      	cmp	r3, #128	@ 0x80
 80048b2:	f040 8083 	bne.w	80049bc <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	799b      	ldrb	r3, [r3, #6]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d111      	bne.n	80048e2 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80048be:	78fa      	ldrb	r2, [r7, #3]
 80048c0:	6879      	ldr	r1, [r7, #4]
 80048c2:	4613      	mov	r3, r2
 80048c4:	011b      	lsls	r3, r3, #4
 80048c6:	1a9b      	subs	r3, r3, r2
 80048c8:	009b      	lsls	r3, r3, #2
 80048ca:	440b      	add	r3, r1
 80048cc:	334d      	adds	r3, #77	@ 0x4d
 80048ce:	2207      	movs	r2, #7
 80048d0:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	78fa      	ldrb	r2, [r7, #3]
 80048d8:	4611      	mov	r1, r2
 80048da:	4618      	mov	r0, r3
 80048dc:	f005 fd13 	bl	800a306 <USB_HC_Halt>
 80048e0:	e062      	b.n	80049a8 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 80048e2:	78fa      	ldrb	r2, [r7, #3]
 80048e4:	6879      	ldr	r1, [r7, #4]
 80048e6:	4613      	mov	r3, r2
 80048e8:	011b      	lsls	r3, r3, #4
 80048ea:	1a9b      	subs	r3, r3, r2
 80048ec:	009b      	lsls	r3, r3, #2
 80048ee:	440b      	add	r3, r1
 80048f0:	3344      	adds	r3, #68	@ 0x44
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	1c59      	adds	r1, r3, #1
 80048f6:	6878      	ldr	r0, [r7, #4]
 80048f8:	4613      	mov	r3, r2
 80048fa:	011b      	lsls	r3, r3, #4
 80048fc:	1a9b      	subs	r3, r3, r2
 80048fe:	009b      	lsls	r3, r3, #2
 8004900:	4403      	add	r3, r0
 8004902:	3344      	adds	r3, #68	@ 0x44
 8004904:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004906:	78fa      	ldrb	r2, [r7, #3]
 8004908:	6879      	ldr	r1, [r7, #4]
 800490a:	4613      	mov	r3, r2
 800490c:	011b      	lsls	r3, r3, #4
 800490e:	1a9b      	subs	r3, r3, r2
 8004910:	009b      	lsls	r3, r3, #2
 8004912:	440b      	add	r3, r1
 8004914:	3344      	adds	r3, #68	@ 0x44
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	2b02      	cmp	r3, #2
 800491a:	d922      	bls.n	8004962 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800491c:	78fa      	ldrb	r2, [r7, #3]
 800491e:	6879      	ldr	r1, [r7, #4]
 8004920:	4613      	mov	r3, r2
 8004922:	011b      	lsls	r3, r3, #4
 8004924:	1a9b      	subs	r3, r3, r2
 8004926:	009b      	lsls	r3, r3, #2
 8004928:	440b      	add	r3, r1
 800492a:	3344      	adds	r3, #68	@ 0x44
 800492c:	2200      	movs	r2, #0
 800492e:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004930:	78fa      	ldrb	r2, [r7, #3]
 8004932:	6879      	ldr	r1, [r7, #4]
 8004934:	4613      	mov	r3, r2
 8004936:	011b      	lsls	r3, r3, #4
 8004938:	1a9b      	subs	r3, r3, r2
 800493a:	009b      	lsls	r3, r3, #2
 800493c:	440b      	add	r3, r1
 800493e:	334c      	adds	r3, #76	@ 0x4c
 8004940:	2204      	movs	r2, #4
 8004942:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004944:	78fa      	ldrb	r2, [r7, #3]
 8004946:	6879      	ldr	r1, [r7, #4]
 8004948:	4613      	mov	r3, r2
 800494a:	011b      	lsls	r3, r3, #4
 800494c:	1a9b      	subs	r3, r3, r2
 800494e:	009b      	lsls	r3, r3, #2
 8004950:	440b      	add	r3, r1
 8004952:	334c      	adds	r3, #76	@ 0x4c
 8004954:	781a      	ldrb	r2, [r3, #0]
 8004956:	78fb      	ldrb	r3, [r7, #3]
 8004958:	4619      	mov	r1, r3
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	f008 f832 	bl	800c9c4 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004960:	e022      	b.n	80049a8 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004962:	78fa      	ldrb	r2, [r7, #3]
 8004964:	6879      	ldr	r1, [r7, #4]
 8004966:	4613      	mov	r3, r2
 8004968:	011b      	lsls	r3, r3, #4
 800496a:	1a9b      	subs	r3, r3, r2
 800496c:	009b      	lsls	r3, r3, #2
 800496e:	440b      	add	r3, r1
 8004970:	334c      	adds	r3, #76	@ 0x4c
 8004972:	2202      	movs	r2, #2
 8004974:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004976:	78fb      	ldrb	r3, [r7, #3]
 8004978:	015a      	lsls	r2, r3, #5
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	4413      	add	r3, r2
 800497e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800498c:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004994:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004996:	78fb      	ldrb	r3, [r7, #3]
 8004998:	015a      	lsls	r2, r3, #5
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	4413      	add	r3, r2
 800499e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049a2:	461a      	mov	r2, r3
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80049a8:	78fb      	ldrb	r3, [r7, #3]
 80049aa:	015a      	lsls	r2, r3, #5
 80049ac:	693b      	ldr	r3, [r7, #16]
 80049ae:	4413      	add	r3, r2
 80049b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049b4:	461a      	mov	r2, r3
 80049b6:	2380      	movs	r3, #128	@ 0x80
 80049b8:	6093      	str	r3, [r2, #8]
 80049ba:	e217      	b.n	8004dec <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	78fa      	ldrb	r2, [r7, #3]
 80049c2:	4611      	mov	r1, r2
 80049c4:	4618      	mov	r0, r3
 80049c6:	f004 fef4 	bl	80097b2 <USB_ReadChInterrupts>
 80049ca:	4603      	mov	r3, r0
 80049cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049d4:	d11b      	bne.n	8004a0e <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80049d6:	78fa      	ldrb	r2, [r7, #3]
 80049d8:	6879      	ldr	r1, [r7, #4]
 80049da:	4613      	mov	r3, r2
 80049dc:	011b      	lsls	r3, r3, #4
 80049de:	1a9b      	subs	r3, r3, r2
 80049e0:	009b      	lsls	r3, r3, #2
 80049e2:	440b      	add	r3, r1
 80049e4:	334d      	adds	r3, #77	@ 0x4d
 80049e6:	2209      	movs	r2, #9
 80049e8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	78fa      	ldrb	r2, [r7, #3]
 80049f0:	4611      	mov	r1, r2
 80049f2:	4618      	mov	r0, r3
 80049f4:	f005 fc87 	bl	800a306 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80049f8:	78fb      	ldrb	r3, [r7, #3]
 80049fa:	015a      	lsls	r2, r3, #5
 80049fc:	693b      	ldr	r3, [r7, #16]
 80049fe:	4413      	add	r3, r2
 8004a00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a04:	461a      	mov	r2, r3
 8004a06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004a0a:	6093      	str	r3, [r2, #8]
 8004a0c:	e1ee      	b.n	8004dec <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	78fa      	ldrb	r2, [r7, #3]
 8004a14:	4611      	mov	r1, r2
 8004a16:	4618      	mov	r0, r3
 8004a18:	f004 fecb 	bl	80097b2 <USB_ReadChInterrupts>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	f003 0302 	and.w	r3, r3, #2
 8004a22:	2b02      	cmp	r3, #2
 8004a24:	f040 81df 	bne.w	8004de6 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004a28:	78fb      	ldrb	r3, [r7, #3]
 8004a2a:	015a      	lsls	r2, r3, #5
 8004a2c:	693b      	ldr	r3, [r7, #16]
 8004a2e:	4413      	add	r3, r2
 8004a30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a34:	461a      	mov	r2, r3
 8004a36:	2302      	movs	r3, #2
 8004a38:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8004a3a:	78fa      	ldrb	r2, [r7, #3]
 8004a3c:	6879      	ldr	r1, [r7, #4]
 8004a3e:	4613      	mov	r3, r2
 8004a40:	011b      	lsls	r3, r3, #4
 8004a42:	1a9b      	subs	r3, r3, r2
 8004a44:	009b      	lsls	r3, r3, #2
 8004a46:	440b      	add	r3, r1
 8004a48:	334d      	adds	r3, #77	@ 0x4d
 8004a4a:	781b      	ldrb	r3, [r3, #0]
 8004a4c:	2b01      	cmp	r3, #1
 8004a4e:	f040 8093 	bne.w	8004b78 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004a52:	78fa      	ldrb	r2, [r7, #3]
 8004a54:	6879      	ldr	r1, [r7, #4]
 8004a56:	4613      	mov	r3, r2
 8004a58:	011b      	lsls	r3, r3, #4
 8004a5a:	1a9b      	subs	r3, r3, r2
 8004a5c:	009b      	lsls	r3, r3, #2
 8004a5e:	440b      	add	r3, r1
 8004a60:	334d      	adds	r3, #77	@ 0x4d
 8004a62:	2202      	movs	r2, #2
 8004a64:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004a66:	78fa      	ldrb	r2, [r7, #3]
 8004a68:	6879      	ldr	r1, [r7, #4]
 8004a6a:	4613      	mov	r3, r2
 8004a6c:	011b      	lsls	r3, r3, #4
 8004a6e:	1a9b      	subs	r3, r3, r2
 8004a70:	009b      	lsls	r3, r3, #2
 8004a72:	440b      	add	r3, r1
 8004a74:	334c      	adds	r3, #76	@ 0x4c
 8004a76:	2201      	movs	r2, #1
 8004a78:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004a7a:	78fa      	ldrb	r2, [r7, #3]
 8004a7c:	6879      	ldr	r1, [r7, #4]
 8004a7e:	4613      	mov	r3, r2
 8004a80:	011b      	lsls	r3, r3, #4
 8004a82:	1a9b      	subs	r3, r3, r2
 8004a84:	009b      	lsls	r3, r3, #2
 8004a86:	440b      	add	r3, r1
 8004a88:	3326      	adds	r3, #38	@ 0x26
 8004a8a:	781b      	ldrb	r3, [r3, #0]
 8004a8c:	2b02      	cmp	r3, #2
 8004a8e:	d00b      	beq.n	8004aa8 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8004a90:	78fa      	ldrb	r2, [r7, #3]
 8004a92:	6879      	ldr	r1, [r7, #4]
 8004a94:	4613      	mov	r3, r2
 8004a96:	011b      	lsls	r3, r3, #4
 8004a98:	1a9b      	subs	r3, r3, r2
 8004a9a:	009b      	lsls	r3, r3, #2
 8004a9c:	440b      	add	r3, r1
 8004a9e:	3326      	adds	r3, #38	@ 0x26
 8004aa0:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004aa2:	2b03      	cmp	r3, #3
 8004aa4:	f040 8190 	bne.w	8004dc8 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	799b      	ldrb	r3, [r3, #6]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d115      	bne.n	8004adc <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8004ab0:	78fa      	ldrb	r2, [r7, #3]
 8004ab2:	6879      	ldr	r1, [r7, #4]
 8004ab4:	4613      	mov	r3, r2
 8004ab6:	011b      	lsls	r3, r3, #4
 8004ab8:	1a9b      	subs	r3, r3, r2
 8004aba:	009b      	lsls	r3, r3, #2
 8004abc:	440b      	add	r3, r1
 8004abe:	333d      	adds	r3, #61	@ 0x3d
 8004ac0:	781b      	ldrb	r3, [r3, #0]
 8004ac2:	78fa      	ldrb	r2, [r7, #3]
 8004ac4:	f083 0301 	eor.w	r3, r3, #1
 8004ac8:	b2d8      	uxtb	r0, r3
 8004aca:	6879      	ldr	r1, [r7, #4]
 8004acc:	4613      	mov	r3, r2
 8004ace:	011b      	lsls	r3, r3, #4
 8004ad0:	1a9b      	subs	r3, r3, r2
 8004ad2:	009b      	lsls	r3, r3, #2
 8004ad4:	440b      	add	r3, r1
 8004ad6:	333d      	adds	r3, #61	@ 0x3d
 8004ad8:	4602      	mov	r2, r0
 8004ada:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	799b      	ldrb	r3, [r3, #6]
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	f040 8171 	bne.w	8004dc8 <HCD_HC_OUT_IRQHandler+0x954>
 8004ae6:	78fa      	ldrb	r2, [r7, #3]
 8004ae8:	6879      	ldr	r1, [r7, #4]
 8004aea:	4613      	mov	r3, r2
 8004aec:	011b      	lsls	r3, r3, #4
 8004aee:	1a9b      	subs	r3, r3, r2
 8004af0:	009b      	lsls	r3, r3, #2
 8004af2:	440b      	add	r3, r1
 8004af4:	3334      	adds	r3, #52	@ 0x34
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	f000 8165 	beq.w	8004dc8 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8004afe:	78fa      	ldrb	r2, [r7, #3]
 8004b00:	6879      	ldr	r1, [r7, #4]
 8004b02:	4613      	mov	r3, r2
 8004b04:	011b      	lsls	r3, r3, #4
 8004b06:	1a9b      	subs	r3, r3, r2
 8004b08:	009b      	lsls	r3, r3, #2
 8004b0a:	440b      	add	r3, r1
 8004b0c:	3334      	adds	r3, #52	@ 0x34
 8004b0e:	6819      	ldr	r1, [r3, #0]
 8004b10:	78fa      	ldrb	r2, [r7, #3]
 8004b12:	6878      	ldr	r0, [r7, #4]
 8004b14:	4613      	mov	r3, r2
 8004b16:	011b      	lsls	r3, r3, #4
 8004b18:	1a9b      	subs	r3, r3, r2
 8004b1a:	009b      	lsls	r3, r3, #2
 8004b1c:	4403      	add	r3, r0
 8004b1e:	3328      	adds	r3, #40	@ 0x28
 8004b20:	881b      	ldrh	r3, [r3, #0]
 8004b22:	440b      	add	r3, r1
 8004b24:	1e59      	subs	r1, r3, #1
 8004b26:	78fa      	ldrb	r2, [r7, #3]
 8004b28:	6878      	ldr	r0, [r7, #4]
 8004b2a:	4613      	mov	r3, r2
 8004b2c:	011b      	lsls	r3, r3, #4
 8004b2e:	1a9b      	subs	r3, r3, r2
 8004b30:	009b      	lsls	r3, r3, #2
 8004b32:	4403      	add	r3, r0
 8004b34:	3328      	adds	r3, #40	@ 0x28
 8004b36:	881b      	ldrh	r3, [r3, #0]
 8004b38:	fbb1 f3f3 	udiv	r3, r1, r3
 8004b3c:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	f003 0301 	and.w	r3, r3, #1
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	f000 813f 	beq.w	8004dc8 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8004b4a:	78fa      	ldrb	r2, [r7, #3]
 8004b4c:	6879      	ldr	r1, [r7, #4]
 8004b4e:	4613      	mov	r3, r2
 8004b50:	011b      	lsls	r3, r3, #4
 8004b52:	1a9b      	subs	r3, r3, r2
 8004b54:	009b      	lsls	r3, r3, #2
 8004b56:	440b      	add	r3, r1
 8004b58:	333d      	adds	r3, #61	@ 0x3d
 8004b5a:	781b      	ldrb	r3, [r3, #0]
 8004b5c:	78fa      	ldrb	r2, [r7, #3]
 8004b5e:	f083 0301 	eor.w	r3, r3, #1
 8004b62:	b2d8      	uxtb	r0, r3
 8004b64:	6879      	ldr	r1, [r7, #4]
 8004b66:	4613      	mov	r3, r2
 8004b68:	011b      	lsls	r3, r3, #4
 8004b6a:	1a9b      	subs	r3, r3, r2
 8004b6c:	009b      	lsls	r3, r3, #2
 8004b6e:	440b      	add	r3, r1
 8004b70:	333d      	adds	r3, #61	@ 0x3d
 8004b72:	4602      	mov	r2, r0
 8004b74:	701a      	strb	r2, [r3, #0]
 8004b76:	e127      	b.n	8004dc8 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004b78:	78fa      	ldrb	r2, [r7, #3]
 8004b7a:	6879      	ldr	r1, [r7, #4]
 8004b7c:	4613      	mov	r3, r2
 8004b7e:	011b      	lsls	r3, r3, #4
 8004b80:	1a9b      	subs	r3, r3, r2
 8004b82:	009b      	lsls	r3, r3, #2
 8004b84:	440b      	add	r3, r1
 8004b86:	334d      	adds	r3, #77	@ 0x4d
 8004b88:	781b      	ldrb	r3, [r3, #0]
 8004b8a:	2b03      	cmp	r3, #3
 8004b8c:	d120      	bne.n	8004bd0 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004b8e:	78fa      	ldrb	r2, [r7, #3]
 8004b90:	6879      	ldr	r1, [r7, #4]
 8004b92:	4613      	mov	r3, r2
 8004b94:	011b      	lsls	r3, r3, #4
 8004b96:	1a9b      	subs	r3, r3, r2
 8004b98:	009b      	lsls	r3, r3, #2
 8004b9a:	440b      	add	r3, r1
 8004b9c:	334d      	adds	r3, #77	@ 0x4d
 8004b9e:	2202      	movs	r2, #2
 8004ba0:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004ba2:	78fa      	ldrb	r2, [r7, #3]
 8004ba4:	6879      	ldr	r1, [r7, #4]
 8004ba6:	4613      	mov	r3, r2
 8004ba8:	011b      	lsls	r3, r3, #4
 8004baa:	1a9b      	subs	r3, r3, r2
 8004bac:	009b      	lsls	r3, r3, #2
 8004bae:	440b      	add	r3, r1
 8004bb0:	331b      	adds	r3, #27
 8004bb2:	781b      	ldrb	r3, [r3, #0]
 8004bb4:	2b01      	cmp	r3, #1
 8004bb6:	f040 8107 	bne.w	8004dc8 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004bba:	78fa      	ldrb	r2, [r7, #3]
 8004bbc:	6879      	ldr	r1, [r7, #4]
 8004bbe:	4613      	mov	r3, r2
 8004bc0:	011b      	lsls	r3, r3, #4
 8004bc2:	1a9b      	subs	r3, r3, r2
 8004bc4:	009b      	lsls	r3, r3, #2
 8004bc6:	440b      	add	r3, r1
 8004bc8:	334c      	adds	r3, #76	@ 0x4c
 8004bca:	2202      	movs	r2, #2
 8004bcc:	701a      	strb	r2, [r3, #0]
 8004bce:	e0fb      	b.n	8004dc8 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004bd0:	78fa      	ldrb	r2, [r7, #3]
 8004bd2:	6879      	ldr	r1, [r7, #4]
 8004bd4:	4613      	mov	r3, r2
 8004bd6:	011b      	lsls	r3, r3, #4
 8004bd8:	1a9b      	subs	r3, r3, r2
 8004bda:	009b      	lsls	r3, r3, #2
 8004bdc:	440b      	add	r3, r1
 8004bde:	334d      	adds	r3, #77	@ 0x4d
 8004be0:	781b      	ldrb	r3, [r3, #0]
 8004be2:	2b04      	cmp	r3, #4
 8004be4:	d13a      	bne.n	8004c5c <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004be6:	78fa      	ldrb	r2, [r7, #3]
 8004be8:	6879      	ldr	r1, [r7, #4]
 8004bea:	4613      	mov	r3, r2
 8004bec:	011b      	lsls	r3, r3, #4
 8004bee:	1a9b      	subs	r3, r3, r2
 8004bf0:	009b      	lsls	r3, r3, #2
 8004bf2:	440b      	add	r3, r1
 8004bf4:	334d      	adds	r3, #77	@ 0x4d
 8004bf6:	2202      	movs	r2, #2
 8004bf8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004bfa:	78fa      	ldrb	r2, [r7, #3]
 8004bfc:	6879      	ldr	r1, [r7, #4]
 8004bfe:	4613      	mov	r3, r2
 8004c00:	011b      	lsls	r3, r3, #4
 8004c02:	1a9b      	subs	r3, r3, r2
 8004c04:	009b      	lsls	r3, r3, #2
 8004c06:	440b      	add	r3, r1
 8004c08:	334c      	adds	r3, #76	@ 0x4c
 8004c0a:	2202      	movs	r2, #2
 8004c0c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004c0e:	78fa      	ldrb	r2, [r7, #3]
 8004c10:	6879      	ldr	r1, [r7, #4]
 8004c12:	4613      	mov	r3, r2
 8004c14:	011b      	lsls	r3, r3, #4
 8004c16:	1a9b      	subs	r3, r3, r2
 8004c18:	009b      	lsls	r3, r3, #2
 8004c1a:	440b      	add	r3, r1
 8004c1c:	331b      	adds	r3, #27
 8004c1e:	781b      	ldrb	r3, [r3, #0]
 8004c20:	2b01      	cmp	r3, #1
 8004c22:	f040 80d1 	bne.w	8004dc8 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8004c26:	78fa      	ldrb	r2, [r7, #3]
 8004c28:	6879      	ldr	r1, [r7, #4]
 8004c2a:	4613      	mov	r3, r2
 8004c2c:	011b      	lsls	r3, r3, #4
 8004c2e:	1a9b      	subs	r3, r3, r2
 8004c30:	009b      	lsls	r3, r3, #2
 8004c32:	440b      	add	r3, r1
 8004c34:	331b      	adds	r3, #27
 8004c36:	2200      	movs	r2, #0
 8004c38:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004c3a:	78fb      	ldrb	r3, [r7, #3]
 8004c3c:	015a      	lsls	r2, r3, #5
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	4413      	add	r3, r2
 8004c42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	78fa      	ldrb	r2, [r7, #3]
 8004c4a:	0151      	lsls	r1, r2, #5
 8004c4c:	693a      	ldr	r2, [r7, #16]
 8004c4e:	440a      	add	r2, r1
 8004c50:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004c54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c58:	6053      	str	r3, [r2, #4]
 8004c5a:	e0b5      	b.n	8004dc8 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004c5c:	78fa      	ldrb	r2, [r7, #3]
 8004c5e:	6879      	ldr	r1, [r7, #4]
 8004c60:	4613      	mov	r3, r2
 8004c62:	011b      	lsls	r3, r3, #4
 8004c64:	1a9b      	subs	r3, r3, r2
 8004c66:	009b      	lsls	r3, r3, #2
 8004c68:	440b      	add	r3, r1
 8004c6a:	334d      	adds	r3, #77	@ 0x4d
 8004c6c:	781b      	ldrb	r3, [r3, #0]
 8004c6e:	2b05      	cmp	r3, #5
 8004c70:	d114      	bne.n	8004c9c <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004c72:	78fa      	ldrb	r2, [r7, #3]
 8004c74:	6879      	ldr	r1, [r7, #4]
 8004c76:	4613      	mov	r3, r2
 8004c78:	011b      	lsls	r3, r3, #4
 8004c7a:	1a9b      	subs	r3, r3, r2
 8004c7c:	009b      	lsls	r3, r3, #2
 8004c7e:	440b      	add	r3, r1
 8004c80:	334d      	adds	r3, #77	@ 0x4d
 8004c82:	2202      	movs	r2, #2
 8004c84:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8004c86:	78fa      	ldrb	r2, [r7, #3]
 8004c88:	6879      	ldr	r1, [r7, #4]
 8004c8a:	4613      	mov	r3, r2
 8004c8c:	011b      	lsls	r3, r3, #4
 8004c8e:	1a9b      	subs	r3, r3, r2
 8004c90:	009b      	lsls	r3, r3, #2
 8004c92:	440b      	add	r3, r1
 8004c94:	334c      	adds	r3, #76	@ 0x4c
 8004c96:	2202      	movs	r2, #2
 8004c98:	701a      	strb	r2, [r3, #0]
 8004c9a:	e095      	b.n	8004dc8 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004c9c:	78fa      	ldrb	r2, [r7, #3]
 8004c9e:	6879      	ldr	r1, [r7, #4]
 8004ca0:	4613      	mov	r3, r2
 8004ca2:	011b      	lsls	r3, r3, #4
 8004ca4:	1a9b      	subs	r3, r3, r2
 8004ca6:	009b      	lsls	r3, r3, #2
 8004ca8:	440b      	add	r3, r1
 8004caa:	334d      	adds	r3, #77	@ 0x4d
 8004cac:	781b      	ldrb	r3, [r3, #0]
 8004cae:	2b06      	cmp	r3, #6
 8004cb0:	d114      	bne.n	8004cdc <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004cb2:	78fa      	ldrb	r2, [r7, #3]
 8004cb4:	6879      	ldr	r1, [r7, #4]
 8004cb6:	4613      	mov	r3, r2
 8004cb8:	011b      	lsls	r3, r3, #4
 8004cba:	1a9b      	subs	r3, r3, r2
 8004cbc:	009b      	lsls	r3, r3, #2
 8004cbe:	440b      	add	r3, r1
 8004cc0:	334d      	adds	r3, #77	@ 0x4d
 8004cc2:	2202      	movs	r2, #2
 8004cc4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8004cc6:	78fa      	ldrb	r2, [r7, #3]
 8004cc8:	6879      	ldr	r1, [r7, #4]
 8004cca:	4613      	mov	r3, r2
 8004ccc:	011b      	lsls	r3, r3, #4
 8004cce:	1a9b      	subs	r3, r3, r2
 8004cd0:	009b      	lsls	r3, r3, #2
 8004cd2:	440b      	add	r3, r1
 8004cd4:	334c      	adds	r3, #76	@ 0x4c
 8004cd6:	2205      	movs	r2, #5
 8004cd8:	701a      	strb	r2, [r3, #0]
 8004cda:	e075      	b.n	8004dc8 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004cdc:	78fa      	ldrb	r2, [r7, #3]
 8004cde:	6879      	ldr	r1, [r7, #4]
 8004ce0:	4613      	mov	r3, r2
 8004ce2:	011b      	lsls	r3, r3, #4
 8004ce4:	1a9b      	subs	r3, r3, r2
 8004ce6:	009b      	lsls	r3, r3, #2
 8004ce8:	440b      	add	r3, r1
 8004cea:	334d      	adds	r3, #77	@ 0x4d
 8004cec:	781b      	ldrb	r3, [r3, #0]
 8004cee:	2b07      	cmp	r3, #7
 8004cf0:	d00a      	beq.n	8004d08 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8004cf2:	78fa      	ldrb	r2, [r7, #3]
 8004cf4:	6879      	ldr	r1, [r7, #4]
 8004cf6:	4613      	mov	r3, r2
 8004cf8:	011b      	lsls	r3, r3, #4
 8004cfa:	1a9b      	subs	r3, r3, r2
 8004cfc:	009b      	lsls	r3, r3, #2
 8004cfe:	440b      	add	r3, r1
 8004d00:	334d      	adds	r3, #77	@ 0x4d
 8004d02:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004d04:	2b09      	cmp	r3, #9
 8004d06:	d170      	bne.n	8004dea <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004d08:	78fa      	ldrb	r2, [r7, #3]
 8004d0a:	6879      	ldr	r1, [r7, #4]
 8004d0c:	4613      	mov	r3, r2
 8004d0e:	011b      	lsls	r3, r3, #4
 8004d10:	1a9b      	subs	r3, r3, r2
 8004d12:	009b      	lsls	r3, r3, #2
 8004d14:	440b      	add	r3, r1
 8004d16:	334d      	adds	r3, #77	@ 0x4d
 8004d18:	2202      	movs	r2, #2
 8004d1a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004d1c:	78fa      	ldrb	r2, [r7, #3]
 8004d1e:	6879      	ldr	r1, [r7, #4]
 8004d20:	4613      	mov	r3, r2
 8004d22:	011b      	lsls	r3, r3, #4
 8004d24:	1a9b      	subs	r3, r3, r2
 8004d26:	009b      	lsls	r3, r3, #2
 8004d28:	440b      	add	r3, r1
 8004d2a:	3344      	adds	r3, #68	@ 0x44
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	1c59      	adds	r1, r3, #1
 8004d30:	6878      	ldr	r0, [r7, #4]
 8004d32:	4613      	mov	r3, r2
 8004d34:	011b      	lsls	r3, r3, #4
 8004d36:	1a9b      	subs	r3, r3, r2
 8004d38:	009b      	lsls	r3, r3, #2
 8004d3a:	4403      	add	r3, r0
 8004d3c:	3344      	adds	r3, #68	@ 0x44
 8004d3e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004d40:	78fa      	ldrb	r2, [r7, #3]
 8004d42:	6879      	ldr	r1, [r7, #4]
 8004d44:	4613      	mov	r3, r2
 8004d46:	011b      	lsls	r3, r3, #4
 8004d48:	1a9b      	subs	r3, r3, r2
 8004d4a:	009b      	lsls	r3, r3, #2
 8004d4c:	440b      	add	r3, r1
 8004d4e:	3344      	adds	r3, #68	@ 0x44
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	2b02      	cmp	r3, #2
 8004d54:	d914      	bls.n	8004d80 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004d56:	78fa      	ldrb	r2, [r7, #3]
 8004d58:	6879      	ldr	r1, [r7, #4]
 8004d5a:	4613      	mov	r3, r2
 8004d5c:	011b      	lsls	r3, r3, #4
 8004d5e:	1a9b      	subs	r3, r3, r2
 8004d60:	009b      	lsls	r3, r3, #2
 8004d62:	440b      	add	r3, r1
 8004d64:	3344      	adds	r3, #68	@ 0x44
 8004d66:	2200      	movs	r2, #0
 8004d68:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004d6a:	78fa      	ldrb	r2, [r7, #3]
 8004d6c:	6879      	ldr	r1, [r7, #4]
 8004d6e:	4613      	mov	r3, r2
 8004d70:	011b      	lsls	r3, r3, #4
 8004d72:	1a9b      	subs	r3, r3, r2
 8004d74:	009b      	lsls	r3, r3, #2
 8004d76:	440b      	add	r3, r1
 8004d78:	334c      	adds	r3, #76	@ 0x4c
 8004d7a:	2204      	movs	r2, #4
 8004d7c:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004d7e:	e022      	b.n	8004dc6 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004d80:	78fa      	ldrb	r2, [r7, #3]
 8004d82:	6879      	ldr	r1, [r7, #4]
 8004d84:	4613      	mov	r3, r2
 8004d86:	011b      	lsls	r3, r3, #4
 8004d88:	1a9b      	subs	r3, r3, r2
 8004d8a:	009b      	lsls	r3, r3, #2
 8004d8c:	440b      	add	r3, r1
 8004d8e:	334c      	adds	r3, #76	@ 0x4c
 8004d90:	2202      	movs	r2, #2
 8004d92:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004d94:	78fb      	ldrb	r3, [r7, #3]
 8004d96:	015a      	lsls	r2, r3, #5
 8004d98:	693b      	ldr	r3, [r7, #16]
 8004d9a:	4413      	add	r3, r2
 8004d9c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004daa:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004db2:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004db4:	78fb      	ldrb	r3, [r7, #3]
 8004db6:	015a      	lsls	r2, r3, #5
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	4413      	add	r3, r2
 8004dbc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004dc0:	461a      	mov	r2, r3
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004dc6:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004dc8:	78fa      	ldrb	r2, [r7, #3]
 8004dca:	6879      	ldr	r1, [r7, #4]
 8004dcc:	4613      	mov	r3, r2
 8004dce:	011b      	lsls	r3, r3, #4
 8004dd0:	1a9b      	subs	r3, r3, r2
 8004dd2:	009b      	lsls	r3, r3, #2
 8004dd4:	440b      	add	r3, r1
 8004dd6:	334c      	adds	r3, #76	@ 0x4c
 8004dd8:	781a      	ldrb	r2, [r3, #0]
 8004dda:	78fb      	ldrb	r3, [r7, #3]
 8004ddc:	4619      	mov	r1, r3
 8004dde:	6878      	ldr	r0, [r7, #4]
 8004de0:	f007 fdf0 	bl	800c9c4 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004de4:	e002      	b.n	8004dec <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8004de6:	bf00      	nop
 8004de8:	e000      	b.n	8004dec <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8004dea:	bf00      	nop
  }
}
 8004dec:	3718      	adds	r7, #24
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}

08004df2 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004df2:	b580      	push	{r7, lr}
 8004df4:	b08a      	sub	sp, #40	@ 0x28
 8004df6:	af00      	add	r7, sp, #0
 8004df8:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e02:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	6a1b      	ldr	r3, [r3, #32]
 8004e0a:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8004e0c:	69fb      	ldr	r3, [r7, #28]
 8004e0e:	f003 030f 	and.w	r3, r3, #15
 8004e12:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004e14:	69fb      	ldr	r3, [r7, #28]
 8004e16:	0c5b      	lsrs	r3, r3, #17
 8004e18:	f003 030f 	and.w	r3, r3, #15
 8004e1c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004e1e:	69fb      	ldr	r3, [r7, #28]
 8004e20:	091b      	lsrs	r3, r3, #4
 8004e22:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004e26:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	2b02      	cmp	r3, #2
 8004e2c:	d004      	beq.n	8004e38 <HCD_RXQLVL_IRQHandler+0x46>
 8004e2e:	697b      	ldr	r3, [r7, #20]
 8004e30:	2b05      	cmp	r3, #5
 8004e32:	f000 80b6 	beq.w	8004fa2 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004e36:	e0b7      	b.n	8004fa8 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8004e38:	693b      	ldr	r3, [r7, #16]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	f000 80b3 	beq.w	8004fa6 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004e40:	6879      	ldr	r1, [r7, #4]
 8004e42:	69ba      	ldr	r2, [r7, #24]
 8004e44:	4613      	mov	r3, r2
 8004e46:	011b      	lsls	r3, r3, #4
 8004e48:	1a9b      	subs	r3, r3, r2
 8004e4a:	009b      	lsls	r3, r3, #2
 8004e4c:	440b      	add	r3, r1
 8004e4e:	332c      	adds	r3, #44	@ 0x2c
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	f000 80a7 	beq.w	8004fa6 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8004e58:	6879      	ldr	r1, [r7, #4]
 8004e5a:	69ba      	ldr	r2, [r7, #24]
 8004e5c:	4613      	mov	r3, r2
 8004e5e:	011b      	lsls	r3, r3, #4
 8004e60:	1a9b      	subs	r3, r3, r2
 8004e62:	009b      	lsls	r3, r3, #2
 8004e64:	440b      	add	r3, r1
 8004e66:	3338      	adds	r3, #56	@ 0x38
 8004e68:	681a      	ldr	r2, [r3, #0]
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	18d1      	adds	r1, r2, r3
 8004e6e:	6878      	ldr	r0, [r7, #4]
 8004e70:	69ba      	ldr	r2, [r7, #24]
 8004e72:	4613      	mov	r3, r2
 8004e74:	011b      	lsls	r3, r3, #4
 8004e76:	1a9b      	subs	r3, r3, r2
 8004e78:	009b      	lsls	r3, r3, #2
 8004e7a:	4403      	add	r3, r0
 8004e7c:	3334      	adds	r3, #52	@ 0x34
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4299      	cmp	r1, r3
 8004e82:	f200 8083 	bhi.w	8004f8c <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6818      	ldr	r0, [r3, #0]
 8004e8a:	6879      	ldr	r1, [r7, #4]
 8004e8c:	69ba      	ldr	r2, [r7, #24]
 8004e8e:	4613      	mov	r3, r2
 8004e90:	011b      	lsls	r3, r3, #4
 8004e92:	1a9b      	subs	r3, r3, r2
 8004e94:	009b      	lsls	r3, r3, #2
 8004e96:	440b      	add	r3, r1
 8004e98:	332c      	adds	r3, #44	@ 0x2c
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	693a      	ldr	r2, [r7, #16]
 8004e9e:	b292      	uxth	r2, r2
 8004ea0:	4619      	mov	r1, r3
 8004ea2:	f004 fc1b 	bl	80096dc <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8004ea6:	6879      	ldr	r1, [r7, #4]
 8004ea8:	69ba      	ldr	r2, [r7, #24]
 8004eaa:	4613      	mov	r3, r2
 8004eac:	011b      	lsls	r3, r3, #4
 8004eae:	1a9b      	subs	r3, r3, r2
 8004eb0:	009b      	lsls	r3, r3, #2
 8004eb2:	440b      	add	r3, r1
 8004eb4:	332c      	adds	r3, #44	@ 0x2c
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	693b      	ldr	r3, [r7, #16]
 8004eba:	18d1      	adds	r1, r2, r3
 8004ebc:	6878      	ldr	r0, [r7, #4]
 8004ebe:	69ba      	ldr	r2, [r7, #24]
 8004ec0:	4613      	mov	r3, r2
 8004ec2:	011b      	lsls	r3, r3, #4
 8004ec4:	1a9b      	subs	r3, r3, r2
 8004ec6:	009b      	lsls	r3, r3, #2
 8004ec8:	4403      	add	r3, r0
 8004eca:	332c      	adds	r3, #44	@ 0x2c
 8004ecc:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8004ece:	6879      	ldr	r1, [r7, #4]
 8004ed0:	69ba      	ldr	r2, [r7, #24]
 8004ed2:	4613      	mov	r3, r2
 8004ed4:	011b      	lsls	r3, r3, #4
 8004ed6:	1a9b      	subs	r3, r3, r2
 8004ed8:	009b      	lsls	r3, r3, #2
 8004eda:	440b      	add	r3, r1
 8004edc:	3338      	adds	r3, #56	@ 0x38
 8004ede:	681a      	ldr	r2, [r3, #0]
 8004ee0:	693b      	ldr	r3, [r7, #16]
 8004ee2:	18d1      	adds	r1, r2, r3
 8004ee4:	6878      	ldr	r0, [r7, #4]
 8004ee6:	69ba      	ldr	r2, [r7, #24]
 8004ee8:	4613      	mov	r3, r2
 8004eea:	011b      	lsls	r3, r3, #4
 8004eec:	1a9b      	subs	r3, r3, r2
 8004eee:	009b      	lsls	r3, r3, #2
 8004ef0:	4403      	add	r3, r0
 8004ef2:	3338      	adds	r3, #56	@ 0x38
 8004ef4:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004ef6:	69bb      	ldr	r3, [r7, #24]
 8004ef8:	015a      	lsls	r2, r3, #5
 8004efa:	6a3b      	ldr	r3, [r7, #32]
 8004efc:	4413      	add	r3, r2
 8004efe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f02:	691b      	ldr	r3, [r3, #16]
 8004f04:	0cdb      	lsrs	r3, r3, #19
 8004f06:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004f0a:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8004f0c:	6879      	ldr	r1, [r7, #4]
 8004f0e:	69ba      	ldr	r2, [r7, #24]
 8004f10:	4613      	mov	r3, r2
 8004f12:	011b      	lsls	r3, r3, #4
 8004f14:	1a9b      	subs	r3, r3, r2
 8004f16:	009b      	lsls	r3, r3, #2
 8004f18:	440b      	add	r3, r1
 8004f1a:	3328      	adds	r3, #40	@ 0x28
 8004f1c:	881b      	ldrh	r3, [r3, #0]
 8004f1e:	461a      	mov	r2, r3
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d13f      	bne.n	8004fa6 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d03c      	beq.n	8004fa6 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8004f2c:	69bb      	ldr	r3, [r7, #24]
 8004f2e:	015a      	lsls	r2, r3, #5
 8004f30:	6a3b      	ldr	r3, [r7, #32]
 8004f32:	4413      	add	r3, r2
 8004f34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004f42:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004f4a:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8004f4c:	69bb      	ldr	r3, [r7, #24]
 8004f4e:	015a      	lsls	r2, r3, #5
 8004f50:	6a3b      	ldr	r3, [r7, #32]
 8004f52:	4413      	add	r3, r2
 8004f54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f58:	461a      	mov	r2, r3
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8004f5e:	6879      	ldr	r1, [r7, #4]
 8004f60:	69ba      	ldr	r2, [r7, #24]
 8004f62:	4613      	mov	r3, r2
 8004f64:	011b      	lsls	r3, r3, #4
 8004f66:	1a9b      	subs	r3, r3, r2
 8004f68:	009b      	lsls	r3, r3, #2
 8004f6a:	440b      	add	r3, r1
 8004f6c:	333c      	adds	r3, #60	@ 0x3c
 8004f6e:	781b      	ldrb	r3, [r3, #0]
 8004f70:	f083 0301 	eor.w	r3, r3, #1
 8004f74:	b2d8      	uxtb	r0, r3
 8004f76:	6879      	ldr	r1, [r7, #4]
 8004f78:	69ba      	ldr	r2, [r7, #24]
 8004f7a:	4613      	mov	r3, r2
 8004f7c:	011b      	lsls	r3, r3, #4
 8004f7e:	1a9b      	subs	r3, r3, r2
 8004f80:	009b      	lsls	r3, r3, #2
 8004f82:	440b      	add	r3, r1
 8004f84:	333c      	adds	r3, #60	@ 0x3c
 8004f86:	4602      	mov	r2, r0
 8004f88:	701a      	strb	r2, [r3, #0]
      break;
 8004f8a:	e00c      	b.n	8004fa6 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8004f8c:	6879      	ldr	r1, [r7, #4]
 8004f8e:	69ba      	ldr	r2, [r7, #24]
 8004f90:	4613      	mov	r3, r2
 8004f92:	011b      	lsls	r3, r3, #4
 8004f94:	1a9b      	subs	r3, r3, r2
 8004f96:	009b      	lsls	r3, r3, #2
 8004f98:	440b      	add	r3, r1
 8004f9a:	334c      	adds	r3, #76	@ 0x4c
 8004f9c:	2204      	movs	r2, #4
 8004f9e:	701a      	strb	r2, [r3, #0]
      break;
 8004fa0:	e001      	b.n	8004fa6 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8004fa2:	bf00      	nop
 8004fa4:	e000      	b.n	8004fa8 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8004fa6:	bf00      	nop
  }
}
 8004fa8:	bf00      	nop
 8004faa:	3728      	adds	r7, #40	@ 0x28
 8004fac:	46bd      	mov	sp, r7
 8004fae:	bd80      	pop	{r7, pc}

08004fb0 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b086      	sub	sp, #24
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fbe:	697b      	ldr	r3, [r7, #20]
 8004fc0:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004fc2:	693b      	ldr	r3, [r7, #16]
 8004fc4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004fcc:	693b      	ldr	r3, [r7, #16]
 8004fce:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004fdc:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	f003 0302 	and.w	r3, r3, #2
 8004fe4:	2b02      	cmp	r3, #2
 8004fe6:	d10b      	bne.n	8005000 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	f003 0301 	and.w	r3, r3, #1
 8004fee:	2b01      	cmp	r3, #1
 8004ff0:	d102      	bne.n	8004ff8 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004ff2:	6878      	ldr	r0, [r7, #4]
 8004ff4:	f007 fcca 	bl	800c98c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	f043 0302 	orr.w	r3, r3, #2
 8004ffe:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	f003 0308 	and.w	r3, r3, #8
 8005006:	2b08      	cmp	r3, #8
 8005008:	d132      	bne.n	8005070 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800500a:	68bb      	ldr	r3, [r7, #8]
 800500c:	f043 0308 	orr.w	r3, r3, #8
 8005010:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	f003 0304 	and.w	r3, r3, #4
 8005018:	2b04      	cmp	r3, #4
 800501a:	d126      	bne.n	800506a <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	7a5b      	ldrb	r3, [r3, #9]
 8005020:	2b02      	cmp	r3, #2
 8005022:	d113      	bne.n	800504c <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800502a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800502e:	d106      	bne.n	800503e <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	2102      	movs	r1, #2
 8005036:	4618      	mov	r0, r3
 8005038:	f004 fce6 	bl	8009a08 <USB_InitFSLSPClkSel>
 800503c:	e011      	b.n	8005062 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	2101      	movs	r1, #1
 8005044:	4618      	mov	r0, r3
 8005046:	f004 fcdf 	bl	8009a08 <USB_InitFSLSPClkSel>
 800504a:	e00a      	b.n	8005062 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	79db      	ldrb	r3, [r3, #7]
 8005050:	2b01      	cmp	r3, #1
 8005052:	d106      	bne.n	8005062 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8005054:	693b      	ldr	r3, [r7, #16]
 8005056:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800505a:	461a      	mov	r2, r3
 800505c:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8005060:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f007 fcbc 	bl	800c9e0 <HAL_HCD_PortEnabled_Callback>
 8005068:	e002      	b.n	8005070 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800506a:	6878      	ldr	r0, [r7, #4]
 800506c:	f007 fcc6 	bl	800c9fc <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	f003 0320 	and.w	r3, r3, #32
 8005076:	2b20      	cmp	r3, #32
 8005078:	d103      	bne.n	8005082 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	f043 0320 	orr.w	r3, r3, #32
 8005080:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005088:	461a      	mov	r2, r3
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	6013      	str	r3, [r2, #0]
}
 800508e:	bf00      	nop
 8005090:	3718      	adds	r7, #24
 8005092:	46bd      	mov	sp, r7
 8005094:	bd80      	pop	{r7, pc}
	...

08005098 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b084      	sub	sp, #16
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d101      	bne.n	80050aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80050a6:	2301      	movs	r3, #1
 80050a8:	e12b      	b.n	8005302 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050b0:	b2db      	uxtb	r3, r3
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d106      	bne.n	80050c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2200      	movs	r2, #0
 80050ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80050be:	6878      	ldr	r0, [r7, #4]
 80050c0:	f7fc ffd8 	bl	8002074 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2224      	movs	r2, #36	@ 0x24
 80050c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	681a      	ldr	r2, [r3, #0]
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f022 0201 	bic.w	r2, r2, #1
 80050da:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	681a      	ldr	r2, [r3, #0]
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80050ea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	681a      	ldr	r2, [r3, #0]
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80050fa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80050fc:	f001 fd7a 	bl	8006bf4 <HAL_RCC_GetPCLK1Freq>
 8005100:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	4a81      	ldr	r2, [pc, #516]	@ (800530c <HAL_I2C_Init+0x274>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d807      	bhi.n	800511c <HAL_I2C_Init+0x84>
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	4a80      	ldr	r2, [pc, #512]	@ (8005310 <HAL_I2C_Init+0x278>)
 8005110:	4293      	cmp	r3, r2
 8005112:	bf94      	ite	ls
 8005114:	2301      	movls	r3, #1
 8005116:	2300      	movhi	r3, #0
 8005118:	b2db      	uxtb	r3, r3
 800511a:	e006      	b.n	800512a <HAL_I2C_Init+0x92>
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	4a7d      	ldr	r2, [pc, #500]	@ (8005314 <HAL_I2C_Init+0x27c>)
 8005120:	4293      	cmp	r3, r2
 8005122:	bf94      	ite	ls
 8005124:	2301      	movls	r3, #1
 8005126:	2300      	movhi	r3, #0
 8005128:	b2db      	uxtb	r3, r3
 800512a:	2b00      	cmp	r3, #0
 800512c:	d001      	beq.n	8005132 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	e0e7      	b.n	8005302 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	4a78      	ldr	r2, [pc, #480]	@ (8005318 <HAL_I2C_Init+0x280>)
 8005136:	fba2 2303 	umull	r2, r3, r2, r3
 800513a:	0c9b      	lsrs	r3, r3, #18
 800513c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	68ba      	ldr	r2, [r7, #8]
 800514e:	430a      	orrs	r2, r1
 8005150:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	6a1b      	ldr	r3, [r3, #32]
 8005158:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	4a6a      	ldr	r2, [pc, #424]	@ (800530c <HAL_I2C_Init+0x274>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d802      	bhi.n	800516c <HAL_I2C_Init+0xd4>
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	3301      	adds	r3, #1
 800516a:	e009      	b.n	8005180 <HAL_I2C_Init+0xe8>
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005172:	fb02 f303 	mul.w	r3, r2, r3
 8005176:	4a69      	ldr	r2, [pc, #420]	@ (800531c <HAL_I2C_Init+0x284>)
 8005178:	fba2 2303 	umull	r2, r3, r2, r3
 800517c:	099b      	lsrs	r3, r3, #6
 800517e:	3301      	adds	r3, #1
 8005180:	687a      	ldr	r2, [r7, #4]
 8005182:	6812      	ldr	r2, [r2, #0]
 8005184:	430b      	orrs	r3, r1
 8005186:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	69db      	ldr	r3, [r3, #28]
 800518e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005192:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	495c      	ldr	r1, [pc, #368]	@ (800530c <HAL_I2C_Init+0x274>)
 800519c:	428b      	cmp	r3, r1
 800519e:	d819      	bhi.n	80051d4 <HAL_I2C_Init+0x13c>
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	1e59      	subs	r1, r3, #1
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	685b      	ldr	r3, [r3, #4]
 80051a8:	005b      	lsls	r3, r3, #1
 80051aa:	fbb1 f3f3 	udiv	r3, r1, r3
 80051ae:	1c59      	adds	r1, r3, #1
 80051b0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80051b4:	400b      	ands	r3, r1
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d00a      	beq.n	80051d0 <HAL_I2C_Init+0x138>
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	1e59      	subs	r1, r3, #1
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	005b      	lsls	r3, r3, #1
 80051c4:	fbb1 f3f3 	udiv	r3, r1, r3
 80051c8:	3301      	adds	r3, #1
 80051ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051ce:	e051      	b.n	8005274 <HAL_I2C_Init+0x1dc>
 80051d0:	2304      	movs	r3, #4
 80051d2:	e04f      	b.n	8005274 <HAL_I2C_Init+0x1dc>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	689b      	ldr	r3, [r3, #8]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d111      	bne.n	8005200 <HAL_I2C_Init+0x168>
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	1e58      	subs	r0, r3, #1
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6859      	ldr	r1, [r3, #4]
 80051e4:	460b      	mov	r3, r1
 80051e6:	005b      	lsls	r3, r3, #1
 80051e8:	440b      	add	r3, r1
 80051ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80051ee:	3301      	adds	r3, #1
 80051f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	bf0c      	ite	eq
 80051f8:	2301      	moveq	r3, #1
 80051fa:	2300      	movne	r3, #0
 80051fc:	b2db      	uxtb	r3, r3
 80051fe:	e012      	b.n	8005226 <HAL_I2C_Init+0x18e>
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	1e58      	subs	r0, r3, #1
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6859      	ldr	r1, [r3, #4]
 8005208:	460b      	mov	r3, r1
 800520a:	009b      	lsls	r3, r3, #2
 800520c:	440b      	add	r3, r1
 800520e:	0099      	lsls	r1, r3, #2
 8005210:	440b      	add	r3, r1
 8005212:	fbb0 f3f3 	udiv	r3, r0, r3
 8005216:	3301      	adds	r3, #1
 8005218:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800521c:	2b00      	cmp	r3, #0
 800521e:	bf0c      	ite	eq
 8005220:	2301      	moveq	r3, #1
 8005222:	2300      	movne	r3, #0
 8005224:	b2db      	uxtb	r3, r3
 8005226:	2b00      	cmp	r3, #0
 8005228:	d001      	beq.n	800522e <HAL_I2C_Init+0x196>
 800522a:	2301      	movs	r3, #1
 800522c:	e022      	b.n	8005274 <HAL_I2C_Init+0x1dc>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	689b      	ldr	r3, [r3, #8]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d10e      	bne.n	8005254 <HAL_I2C_Init+0x1bc>
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	1e58      	subs	r0, r3, #1
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6859      	ldr	r1, [r3, #4]
 800523e:	460b      	mov	r3, r1
 8005240:	005b      	lsls	r3, r3, #1
 8005242:	440b      	add	r3, r1
 8005244:	fbb0 f3f3 	udiv	r3, r0, r3
 8005248:	3301      	adds	r3, #1
 800524a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800524e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005252:	e00f      	b.n	8005274 <HAL_I2C_Init+0x1dc>
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	1e58      	subs	r0, r3, #1
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6859      	ldr	r1, [r3, #4]
 800525c:	460b      	mov	r3, r1
 800525e:	009b      	lsls	r3, r3, #2
 8005260:	440b      	add	r3, r1
 8005262:	0099      	lsls	r1, r3, #2
 8005264:	440b      	add	r3, r1
 8005266:	fbb0 f3f3 	udiv	r3, r0, r3
 800526a:	3301      	adds	r3, #1
 800526c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005270:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005274:	6879      	ldr	r1, [r7, #4]
 8005276:	6809      	ldr	r1, [r1, #0]
 8005278:	4313      	orrs	r3, r2
 800527a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	69da      	ldr	r2, [r3, #28]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6a1b      	ldr	r3, [r3, #32]
 800528e:	431a      	orrs	r2, r3
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	430a      	orrs	r2, r1
 8005296:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	689b      	ldr	r3, [r3, #8]
 800529e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80052a2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80052a6:	687a      	ldr	r2, [r7, #4]
 80052a8:	6911      	ldr	r1, [r2, #16]
 80052aa:	687a      	ldr	r2, [r7, #4]
 80052ac:	68d2      	ldr	r2, [r2, #12]
 80052ae:	4311      	orrs	r1, r2
 80052b0:	687a      	ldr	r2, [r7, #4]
 80052b2:	6812      	ldr	r2, [r2, #0]
 80052b4:	430b      	orrs	r3, r1
 80052b6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	68db      	ldr	r3, [r3, #12]
 80052be:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	695a      	ldr	r2, [r3, #20]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	699b      	ldr	r3, [r3, #24]
 80052ca:	431a      	orrs	r2, r3
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	430a      	orrs	r2, r1
 80052d2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	681a      	ldr	r2, [r3, #0]
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f042 0201 	orr.w	r2, r2, #1
 80052e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2200      	movs	r2, #0
 80052e8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2220      	movs	r2, #32
 80052ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2200      	movs	r2, #0
 80052f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2200      	movs	r2, #0
 80052fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005300:	2300      	movs	r3, #0
}
 8005302:	4618      	mov	r0, r3
 8005304:	3710      	adds	r7, #16
 8005306:	46bd      	mov	sp, r7
 8005308:	bd80      	pop	{r7, pc}
 800530a:	bf00      	nop
 800530c:	000186a0 	.word	0x000186a0
 8005310:	001e847f 	.word	0x001e847f
 8005314:	003d08ff 	.word	0x003d08ff
 8005318:	431bde83 	.word	0x431bde83
 800531c:	10624dd3 	.word	0x10624dd3

08005320 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b088      	sub	sp, #32
 8005324:	af02      	add	r7, sp, #8
 8005326:	60f8      	str	r0, [r7, #12]
 8005328:	607a      	str	r2, [r7, #4]
 800532a:	461a      	mov	r2, r3
 800532c:	460b      	mov	r3, r1
 800532e:	817b      	strh	r3, [r7, #10]
 8005330:	4613      	mov	r3, r2
 8005332:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005334:	f7fd fa16 	bl	8002764 <HAL_GetTick>
 8005338:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005340:	b2db      	uxtb	r3, r3
 8005342:	2b20      	cmp	r3, #32
 8005344:	f040 80e0 	bne.w	8005508 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	9300      	str	r3, [sp, #0]
 800534c:	2319      	movs	r3, #25
 800534e:	2201      	movs	r2, #1
 8005350:	4970      	ldr	r1, [pc, #448]	@ (8005514 <HAL_I2C_Master_Transmit+0x1f4>)
 8005352:	68f8      	ldr	r0, [r7, #12]
 8005354:	f000 f964 	bl	8005620 <I2C_WaitOnFlagUntilTimeout>
 8005358:	4603      	mov	r3, r0
 800535a:	2b00      	cmp	r3, #0
 800535c:	d001      	beq.n	8005362 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800535e:	2302      	movs	r3, #2
 8005360:	e0d3      	b.n	800550a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005368:	2b01      	cmp	r3, #1
 800536a:	d101      	bne.n	8005370 <HAL_I2C_Master_Transmit+0x50>
 800536c:	2302      	movs	r3, #2
 800536e:	e0cc      	b.n	800550a <HAL_I2C_Master_Transmit+0x1ea>
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	2201      	movs	r2, #1
 8005374:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f003 0301 	and.w	r3, r3, #1
 8005382:	2b01      	cmp	r3, #1
 8005384:	d007      	beq.n	8005396 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f042 0201 	orr.w	r2, r2, #1
 8005394:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80053a4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	2221      	movs	r2, #33	@ 0x21
 80053aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	2210      	movs	r2, #16
 80053b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	2200      	movs	r2, #0
 80053ba:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	687a      	ldr	r2, [r7, #4]
 80053c0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	893a      	ldrh	r2, [r7, #8]
 80053c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053cc:	b29a      	uxth	r2, r3
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	4a50      	ldr	r2, [pc, #320]	@ (8005518 <HAL_I2C_Master_Transmit+0x1f8>)
 80053d6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80053d8:	8979      	ldrh	r1, [r7, #10]
 80053da:	697b      	ldr	r3, [r7, #20]
 80053dc:	6a3a      	ldr	r2, [r7, #32]
 80053de:	68f8      	ldr	r0, [r7, #12]
 80053e0:	f000 f89c 	bl	800551c <I2C_MasterRequestWrite>
 80053e4:	4603      	mov	r3, r0
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d001      	beq.n	80053ee <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80053ea:	2301      	movs	r3, #1
 80053ec:	e08d      	b.n	800550a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053ee:	2300      	movs	r3, #0
 80053f0:	613b      	str	r3, [r7, #16]
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	695b      	ldr	r3, [r3, #20]
 80053f8:	613b      	str	r3, [r7, #16]
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	699b      	ldr	r3, [r3, #24]
 8005400:	613b      	str	r3, [r7, #16]
 8005402:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005404:	e066      	b.n	80054d4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005406:	697a      	ldr	r2, [r7, #20]
 8005408:	6a39      	ldr	r1, [r7, #32]
 800540a:	68f8      	ldr	r0, [r7, #12]
 800540c:	f000 fa22 	bl	8005854 <I2C_WaitOnTXEFlagUntilTimeout>
 8005410:	4603      	mov	r3, r0
 8005412:	2b00      	cmp	r3, #0
 8005414:	d00d      	beq.n	8005432 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800541a:	2b04      	cmp	r3, #4
 800541c:	d107      	bne.n	800542e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	681a      	ldr	r2, [r3, #0]
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800542c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800542e:	2301      	movs	r3, #1
 8005430:	e06b      	b.n	800550a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005436:	781a      	ldrb	r2, [r3, #0]
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005442:	1c5a      	adds	r2, r3, #1
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800544c:	b29b      	uxth	r3, r3
 800544e:	3b01      	subs	r3, #1
 8005450:	b29a      	uxth	r2, r3
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800545a:	3b01      	subs	r3, #1
 800545c:	b29a      	uxth	r2, r3
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	695b      	ldr	r3, [r3, #20]
 8005468:	f003 0304 	and.w	r3, r3, #4
 800546c:	2b04      	cmp	r3, #4
 800546e:	d11b      	bne.n	80054a8 <HAL_I2C_Master_Transmit+0x188>
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005474:	2b00      	cmp	r3, #0
 8005476:	d017      	beq.n	80054a8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800547c:	781a      	ldrb	r2, [r3, #0]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005488:	1c5a      	adds	r2, r3, #1
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005492:	b29b      	uxth	r3, r3
 8005494:	3b01      	subs	r3, #1
 8005496:	b29a      	uxth	r2, r3
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054a0:	3b01      	subs	r3, #1
 80054a2:	b29a      	uxth	r2, r3
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80054a8:	697a      	ldr	r2, [r7, #20]
 80054aa:	6a39      	ldr	r1, [r7, #32]
 80054ac:	68f8      	ldr	r0, [r7, #12]
 80054ae:	f000 fa19 	bl	80058e4 <I2C_WaitOnBTFFlagUntilTimeout>
 80054b2:	4603      	mov	r3, r0
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d00d      	beq.n	80054d4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054bc:	2b04      	cmp	r3, #4
 80054be:	d107      	bne.n	80054d0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054ce:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80054d0:	2301      	movs	r3, #1
 80054d2:	e01a      	b.n	800550a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d194      	bne.n	8005406 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	681a      	ldr	r2, [r3, #0]
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	2220      	movs	r2, #32
 80054f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	2200      	movs	r2, #0
 80054f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	2200      	movs	r2, #0
 8005500:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005504:	2300      	movs	r3, #0
 8005506:	e000      	b.n	800550a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005508:	2302      	movs	r3, #2
  }
}
 800550a:	4618      	mov	r0, r3
 800550c:	3718      	adds	r7, #24
 800550e:	46bd      	mov	sp, r7
 8005510:	bd80      	pop	{r7, pc}
 8005512:	bf00      	nop
 8005514:	00100002 	.word	0x00100002
 8005518:	ffff0000 	.word	0xffff0000

0800551c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b088      	sub	sp, #32
 8005520:	af02      	add	r7, sp, #8
 8005522:	60f8      	str	r0, [r7, #12]
 8005524:	607a      	str	r2, [r7, #4]
 8005526:	603b      	str	r3, [r7, #0]
 8005528:	460b      	mov	r3, r1
 800552a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005530:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	2b08      	cmp	r3, #8
 8005536:	d006      	beq.n	8005546 <I2C_MasterRequestWrite+0x2a>
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	2b01      	cmp	r3, #1
 800553c:	d003      	beq.n	8005546 <I2C_MasterRequestWrite+0x2a>
 800553e:	697b      	ldr	r3, [r7, #20]
 8005540:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005544:	d108      	bne.n	8005558 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	681a      	ldr	r2, [r3, #0]
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005554:	601a      	str	r2, [r3, #0]
 8005556:	e00b      	b.n	8005570 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800555c:	2b12      	cmp	r3, #18
 800555e:	d107      	bne.n	8005570 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	681a      	ldr	r2, [r3, #0]
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800556e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	9300      	str	r3, [sp, #0]
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2200      	movs	r2, #0
 8005578:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800557c:	68f8      	ldr	r0, [r7, #12]
 800557e:	f000 f84f 	bl	8005620 <I2C_WaitOnFlagUntilTimeout>
 8005582:	4603      	mov	r3, r0
 8005584:	2b00      	cmp	r3, #0
 8005586:	d00d      	beq.n	80055a4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005592:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005596:	d103      	bne.n	80055a0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800559e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80055a0:	2303      	movs	r3, #3
 80055a2:	e035      	b.n	8005610 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	691b      	ldr	r3, [r3, #16]
 80055a8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80055ac:	d108      	bne.n	80055c0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80055ae:	897b      	ldrh	r3, [r7, #10]
 80055b0:	b2db      	uxtb	r3, r3
 80055b2:	461a      	mov	r2, r3
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80055bc:	611a      	str	r2, [r3, #16]
 80055be:	e01b      	b.n	80055f8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80055c0:	897b      	ldrh	r3, [r7, #10]
 80055c2:	11db      	asrs	r3, r3, #7
 80055c4:	b2db      	uxtb	r3, r3
 80055c6:	f003 0306 	and.w	r3, r3, #6
 80055ca:	b2db      	uxtb	r3, r3
 80055cc:	f063 030f 	orn	r3, r3, #15
 80055d0:	b2da      	uxtb	r2, r3
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	687a      	ldr	r2, [r7, #4]
 80055dc:	490e      	ldr	r1, [pc, #56]	@ (8005618 <I2C_MasterRequestWrite+0xfc>)
 80055de:	68f8      	ldr	r0, [r7, #12]
 80055e0:	f000 f898 	bl	8005714 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80055e4:	4603      	mov	r3, r0
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d001      	beq.n	80055ee <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80055ea:	2301      	movs	r3, #1
 80055ec:	e010      	b.n	8005610 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80055ee:	897b      	ldrh	r3, [r7, #10]
 80055f0:	b2da      	uxtb	r2, r3
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	687a      	ldr	r2, [r7, #4]
 80055fc:	4907      	ldr	r1, [pc, #28]	@ (800561c <I2C_MasterRequestWrite+0x100>)
 80055fe:	68f8      	ldr	r0, [r7, #12]
 8005600:	f000 f888 	bl	8005714 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005604:	4603      	mov	r3, r0
 8005606:	2b00      	cmp	r3, #0
 8005608:	d001      	beq.n	800560e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800560a:	2301      	movs	r3, #1
 800560c:	e000      	b.n	8005610 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800560e:	2300      	movs	r3, #0
}
 8005610:	4618      	mov	r0, r3
 8005612:	3718      	adds	r7, #24
 8005614:	46bd      	mov	sp, r7
 8005616:	bd80      	pop	{r7, pc}
 8005618:	00010008 	.word	0x00010008
 800561c:	00010002 	.word	0x00010002

08005620 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b084      	sub	sp, #16
 8005624:	af00      	add	r7, sp, #0
 8005626:	60f8      	str	r0, [r7, #12]
 8005628:	60b9      	str	r1, [r7, #8]
 800562a:	603b      	str	r3, [r7, #0]
 800562c:	4613      	mov	r3, r2
 800562e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005630:	e048      	b.n	80056c4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005638:	d044      	beq.n	80056c4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800563a:	f7fd f893 	bl	8002764 <HAL_GetTick>
 800563e:	4602      	mov	r2, r0
 8005640:	69bb      	ldr	r3, [r7, #24]
 8005642:	1ad3      	subs	r3, r2, r3
 8005644:	683a      	ldr	r2, [r7, #0]
 8005646:	429a      	cmp	r2, r3
 8005648:	d302      	bcc.n	8005650 <I2C_WaitOnFlagUntilTimeout+0x30>
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d139      	bne.n	80056c4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005650:	68bb      	ldr	r3, [r7, #8]
 8005652:	0c1b      	lsrs	r3, r3, #16
 8005654:	b2db      	uxtb	r3, r3
 8005656:	2b01      	cmp	r3, #1
 8005658:	d10d      	bne.n	8005676 <I2C_WaitOnFlagUntilTimeout+0x56>
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	695b      	ldr	r3, [r3, #20]
 8005660:	43da      	mvns	r2, r3
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	4013      	ands	r3, r2
 8005666:	b29b      	uxth	r3, r3
 8005668:	2b00      	cmp	r3, #0
 800566a:	bf0c      	ite	eq
 800566c:	2301      	moveq	r3, #1
 800566e:	2300      	movne	r3, #0
 8005670:	b2db      	uxtb	r3, r3
 8005672:	461a      	mov	r2, r3
 8005674:	e00c      	b.n	8005690 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	699b      	ldr	r3, [r3, #24]
 800567c:	43da      	mvns	r2, r3
 800567e:	68bb      	ldr	r3, [r7, #8]
 8005680:	4013      	ands	r3, r2
 8005682:	b29b      	uxth	r3, r3
 8005684:	2b00      	cmp	r3, #0
 8005686:	bf0c      	ite	eq
 8005688:	2301      	moveq	r3, #1
 800568a:	2300      	movne	r3, #0
 800568c:	b2db      	uxtb	r3, r3
 800568e:	461a      	mov	r2, r3
 8005690:	79fb      	ldrb	r3, [r7, #7]
 8005692:	429a      	cmp	r2, r3
 8005694:	d116      	bne.n	80056c4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	2200      	movs	r2, #0
 800569a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2220      	movs	r2, #32
 80056a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	2200      	movs	r2, #0
 80056a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b0:	f043 0220 	orr.w	r2, r3, #32
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	2200      	movs	r2, #0
 80056bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80056c0:	2301      	movs	r3, #1
 80056c2:	e023      	b.n	800570c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	0c1b      	lsrs	r3, r3, #16
 80056c8:	b2db      	uxtb	r3, r3
 80056ca:	2b01      	cmp	r3, #1
 80056cc:	d10d      	bne.n	80056ea <I2C_WaitOnFlagUntilTimeout+0xca>
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	695b      	ldr	r3, [r3, #20]
 80056d4:	43da      	mvns	r2, r3
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	4013      	ands	r3, r2
 80056da:	b29b      	uxth	r3, r3
 80056dc:	2b00      	cmp	r3, #0
 80056de:	bf0c      	ite	eq
 80056e0:	2301      	moveq	r3, #1
 80056e2:	2300      	movne	r3, #0
 80056e4:	b2db      	uxtb	r3, r3
 80056e6:	461a      	mov	r2, r3
 80056e8:	e00c      	b.n	8005704 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	699b      	ldr	r3, [r3, #24]
 80056f0:	43da      	mvns	r2, r3
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	4013      	ands	r3, r2
 80056f6:	b29b      	uxth	r3, r3
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	bf0c      	ite	eq
 80056fc:	2301      	moveq	r3, #1
 80056fe:	2300      	movne	r3, #0
 8005700:	b2db      	uxtb	r3, r3
 8005702:	461a      	mov	r2, r3
 8005704:	79fb      	ldrb	r3, [r7, #7]
 8005706:	429a      	cmp	r2, r3
 8005708:	d093      	beq.n	8005632 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800570a:	2300      	movs	r3, #0
}
 800570c:	4618      	mov	r0, r3
 800570e:	3710      	adds	r7, #16
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}

08005714 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b084      	sub	sp, #16
 8005718:	af00      	add	r7, sp, #0
 800571a:	60f8      	str	r0, [r7, #12]
 800571c:	60b9      	str	r1, [r7, #8]
 800571e:	607a      	str	r2, [r7, #4]
 8005720:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005722:	e071      	b.n	8005808 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	695b      	ldr	r3, [r3, #20]
 800572a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800572e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005732:	d123      	bne.n	800577c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005742:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800574c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	2200      	movs	r2, #0
 8005752:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	2220      	movs	r2, #32
 8005758:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	2200      	movs	r2, #0
 8005760:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005768:	f043 0204 	orr.w	r2, r3, #4
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	2200      	movs	r2, #0
 8005774:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	e067      	b.n	800584c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005782:	d041      	beq.n	8005808 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005784:	f7fc ffee 	bl	8002764 <HAL_GetTick>
 8005788:	4602      	mov	r2, r0
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	1ad3      	subs	r3, r2, r3
 800578e:	687a      	ldr	r2, [r7, #4]
 8005790:	429a      	cmp	r2, r3
 8005792:	d302      	bcc.n	800579a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d136      	bne.n	8005808 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	0c1b      	lsrs	r3, r3, #16
 800579e:	b2db      	uxtb	r3, r3
 80057a0:	2b01      	cmp	r3, #1
 80057a2:	d10c      	bne.n	80057be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	695b      	ldr	r3, [r3, #20]
 80057aa:	43da      	mvns	r2, r3
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	4013      	ands	r3, r2
 80057b0:	b29b      	uxth	r3, r3
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	bf14      	ite	ne
 80057b6:	2301      	movne	r3, #1
 80057b8:	2300      	moveq	r3, #0
 80057ba:	b2db      	uxtb	r3, r3
 80057bc:	e00b      	b.n	80057d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	699b      	ldr	r3, [r3, #24]
 80057c4:	43da      	mvns	r2, r3
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	4013      	ands	r3, r2
 80057ca:	b29b      	uxth	r3, r3
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	bf14      	ite	ne
 80057d0:	2301      	movne	r3, #1
 80057d2:	2300      	moveq	r3, #0
 80057d4:	b2db      	uxtb	r3, r3
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d016      	beq.n	8005808 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2200      	movs	r2, #0
 80057de:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	2220      	movs	r2, #32
 80057e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2200      	movs	r2, #0
 80057ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057f4:	f043 0220 	orr.w	r2, r3, #32
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2200      	movs	r2, #0
 8005800:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005804:	2301      	movs	r3, #1
 8005806:	e021      	b.n	800584c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	0c1b      	lsrs	r3, r3, #16
 800580c:	b2db      	uxtb	r3, r3
 800580e:	2b01      	cmp	r3, #1
 8005810:	d10c      	bne.n	800582c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	695b      	ldr	r3, [r3, #20]
 8005818:	43da      	mvns	r2, r3
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	4013      	ands	r3, r2
 800581e:	b29b      	uxth	r3, r3
 8005820:	2b00      	cmp	r3, #0
 8005822:	bf14      	ite	ne
 8005824:	2301      	movne	r3, #1
 8005826:	2300      	moveq	r3, #0
 8005828:	b2db      	uxtb	r3, r3
 800582a:	e00b      	b.n	8005844 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	699b      	ldr	r3, [r3, #24]
 8005832:	43da      	mvns	r2, r3
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	4013      	ands	r3, r2
 8005838:	b29b      	uxth	r3, r3
 800583a:	2b00      	cmp	r3, #0
 800583c:	bf14      	ite	ne
 800583e:	2301      	movne	r3, #1
 8005840:	2300      	moveq	r3, #0
 8005842:	b2db      	uxtb	r3, r3
 8005844:	2b00      	cmp	r3, #0
 8005846:	f47f af6d 	bne.w	8005724 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800584a:	2300      	movs	r3, #0
}
 800584c:	4618      	mov	r0, r3
 800584e:	3710      	adds	r7, #16
 8005850:	46bd      	mov	sp, r7
 8005852:	bd80      	pop	{r7, pc}

08005854 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b084      	sub	sp, #16
 8005858:	af00      	add	r7, sp, #0
 800585a:	60f8      	str	r0, [r7, #12]
 800585c:	60b9      	str	r1, [r7, #8]
 800585e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005860:	e034      	b.n	80058cc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005862:	68f8      	ldr	r0, [r7, #12]
 8005864:	f000 f886 	bl	8005974 <I2C_IsAcknowledgeFailed>
 8005868:	4603      	mov	r3, r0
 800586a:	2b00      	cmp	r3, #0
 800586c:	d001      	beq.n	8005872 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800586e:	2301      	movs	r3, #1
 8005870:	e034      	b.n	80058dc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005878:	d028      	beq.n	80058cc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800587a:	f7fc ff73 	bl	8002764 <HAL_GetTick>
 800587e:	4602      	mov	r2, r0
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	1ad3      	subs	r3, r2, r3
 8005884:	68ba      	ldr	r2, [r7, #8]
 8005886:	429a      	cmp	r2, r3
 8005888:	d302      	bcc.n	8005890 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d11d      	bne.n	80058cc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	695b      	ldr	r3, [r3, #20]
 8005896:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800589a:	2b80      	cmp	r3, #128	@ 0x80
 800589c:	d016      	beq.n	80058cc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2200      	movs	r2, #0
 80058a2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	2220      	movs	r2, #32
 80058a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	2200      	movs	r2, #0
 80058b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058b8:	f043 0220 	orr.w	r2, r3, #32
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	2200      	movs	r2, #0
 80058c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80058c8:	2301      	movs	r3, #1
 80058ca:	e007      	b.n	80058dc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	695b      	ldr	r3, [r3, #20]
 80058d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058d6:	2b80      	cmp	r3, #128	@ 0x80
 80058d8:	d1c3      	bne.n	8005862 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80058da:	2300      	movs	r3, #0
}
 80058dc:	4618      	mov	r0, r3
 80058de:	3710      	adds	r7, #16
 80058e0:	46bd      	mov	sp, r7
 80058e2:	bd80      	pop	{r7, pc}

080058e4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b084      	sub	sp, #16
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	60f8      	str	r0, [r7, #12]
 80058ec:	60b9      	str	r1, [r7, #8]
 80058ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80058f0:	e034      	b.n	800595c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80058f2:	68f8      	ldr	r0, [r7, #12]
 80058f4:	f000 f83e 	bl	8005974 <I2C_IsAcknowledgeFailed>
 80058f8:	4603      	mov	r3, r0
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d001      	beq.n	8005902 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80058fe:	2301      	movs	r3, #1
 8005900:	e034      	b.n	800596c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005908:	d028      	beq.n	800595c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800590a:	f7fc ff2b 	bl	8002764 <HAL_GetTick>
 800590e:	4602      	mov	r2, r0
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	1ad3      	subs	r3, r2, r3
 8005914:	68ba      	ldr	r2, [r7, #8]
 8005916:	429a      	cmp	r2, r3
 8005918:	d302      	bcc.n	8005920 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d11d      	bne.n	800595c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	695b      	ldr	r3, [r3, #20]
 8005926:	f003 0304 	and.w	r3, r3, #4
 800592a:	2b04      	cmp	r3, #4
 800592c:	d016      	beq.n	800595c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	2200      	movs	r2, #0
 8005932:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2220      	movs	r2, #32
 8005938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	2200      	movs	r2, #0
 8005940:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005948:	f043 0220 	orr.w	r2, r3, #32
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	2200      	movs	r2, #0
 8005954:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005958:	2301      	movs	r3, #1
 800595a:	e007      	b.n	800596c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	695b      	ldr	r3, [r3, #20]
 8005962:	f003 0304 	and.w	r3, r3, #4
 8005966:	2b04      	cmp	r3, #4
 8005968:	d1c3      	bne.n	80058f2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800596a:	2300      	movs	r3, #0
}
 800596c:	4618      	mov	r0, r3
 800596e:	3710      	adds	r7, #16
 8005970:	46bd      	mov	sp, r7
 8005972:	bd80      	pop	{r7, pc}

08005974 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005974:	b480      	push	{r7}
 8005976:	b083      	sub	sp, #12
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	695b      	ldr	r3, [r3, #20]
 8005982:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005986:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800598a:	d11b      	bne.n	80059c4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005994:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2200      	movs	r2, #0
 800599a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2220      	movs	r2, #32
 80059a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2200      	movs	r2, #0
 80059a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059b0:	f043 0204 	orr.w	r2, r3, #4
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2200      	movs	r2, #0
 80059bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80059c0:	2301      	movs	r3, #1
 80059c2:	e000      	b.n	80059c6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80059c4:	2300      	movs	r3, #0
}
 80059c6:	4618      	mov	r0, r3
 80059c8:	370c      	adds	r7, #12
 80059ca:	46bd      	mov	sp, r7
 80059cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d0:	4770      	bx	lr
	...

080059d4 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b088      	sub	sp, #32
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d101      	bne.n	80059e6 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80059e2:	2301      	movs	r3, #1
 80059e4:	e128      	b.n	8005c38 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059ec:	b2db      	uxtb	r3, r3
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d109      	bne.n	8005a06 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2200      	movs	r2, #0
 80059f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	4a90      	ldr	r2, [pc, #576]	@ (8005c40 <HAL_I2S_Init+0x26c>)
 80059fe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8005a00:	6878      	ldr	r0, [r7, #4]
 8005a02:	f7fc fb7f 	bl	8002104 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2202      	movs	r2, #2
 8005a0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	69db      	ldr	r3, [r3, #28]
 8005a14:	687a      	ldr	r2, [r7, #4]
 8005a16:	6812      	ldr	r2, [r2, #0]
 8005a18:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005a1c:	f023 030f 	bic.w	r3, r3, #15
 8005a20:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	2202      	movs	r2, #2
 8005a28:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	695b      	ldr	r3, [r3, #20]
 8005a2e:	2b02      	cmp	r3, #2
 8005a30:	d060      	beq.n	8005af4 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	68db      	ldr	r3, [r3, #12]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d102      	bne.n	8005a40 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8005a3a:	2310      	movs	r3, #16
 8005a3c:	617b      	str	r3, [r7, #20]
 8005a3e:	e001      	b.n	8005a44 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8005a40:	2320      	movs	r3, #32
 8005a42:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	689b      	ldr	r3, [r3, #8]
 8005a48:	2b20      	cmp	r3, #32
 8005a4a:	d802      	bhi.n	8005a52 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	005b      	lsls	r3, r3, #1
 8005a50:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8005a52:	2001      	movs	r0, #1
 8005a54:	f001 f9d8 	bl	8006e08 <HAL_RCCEx_GetPeriphCLKFreq>
 8005a58:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	691b      	ldr	r3, [r3, #16]
 8005a5e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a62:	d125      	bne.n	8005ab0 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	68db      	ldr	r3, [r3, #12]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d010      	beq.n	8005a8e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005a6c:	697b      	ldr	r3, [r7, #20]
 8005a6e:	009b      	lsls	r3, r3, #2
 8005a70:	68fa      	ldr	r2, [r7, #12]
 8005a72:	fbb2 f2f3 	udiv	r2, r2, r3
 8005a76:	4613      	mov	r3, r2
 8005a78:	009b      	lsls	r3, r3, #2
 8005a7a:	4413      	add	r3, r2
 8005a7c:	005b      	lsls	r3, r3, #1
 8005a7e:	461a      	mov	r2, r3
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	695b      	ldr	r3, [r3, #20]
 8005a84:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a88:	3305      	adds	r3, #5
 8005a8a:	613b      	str	r3, [r7, #16]
 8005a8c:	e01f      	b.n	8005ace <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005a8e:	697b      	ldr	r3, [r7, #20]
 8005a90:	00db      	lsls	r3, r3, #3
 8005a92:	68fa      	ldr	r2, [r7, #12]
 8005a94:	fbb2 f2f3 	udiv	r2, r2, r3
 8005a98:	4613      	mov	r3, r2
 8005a9a:	009b      	lsls	r3, r3, #2
 8005a9c:	4413      	add	r3, r2
 8005a9e:	005b      	lsls	r3, r3, #1
 8005aa0:	461a      	mov	r2, r3
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	695b      	ldr	r3, [r3, #20]
 8005aa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005aaa:	3305      	adds	r3, #5
 8005aac:	613b      	str	r3, [r7, #16]
 8005aae:	e00e      	b.n	8005ace <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005ab0:	68fa      	ldr	r2, [r7, #12]
 8005ab2:	697b      	ldr	r3, [r7, #20]
 8005ab4:	fbb2 f2f3 	udiv	r2, r2, r3
 8005ab8:	4613      	mov	r3, r2
 8005aba:	009b      	lsls	r3, r3, #2
 8005abc:	4413      	add	r3, r2
 8005abe:	005b      	lsls	r3, r3, #1
 8005ac0:	461a      	mov	r2, r3
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	695b      	ldr	r3, [r3, #20]
 8005ac6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005aca:	3305      	adds	r3, #5
 8005acc:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8005ace:	693b      	ldr	r3, [r7, #16]
 8005ad0:	4a5c      	ldr	r2, [pc, #368]	@ (8005c44 <HAL_I2S_Init+0x270>)
 8005ad2:	fba2 2303 	umull	r2, r3, r2, r3
 8005ad6:	08db      	lsrs	r3, r3, #3
 8005ad8:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	f003 0301 	and.w	r3, r3, #1
 8005ae0:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8005ae2:	693a      	ldr	r2, [r7, #16]
 8005ae4:	69bb      	ldr	r3, [r7, #24]
 8005ae6:	1ad3      	subs	r3, r2, r3
 8005ae8:	085b      	lsrs	r3, r3, #1
 8005aea:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8005aec:	69bb      	ldr	r3, [r7, #24]
 8005aee:	021b      	lsls	r3, r3, #8
 8005af0:	61bb      	str	r3, [r7, #24]
 8005af2:	e003      	b.n	8005afc <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8005af4:	2302      	movs	r3, #2
 8005af6:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8005af8:	2300      	movs	r3, #0
 8005afa:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8005afc:	69fb      	ldr	r3, [r7, #28]
 8005afe:	2b01      	cmp	r3, #1
 8005b00:	d902      	bls.n	8005b08 <HAL_I2S_Init+0x134>
 8005b02:	69fb      	ldr	r3, [r7, #28]
 8005b04:	2bff      	cmp	r3, #255	@ 0xff
 8005b06:	d907      	bls.n	8005b18 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b0c:	f043 0210 	orr.w	r2, r3, #16
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8005b14:	2301      	movs	r3, #1
 8005b16:	e08f      	b.n	8005c38 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	691a      	ldr	r2, [r3, #16]
 8005b1c:	69bb      	ldr	r3, [r7, #24]
 8005b1e:	ea42 0103 	orr.w	r1, r2, r3
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	69fa      	ldr	r2, [r7, #28]
 8005b28:	430a      	orrs	r2, r1
 8005b2a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	69db      	ldr	r3, [r3, #28]
 8005b32:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005b36:	f023 030f 	bic.w	r3, r3, #15
 8005b3a:	687a      	ldr	r2, [r7, #4]
 8005b3c:	6851      	ldr	r1, [r2, #4]
 8005b3e:	687a      	ldr	r2, [r7, #4]
 8005b40:	6892      	ldr	r2, [r2, #8]
 8005b42:	4311      	orrs	r1, r2
 8005b44:	687a      	ldr	r2, [r7, #4]
 8005b46:	68d2      	ldr	r2, [r2, #12]
 8005b48:	4311      	orrs	r1, r2
 8005b4a:	687a      	ldr	r2, [r7, #4]
 8005b4c:	6992      	ldr	r2, [r2, #24]
 8005b4e:	430a      	orrs	r2, r1
 8005b50:	431a      	orrs	r2, r3
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005b5a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6a1b      	ldr	r3, [r3, #32]
 8005b60:	2b01      	cmp	r3, #1
 8005b62:	d161      	bne.n	8005c28 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	4a38      	ldr	r2, [pc, #224]	@ (8005c48 <HAL_I2S_Init+0x274>)
 8005b68:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	4a37      	ldr	r2, [pc, #220]	@ (8005c4c <HAL_I2S_Init+0x278>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d101      	bne.n	8005b78 <HAL_I2S_Init+0x1a4>
 8005b74:	4b36      	ldr	r3, [pc, #216]	@ (8005c50 <HAL_I2S_Init+0x27c>)
 8005b76:	e001      	b.n	8005b7c <HAL_I2S_Init+0x1a8>
 8005b78:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005b7c:	69db      	ldr	r3, [r3, #28]
 8005b7e:	687a      	ldr	r2, [r7, #4]
 8005b80:	6812      	ldr	r2, [r2, #0]
 8005b82:	4932      	ldr	r1, [pc, #200]	@ (8005c4c <HAL_I2S_Init+0x278>)
 8005b84:	428a      	cmp	r2, r1
 8005b86:	d101      	bne.n	8005b8c <HAL_I2S_Init+0x1b8>
 8005b88:	4a31      	ldr	r2, [pc, #196]	@ (8005c50 <HAL_I2S_Init+0x27c>)
 8005b8a:	e001      	b.n	8005b90 <HAL_I2S_Init+0x1bc>
 8005b8c:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8005b90:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005b94:	f023 030f 	bic.w	r3, r3, #15
 8005b98:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	4a2b      	ldr	r2, [pc, #172]	@ (8005c4c <HAL_I2S_Init+0x278>)
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d101      	bne.n	8005ba8 <HAL_I2S_Init+0x1d4>
 8005ba4:	4b2a      	ldr	r3, [pc, #168]	@ (8005c50 <HAL_I2S_Init+0x27c>)
 8005ba6:	e001      	b.n	8005bac <HAL_I2S_Init+0x1d8>
 8005ba8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005bac:	2202      	movs	r2, #2
 8005bae:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4a25      	ldr	r2, [pc, #148]	@ (8005c4c <HAL_I2S_Init+0x278>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d101      	bne.n	8005bbe <HAL_I2S_Init+0x1ea>
 8005bba:	4b25      	ldr	r3, [pc, #148]	@ (8005c50 <HAL_I2S_Init+0x27c>)
 8005bbc:	e001      	b.n	8005bc2 <HAL_I2S_Init+0x1ee>
 8005bbe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005bc2:	69db      	ldr	r3, [r3, #28]
 8005bc4:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005bce:	d003      	beq.n	8005bd8 <HAL_I2S_Init+0x204>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	685b      	ldr	r3, [r3, #4]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d103      	bne.n	8005be0 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8005bd8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005bdc:	613b      	str	r3, [r7, #16]
 8005bde:	e001      	b.n	8005be4 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8005be0:	2300      	movs	r3, #0
 8005be2:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8005be4:	693b      	ldr	r3, [r7, #16]
 8005be6:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	689b      	ldr	r3, [r3, #8]
 8005bec:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005bee:	4313      	orrs	r3, r2
 8005bf0:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	68db      	ldr	r3, [r3, #12]
 8005bf6:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	699b      	ldr	r3, [r3, #24]
 8005c00:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005c02:	4313      	orrs	r3, r2
 8005c04:	b29a      	uxth	r2, r3
 8005c06:	897b      	ldrh	r3, [r7, #10]
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	b29b      	uxth	r3, r3
 8005c0c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005c10:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	4a0d      	ldr	r2, [pc, #52]	@ (8005c4c <HAL_I2S_Init+0x278>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d101      	bne.n	8005c20 <HAL_I2S_Init+0x24c>
 8005c1c:	4b0c      	ldr	r3, [pc, #48]	@ (8005c50 <HAL_I2S_Init+0x27c>)
 8005c1e:	e001      	b.n	8005c24 <HAL_I2S_Init+0x250>
 8005c20:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005c24:	897a      	ldrh	r2, [r7, #10]
 8005c26:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2201      	movs	r2, #1
 8005c32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8005c36:	2300      	movs	r3, #0
}
 8005c38:	4618      	mov	r0, r3
 8005c3a:	3720      	adds	r7, #32
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bd80      	pop	{r7, pc}
 8005c40:	08005d4b 	.word	0x08005d4b
 8005c44:	cccccccd 	.word	0xcccccccd
 8005c48:	08005e61 	.word	0x08005e61
 8005c4c:	40003800 	.word	0x40003800
 8005c50:	40003400 	.word	0x40003400

08005c54 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005c54:	b480      	push	{r7}
 8005c56:	b083      	sub	sp, #12
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8005c5c:	bf00      	nop
 8005c5e:	370c      	adds	r7, #12
 8005c60:	46bd      	mov	sp, r7
 8005c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c66:	4770      	bx	lr

08005c68 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005c68:	b480      	push	{r7}
 8005c6a:	b083      	sub	sp, #12
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8005c70:	bf00      	nop
 8005c72:	370c      	adds	r7, #12
 8005c74:	46bd      	mov	sp, r7
 8005c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7a:	4770      	bx	lr

08005c7c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	b083      	sub	sp, #12
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8005c84:	bf00      	nop
 8005c86:	370c      	adds	r7, #12
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8e:	4770      	bx	lr

08005c90 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b082      	sub	sp, #8
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c9c:	881a      	ldrh	r2, [r3, #0]
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ca8:	1c9a      	adds	r2, r3, #2
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cb2:	b29b      	uxth	r3, r3
 8005cb4:	3b01      	subs	r3, #1
 8005cb6:	b29a      	uxth	r2, r3
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cc0:	b29b      	uxth	r3, r3
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d10e      	bne.n	8005ce4 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	685a      	ldr	r2, [r3, #4]
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005cd4:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2201      	movs	r2, #1
 8005cda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8005cde:	6878      	ldr	r0, [r7, #4]
 8005ce0:	f7ff ffb8 	bl	8005c54 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005ce4:	bf00      	nop
 8005ce6:	3708      	adds	r7, #8
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bd80      	pop	{r7, pc}

08005cec <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b082      	sub	sp, #8
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	68da      	ldr	r2, [r3, #12]
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cfe:	b292      	uxth	r2, r2
 8005d00:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d06:	1c9a      	adds	r2, r3, #2
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005d10:	b29b      	uxth	r3, r3
 8005d12:	3b01      	subs	r3, #1
 8005d14:	b29a      	uxth	r2, r3
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005d1e:	b29b      	uxth	r3, r3
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d10e      	bne.n	8005d42 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	685a      	ldr	r2, [r3, #4]
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005d32:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2201      	movs	r2, #1
 8005d38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8005d3c:	6878      	ldr	r0, [r7, #4]
 8005d3e:	f7ff ff93 	bl	8005c68 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005d42:	bf00      	nop
 8005d44:	3708      	adds	r7, #8
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}

08005d4a <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005d4a:	b580      	push	{r7, lr}
 8005d4c:	b086      	sub	sp, #24
 8005d4e:	af00      	add	r7, sp, #0
 8005d50:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	689b      	ldr	r3, [r3, #8]
 8005d58:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d60:	b2db      	uxtb	r3, r3
 8005d62:	2b04      	cmp	r3, #4
 8005d64:	d13a      	bne.n	8005ddc <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8005d66:	697b      	ldr	r3, [r7, #20]
 8005d68:	f003 0301 	and.w	r3, r3, #1
 8005d6c:	2b01      	cmp	r3, #1
 8005d6e:	d109      	bne.n	8005d84 <I2S_IRQHandler+0x3a>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d7a:	2b40      	cmp	r3, #64	@ 0x40
 8005d7c:	d102      	bne.n	8005d84 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8005d7e:	6878      	ldr	r0, [r7, #4]
 8005d80:	f7ff ffb4 	bl	8005cec <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005d84:	697b      	ldr	r3, [r7, #20]
 8005d86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d8a:	2b40      	cmp	r3, #64	@ 0x40
 8005d8c:	d126      	bne.n	8005ddc <I2S_IRQHandler+0x92>
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	f003 0320 	and.w	r3, r3, #32
 8005d98:	2b20      	cmp	r3, #32
 8005d9a:	d11f      	bne.n	8005ddc <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	685a      	ldr	r2, [r3, #4]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005daa:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005dac:	2300      	movs	r3, #0
 8005dae:	613b      	str	r3, [r7, #16]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	68db      	ldr	r3, [r3, #12]
 8005db6:	613b      	str	r3, [r7, #16]
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	689b      	ldr	r3, [r3, #8]
 8005dbe:	613b      	str	r3, [r7, #16]
 8005dc0:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dce:	f043 0202 	orr.w	r2, r3, #2
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005dd6:	6878      	ldr	r0, [r7, #4]
 8005dd8:	f7ff ff50 	bl	8005c7c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005de2:	b2db      	uxtb	r3, r3
 8005de4:	2b03      	cmp	r3, #3
 8005de6:	d136      	bne.n	8005e56 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8005de8:	697b      	ldr	r3, [r7, #20]
 8005dea:	f003 0302 	and.w	r3, r3, #2
 8005dee:	2b02      	cmp	r3, #2
 8005df0:	d109      	bne.n	8005e06 <I2S_IRQHandler+0xbc>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005dfc:	2b80      	cmp	r3, #128	@ 0x80
 8005dfe:	d102      	bne.n	8005e06 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8005e00:	6878      	ldr	r0, [r7, #4]
 8005e02:	f7ff ff45 	bl	8005c90 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	f003 0308 	and.w	r3, r3, #8
 8005e0c:	2b08      	cmp	r3, #8
 8005e0e:	d122      	bne.n	8005e56 <I2S_IRQHandler+0x10c>
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	f003 0320 	and.w	r3, r3, #32
 8005e1a:	2b20      	cmp	r3, #32
 8005e1c:	d11b      	bne.n	8005e56 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	685a      	ldr	r2, [r3, #4]
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005e2c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005e2e:	2300      	movs	r3, #0
 8005e30:	60fb      	str	r3, [r7, #12]
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	689b      	ldr	r3, [r3, #8]
 8005e38:	60fb      	str	r3, [r7, #12]
 8005e3a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2201      	movs	r2, #1
 8005e40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e48:	f043 0204 	orr.w	r2, r3, #4
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005e50:	6878      	ldr	r0, [r7, #4]
 8005e52:	f7ff ff13 	bl	8005c7c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005e56:	bf00      	nop
 8005e58:	3718      	adds	r7, #24
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bd80      	pop	{r7, pc}
	...

08005e60 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b088      	sub	sp, #32
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4a92      	ldr	r2, [pc, #584]	@ (80060c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d101      	bne.n	8005e7e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8005e7a:	4b92      	ldr	r3, [pc, #584]	@ (80060c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005e7c:	e001      	b.n	8005e82 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8005e7e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005e82:	689b      	ldr	r3, [r3, #8]
 8005e84:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	685b      	ldr	r3, [r3, #4]
 8005e8c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	4a8b      	ldr	r2, [pc, #556]	@ (80060c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d101      	bne.n	8005e9c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8005e98:	4b8a      	ldr	r3, [pc, #552]	@ (80060c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005e9a:	e001      	b.n	8005ea0 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8005e9c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005eac:	d004      	beq.n	8005eb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	685b      	ldr	r3, [r3, #4]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	f040 8099 	bne.w	8005fea <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8005eb8:	69fb      	ldr	r3, [r7, #28]
 8005eba:	f003 0302 	and.w	r3, r3, #2
 8005ebe:	2b02      	cmp	r3, #2
 8005ec0:	d107      	bne.n	8005ed2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d002      	beq.n	8005ed2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8005ecc:	6878      	ldr	r0, [r7, #4]
 8005ece:	f000 f925 	bl	800611c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8005ed2:	69bb      	ldr	r3, [r7, #24]
 8005ed4:	f003 0301 	and.w	r3, r3, #1
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	d107      	bne.n	8005eec <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8005edc:	693b      	ldr	r3, [r7, #16]
 8005ede:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d002      	beq.n	8005eec <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8005ee6:	6878      	ldr	r0, [r7, #4]
 8005ee8:	f000 f9c8 	bl	800627c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005eec:	69bb      	ldr	r3, [r7, #24]
 8005eee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ef2:	2b40      	cmp	r3, #64	@ 0x40
 8005ef4:	d13a      	bne.n	8005f6c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8005ef6:	693b      	ldr	r3, [r7, #16]
 8005ef8:	f003 0320 	and.w	r3, r3, #32
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d035      	beq.n	8005f6c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4a6e      	ldr	r2, [pc, #440]	@ (80060c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d101      	bne.n	8005f0e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8005f0a:	4b6e      	ldr	r3, [pc, #440]	@ (80060c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005f0c:	e001      	b.n	8005f12 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8005f0e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005f12:	685a      	ldr	r2, [r3, #4]
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	4969      	ldr	r1, [pc, #420]	@ (80060c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005f1a:	428b      	cmp	r3, r1
 8005f1c:	d101      	bne.n	8005f22 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8005f1e:	4b69      	ldr	r3, [pc, #420]	@ (80060c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005f20:	e001      	b.n	8005f26 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8005f22:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005f26:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005f2a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	685a      	ldr	r2, [r3, #4]
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005f3a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	60fb      	str	r3, [r7, #12]
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	68db      	ldr	r3, [r3, #12]
 8005f46:	60fb      	str	r3, [r7, #12]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	689b      	ldr	r3, [r3, #8]
 8005f4e:	60fb      	str	r3, [r7, #12]
 8005f50:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2201      	movs	r2, #1
 8005f56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f5e:	f043 0202 	orr.w	r2, r3, #2
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005f66:	6878      	ldr	r0, [r7, #4]
 8005f68:	f7ff fe88 	bl	8005c7c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005f6c:	69fb      	ldr	r3, [r7, #28]
 8005f6e:	f003 0308 	and.w	r3, r3, #8
 8005f72:	2b08      	cmp	r3, #8
 8005f74:	f040 80c3 	bne.w	80060fe <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8005f78:	697b      	ldr	r3, [r7, #20]
 8005f7a:	f003 0320 	and.w	r3, r3, #32
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	f000 80bd 	beq.w	80060fe <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	685a      	ldr	r2, [r3, #4]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005f92:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a49      	ldr	r2, [pc, #292]	@ (80060c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d101      	bne.n	8005fa2 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8005f9e:	4b49      	ldr	r3, [pc, #292]	@ (80060c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005fa0:	e001      	b.n	8005fa6 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8005fa2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005fa6:	685a      	ldr	r2, [r3, #4]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4944      	ldr	r1, [pc, #272]	@ (80060c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005fae:	428b      	cmp	r3, r1
 8005fb0:	d101      	bne.n	8005fb6 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8005fb2:	4b44      	ldr	r3, [pc, #272]	@ (80060c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005fb4:	e001      	b.n	8005fba <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8005fb6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005fba:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005fbe:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	60bb      	str	r3, [r7, #8]
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	60bb      	str	r3, [r7, #8]
 8005fcc:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2201      	movs	r2, #1
 8005fd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fda:	f043 0204 	orr.w	r2, r3, #4
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005fe2:	6878      	ldr	r0, [r7, #4]
 8005fe4:	f7ff fe4a 	bl	8005c7c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005fe8:	e089      	b.n	80060fe <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8005fea:	69bb      	ldr	r3, [r7, #24]
 8005fec:	f003 0302 	and.w	r3, r3, #2
 8005ff0:	2b02      	cmp	r3, #2
 8005ff2:	d107      	bne.n	8006004 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8005ff4:	693b      	ldr	r3, [r7, #16]
 8005ff6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d002      	beq.n	8006004 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8005ffe:	6878      	ldr	r0, [r7, #4]
 8006000:	f000 f8be 	bl	8006180 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8006004:	69fb      	ldr	r3, [r7, #28]
 8006006:	f003 0301 	and.w	r3, r3, #1
 800600a:	2b01      	cmp	r3, #1
 800600c:	d107      	bne.n	800601e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800600e:	697b      	ldr	r3, [r7, #20]
 8006010:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006014:	2b00      	cmp	r3, #0
 8006016:	d002      	beq.n	800601e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8006018:	6878      	ldr	r0, [r7, #4]
 800601a:	f000 f8fd 	bl	8006218 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800601e:	69fb      	ldr	r3, [r7, #28]
 8006020:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006024:	2b40      	cmp	r3, #64	@ 0x40
 8006026:	d12f      	bne.n	8006088 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8006028:	697b      	ldr	r3, [r7, #20]
 800602a:	f003 0320 	and.w	r3, r3, #32
 800602e:	2b00      	cmp	r3, #0
 8006030:	d02a      	beq.n	8006088 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	685a      	ldr	r2, [r3, #4]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006040:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	4a1e      	ldr	r2, [pc, #120]	@ (80060c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d101      	bne.n	8006050 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800604c:	4b1d      	ldr	r3, [pc, #116]	@ (80060c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800604e:	e001      	b.n	8006054 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8006050:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006054:	685a      	ldr	r2, [r3, #4]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	4919      	ldr	r1, [pc, #100]	@ (80060c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800605c:	428b      	cmp	r3, r1
 800605e:	d101      	bne.n	8006064 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8006060:	4b18      	ldr	r3, [pc, #96]	@ (80060c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006062:	e001      	b.n	8006068 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8006064:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006068:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800606c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2201      	movs	r2, #1
 8006072:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800607a:	f043 0202 	orr.w	r2, r3, #2
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006082:	6878      	ldr	r0, [r7, #4]
 8006084:	f7ff fdfa 	bl	8005c7c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006088:	69bb      	ldr	r3, [r7, #24]
 800608a:	f003 0308 	and.w	r3, r3, #8
 800608e:	2b08      	cmp	r3, #8
 8006090:	d136      	bne.n	8006100 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8006092:	693b      	ldr	r3, [r7, #16]
 8006094:	f003 0320 	and.w	r3, r3, #32
 8006098:	2b00      	cmp	r3, #0
 800609a:	d031      	beq.n	8006100 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a07      	ldr	r2, [pc, #28]	@ (80060c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d101      	bne.n	80060aa <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80060a6:	4b07      	ldr	r3, [pc, #28]	@ (80060c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80060a8:	e001      	b.n	80060ae <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80060aa:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80060ae:	685a      	ldr	r2, [r3, #4]
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4902      	ldr	r1, [pc, #8]	@ (80060c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80060b6:	428b      	cmp	r3, r1
 80060b8:	d106      	bne.n	80060c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80060ba:	4b02      	ldr	r3, [pc, #8]	@ (80060c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80060bc:	e006      	b.n	80060cc <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80060be:	bf00      	nop
 80060c0:	40003800 	.word	0x40003800
 80060c4:	40003400 	.word	0x40003400
 80060c8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80060cc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80060d0:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	685a      	ldr	r2, [r3, #4]
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80060e0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2201      	movs	r2, #1
 80060e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060ee:	f043 0204 	orr.w	r2, r3, #4
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	f7ff fdc0 	bl	8005c7c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80060fc:	e000      	b.n	8006100 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80060fe:	bf00      	nop
}
 8006100:	bf00      	nop
 8006102:	3720      	adds	r7, #32
 8006104:	46bd      	mov	sp, r7
 8006106:	bd80      	pop	{r7, pc}

08006108 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006108:	b480      	push	{r7}
 800610a:	b083      	sub	sp, #12
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8006110:	bf00      	nop
 8006112:	370c      	adds	r7, #12
 8006114:	46bd      	mov	sp, r7
 8006116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611a:	4770      	bx	lr

0800611c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b082      	sub	sp, #8
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006128:	1c99      	adds	r1, r3, #2
 800612a:	687a      	ldr	r2, [r7, #4]
 800612c:	6251      	str	r1, [r2, #36]	@ 0x24
 800612e:	881a      	ldrh	r2, [r3, #0]
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800613a:	b29b      	uxth	r3, r3
 800613c:	3b01      	subs	r3, #1
 800613e:	b29a      	uxth	r2, r3
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006148:	b29b      	uxth	r3, r3
 800614a:	2b00      	cmp	r3, #0
 800614c:	d113      	bne.n	8006176 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	685a      	ldr	r2, [r3, #4]
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800615c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006162:	b29b      	uxth	r3, r3
 8006164:	2b00      	cmp	r3, #0
 8006166:	d106      	bne.n	8006176 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2201      	movs	r2, #1
 800616c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006170:	6878      	ldr	r0, [r7, #4]
 8006172:	f7ff ffc9 	bl	8006108 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006176:	bf00      	nop
 8006178:	3708      	adds	r7, #8
 800617a:	46bd      	mov	sp, r7
 800617c:	bd80      	pop	{r7, pc}
	...

08006180 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b082      	sub	sp, #8
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800618c:	1c99      	adds	r1, r3, #2
 800618e:	687a      	ldr	r2, [r7, #4]
 8006190:	6251      	str	r1, [r2, #36]	@ 0x24
 8006192:	8819      	ldrh	r1, [r3, #0]
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4a1d      	ldr	r2, [pc, #116]	@ (8006210 <I2SEx_TxISR_I2SExt+0x90>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d101      	bne.n	80061a2 <I2SEx_TxISR_I2SExt+0x22>
 800619e:	4b1d      	ldr	r3, [pc, #116]	@ (8006214 <I2SEx_TxISR_I2SExt+0x94>)
 80061a0:	e001      	b.n	80061a6 <I2SEx_TxISR_I2SExt+0x26>
 80061a2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80061a6:	460a      	mov	r2, r1
 80061a8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061ae:	b29b      	uxth	r3, r3
 80061b0:	3b01      	subs	r3, #1
 80061b2:	b29a      	uxth	r2, r3
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061bc:	b29b      	uxth	r3, r3
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d121      	bne.n	8006206 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	4a12      	ldr	r2, [pc, #72]	@ (8006210 <I2SEx_TxISR_I2SExt+0x90>)
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d101      	bne.n	80061d0 <I2SEx_TxISR_I2SExt+0x50>
 80061cc:	4b11      	ldr	r3, [pc, #68]	@ (8006214 <I2SEx_TxISR_I2SExt+0x94>)
 80061ce:	e001      	b.n	80061d4 <I2SEx_TxISR_I2SExt+0x54>
 80061d0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80061d4:	685a      	ldr	r2, [r3, #4]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	490d      	ldr	r1, [pc, #52]	@ (8006210 <I2SEx_TxISR_I2SExt+0x90>)
 80061dc:	428b      	cmp	r3, r1
 80061de:	d101      	bne.n	80061e4 <I2SEx_TxISR_I2SExt+0x64>
 80061e0:	4b0c      	ldr	r3, [pc, #48]	@ (8006214 <I2SEx_TxISR_I2SExt+0x94>)
 80061e2:	e001      	b.n	80061e8 <I2SEx_TxISR_I2SExt+0x68>
 80061e4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80061e8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80061ec:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80061f2:	b29b      	uxth	r3, r3
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d106      	bne.n	8006206 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2201      	movs	r2, #1
 80061fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006200:	6878      	ldr	r0, [r7, #4]
 8006202:	f7ff ff81 	bl	8006108 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006206:	bf00      	nop
 8006208:	3708      	adds	r7, #8
 800620a:	46bd      	mov	sp, r7
 800620c:	bd80      	pop	{r7, pc}
 800620e:	bf00      	nop
 8006210:	40003800 	.word	0x40003800
 8006214:	40003400 	.word	0x40003400

08006218 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b082      	sub	sp, #8
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	68d8      	ldr	r0, [r3, #12]
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800622a:	1c99      	adds	r1, r3, #2
 800622c:	687a      	ldr	r2, [r7, #4]
 800622e:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8006230:	b282      	uxth	r2, r0
 8006232:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006238:	b29b      	uxth	r3, r3
 800623a:	3b01      	subs	r3, #1
 800623c:	b29a      	uxth	r2, r3
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006246:	b29b      	uxth	r3, r3
 8006248:	2b00      	cmp	r3, #0
 800624a:	d113      	bne.n	8006274 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	685a      	ldr	r2, [r3, #4]
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800625a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006260:	b29b      	uxth	r3, r3
 8006262:	2b00      	cmp	r3, #0
 8006264:	d106      	bne.n	8006274 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2201      	movs	r2, #1
 800626a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800626e:	6878      	ldr	r0, [r7, #4]
 8006270:	f7ff ff4a 	bl	8006108 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006274:	bf00      	nop
 8006276:	3708      	adds	r7, #8
 8006278:	46bd      	mov	sp, r7
 800627a:	bd80      	pop	{r7, pc}

0800627c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b082      	sub	sp, #8
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	4a20      	ldr	r2, [pc, #128]	@ (800630c <I2SEx_RxISR_I2SExt+0x90>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d101      	bne.n	8006292 <I2SEx_RxISR_I2SExt+0x16>
 800628e:	4b20      	ldr	r3, [pc, #128]	@ (8006310 <I2SEx_RxISR_I2SExt+0x94>)
 8006290:	e001      	b.n	8006296 <I2SEx_RxISR_I2SExt+0x1a>
 8006292:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006296:	68d8      	ldr	r0, [r3, #12]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800629c:	1c99      	adds	r1, r3, #2
 800629e:	687a      	ldr	r2, [r7, #4]
 80062a0:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80062a2:	b282      	uxth	r2, r0
 80062a4:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80062aa:	b29b      	uxth	r3, r3
 80062ac:	3b01      	subs	r3, #1
 80062ae:	b29a      	uxth	r2, r3
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80062b8:	b29b      	uxth	r3, r3
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d121      	bne.n	8006302 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	4a12      	ldr	r2, [pc, #72]	@ (800630c <I2SEx_RxISR_I2SExt+0x90>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d101      	bne.n	80062cc <I2SEx_RxISR_I2SExt+0x50>
 80062c8:	4b11      	ldr	r3, [pc, #68]	@ (8006310 <I2SEx_RxISR_I2SExt+0x94>)
 80062ca:	e001      	b.n	80062d0 <I2SEx_RxISR_I2SExt+0x54>
 80062cc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80062d0:	685a      	ldr	r2, [r3, #4]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	490d      	ldr	r1, [pc, #52]	@ (800630c <I2SEx_RxISR_I2SExt+0x90>)
 80062d8:	428b      	cmp	r3, r1
 80062da:	d101      	bne.n	80062e0 <I2SEx_RxISR_I2SExt+0x64>
 80062dc:	4b0c      	ldr	r3, [pc, #48]	@ (8006310 <I2SEx_RxISR_I2SExt+0x94>)
 80062de:	e001      	b.n	80062e4 <I2SEx_RxISR_I2SExt+0x68>
 80062e0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80062e4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80062e8:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062ee:	b29b      	uxth	r3, r3
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d106      	bne.n	8006302 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2201      	movs	r2, #1
 80062f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80062fc:	6878      	ldr	r0, [r7, #4]
 80062fe:	f7ff ff03 	bl	8006108 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006302:	bf00      	nop
 8006304:	3708      	adds	r7, #8
 8006306:	46bd      	mov	sp, r7
 8006308:	bd80      	pop	{r7, pc}
 800630a:	bf00      	nop
 800630c:	40003800 	.word	0x40003800
 8006310:	40003400 	.word	0x40003400

08006314 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006314:	b580      	push	{r7, lr}
 8006316:	b086      	sub	sp, #24
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d101      	bne.n	8006326 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006322:	2301      	movs	r3, #1
 8006324:	e267      	b.n	80067f6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f003 0301 	and.w	r3, r3, #1
 800632e:	2b00      	cmp	r3, #0
 8006330:	d075      	beq.n	800641e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006332:	4b88      	ldr	r3, [pc, #544]	@ (8006554 <HAL_RCC_OscConfig+0x240>)
 8006334:	689b      	ldr	r3, [r3, #8]
 8006336:	f003 030c 	and.w	r3, r3, #12
 800633a:	2b04      	cmp	r3, #4
 800633c:	d00c      	beq.n	8006358 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800633e:	4b85      	ldr	r3, [pc, #532]	@ (8006554 <HAL_RCC_OscConfig+0x240>)
 8006340:	689b      	ldr	r3, [r3, #8]
 8006342:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006346:	2b08      	cmp	r3, #8
 8006348:	d112      	bne.n	8006370 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800634a:	4b82      	ldr	r3, [pc, #520]	@ (8006554 <HAL_RCC_OscConfig+0x240>)
 800634c:	685b      	ldr	r3, [r3, #4]
 800634e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006352:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006356:	d10b      	bne.n	8006370 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006358:	4b7e      	ldr	r3, [pc, #504]	@ (8006554 <HAL_RCC_OscConfig+0x240>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006360:	2b00      	cmp	r3, #0
 8006362:	d05b      	beq.n	800641c <HAL_RCC_OscConfig+0x108>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d157      	bne.n	800641c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800636c:	2301      	movs	r3, #1
 800636e:	e242      	b.n	80067f6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	685b      	ldr	r3, [r3, #4]
 8006374:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006378:	d106      	bne.n	8006388 <HAL_RCC_OscConfig+0x74>
 800637a:	4b76      	ldr	r3, [pc, #472]	@ (8006554 <HAL_RCC_OscConfig+0x240>)
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4a75      	ldr	r2, [pc, #468]	@ (8006554 <HAL_RCC_OscConfig+0x240>)
 8006380:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006384:	6013      	str	r3, [r2, #0]
 8006386:	e01d      	b.n	80063c4 <HAL_RCC_OscConfig+0xb0>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	685b      	ldr	r3, [r3, #4]
 800638c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006390:	d10c      	bne.n	80063ac <HAL_RCC_OscConfig+0x98>
 8006392:	4b70      	ldr	r3, [pc, #448]	@ (8006554 <HAL_RCC_OscConfig+0x240>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4a6f      	ldr	r2, [pc, #444]	@ (8006554 <HAL_RCC_OscConfig+0x240>)
 8006398:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800639c:	6013      	str	r3, [r2, #0]
 800639e:	4b6d      	ldr	r3, [pc, #436]	@ (8006554 <HAL_RCC_OscConfig+0x240>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	4a6c      	ldr	r2, [pc, #432]	@ (8006554 <HAL_RCC_OscConfig+0x240>)
 80063a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80063a8:	6013      	str	r3, [r2, #0]
 80063aa:	e00b      	b.n	80063c4 <HAL_RCC_OscConfig+0xb0>
 80063ac:	4b69      	ldr	r3, [pc, #420]	@ (8006554 <HAL_RCC_OscConfig+0x240>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4a68      	ldr	r2, [pc, #416]	@ (8006554 <HAL_RCC_OscConfig+0x240>)
 80063b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80063b6:	6013      	str	r3, [r2, #0]
 80063b8:	4b66      	ldr	r3, [pc, #408]	@ (8006554 <HAL_RCC_OscConfig+0x240>)
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	4a65      	ldr	r2, [pc, #404]	@ (8006554 <HAL_RCC_OscConfig+0x240>)
 80063be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80063c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	685b      	ldr	r3, [r3, #4]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d013      	beq.n	80063f4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063cc:	f7fc f9ca 	bl	8002764 <HAL_GetTick>
 80063d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063d2:	e008      	b.n	80063e6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80063d4:	f7fc f9c6 	bl	8002764 <HAL_GetTick>
 80063d8:	4602      	mov	r2, r0
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	1ad3      	subs	r3, r2, r3
 80063de:	2b64      	cmp	r3, #100	@ 0x64
 80063e0:	d901      	bls.n	80063e6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80063e2:	2303      	movs	r3, #3
 80063e4:	e207      	b.n	80067f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063e6:	4b5b      	ldr	r3, [pc, #364]	@ (8006554 <HAL_RCC_OscConfig+0x240>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d0f0      	beq.n	80063d4 <HAL_RCC_OscConfig+0xc0>
 80063f2:	e014      	b.n	800641e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063f4:	f7fc f9b6 	bl	8002764 <HAL_GetTick>
 80063f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80063fa:	e008      	b.n	800640e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80063fc:	f7fc f9b2 	bl	8002764 <HAL_GetTick>
 8006400:	4602      	mov	r2, r0
 8006402:	693b      	ldr	r3, [r7, #16]
 8006404:	1ad3      	subs	r3, r2, r3
 8006406:	2b64      	cmp	r3, #100	@ 0x64
 8006408:	d901      	bls.n	800640e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800640a:	2303      	movs	r3, #3
 800640c:	e1f3      	b.n	80067f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800640e:	4b51      	ldr	r3, [pc, #324]	@ (8006554 <HAL_RCC_OscConfig+0x240>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006416:	2b00      	cmp	r3, #0
 8006418:	d1f0      	bne.n	80063fc <HAL_RCC_OscConfig+0xe8>
 800641a:	e000      	b.n	800641e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800641c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f003 0302 	and.w	r3, r3, #2
 8006426:	2b00      	cmp	r3, #0
 8006428:	d063      	beq.n	80064f2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800642a:	4b4a      	ldr	r3, [pc, #296]	@ (8006554 <HAL_RCC_OscConfig+0x240>)
 800642c:	689b      	ldr	r3, [r3, #8]
 800642e:	f003 030c 	and.w	r3, r3, #12
 8006432:	2b00      	cmp	r3, #0
 8006434:	d00b      	beq.n	800644e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006436:	4b47      	ldr	r3, [pc, #284]	@ (8006554 <HAL_RCC_OscConfig+0x240>)
 8006438:	689b      	ldr	r3, [r3, #8]
 800643a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800643e:	2b08      	cmp	r3, #8
 8006440:	d11c      	bne.n	800647c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006442:	4b44      	ldr	r3, [pc, #272]	@ (8006554 <HAL_RCC_OscConfig+0x240>)
 8006444:	685b      	ldr	r3, [r3, #4]
 8006446:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800644a:	2b00      	cmp	r3, #0
 800644c:	d116      	bne.n	800647c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800644e:	4b41      	ldr	r3, [pc, #260]	@ (8006554 <HAL_RCC_OscConfig+0x240>)
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f003 0302 	and.w	r3, r3, #2
 8006456:	2b00      	cmp	r3, #0
 8006458:	d005      	beq.n	8006466 <HAL_RCC_OscConfig+0x152>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	68db      	ldr	r3, [r3, #12]
 800645e:	2b01      	cmp	r3, #1
 8006460:	d001      	beq.n	8006466 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006462:	2301      	movs	r3, #1
 8006464:	e1c7      	b.n	80067f6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006466:	4b3b      	ldr	r3, [pc, #236]	@ (8006554 <HAL_RCC_OscConfig+0x240>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	691b      	ldr	r3, [r3, #16]
 8006472:	00db      	lsls	r3, r3, #3
 8006474:	4937      	ldr	r1, [pc, #220]	@ (8006554 <HAL_RCC_OscConfig+0x240>)
 8006476:	4313      	orrs	r3, r2
 8006478:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800647a:	e03a      	b.n	80064f2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	68db      	ldr	r3, [r3, #12]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d020      	beq.n	80064c6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006484:	4b34      	ldr	r3, [pc, #208]	@ (8006558 <HAL_RCC_OscConfig+0x244>)
 8006486:	2201      	movs	r2, #1
 8006488:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800648a:	f7fc f96b 	bl	8002764 <HAL_GetTick>
 800648e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006490:	e008      	b.n	80064a4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006492:	f7fc f967 	bl	8002764 <HAL_GetTick>
 8006496:	4602      	mov	r2, r0
 8006498:	693b      	ldr	r3, [r7, #16]
 800649a:	1ad3      	subs	r3, r2, r3
 800649c:	2b02      	cmp	r3, #2
 800649e:	d901      	bls.n	80064a4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80064a0:	2303      	movs	r3, #3
 80064a2:	e1a8      	b.n	80067f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80064a4:	4b2b      	ldr	r3, [pc, #172]	@ (8006554 <HAL_RCC_OscConfig+0x240>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f003 0302 	and.w	r3, r3, #2
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d0f0      	beq.n	8006492 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064b0:	4b28      	ldr	r3, [pc, #160]	@ (8006554 <HAL_RCC_OscConfig+0x240>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	691b      	ldr	r3, [r3, #16]
 80064bc:	00db      	lsls	r3, r3, #3
 80064be:	4925      	ldr	r1, [pc, #148]	@ (8006554 <HAL_RCC_OscConfig+0x240>)
 80064c0:	4313      	orrs	r3, r2
 80064c2:	600b      	str	r3, [r1, #0]
 80064c4:	e015      	b.n	80064f2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80064c6:	4b24      	ldr	r3, [pc, #144]	@ (8006558 <HAL_RCC_OscConfig+0x244>)
 80064c8:	2200      	movs	r2, #0
 80064ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064cc:	f7fc f94a 	bl	8002764 <HAL_GetTick>
 80064d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80064d2:	e008      	b.n	80064e6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80064d4:	f7fc f946 	bl	8002764 <HAL_GetTick>
 80064d8:	4602      	mov	r2, r0
 80064da:	693b      	ldr	r3, [r7, #16]
 80064dc:	1ad3      	subs	r3, r2, r3
 80064de:	2b02      	cmp	r3, #2
 80064e0:	d901      	bls.n	80064e6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80064e2:	2303      	movs	r3, #3
 80064e4:	e187      	b.n	80067f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80064e6:	4b1b      	ldr	r3, [pc, #108]	@ (8006554 <HAL_RCC_OscConfig+0x240>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f003 0302 	and.w	r3, r3, #2
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d1f0      	bne.n	80064d4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f003 0308 	and.w	r3, r3, #8
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d036      	beq.n	800656c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	695b      	ldr	r3, [r3, #20]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d016      	beq.n	8006534 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006506:	4b15      	ldr	r3, [pc, #84]	@ (800655c <HAL_RCC_OscConfig+0x248>)
 8006508:	2201      	movs	r2, #1
 800650a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800650c:	f7fc f92a 	bl	8002764 <HAL_GetTick>
 8006510:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006512:	e008      	b.n	8006526 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006514:	f7fc f926 	bl	8002764 <HAL_GetTick>
 8006518:	4602      	mov	r2, r0
 800651a:	693b      	ldr	r3, [r7, #16]
 800651c:	1ad3      	subs	r3, r2, r3
 800651e:	2b02      	cmp	r3, #2
 8006520:	d901      	bls.n	8006526 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006522:	2303      	movs	r3, #3
 8006524:	e167      	b.n	80067f6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006526:	4b0b      	ldr	r3, [pc, #44]	@ (8006554 <HAL_RCC_OscConfig+0x240>)
 8006528:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800652a:	f003 0302 	and.w	r3, r3, #2
 800652e:	2b00      	cmp	r3, #0
 8006530:	d0f0      	beq.n	8006514 <HAL_RCC_OscConfig+0x200>
 8006532:	e01b      	b.n	800656c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006534:	4b09      	ldr	r3, [pc, #36]	@ (800655c <HAL_RCC_OscConfig+0x248>)
 8006536:	2200      	movs	r2, #0
 8006538:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800653a:	f7fc f913 	bl	8002764 <HAL_GetTick>
 800653e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006540:	e00e      	b.n	8006560 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006542:	f7fc f90f 	bl	8002764 <HAL_GetTick>
 8006546:	4602      	mov	r2, r0
 8006548:	693b      	ldr	r3, [r7, #16]
 800654a:	1ad3      	subs	r3, r2, r3
 800654c:	2b02      	cmp	r3, #2
 800654e:	d907      	bls.n	8006560 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006550:	2303      	movs	r3, #3
 8006552:	e150      	b.n	80067f6 <HAL_RCC_OscConfig+0x4e2>
 8006554:	40023800 	.word	0x40023800
 8006558:	42470000 	.word	0x42470000
 800655c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006560:	4b88      	ldr	r3, [pc, #544]	@ (8006784 <HAL_RCC_OscConfig+0x470>)
 8006562:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006564:	f003 0302 	and.w	r3, r3, #2
 8006568:	2b00      	cmp	r3, #0
 800656a:	d1ea      	bne.n	8006542 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f003 0304 	and.w	r3, r3, #4
 8006574:	2b00      	cmp	r3, #0
 8006576:	f000 8097 	beq.w	80066a8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800657a:	2300      	movs	r3, #0
 800657c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800657e:	4b81      	ldr	r3, [pc, #516]	@ (8006784 <HAL_RCC_OscConfig+0x470>)
 8006580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006582:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006586:	2b00      	cmp	r3, #0
 8006588:	d10f      	bne.n	80065aa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800658a:	2300      	movs	r3, #0
 800658c:	60bb      	str	r3, [r7, #8]
 800658e:	4b7d      	ldr	r3, [pc, #500]	@ (8006784 <HAL_RCC_OscConfig+0x470>)
 8006590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006592:	4a7c      	ldr	r2, [pc, #496]	@ (8006784 <HAL_RCC_OscConfig+0x470>)
 8006594:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006598:	6413      	str	r3, [r2, #64]	@ 0x40
 800659a:	4b7a      	ldr	r3, [pc, #488]	@ (8006784 <HAL_RCC_OscConfig+0x470>)
 800659c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800659e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80065a2:	60bb      	str	r3, [r7, #8]
 80065a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80065a6:	2301      	movs	r3, #1
 80065a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065aa:	4b77      	ldr	r3, [pc, #476]	@ (8006788 <HAL_RCC_OscConfig+0x474>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d118      	bne.n	80065e8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80065b6:	4b74      	ldr	r3, [pc, #464]	@ (8006788 <HAL_RCC_OscConfig+0x474>)
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	4a73      	ldr	r2, [pc, #460]	@ (8006788 <HAL_RCC_OscConfig+0x474>)
 80065bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80065c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80065c2:	f7fc f8cf 	bl	8002764 <HAL_GetTick>
 80065c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065c8:	e008      	b.n	80065dc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80065ca:	f7fc f8cb 	bl	8002764 <HAL_GetTick>
 80065ce:	4602      	mov	r2, r0
 80065d0:	693b      	ldr	r3, [r7, #16]
 80065d2:	1ad3      	subs	r3, r2, r3
 80065d4:	2b02      	cmp	r3, #2
 80065d6:	d901      	bls.n	80065dc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80065d8:	2303      	movs	r3, #3
 80065da:	e10c      	b.n	80067f6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065dc:	4b6a      	ldr	r3, [pc, #424]	@ (8006788 <HAL_RCC_OscConfig+0x474>)
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d0f0      	beq.n	80065ca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	689b      	ldr	r3, [r3, #8]
 80065ec:	2b01      	cmp	r3, #1
 80065ee:	d106      	bne.n	80065fe <HAL_RCC_OscConfig+0x2ea>
 80065f0:	4b64      	ldr	r3, [pc, #400]	@ (8006784 <HAL_RCC_OscConfig+0x470>)
 80065f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065f4:	4a63      	ldr	r2, [pc, #396]	@ (8006784 <HAL_RCC_OscConfig+0x470>)
 80065f6:	f043 0301 	orr.w	r3, r3, #1
 80065fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80065fc:	e01c      	b.n	8006638 <HAL_RCC_OscConfig+0x324>
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	689b      	ldr	r3, [r3, #8]
 8006602:	2b05      	cmp	r3, #5
 8006604:	d10c      	bne.n	8006620 <HAL_RCC_OscConfig+0x30c>
 8006606:	4b5f      	ldr	r3, [pc, #380]	@ (8006784 <HAL_RCC_OscConfig+0x470>)
 8006608:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800660a:	4a5e      	ldr	r2, [pc, #376]	@ (8006784 <HAL_RCC_OscConfig+0x470>)
 800660c:	f043 0304 	orr.w	r3, r3, #4
 8006610:	6713      	str	r3, [r2, #112]	@ 0x70
 8006612:	4b5c      	ldr	r3, [pc, #368]	@ (8006784 <HAL_RCC_OscConfig+0x470>)
 8006614:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006616:	4a5b      	ldr	r2, [pc, #364]	@ (8006784 <HAL_RCC_OscConfig+0x470>)
 8006618:	f043 0301 	orr.w	r3, r3, #1
 800661c:	6713      	str	r3, [r2, #112]	@ 0x70
 800661e:	e00b      	b.n	8006638 <HAL_RCC_OscConfig+0x324>
 8006620:	4b58      	ldr	r3, [pc, #352]	@ (8006784 <HAL_RCC_OscConfig+0x470>)
 8006622:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006624:	4a57      	ldr	r2, [pc, #348]	@ (8006784 <HAL_RCC_OscConfig+0x470>)
 8006626:	f023 0301 	bic.w	r3, r3, #1
 800662a:	6713      	str	r3, [r2, #112]	@ 0x70
 800662c:	4b55      	ldr	r3, [pc, #340]	@ (8006784 <HAL_RCC_OscConfig+0x470>)
 800662e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006630:	4a54      	ldr	r2, [pc, #336]	@ (8006784 <HAL_RCC_OscConfig+0x470>)
 8006632:	f023 0304 	bic.w	r3, r3, #4
 8006636:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	689b      	ldr	r3, [r3, #8]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d015      	beq.n	800666c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006640:	f7fc f890 	bl	8002764 <HAL_GetTick>
 8006644:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006646:	e00a      	b.n	800665e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006648:	f7fc f88c 	bl	8002764 <HAL_GetTick>
 800664c:	4602      	mov	r2, r0
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	1ad3      	subs	r3, r2, r3
 8006652:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006656:	4293      	cmp	r3, r2
 8006658:	d901      	bls.n	800665e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800665a:	2303      	movs	r3, #3
 800665c:	e0cb      	b.n	80067f6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800665e:	4b49      	ldr	r3, [pc, #292]	@ (8006784 <HAL_RCC_OscConfig+0x470>)
 8006660:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006662:	f003 0302 	and.w	r3, r3, #2
 8006666:	2b00      	cmp	r3, #0
 8006668:	d0ee      	beq.n	8006648 <HAL_RCC_OscConfig+0x334>
 800666a:	e014      	b.n	8006696 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800666c:	f7fc f87a 	bl	8002764 <HAL_GetTick>
 8006670:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006672:	e00a      	b.n	800668a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006674:	f7fc f876 	bl	8002764 <HAL_GetTick>
 8006678:	4602      	mov	r2, r0
 800667a:	693b      	ldr	r3, [r7, #16]
 800667c:	1ad3      	subs	r3, r2, r3
 800667e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006682:	4293      	cmp	r3, r2
 8006684:	d901      	bls.n	800668a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006686:	2303      	movs	r3, #3
 8006688:	e0b5      	b.n	80067f6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800668a:	4b3e      	ldr	r3, [pc, #248]	@ (8006784 <HAL_RCC_OscConfig+0x470>)
 800668c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800668e:	f003 0302 	and.w	r3, r3, #2
 8006692:	2b00      	cmp	r3, #0
 8006694:	d1ee      	bne.n	8006674 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006696:	7dfb      	ldrb	r3, [r7, #23]
 8006698:	2b01      	cmp	r3, #1
 800669a:	d105      	bne.n	80066a8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800669c:	4b39      	ldr	r3, [pc, #228]	@ (8006784 <HAL_RCC_OscConfig+0x470>)
 800669e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066a0:	4a38      	ldr	r2, [pc, #224]	@ (8006784 <HAL_RCC_OscConfig+0x470>)
 80066a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80066a6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	699b      	ldr	r3, [r3, #24]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	f000 80a1 	beq.w	80067f4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80066b2:	4b34      	ldr	r3, [pc, #208]	@ (8006784 <HAL_RCC_OscConfig+0x470>)
 80066b4:	689b      	ldr	r3, [r3, #8]
 80066b6:	f003 030c 	and.w	r3, r3, #12
 80066ba:	2b08      	cmp	r3, #8
 80066bc:	d05c      	beq.n	8006778 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	699b      	ldr	r3, [r3, #24]
 80066c2:	2b02      	cmp	r3, #2
 80066c4:	d141      	bne.n	800674a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066c6:	4b31      	ldr	r3, [pc, #196]	@ (800678c <HAL_RCC_OscConfig+0x478>)
 80066c8:	2200      	movs	r2, #0
 80066ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066cc:	f7fc f84a 	bl	8002764 <HAL_GetTick>
 80066d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066d2:	e008      	b.n	80066e6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066d4:	f7fc f846 	bl	8002764 <HAL_GetTick>
 80066d8:	4602      	mov	r2, r0
 80066da:	693b      	ldr	r3, [r7, #16]
 80066dc:	1ad3      	subs	r3, r2, r3
 80066de:	2b02      	cmp	r3, #2
 80066e0:	d901      	bls.n	80066e6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80066e2:	2303      	movs	r3, #3
 80066e4:	e087      	b.n	80067f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066e6:	4b27      	ldr	r3, [pc, #156]	@ (8006784 <HAL_RCC_OscConfig+0x470>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d1f0      	bne.n	80066d4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	69da      	ldr	r2, [r3, #28]
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6a1b      	ldr	r3, [r3, #32]
 80066fa:	431a      	orrs	r2, r3
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006700:	019b      	lsls	r3, r3, #6
 8006702:	431a      	orrs	r2, r3
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006708:	085b      	lsrs	r3, r3, #1
 800670a:	3b01      	subs	r3, #1
 800670c:	041b      	lsls	r3, r3, #16
 800670e:	431a      	orrs	r2, r3
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006714:	061b      	lsls	r3, r3, #24
 8006716:	491b      	ldr	r1, [pc, #108]	@ (8006784 <HAL_RCC_OscConfig+0x470>)
 8006718:	4313      	orrs	r3, r2
 800671a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800671c:	4b1b      	ldr	r3, [pc, #108]	@ (800678c <HAL_RCC_OscConfig+0x478>)
 800671e:	2201      	movs	r2, #1
 8006720:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006722:	f7fc f81f 	bl	8002764 <HAL_GetTick>
 8006726:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006728:	e008      	b.n	800673c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800672a:	f7fc f81b 	bl	8002764 <HAL_GetTick>
 800672e:	4602      	mov	r2, r0
 8006730:	693b      	ldr	r3, [r7, #16]
 8006732:	1ad3      	subs	r3, r2, r3
 8006734:	2b02      	cmp	r3, #2
 8006736:	d901      	bls.n	800673c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006738:	2303      	movs	r3, #3
 800673a:	e05c      	b.n	80067f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800673c:	4b11      	ldr	r3, [pc, #68]	@ (8006784 <HAL_RCC_OscConfig+0x470>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006744:	2b00      	cmp	r3, #0
 8006746:	d0f0      	beq.n	800672a <HAL_RCC_OscConfig+0x416>
 8006748:	e054      	b.n	80067f4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800674a:	4b10      	ldr	r3, [pc, #64]	@ (800678c <HAL_RCC_OscConfig+0x478>)
 800674c:	2200      	movs	r2, #0
 800674e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006750:	f7fc f808 	bl	8002764 <HAL_GetTick>
 8006754:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006756:	e008      	b.n	800676a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006758:	f7fc f804 	bl	8002764 <HAL_GetTick>
 800675c:	4602      	mov	r2, r0
 800675e:	693b      	ldr	r3, [r7, #16]
 8006760:	1ad3      	subs	r3, r2, r3
 8006762:	2b02      	cmp	r3, #2
 8006764:	d901      	bls.n	800676a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006766:	2303      	movs	r3, #3
 8006768:	e045      	b.n	80067f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800676a:	4b06      	ldr	r3, [pc, #24]	@ (8006784 <HAL_RCC_OscConfig+0x470>)
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006772:	2b00      	cmp	r3, #0
 8006774:	d1f0      	bne.n	8006758 <HAL_RCC_OscConfig+0x444>
 8006776:	e03d      	b.n	80067f4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	699b      	ldr	r3, [r3, #24]
 800677c:	2b01      	cmp	r3, #1
 800677e:	d107      	bne.n	8006790 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006780:	2301      	movs	r3, #1
 8006782:	e038      	b.n	80067f6 <HAL_RCC_OscConfig+0x4e2>
 8006784:	40023800 	.word	0x40023800
 8006788:	40007000 	.word	0x40007000
 800678c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006790:	4b1b      	ldr	r3, [pc, #108]	@ (8006800 <HAL_RCC_OscConfig+0x4ec>)
 8006792:	685b      	ldr	r3, [r3, #4]
 8006794:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	699b      	ldr	r3, [r3, #24]
 800679a:	2b01      	cmp	r3, #1
 800679c:	d028      	beq.n	80067f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80067a8:	429a      	cmp	r2, r3
 80067aa:	d121      	bne.n	80067f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80067b6:	429a      	cmp	r2, r3
 80067b8:	d11a      	bne.n	80067f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80067ba:	68fa      	ldr	r2, [r7, #12]
 80067bc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80067c0:	4013      	ands	r3, r2
 80067c2:	687a      	ldr	r2, [r7, #4]
 80067c4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80067c6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d111      	bne.n	80067f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067d6:	085b      	lsrs	r3, r3, #1
 80067d8:	3b01      	subs	r3, #1
 80067da:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80067dc:	429a      	cmp	r2, r3
 80067de:	d107      	bne.n	80067f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067ea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80067ec:	429a      	cmp	r2, r3
 80067ee:	d001      	beq.n	80067f4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80067f0:	2301      	movs	r3, #1
 80067f2:	e000      	b.n	80067f6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80067f4:	2300      	movs	r3, #0
}
 80067f6:	4618      	mov	r0, r3
 80067f8:	3718      	adds	r7, #24
 80067fa:	46bd      	mov	sp, r7
 80067fc:	bd80      	pop	{r7, pc}
 80067fe:	bf00      	nop
 8006800:	40023800 	.word	0x40023800

08006804 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b084      	sub	sp, #16
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
 800680c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d101      	bne.n	8006818 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006814:	2301      	movs	r3, #1
 8006816:	e0cc      	b.n	80069b2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006818:	4b68      	ldr	r3, [pc, #416]	@ (80069bc <HAL_RCC_ClockConfig+0x1b8>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f003 0307 	and.w	r3, r3, #7
 8006820:	683a      	ldr	r2, [r7, #0]
 8006822:	429a      	cmp	r2, r3
 8006824:	d90c      	bls.n	8006840 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006826:	4b65      	ldr	r3, [pc, #404]	@ (80069bc <HAL_RCC_ClockConfig+0x1b8>)
 8006828:	683a      	ldr	r2, [r7, #0]
 800682a:	b2d2      	uxtb	r2, r2
 800682c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800682e:	4b63      	ldr	r3, [pc, #396]	@ (80069bc <HAL_RCC_ClockConfig+0x1b8>)
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f003 0307 	and.w	r3, r3, #7
 8006836:	683a      	ldr	r2, [r7, #0]
 8006838:	429a      	cmp	r2, r3
 800683a:	d001      	beq.n	8006840 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800683c:	2301      	movs	r3, #1
 800683e:	e0b8      	b.n	80069b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f003 0302 	and.w	r3, r3, #2
 8006848:	2b00      	cmp	r3, #0
 800684a:	d020      	beq.n	800688e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f003 0304 	and.w	r3, r3, #4
 8006854:	2b00      	cmp	r3, #0
 8006856:	d005      	beq.n	8006864 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006858:	4b59      	ldr	r3, [pc, #356]	@ (80069c0 <HAL_RCC_ClockConfig+0x1bc>)
 800685a:	689b      	ldr	r3, [r3, #8]
 800685c:	4a58      	ldr	r2, [pc, #352]	@ (80069c0 <HAL_RCC_ClockConfig+0x1bc>)
 800685e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006862:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f003 0308 	and.w	r3, r3, #8
 800686c:	2b00      	cmp	r3, #0
 800686e:	d005      	beq.n	800687c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006870:	4b53      	ldr	r3, [pc, #332]	@ (80069c0 <HAL_RCC_ClockConfig+0x1bc>)
 8006872:	689b      	ldr	r3, [r3, #8]
 8006874:	4a52      	ldr	r2, [pc, #328]	@ (80069c0 <HAL_RCC_ClockConfig+0x1bc>)
 8006876:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800687a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800687c:	4b50      	ldr	r3, [pc, #320]	@ (80069c0 <HAL_RCC_ClockConfig+0x1bc>)
 800687e:	689b      	ldr	r3, [r3, #8]
 8006880:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	689b      	ldr	r3, [r3, #8]
 8006888:	494d      	ldr	r1, [pc, #308]	@ (80069c0 <HAL_RCC_ClockConfig+0x1bc>)
 800688a:	4313      	orrs	r3, r2
 800688c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f003 0301 	and.w	r3, r3, #1
 8006896:	2b00      	cmp	r3, #0
 8006898:	d044      	beq.n	8006924 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	685b      	ldr	r3, [r3, #4]
 800689e:	2b01      	cmp	r3, #1
 80068a0:	d107      	bne.n	80068b2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068a2:	4b47      	ldr	r3, [pc, #284]	@ (80069c0 <HAL_RCC_ClockConfig+0x1bc>)
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d119      	bne.n	80068e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068ae:	2301      	movs	r3, #1
 80068b0:	e07f      	b.n	80069b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	685b      	ldr	r3, [r3, #4]
 80068b6:	2b02      	cmp	r3, #2
 80068b8:	d003      	beq.n	80068c2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80068be:	2b03      	cmp	r3, #3
 80068c0:	d107      	bne.n	80068d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068c2:	4b3f      	ldr	r3, [pc, #252]	@ (80069c0 <HAL_RCC_ClockConfig+0x1bc>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d109      	bne.n	80068e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068ce:	2301      	movs	r3, #1
 80068d0:	e06f      	b.n	80069b2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068d2:	4b3b      	ldr	r3, [pc, #236]	@ (80069c0 <HAL_RCC_ClockConfig+0x1bc>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f003 0302 	and.w	r3, r3, #2
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d101      	bne.n	80068e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068de:	2301      	movs	r3, #1
 80068e0:	e067      	b.n	80069b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80068e2:	4b37      	ldr	r3, [pc, #220]	@ (80069c0 <HAL_RCC_ClockConfig+0x1bc>)
 80068e4:	689b      	ldr	r3, [r3, #8]
 80068e6:	f023 0203 	bic.w	r2, r3, #3
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	685b      	ldr	r3, [r3, #4]
 80068ee:	4934      	ldr	r1, [pc, #208]	@ (80069c0 <HAL_RCC_ClockConfig+0x1bc>)
 80068f0:	4313      	orrs	r3, r2
 80068f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80068f4:	f7fb ff36 	bl	8002764 <HAL_GetTick>
 80068f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068fa:	e00a      	b.n	8006912 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80068fc:	f7fb ff32 	bl	8002764 <HAL_GetTick>
 8006900:	4602      	mov	r2, r0
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	1ad3      	subs	r3, r2, r3
 8006906:	f241 3288 	movw	r2, #5000	@ 0x1388
 800690a:	4293      	cmp	r3, r2
 800690c:	d901      	bls.n	8006912 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800690e:	2303      	movs	r3, #3
 8006910:	e04f      	b.n	80069b2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006912:	4b2b      	ldr	r3, [pc, #172]	@ (80069c0 <HAL_RCC_ClockConfig+0x1bc>)
 8006914:	689b      	ldr	r3, [r3, #8]
 8006916:	f003 020c 	and.w	r2, r3, #12
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	685b      	ldr	r3, [r3, #4]
 800691e:	009b      	lsls	r3, r3, #2
 8006920:	429a      	cmp	r2, r3
 8006922:	d1eb      	bne.n	80068fc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006924:	4b25      	ldr	r3, [pc, #148]	@ (80069bc <HAL_RCC_ClockConfig+0x1b8>)
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f003 0307 	and.w	r3, r3, #7
 800692c:	683a      	ldr	r2, [r7, #0]
 800692e:	429a      	cmp	r2, r3
 8006930:	d20c      	bcs.n	800694c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006932:	4b22      	ldr	r3, [pc, #136]	@ (80069bc <HAL_RCC_ClockConfig+0x1b8>)
 8006934:	683a      	ldr	r2, [r7, #0]
 8006936:	b2d2      	uxtb	r2, r2
 8006938:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800693a:	4b20      	ldr	r3, [pc, #128]	@ (80069bc <HAL_RCC_ClockConfig+0x1b8>)
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f003 0307 	and.w	r3, r3, #7
 8006942:	683a      	ldr	r2, [r7, #0]
 8006944:	429a      	cmp	r2, r3
 8006946:	d001      	beq.n	800694c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006948:	2301      	movs	r3, #1
 800694a:	e032      	b.n	80069b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f003 0304 	and.w	r3, r3, #4
 8006954:	2b00      	cmp	r3, #0
 8006956:	d008      	beq.n	800696a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006958:	4b19      	ldr	r3, [pc, #100]	@ (80069c0 <HAL_RCC_ClockConfig+0x1bc>)
 800695a:	689b      	ldr	r3, [r3, #8]
 800695c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	68db      	ldr	r3, [r3, #12]
 8006964:	4916      	ldr	r1, [pc, #88]	@ (80069c0 <HAL_RCC_ClockConfig+0x1bc>)
 8006966:	4313      	orrs	r3, r2
 8006968:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f003 0308 	and.w	r3, r3, #8
 8006972:	2b00      	cmp	r3, #0
 8006974:	d009      	beq.n	800698a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006976:	4b12      	ldr	r3, [pc, #72]	@ (80069c0 <HAL_RCC_ClockConfig+0x1bc>)
 8006978:	689b      	ldr	r3, [r3, #8]
 800697a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	691b      	ldr	r3, [r3, #16]
 8006982:	00db      	lsls	r3, r3, #3
 8006984:	490e      	ldr	r1, [pc, #56]	@ (80069c0 <HAL_RCC_ClockConfig+0x1bc>)
 8006986:	4313      	orrs	r3, r2
 8006988:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800698a:	f000 f821 	bl	80069d0 <HAL_RCC_GetSysClockFreq>
 800698e:	4602      	mov	r2, r0
 8006990:	4b0b      	ldr	r3, [pc, #44]	@ (80069c0 <HAL_RCC_ClockConfig+0x1bc>)
 8006992:	689b      	ldr	r3, [r3, #8]
 8006994:	091b      	lsrs	r3, r3, #4
 8006996:	f003 030f 	and.w	r3, r3, #15
 800699a:	490a      	ldr	r1, [pc, #40]	@ (80069c4 <HAL_RCC_ClockConfig+0x1c0>)
 800699c:	5ccb      	ldrb	r3, [r1, r3]
 800699e:	fa22 f303 	lsr.w	r3, r2, r3
 80069a2:	4a09      	ldr	r2, [pc, #36]	@ (80069c8 <HAL_RCC_ClockConfig+0x1c4>)
 80069a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80069a6:	4b09      	ldr	r3, [pc, #36]	@ (80069cc <HAL_RCC_ClockConfig+0x1c8>)
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	4618      	mov	r0, r3
 80069ac:	f7fb fe96 	bl	80026dc <HAL_InitTick>

  return HAL_OK;
 80069b0:	2300      	movs	r3, #0
}
 80069b2:	4618      	mov	r0, r3
 80069b4:	3710      	adds	r7, #16
 80069b6:	46bd      	mov	sp, r7
 80069b8:	bd80      	pop	{r7, pc}
 80069ba:	bf00      	nop
 80069bc:	40023c00 	.word	0x40023c00
 80069c0:	40023800 	.word	0x40023800
 80069c4:	0800fc24 	.word	0x0800fc24
 80069c8:	2000001c 	.word	0x2000001c
 80069cc:	20000020 	.word	0x20000020

080069d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80069d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80069d4:	b094      	sub	sp, #80	@ 0x50
 80069d6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80069d8:	2300      	movs	r3, #0
 80069da:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80069dc:	2300      	movs	r3, #0
 80069de:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80069e0:	2300      	movs	r3, #0
 80069e2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80069e4:	2300      	movs	r3, #0
 80069e6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80069e8:	4b79      	ldr	r3, [pc, #484]	@ (8006bd0 <HAL_RCC_GetSysClockFreq+0x200>)
 80069ea:	689b      	ldr	r3, [r3, #8]
 80069ec:	f003 030c 	and.w	r3, r3, #12
 80069f0:	2b08      	cmp	r3, #8
 80069f2:	d00d      	beq.n	8006a10 <HAL_RCC_GetSysClockFreq+0x40>
 80069f4:	2b08      	cmp	r3, #8
 80069f6:	f200 80e1 	bhi.w	8006bbc <HAL_RCC_GetSysClockFreq+0x1ec>
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d002      	beq.n	8006a04 <HAL_RCC_GetSysClockFreq+0x34>
 80069fe:	2b04      	cmp	r3, #4
 8006a00:	d003      	beq.n	8006a0a <HAL_RCC_GetSysClockFreq+0x3a>
 8006a02:	e0db      	b.n	8006bbc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006a04:	4b73      	ldr	r3, [pc, #460]	@ (8006bd4 <HAL_RCC_GetSysClockFreq+0x204>)
 8006a06:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006a08:	e0db      	b.n	8006bc2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006a0a:	4b73      	ldr	r3, [pc, #460]	@ (8006bd8 <HAL_RCC_GetSysClockFreq+0x208>)
 8006a0c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006a0e:	e0d8      	b.n	8006bc2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006a10:	4b6f      	ldr	r3, [pc, #444]	@ (8006bd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a12:	685b      	ldr	r3, [r3, #4]
 8006a14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006a18:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006a1a:	4b6d      	ldr	r3, [pc, #436]	@ (8006bd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a1c:	685b      	ldr	r3, [r3, #4]
 8006a1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d063      	beq.n	8006aee <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006a26:	4b6a      	ldr	r3, [pc, #424]	@ (8006bd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a28:	685b      	ldr	r3, [r3, #4]
 8006a2a:	099b      	lsrs	r3, r3, #6
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006a30:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006a32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a38:	633b      	str	r3, [r7, #48]	@ 0x30
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a3e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006a42:	4622      	mov	r2, r4
 8006a44:	462b      	mov	r3, r5
 8006a46:	f04f 0000 	mov.w	r0, #0
 8006a4a:	f04f 0100 	mov.w	r1, #0
 8006a4e:	0159      	lsls	r1, r3, #5
 8006a50:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006a54:	0150      	lsls	r0, r2, #5
 8006a56:	4602      	mov	r2, r0
 8006a58:	460b      	mov	r3, r1
 8006a5a:	4621      	mov	r1, r4
 8006a5c:	1a51      	subs	r1, r2, r1
 8006a5e:	6139      	str	r1, [r7, #16]
 8006a60:	4629      	mov	r1, r5
 8006a62:	eb63 0301 	sbc.w	r3, r3, r1
 8006a66:	617b      	str	r3, [r7, #20]
 8006a68:	f04f 0200 	mov.w	r2, #0
 8006a6c:	f04f 0300 	mov.w	r3, #0
 8006a70:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006a74:	4659      	mov	r1, fp
 8006a76:	018b      	lsls	r3, r1, #6
 8006a78:	4651      	mov	r1, sl
 8006a7a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006a7e:	4651      	mov	r1, sl
 8006a80:	018a      	lsls	r2, r1, #6
 8006a82:	4651      	mov	r1, sl
 8006a84:	ebb2 0801 	subs.w	r8, r2, r1
 8006a88:	4659      	mov	r1, fp
 8006a8a:	eb63 0901 	sbc.w	r9, r3, r1
 8006a8e:	f04f 0200 	mov.w	r2, #0
 8006a92:	f04f 0300 	mov.w	r3, #0
 8006a96:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006a9a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006a9e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006aa2:	4690      	mov	r8, r2
 8006aa4:	4699      	mov	r9, r3
 8006aa6:	4623      	mov	r3, r4
 8006aa8:	eb18 0303 	adds.w	r3, r8, r3
 8006aac:	60bb      	str	r3, [r7, #8]
 8006aae:	462b      	mov	r3, r5
 8006ab0:	eb49 0303 	adc.w	r3, r9, r3
 8006ab4:	60fb      	str	r3, [r7, #12]
 8006ab6:	f04f 0200 	mov.w	r2, #0
 8006aba:	f04f 0300 	mov.w	r3, #0
 8006abe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006ac2:	4629      	mov	r1, r5
 8006ac4:	024b      	lsls	r3, r1, #9
 8006ac6:	4621      	mov	r1, r4
 8006ac8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006acc:	4621      	mov	r1, r4
 8006ace:	024a      	lsls	r2, r1, #9
 8006ad0:	4610      	mov	r0, r2
 8006ad2:	4619      	mov	r1, r3
 8006ad4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006ada:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006adc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006ae0:	f7fa f862 	bl	8000ba8 <__aeabi_uldivmod>
 8006ae4:	4602      	mov	r2, r0
 8006ae6:	460b      	mov	r3, r1
 8006ae8:	4613      	mov	r3, r2
 8006aea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006aec:	e058      	b.n	8006ba0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006aee:	4b38      	ldr	r3, [pc, #224]	@ (8006bd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006af0:	685b      	ldr	r3, [r3, #4]
 8006af2:	099b      	lsrs	r3, r3, #6
 8006af4:	2200      	movs	r2, #0
 8006af6:	4618      	mov	r0, r3
 8006af8:	4611      	mov	r1, r2
 8006afa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006afe:	623b      	str	r3, [r7, #32]
 8006b00:	2300      	movs	r3, #0
 8006b02:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b04:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006b08:	4642      	mov	r2, r8
 8006b0a:	464b      	mov	r3, r9
 8006b0c:	f04f 0000 	mov.w	r0, #0
 8006b10:	f04f 0100 	mov.w	r1, #0
 8006b14:	0159      	lsls	r1, r3, #5
 8006b16:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006b1a:	0150      	lsls	r0, r2, #5
 8006b1c:	4602      	mov	r2, r0
 8006b1e:	460b      	mov	r3, r1
 8006b20:	4641      	mov	r1, r8
 8006b22:	ebb2 0a01 	subs.w	sl, r2, r1
 8006b26:	4649      	mov	r1, r9
 8006b28:	eb63 0b01 	sbc.w	fp, r3, r1
 8006b2c:	f04f 0200 	mov.w	r2, #0
 8006b30:	f04f 0300 	mov.w	r3, #0
 8006b34:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006b38:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006b3c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006b40:	ebb2 040a 	subs.w	r4, r2, sl
 8006b44:	eb63 050b 	sbc.w	r5, r3, fp
 8006b48:	f04f 0200 	mov.w	r2, #0
 8006b4c:	f04f 0300 	mov.w	r3, #0
 8006b50:	00eb      	lsls	r3, r5, #3
 8006b52:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006b56:	00e2      	lsls	r2, r4, #3
 8006b58:	4614      	mov	r4, r2
 8006b5a:	461d      	mov	r5, r3
 8006b5c:	4643      	mov	r3, r8
 8006b5e:	18e3      	adds	r3, r4, r3
 8006b60:	603b      	str	r3, [r7, #0]
 8006b62:	464b      	mov	r3, r9
 8006b64:	eb45 0303 	adc.w	r3, r5, r3
 8006b68:	607b      	str	r3, [r7, #4]
 8006b6a:	f04f 0200 	mov.w	r2, #0
 8006b6e:	f04f 0300 	mov.w	r3, #0
 8006b72:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006b76:	4629      	mov	r1, r5
 8006b78:	028b      	lsls	r3, r1, #10
 8006b7a:	4621      	mov	r1, r4
 8006b7c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006b80:	4621      	mov	r1, r4
 8006b82:	028a      	lsls	r2, r1, #10
 8006b84:	4610      	mov	r0, r2
 8006b86:	4619      	mov	r1, r3
 8006b88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	61bb      	str	r3, [r7, #24]
 8006b8e:	61fa      	str	r2, [r7, #28]
 8006b90:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006b94:	f7fa f808 	bl	8000ba8 <__aeabi_uldivmod>
 8006b98:	4602      	mov	r2, r0
 8006b9a:	460b      	mov	r3, r1
 8006b9c:	4613      	mov	r3, r2
 8006b9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006ba0:	4b0b      	ldr	r3, [pc, #44]	@ (8006bd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006ba2:	685b      	ldr	r3, [r3, #4]
 8006ba4:	0c1b      	lsrs	r3, r3, #16
 8006ba6:	f003 0303 	and.w	r3, r3, #3
 8006baa:	3301      	adds	r3, #1
 8006bac:	005b      	lsls	r3, r3, #1
 8006bae:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006bb0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006bb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006bb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bb8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006bba:	e002      	b.n	8006bc2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006bbc:	4b05      	ldr	r3, [pc, #20]	@ (8006bd4 <HAL_RCC_GetSysClockFreq+0x204>)
 8006bbe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006bc0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006bc2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	3750      	adds	r7, #80	@ 0x50
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006bce:	bf00      	nop
 8006bd0:	40023800 	.word	0x40023800
 8006bd4:	00f42400 	.word	0x00f42400
 8006bd8:	007a1200 	.word	0x007a1200

08006bdc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006be0:	4b03      	ldr	r3, [pc, #12]	@ (8006bf0 <HAL_RCC_GetHCLKFreq+0x14>)
 8006be2:	681b      	ldr	r3, [r3, #0]
}
 8006be4:	4618      	mov	r0, r3
 8006be6:	46bd      	mov	sp, r7
 8006be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bec:	4770      	bx	lr
 8006bee:	bf00      	nop
 8006bf0:	2000001c 	.word	0x2000001c

08006bf4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006bf8:	f7ff fff0 	bl	8006bdc <HAL_RCC_GetHCLKFreq>
 8006bfc:	4602      	mov	r2, r0
 8006bfe:	4b05      	ldr	r3, [pc, #20]	@ (8006c14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006c00:	689b      	ldr	r3, [r3, #8]
 8006c02:	0a9b      	lsrs	r3, r3, #10
 8006c04:	f003 0307 	and.w	r3, r3, #7
 8006c08:	4903      	ldr	r1, [pc, #12]	@ (8006c18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006c0a:	5ccb      	ldrb	r3, [r1, r3]
 8006c0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c10:	4618      	mov	r0, r3
 8006c12:	bd80      	pop	{r7, pc}
 8006c14:	40023800 	.word	0x40023800
 8006c18:	0800fc34 	.word	0x0800fc34

08006c1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006c20:	f7ff ffdc 	bl	8006bdc <HAL_RCC_GetHCLKFreq>
 8006c24:	4602      	mov	r2, r0
 8006c26:	4b05      	ldr	r3, [pc, #20]	@ (8006c3c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006c28:	689b      	ldr	r3, [r3, #8]
 8006c2a:	0b5b      	lsrs	r3, r3, #13
 8006c2c:	f003 0307 	and.w	r3, r3, #7
 8006c30:	4903      	ldr	r1, [pc, #12]	@ (8006c40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006c32:	5ccb      	ldrb	r3, [r1, r3]
 8006c34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c38:	4618      	mov	r0, r3
 8006c3a:	bd80      	pop	{r7, pc}
 8006c3c:	40023800 	.word	0x40023800
 8006c40:	0800fc34 	.word	0x0800fc34

08006c44 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006c44:	b580      	push	{r7, lr}
 8006c46:	b086      	sub	sp, #24
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006c50:	2300      	movs	r3, #0
 8006c52:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f003 0301 	and.w	r3, r3, #1
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d105      	bne.n	8006c6c <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d035      	beq.n	8006cd8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006c6c:	4b62      	ldr	r3, [pc, #392]	@ (8006df8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006c6e:	2200      	movs	r2, #0
 8006c70:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006c72:	f7fb fd77 	bl	8002764 <HAL_GetTick>
 8006c76:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006c78:	e008      	b.n	8006c8c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006c7a:	f7fb fd73 	bl	8002764 <HAL_GetTick>
 8006c7e:	4602      	mov	r2, r0
 8006c80:	697b      	ldr	r3, [r7, #20]
 8006c82:	1ad3      	subs	r3, r2, r3
 8006c84:	2b02      	cmp	r3, #2
 8006c86:	d901      	bls.n	8006c8c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006c88:	2303      	movs	r3, #3
 8006c8a:	e0b0      	b.n	8006dee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006c8c:	4b5b      	ldr	r3, [pc, #364]	@ (8006dfc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d1f0      	bne.n	8006c7a <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	685b      	ldr	r3, [r3, #4]
 8006c9c:	019a      	lsls	r2, r3, #6
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	689b      	ldr	r3, [r3, #8]
 8006ca2:	071b      	lsls	r3, r3, #28
 8006ca4:	4955      	ldr	r1, [pc, #340]	@ (8006dfc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ca6:	4313      	orrs	r3, r2
 8006ca8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006cac:	4b52      	ldr	r3, [pc, #328]	@ (8006df8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006cae:	2201      	movs	r2, #1
 8006cb0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006cb2:	f7fb fd57 	bl	8002764 <HAL_GetTick>
 8006cb6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006cb8:	e008      	b.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006cba:	f7fb fd53 	bl	8002764 <HAL_GetTick>
 8006cbe:	4602      	mov	r2, r0
 8006cc0:	697b      	ldr	r3, [r7, #20]
 8006cc2:	1ad3      	subs	r3, r2, r3
 8006cc4:	2b02      	cmp	r3, #2
 8006cc6:	d901      	bls.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006cc8:	2303      	movs	r3, #3
 8006cca:	e090      	b.n	8006dee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006ccc:	4b4b      	ldr	r3, [pc, #300]	@ (8006dfc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d0f0      	beq.n	8006cba <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f003 0302 	and.w	r3, r3, #2
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	f000 8083 	beq.w	8006dec <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	60fb      	str	r3, [r7, #12]
 8006cea:	4b44      	ldr	r3, [pc, #272]	@ (8006dfc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cee:	4a43      	ldr	r2, [pc, #268]	@ (8006dfc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006cf0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006cf4:	6413      	str	r3, [r2, #64]	@ 0x40
 8006cf6:	4b41      	ldr	r3, [pc, #260]	@ (8006dfc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006cfe:	60fb      	str	r3, [r7, #12]
 8006d00:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006d02:	4b3f      	ldr	r3, [pc, #252]	@ (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	4a3e      	ldr	r2, [pc, #248]	@ (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006d08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d0c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006d0e:	f7fb fd29 	bl	8002764 <HAL_GetTick>
 8006d12:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006d14:	e008      	b.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d16:	f7fb fd25 	bl	8002764 <HAL_GetTick>
 8006d1a:	4602      	mov	r2, r0
 8006d1c:	697b      	ldr	r3, [r7, #20]
 8006d1e:	1ad3      	subs	r3, r2, r3
 8006d20:	2b02      	cmp	r3, #2
 8006d22:	d901      	bls.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006d24:	2303      	movs	r3, #3
 8006d26:	e062      	b.n	8006dee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006d28:	4b35      	ldr	r3, [pc, #212]	@ (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d0f0      	beq.n	8006d16 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006d34:	4b31      	ldr	r3, [pc, #196]	@ (8006dfc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006d36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d38:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d3c:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006d3e:	693b      	ldr	r3, [r7, #16]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d02f      	beq.n	8006da4 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	68db      	ldr	r3, [r3, #12]
 8006d48:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d4c:	693a      	ldr	r2, [r7, #16]
 8006d4e:	429a      	cmp	r2, r3
 8006d50:	d028      	beq.n	8006da4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006d52:	4b2a      	ldr	r3, [pc, #168]	@ (8006dfc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006d54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d5a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006d5c:	4b29      	ldr	r3, [pc, #164]	@ (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006d5e:	2201      	movs	r2, #1
 8006d60:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006d62:	4b28      	ldr	r3, [pc, #160]	@ (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006d64:	2200      	movs	r2, #0
 8006d66:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006d68:	4a24      	ldr	r2, [pc, #144]	@ (8006dfc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006d6a:	693b      	ldr	r3, [r7, #16]
 8006d6c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006d6e:	4b23      	ldr	r3, [pc, #140]	@ (8006dfc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006d70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d72:	f003 0301 	and.w	r3, r3, #1
 8006d76:	2b01      	cmp	r3, #1
 8006d78:	d114      	bne.n	8006da4 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006d7a:	f7fb fcf3 	bl	8002764 <HAL_GetTick>
 8006d7e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d80:	e00a      	b.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d82:	f7fb fcef 	bl	8002764 <HAL_GetTick>
 8006d86:	4602      	mov	r2, r0
 8006d88:	697b      	ldr	r3, [r7, #20]
 8006d8a:	1ad3      	subs	r3, r2, r3
 8006d8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d90:	4293      	cmp	r3, r2
 8006d92:	d901      	bls.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8006d94:	2303      	movs	r3, #3
 8006d96:	e02a      	b.n	8006dee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d98:	4b18      	ldr	r3, [pc, #96]	@ (8006dfc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006d9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d9c:	f003 0302 	and.w	r3, r3, #2
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d0ee      	beq.n	8006d82 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	68db      	ldr	r3, [r3, #12]
 8006da8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006dac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006db0:	d10d      	bne.n	8006dce <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006db2:	4b12      	ldr	r3, [pc, #72]	@ (8006dfc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006db4:	689b      	ldr	r3, [r3, #8]
 8006db6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	68db      	ldr	r3, [r3, #12]
 8006dbe:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006dc2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006dc6:	490d      	ldr	r1, [pc, #52]	@ (8006dfc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006dc8:	4313      	orrs	r3, r2
 8006dca:	608b      	str	r3, [r1, #8]
 8006dcc:	e005      	b.n	8006dda <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006dce:	4b0b      	ldr	r3, [pc, #44]	@ (8006dfc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006dd0:	689b      	ldr	r3, [r3, #8]
 8006dd2:	4a0a      	ldr	r2, [pc, #40]	@ (8006dfc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006dd4:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006dd8:	6093      	str	r3, [r2, #8]
 8006dda:	4b08      	ldr	r3, [pc, #32]	@ (8006dfc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ddc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	68db      	ldr	r3, [r3, #12]
 8006de2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006de6:	4905      	ldr	r1, [pc, #20]	@ (8006dfc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006de8:	4313      	orrs	r3, r2
 8006dea:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006dec:	2300      	movs	r3, #0
}
 8006dee:	4618      	mov	r0, r3
 8006df0:	3718      	adds	r7, #24
 8006df2:	46bd      	mov	sp, r7
 8006df4:	bd80      	pop	{r7, pc}
 8006df6:	bf00      	nop
 8006df8:	42470068 	.word	0x42470068
 8006dfc:	40023800 	.word	0x40023800
 8006e00:	40007000 	.word	0x40007000
 8006e04:	42470e40 	.word	0x42470e40

08006e08 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006e08:	b480      	push	{r7}
 8006e0a:	b087      	sub	sp, #28
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8006e10:	2300      	movs	r3, #0
 8006e12:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8006e14:	2300      	movs	r3, #0
 8006e16:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8006e18:	2300      	movs	r3, #0
 8006e1a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2b01      	cmp	r3, #1
 8006e24:	d13f      	bne.n	8006ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8006e26:	4b24      	ldr	r3, [pc, #144]	@ (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006e28:	689b      	ldr	r3, [r3, #8]
 8006e2a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006e2e:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d006      	beq.n	8006e44 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006e3c:	d12f      	bne.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8006e3e:	4b1f      	ldr	r3, [pc, #124]	@ (8006ebc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006e40:	617b      	str	r3, [r7, #20]
          break;
 8006e42:	e02f      	b.n	8006ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006e44:	4b1c      	ldr	r3, [pc, #112]	@ (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006e46:	685b      	ldr	r3, [r3, #4]
 8006e48:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e4c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006e50:	d108      	bne.n	8006e64 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006e52:	4b19      	ldr	r3, [pc, #100]	@ (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006e54:	685b      	ldr	r3, [r3, #4]
 8006e56:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006e5a:	4a19      	ldr	r2, [pc, #100]	@ (8006ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8006e5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e60:	613b      	str	r3, [r7, #16]
 8006e62:	e007      	b.n	8006e74 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006e64:	4b14      	ldr	r3, [pc, #80]	@ (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006e66:	685b      	ldr	r3, [r3, #4]
 8006e68:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006e6c:	4a15      	ldr	r2, [pc, #84]	@ (8006ec4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8006e6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e72:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8006e74:	4b10      	ldr	r3, [pc, #64]	@ (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006e76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006e7a:	099b      	lsrs	r3, r3, #6
 8006e7c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006e80:	693b      	ldr	r3, [r7, #16]
 8006e82:	fb02 f303 	mul.w	r3, r2, r3
 8006e86:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8006e88:	4b0b      	ldr	r3, [pc, #44]	@ (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006e8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006e8e:	0f1b      	lsrs	r3, r3, #28
 8006e90:	f003 0307 	and.w	r3, r3, #7
 8006e94:	68ba      	ldr	r2, [r7, #8]
 8006e96:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e9a:	617b      	str	r3, [r7, #20]
          break;
 8006e9c:	e002      	b.n	8006ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	617b      	str	r3, [r7, #20]
          break;
 8006ea2:	bf00      	nop
        }
      }
      break;
 8006ea4:	e000      	b.n	8006ea8 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8006ea6:	bf00      	nop
    }
  }
  return frequency;
 8006ea8:	697b      	ldr	r3, [r7, #20]
}
 8006eaa:	4618      	mov	r0, r3
 8006eac:	371c      	adds	r7, #28
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb4:	4770      	bx	lr
 8006eb6:	bf00      	nop
 8006eb8:	40023800 	.word	0x40023800
 8006ebc:	00bb8000 	.word	0x00bb8000
 8006ec0:	007a1200 	.word	0x007a1200
 8006ec4:	00f42400 	.word	0x00f42400

08006ec8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	b082      	sub	sp, #8
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d101      	bne.n	8006eda <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	e041      	b.n	8006f5e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ee0:	b2db      	uxtb	r3, r3
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d106      	bne.n	8006ef4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2200      	movs	r2, #0
 8006eea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	f7fb f9d6 	bl	80022a0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2202      	movs	r2, #2
 8006ef8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681a      	ldr	r2, [r3, #0]
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	3304      	adds	r3, #4
 8006f04:	4619      	mov	r1, r3
 8006f06:	4610      	mov	r0, r2
 8006f08:	f000 fdd6 	bl	8007ab8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2201      	movs	r2, #1
 8006f10:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2201      	movs	r2, #1
 8006f18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2201      	movs	r2, #1
 8006f20:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2201      	movs	r2, #1
 8006f28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2201      	movs	r2, #1
 8006f30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2201      	movs	r2, #1
 8006f38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2201      	movs	r2, #1
 8006f40:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2201      	movs	r2, #1
 8006f48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2201      	movs	r2, #1
 8006f50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2201      	movs	r2, #1
 8006f58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006f5c:	2300      	movs	r3, #0
}
 8006f5e:	4618      	mov	r0, r3
 8006f60:	3708      	adds	r7, #8
 8006f62:	46bd      	mov	sp, r7
 8006f64:	bd80      	pop	{r7, pc}
	...

08006f68 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b084      	sub	sp, #16
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
 8006f70:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d109      	bne.n	8006f8c <HAL_TIM_PWM_Start+0x24>
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006f7e:	b2db      	uxtb	r3, r3
 8006f80:	2b01      	cmp	r3, #1
 8006f82:	bf14      	ite	ne
 8006f84:	2301      	movne	r3, #1
 8006f86:	2300      	moveq	r3, #0
 8006f88:	b2db      	uxtb	r3, r3
 8006f8a:	e022      	b.n	8006fd2 <HAL_TIM_PWM_Start+0x6a>
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	2b04      	cmp	r3, #4
 8006f90:	d109      	bne.n	8006fa6 <HAL_TIM_PWM_Start+0x3e>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006f98:	b2db      	uxtb	r3, r3
 8006f9a:	2b01      	cmp	r3, #1
 8006f9c:	bf14      	ite	ne
 8006f9e:	2301      	movne	r3, #1
 8006fa0:	2300      	moveq	r3, #0
 8006fa2:	b2db      	uxtb	r3, r3
 8006fa4:	e015      	b.n	8006fd2 <HAL_TIM_PWM_Start+0x6a>
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	2b08      	cmp	r3, #8
 8006faa:	d109      	bne.n	8006fc0 <HAL_TIM_PWM_Start+0x58>
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006fb2:	b2db      	uxtb	r3, r3
 8006fb4:	2b01      	cmp	r3, #1
 8006fb6:	bf14      	ite	ne
 8006fb8:	2301      	movne	r3, #1
 8006fba:	2300      	moveq	r3, #0
 8006fbc:	b2db      	uxtb	r3, r3
 8006fbe:	e008      	b.n	8006fd2 <HAL_TIM_PWM_Start+0x6a>
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006fc6:	b2db      	uxtb	r3, r3
 8006fc8:	2b01      	cmp	r3, #1
 8006fca:	bf14      	ite	ne
 8006fcc:	2301      	movne	r3, #1
 8006fce:	2300      	moveq	r3, #0
 8006fd0:	b2db      	uxtb	r3, r3
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d001      	beq.n	8006fda <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	e07c      	b.n	80070d4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d104      	bne.n	8006fea <HAL_TIM_PWM_Start+0x82>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2202      	movs	r2, #2
 8006fe4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006fe8:	e013      	b.n	8007012 <HAL_TIM_PWM_Start+0xaa>
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	2b04      	cmp	r3, #4
 8006fee:	d104      	bne.n	8006ffa <HAL_TIM_PWM_Start+0x92>
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2202      	movs	r2, #2
 8006ff4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006ff8:	e00b      	b.n	8007012 <HAL_TIM_PWM_Start+0xaa>
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	2b08      	cmp	r3, #8
 8006ffe:	d104      	bne.n	800700a <HAL_TIM_PWM_Start+0xa2>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2202      	movs	r2, #2
 8007004:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007008:	e003      	b.n	8007012 <HAL_TIM_PWM_Start+0xaa>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2202      	movs	r2, #2
 800700e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	2201      	movs	r2, #1
 8007018:	6839      	ldr	r1, [r7, #0]
 800701a:	4618      	mov	r0, r3
 800701c:	f001 f8cc 	bl	80081b8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	4a2d      	ldr	r2, [pc, #180]	@ (80070dc <HAL_TIM_PWM_Start+0x174>)
 8007026:	4293      	cmp	r3, r2
 8007028:	d004      	beq.n	8007034 <HAL_TIM_PWM_Start+0xcc>
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	4a2c      	ldr	r2, [pc, #176]	@ (80070e0 <HAL_TIM_PWM_Start+0x178>)
 8007030:	4293      	cmp	r3, r2
 8007032:	d101      	bne.n	8007038 <HAL_TIM_PWM_Start+0xd0>
 8007034:	2301      	movs	r3, #1
 8007036:	e000      	b.n	800703a <HAL_TIM_PWM_Start+0xd2>
 8007038:	2300      	movs	r3, #0
 800703a:	2b00      	cmp	r3, #0
 800703c:	d007      	beq.n	800704e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800704c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	4a22      	ldr	r2, [pc, #136]	@ (80070dc <HAL_TIM_PWM_Start+0x174>)
 8007054:	4293      	cmp	r3, r2
 8007056:	d022      	beq.n	800709e <HAL_TIM_PWM_Start+0x136>
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007060:	d01d      	beq.n	800709e <HAL_TIM_PWM_Start+0x136>
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	4a1f      	ldr	r2, [pc, #124]	@ (80070e4 <HAL_TIM_PWM_Start+0x17c>)
 8007068:	4293      	cmp	r3, r2
 800706a:	d018      	beq.n	800709e <HAL_TIM_PWM_Start+0x136>
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	4a1d      	ldr	r2, [pc, #116]	@ (80070e8 <HAL_TIM_PWM_Start+0x180>)
 8007072:	4293      	cmp	r3, r2
 8007074:	d013      	beq.n	800709e <HAL_TIM_PWM_Start+0x136>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	4a1c      	ldr	r2, [pc, #112]	@ (80070ec <HAL_TIM_PWM_Start+0x184>)
 800707c:	4293      	cmp	r3, r2
 800707e:	d00e      	beq.n	800709e <HAL_TIM_PWM_Start+0x136>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	4a16      	ldr	r2, [pc, #88]	@ (80070e0 <HAL_TIM_PWM_Start+0x178>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d009      	beq.n	800709e <HAL_TIM_PWM_Start+0x136>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	4a18      	ldr	r2, [pc, #96]	@ (80070f0 <HAL_TIM_PWM_Start+0x188>)
 8007090:	4293      	cmp	r3, r2
 8007092:	d004      	beq.n	800709e <HAL_TIM_PWM_Start+0x136>
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	4a16      	ldr	r2, [pc, #88]	@ (80070f4 <HAL_TIM_PWM_Start+0x18c>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d111      	bne.n	80070c2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	689b      	ldr	r3, [r3, #8]
 80070a4:	f003 0307 	and.w	r3, r3, #7
 80070a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	2b06      	cmp	r3, #6
 80070ae:	d010      	beq.n	80070d2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	681a      	ldr	r2, [r3, #0]
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f042 0201 	orr.w	r2, r2, #1
 80070be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070c0:	e007      	b.n	80070d2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	681a      	ldr	r2, [r3, #0]
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f042 0201 	orr.w	r2, r2, #1
 80070d0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80070d2:	2300      	movs	r3, #0
}
 80070d4:	4618      	mov	r0, r3
 80070d6:	3710      	adds	r7, #16
 80070d8:	46bd      	mov	sp, r7
 80070da:	bd80      	pop	{r7, pc}
 80070dc:	40010000 	.word	0x40010000
 80070e0:	40010400 	.word	0x40010400
 80070e4:	40000400 	.word	0x40000400
 80070e8:	40000800 	.word	0x40000800
 80070ec:	40000c00 	.word	0x40000c00
 80070f0:	40014000 	.word	0x40014000
 80070f4:	40001800 	.word	0x40001800

080070f8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b082      	sub	sp, #8
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d101      	bne.n	800710a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007106:	2301      	movs	r3, #1
 8007108:	e041      	b.n	800718e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007110:	b2db      	uxtb	r3, r3
 8007112:	2b00      	cmp	r3, #0
 8007114:	d106      	bne.n	8007124 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	2200      	movs	r2, #0
 800711a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800711e:	6878      	ldr	r0, [r7, #4]
 8007120:	f7fb f870 	bl	8002204 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2202      	movs	r2, #2
 8007128:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681a      	ldr	r2, [r3, #0]
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	3304      	adds	r3, #4
 8007134:	4619      	mov	r1, r3
 8007136:	4610      	mov	r0, r2
 8007138:	f000 fcbe 	bl	8007ab8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2201      	movs	r2, #1
 8007140:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2201      	movs	r2, #1
 8007148:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2201      	movs	r2, #1
 8007150:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2201      	movs	r2, #1
 8007158:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2201      	movs	r2, #1
 8007160:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2201      	movs	r2, #1
 8007168:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2201      	movs	r2, #1
 8007170:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2201      	movs	r2, #1
 8007178:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2201      	movs	r2, #1
 8007180:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2201      	movs	r2, #1
 8007188:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800718c:	2300      	movs	r3, #0
}
 800718e:	4618      	mov	r0, r3
 8007190:	3708      	adds	r7, #8
 8007192:	46bd      	mov	sp, r7
 8007194:	bd80      	pop	{r7, pc}
	...

08007198 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b084      	sub	sp, #16
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
 80071a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80071a2:	2300      	movs	r3, #0
 80071a4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d104      	bne.n	80071b6 <HAL_TIM_IC_Start_IT+0x1e>
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80071b2:	b2db      	uxtb	r3, r3
 80071b4:	e013      	b.n	80071de <HAL_TIM_IC_Start_IT+0x46>
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	2b04      	cmp	r3, #4
 80071ba:	d104      	bne.n	80071c6 <HAL_TIM_IC_Start_IT+0x2e>
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80071c2:	b2db      	uxtb	r3, r3
 80071c4:	e00b      	b.n	80071de <HAL_TIM_IC_Start_IT+0x46>
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	2b08      	cmp	r3, #8
 80071ca:	d104      	bne.n	80071d6 <HAL_TIM_IC_Start_IT+0x3e>
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80071d2:	b2db      	uxtb	r3, r3
 80071d4:	e003      	b.n	80071de <HAL_TIM_IC_Start_IT+0x46>
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80071dc:	b2db      	uxtb	r3, r3
 80071de:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d104      	bne.n	80071f0 <HAL_TIM_IC_Start_IT+0x58>
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80071ec:	b2db      	uxtb	r3, r3
 80071ee:	e013      	b.n	8007218 <HAL_TIM_IC_Start_IT+0x80>
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	2b04      	cmp	r3, #4
 80071f4:	d104      	bne.n	8007200 <HAL_TIM_IC_Start_IT+0x68>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80071fc:	b2db      	uxtb	r3, r3
 80071fe:	e00b      	b.n	8007218 <HAL_TIM_IC_Start_IT+0x80>
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	2b08      	cmp	r3, #8
 8007204:	d104      	bne.n	8007210 <HAL_TIM_IC_Start_IT+0x78>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800720c:	b2db      	uxtb	r3, r3
 800720e:	e003      	b.n	8007218 <HAL_TIM_IC_Start_IT+0x80>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007216:	b2db      	uxtb	r3, r3
 8007218:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800721a:	7bbb      	ldrb	r3, [r7, #14]
 800721c:	2b01      	cmp	r3, #1
 800721e:	d102      	bne.n	8007226 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007220:	7b7b      	ldrb	r3, [r7, #13]
 8007222:	2b01      	cmp	r3, #1
 8007224:	d001      	beq.n	800722a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8007226:	2301      	movs	r3, #1
 8007228:	e0cc      	b.n	80073c4 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d104      	bne.n	800723a <HAL_TIM_IC_Start_IT+0xa2>
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2202      	movs	r2, #2
 8007234:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007238:	e013      	b.n	8007262 <HAL_TIM_IC_Start_IT+0xca>
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	2b04      	cmp	r3, #4
 800723e:	d104      	bne.n	800724a <HAL_TIM_IC_Start_IT+0xb2>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2202      	movs	r2, #2
 8007244:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007248:	e00b      	b.n	8007262 <HAL_TIM_IC_Start_IT+0xca>
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	2b08      	cmp	r3, #8
 800724e:	d104      	bne.n	800725a <HAL_TIM_IC_Start_IT+0xc2>
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2202      	movs	r2, #2
 8007254:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007258:	e003      	b.n	8007262 <HAL_TIM_IC_Start_IT+0xca>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	2202      	movs	r2, #2
 800725e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	2b00      	cmp	r3, #0
 8007266:	d104      	bne.n	8007272 <HAL_TIM_IC_Start_IT+0xda>
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2202      	movs	r2, #2
 800726c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007270:	e013      	b.n	800729a <HAL_TIM_IC_Start_IT+0x102>
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	2b04      	cmp	r3, #4
 8007276:	d104      	bne.n	8007282 <HAL_TIM_IC_Start_IT+0xea>
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2202      	movs	r2, #2
 800727c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007280:	e00b      	b.n	800729a <HAL_TIM_IC_Start_IT+0x102>
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	2b08      	cmp	r3, #8
 8007286:	d104      	bne.n	8007292 <HAL_TIM_IC_Start_IT+0xfa>
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2202      	movs	r2, #2
 800728c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007290:	e003      	b.n	800729a <HAL_TIM_IC_Start_IT+0x102>
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2202      	movs	r2, #2
 8007296:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 800729a:	683b      	ldr	r3, [r7, #0]
 800729c:	2b0c      	cmp	r3, #12
 800729e:	d841      	bhi.n	8007324 <HAL_TIM_IC_Start_IT+0x18c>
 80072a0:	a201      	add	r2, pc, #4	@ (adr r2, 80072a8 <HAL_TIM_IC_Start_IT+0x110>)
 80072a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072a6:	bf00      	nop
 80072a8:	080072dd 	.word	0x080072dd
 80072ac:	08007325 	.word	0x08007325
 80072b0:	08007325 	.word	0x08007325
 80072b4:	08007325 	.word	0x08007325
 80072b8:	080072ef 	.word	0x080072ef
 80072bc:	08007325 	.word	0x08007325
 80072c0:	08007325 	.word	0x08007325
 80072c4:	08007325 	.word	0x08007325
 80072c8:	08007301 	.word	0x08007301
 80072cc:	08007325 	.word	0x08007325
 80072d0:	08007325 	.word	0x08007325
 80072d4:	08007325 	.word	0x08007325
 80072d8:	08007313 	.word	0x08007313
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	68da      	ldr	r2, [r3, #12]
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f042 0202 	orr.w	r2, r2, #2
 80072ea:	60da      	str	r2, [r3, #12]
      break;
 80072ec:	e01d      	b.n	800732a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	68da      	ldr	r2, [r3, #12]
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f042 0204 	orr.w	r2, r2, #4
 80072fc:	60da      	str	r2, [r3, #12]
      break;
 80072fe:	e014      	b.n	800732a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	68da      	ldr	r2, [r3, #12]
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f042 0208 	orr.w	r2, r2, #8
 800730e:	60da      	str	r2, [r3, #12]
      break;
 8007310:	e00b      	b.n	800732a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	68da      	ldr	r2, [r3, #12]
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	f042 0210 	orr.w	r2, r2, #16
 8007320:	60da      	str	r2, [r3, #12]
      break;
 8007322:	e002      	b.n	800732a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8007324:	2301      	movs	r3, #1
 8007326:	73fb      	strb	r3, [r7, #15]
      break;
 8007328:	bf00      	nop
  }

  if (status == HAL_OK)
 800732a:	7bfb      	ldrb	r3, [r7, #15]
 800732c:	2b00      	cmp	r3, #0
 800732e:	d148      	bne.n	80073c2 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	2201      	movs	r2, #1
 8007336:	6839      	ldr	r1, [r7, #0]
 8007338:	4618      	mov	r0, r3
 800733a:	f000 ff3d 	bl	80081b8 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	4a22      	ldr	r2, [pc, #136]	@ (80073cc <HAL_TIM_IC_Start_IT+0x234>)
 8007344:	4293      	cmp	r3, r2
 8007346:	d022      	beq.n	800738e <HAL_TIM_IC_Start_IT+0x1f6>
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007350:	d01d      	beq.n	800738e <HAL_TIM_IC_Start_IT+0x1f6>
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	4a1e      	ldr	r2, [pc, #120]	@ (80073d0 <HAL_TIM_IC_Start_IT+0x238>)
 8007358:	4293      	cmp	r3, r2
 800735a:	d018      	beq.n	800738e <HAL_TIM_IC_Start_IT+0x1f6>
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	4a1c      	ldr	r2, [pc, #112]	@ (80073d4 <HAL_TIM_IC_Start_IT+0x23c>)
 8007362:	4293      	cmp	r3, r2
 8007364:	d013      	beq.n	800738e <HAL_TIM_IC_Start_IT+0x1f6>
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	4a1b      	ldr	r2, [pc, #108]	@ (80073d8 <HAL_TIM_IC_Start_IT+0x240>)
 800736c:	4293      	cmp	r3, r2
 800736e:	d00e      	beq.n	800738e <HAL_TIM_IC_Start_IT+0x1f6>
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	4a19      	ldr	r2, [pc, #100]	@ (80073dc <HAL_TIM_IC_Start_IT+0x244>)
 8007376:	4293      	cmp	r3, r2
 8007378:	d009      	beq.n	800738e <HAL_TIM_IC_Start_IT+0x1f6>
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	4a18      	ldr	r2, [pc, #96]	@ (80073e0 <HAL_TIM_IC_Start_IT+0x248>)
 8007380:	4293      	cmp	r3, r2
 8007382:	d004      	beq.n	800738e <HAL_TIM_IC_Start_IT+0x1f6>
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	4a16      	ldr	r2, [pc, #88]	@ (80073e4 <HAL_TIM_IC_Start_IT+0x24c>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d111      	bne.n	80073b2 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	689b      	ldr	r3, [r3, #8]
 8007394:	f003 0307 	and.w	r3, r3, #7
 8007398:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	2b06      	cmp	r3, #6
 800739e:	d010      	beq.n	80073c2 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	681a      	ldr	r2, [r3, #0]
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f042 0201 	orr.w	r2, r2, #1
 80073ae:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073b0:	e007      	b.n	80073c2 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	681a      	ldr	r2, [r3, #0]
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f042 0201 	orr.w	r2, r2, #1
 80073c0:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80073c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80073c4:	4618      	mov	r0, r3
 80073c6:	3710      	adds	r7, #16
 80073c8:	46bd      	mov	sp, r7
 80073ca:	bd80      	pop	{r7, pc}
 80073cc:	40010000 	.word	0x40010000
 80073d0:	40000400 	.word	0x40000400
 80073d4:	40000800 	.word	0x40000800
 80073d8:	40000c00 	.word	0x40000c00
 80073dc:	40010400 	.word	0x40010400
 80073e0:	40014000 	.word	0x40014000
 80073e4:	40001800 	.word	0x40001800

080073e8 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b084      	sub	sp, #16
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
 80073f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80073f2:	2300      	movs	r3, #0
 80073f4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	2b0c      	cmp	r3, #12
 80073fa:	d841      	bhi.n	8007480 <HAL_TIM_IC_Stop_IT+0x98>
 80073fc:	a201      	add	r2, pc, #4	@ (adr r2, 8007404 <HAL_TIM_IC_Stop_IT+0x1c>)
 80073fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007402:	bf00      	nop
 8007404:	08007439 	.word	0x08007439
 8007408:	08007481 	.word	0x08007481
 800740c:	08007481 	.word	0x08007481
 8007410:	08007481 	.word	0x08007481
 8007414:	0800744b 	.word	0x0800744b
 8007418:	08007481 	.word	0x08007481
 800741c:	08007481 	.word	0x08007481
 8007420:	08007481 	.word	0x08007481
 8007424:	0800745d 	.word	0x0800745d
 8007428:	08007481 	.word	0x08007481
 800742c:	08007481 	.word	0x08007481
 8007430:	08007481 	.word	0x08007481
 8007434:	0800746f 	.word	0x0800746f
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	68da      	ldr	r2, [r3, #12]
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	f022 0202 	bic.w	r2, r2, #2
 8007446:	60da      	str	r2, [r3, #12]
      break;
 8007448:	e01d      	b.n	8007486 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	68da      	ldr	r2, [r3, #12]
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f022 0204 	bic.w	r2, r2, #4
 8007458:	60da      	str	r2, [r3, #12]
      break;
 800745a:	e014      	b.n	8007486 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	68da      	ldr	r2, [r3, #12]
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f022 0208 	bic.w	r2, r2, #8
 800746a:	60da      	str	r2, [r3, #12]
      break;
 800746c:	e00b      	b.n	8007486 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	68da      	ldr	r2, [r3, #12]
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f022 0210 	bic.w	r2, r2, #16
 800747c:	60da      	str	r2, [r3, #12]
      break;
 800747e:	e002      	b.n	8007486 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8007480:	2301      	movs	r3, #1
 8007482:	73fb      	strb	r3, [r7, #15]
      break;
 8007484:	bf00      	nop
  }

  if (status == HAL_OK)
 8007486:	7bfb      	ldrb	r3, [r7, #15]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d156      	bne.n	800753a <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	2200      	movs	r2, #0
 8007492:	6839      	ldr	r1, [r7, #0]
 8007494:	4618      	mov	r0, r3
 8007496:	f000 fe8f 	bl	80081b8 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	6a1a      	ldr	r2, [r3, #32]
 80074a0:	f241 1311 	movw	r3, #4369	@ 0x1111
 80074a4:	4013      	ands	r3, r2
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d10f      	bne.n	80074ca <HAL_TIM_IC_Stop_IT+0xe2>
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	6a1a      	ldr	r2, [r3, #32]
 80074b0:	f240 4344 	movw	r3, #1092	@ 0x444
 80074b4:	4013      	ands	r3, r2
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d107      	bne.n	80074ca <HAL_TIM_IC_Stop_IT+0xe2>
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	681a      	ldr	r2, [r3, #0]
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f022 0201 	bic.w	r2, r2, #1
 80074c8:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d104      	bne.n	80074da <HAL_TIM_IC_Stop_IT+0xf2>
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2201      	movs	r2, #1
 80074d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80074d8:	e013      	b.n	8007502 <HAL_TIM_IC_Stop_IT+0x11a>
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	2b04      	cmp	r3, #4
 80074de:	d104      	bne.n	80074ea <HAL_TIM_IC_Stop_IT+0x102>
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2201      	movs	r2, #1
 80074e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80074e8:	e00b      	b.n	8007502 <HAL_TIM_IC_Stop_IT+0x11a>
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	2b08      	cmp	r3, #8
 80074ee:	d104      	bne.n	80074fa <HAL_TIM_IC_Stop_IT+0x112>
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2201      	movs	r2, #1
 80074f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80074f8:	e003      	b.n	8007502 <HAL_TIM_IC_Stop_IT+0x11a>
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2201      	movs	r2, #1
 80074fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007502:	683b      	ldr	r3, [r7, #0]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d104      	bne.n	8007512 <HAL_TIM_IC_Stop_IT+0x12a>
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2201      	movs	r2, #1
 800750c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007510:	e013      	b.n	800753a <HAL_TIM_IC_Stop_IT+0x152>
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	2b04      	cmp	r3, #4
 8007516:	d104      	bne.n	8007522 <HAL_TIM_IC_Stop_IT+0x13a>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2201      	movs	r2, #1
 800751c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007520:	e00b      	b.n	800753a <HAL_TIM_IC_Stop_IT+0x152>
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	2b08      	cmp	r3, #8
 8007526:	d104      	bne.n	8007532 <HAL_TIM_IC_Stop_IT+0x14a>
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2201      	movs	r2, #1
 800752c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007530:	e003      	b.n	800753a <HAL_TIM_IC_Stop_IT+0x152>
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2201      	movs	r2, #1
 8007536:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 800753a:	7bfb      	ldrb	r3, [r7, #15]
}
 800753c:	4618      	mov	r0, r3
 800753e:	3710      	adds	r7, #16
 8007540:	46bd      	mov	sp, r7
 8007542:	bd80      	pop	{r7, pc}

08007544 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b084      	sub	sp, #16
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	68db      	ldr	r3, [r3, #12]
 8007552:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	691b      	ldr	r3, [r3, #16]
 800755a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800755c:	68bb      	ldr	r3, [r7, #8]
 800755e:	f003 0302 	and.w	r3, r3, #2
 8007562:	2b00      	cmp	r3, #0
 8007564:	d020      	beq.n	80075a8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	f003 0302 	and.w	r3, r3, #2
 800756c:	2b00      	cmp	r3, #0
 800756e:	d01b      	beq.n	80075a8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f06f 0202 	mvn.w	r2, #2
 8007578:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2201      	movs	r2, #1
 800757e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	699b      	ldr	r3, [r3, #24]
 8007586:	f003 0303 	and.w	r3, r3, #3
 800758a:	2b00      	cmp	r3, #0
 800758c:	d003      	beq.n	8007596 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800758e:	6878      	ldr	r0, [r7, #4]
 8007590:	f7f9 ff38 	bl	8001404 <HAL_TIM_IC_CaptureCallback>
 8007594:	e005      	b.n	80075a2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007596:	6878      	ldr	r0, [r7, #4]
 8007598:	f000 fa70 	bl	8007a7c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800759c:	6878      	ldr	r0, [r7, #4]
 800759e:	f000 fa77 	bl	8007a90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2200      	movs	r2, #0
 80075a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80075a8:	68bb      	ldr	r3, [r7, #8]
 80075aa:	f003 0304 	and.w	r3, r3, #4
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d020      	beq.n	80075f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	f003 0304 	and.w	r3, r3, #4
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d01b      	beq.n	80075f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	f06f 0204 	mvn.w	r2, #4
 80075c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2202      	movs	r2, #2
 80075ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	699b      	ldr	r3, [r3, #24]
 80075d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d003      	beq.n	80075e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80075da:	6878      	ldr	r0, [r7, #4]
 80075dc:	f7f9 ff12 	bl	8001404 <HAL_TIM_IC_CaptureCallback>
 80075e0:	e005      	b.n	80075ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075e2:	6878      	ldr	r0, [r7, #4]
 80075e4:	f000 fa4a 	bl	8007a7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075e8:	6878      	ldr	r0, [r7, #4]
 80075ea:	f000 fa51 	bl	8007a90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2200      	movs	r2, #0
 80075f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	f003 0308 	and.w	r3, r3, #8
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d020      	beq.n	8007640 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	f003 0308 	and.w	r3, r3, #8
 8007604:	2b00      	cmp	r3, #0
 8007606:	d01b      	beq.n	8007640 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f06f 0208 	mvn.w	r2, #8
 8007610:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	2204      	movs	r2, #4
 8007616:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	69db      	ldr	r3, [r3, #28]
 800761e:	f003 0303 	and.w	r3, r3, #3
 8007622:	2b00      	cmp	r3, #0
 8007624:	d003      	beq.n	800762e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007626:	6878      	ldr	r0, [r7, #4]
 8007628:	f7f9 feec 	bl	8001404 <HAL_TIM_IC_CaptureCallback>
 800762c:	e005      	b.n	800763a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800762e:	6878      	ldr	r0, [r7, #4]
 8007630:	f000 fa24 	bl	8007a7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007634:	6878      	ldr	r0, [r7, #4]
 8007636:	f000 fa2b 	bl	8007a90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	2200      	movs	r2, #0
 800763e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	f003 0310 	and.w	r3, r3, #16
 8007646:	2b00      	cmp	r3, #0
 8007648:	d020      	beq.n	800768c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	f003 0310 	and.w	r3, r3, #16
 8007650:	2b00      	cmp	r3, #0
 8007652:	d01b      	beq.n	800768c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	f06f 0210 	mvn.w	r2, #16
 800765c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2208      	movs	r2, #8
 8007662:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	69db      	ldr	r3, [r3, #28]
 800766a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800766e:	2b00      	cmp	r3, #0
 8007670:	d003      	beq.n	800767a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007672:	6878      	ldr	r0, [r7, #4]
 8007674:	f7f9 fec6 	bl	8001404 <HAL_TIM_IC_CaptureCallback>
 8007678:	e005      	b.n	8007686 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800767a:	6878      	ldr	r0, [r7, #4]
 800767c:	f000 f9fe 	bl	8007a7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007680:	6878      	ldr	r0, [r7, #4]
 8007682:	f000 fa05 	bl	8007a90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2200      	movs	r2, #0
 800768a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800768c:	68bb      	ldr	r3, [r7, #8]
 800768e:	f003 0301 	and.w	r3, r3, #1
 8007692:	2b00      	cmp	r3, #0
 8007694:	d00c      	beq.n	80076b0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	f003 0301 	and.w	r3, r3, #1
 800769c:	2b00      	cmp	r3, #0
 800769e:	d007      	beq.n	80076b0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f06f 0201 	mvn.w	r2, #1
 80076a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80076aa:	6878      	ldr	r0, [r7, #4]
 80076ac:	f000 f9dc 	bl	8007a68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80076b0:	68bb      	ldr	r3, [r7, #8]
 80076b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d00c      	beq.n	80076d4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d007      	beq.n	80076d4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80076cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80076ce:	6878      	ldr	r0, [r7, #4]
 80076d0:	f000 fe1e 	bl	8008310 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d00c      	beq.n	80076f8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d007      	beq.n	80076f8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80076f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80076f2:	6878      	ldr	r0, [r7, #4]
 80076f4:	f000 f9d6 	bl	8007aa4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80076f8:	68bb      	ldr	r3, [r7, #8]
 80076fa:	f003 0320 	and.w	r3, r3, #32
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d00c      	beq.n	800771c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	f003 0320 	and.w	r3, r3, #32
 8007708:	2b00      	cmp	r3, #0
 800770a:	d007      	beq.n	800771c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	f06f 0220 	mvn.w	r2, #32
 8007714:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007716:	6878      	ldr	r0, [r7, #4]
 8007718:	f000 fdf0 	bl	80082fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800771c:	bf00      	nop
 800771e:	3710      	adds	r7, #16
 8007720:	46bd      	mov	sp, r7
 8007722:	bd80      	pop	{r7, pc}

08007724 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b086      	sub	sp, #24
 8007728:	af00      	add	r7, sp, #0
 800772a:	60f8      	str	r0, [r7, #12]
 800772c:	60b9      	str	r1, [r7, #8]
 800772e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007730:	2300      	movs	r3, #0
 8007732:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800773a:	2b01      	cmp	r3, #1
 800773c:	d101      	bne.n	8007742 <HAL_TIM_IC_ConfigChannel+0x1e>
 800773e:	2302      	movs	r3, #2
 8007740:	e088      	b.n	8007854 <HAL_TIM_IC_ConfigChannel+0x130>
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	2201      	movs	r2, #1
 8007746:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2b00      	cmp	r3, #0
 800774e:	d11b      	bne.n	8007788 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007758:	68bb      	ldr	r3, [r7, #8]
 800775a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800775c:	68bb      	ldr	r3, [r7, #8]
 800775e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8007760:	f000 fc00 	bl	8007f64 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	699a      	ldr	r2, [r3, #24]
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f022 020c 	bic.w	r2, r2, #12
 8007772:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	6999      	ldr	r1, [r3, #24]
 800777a:	68bb      	ldr	r3, [r7, #8]
 800777c:	689a      	ldr	r2, [r3, #8]
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	430a      	orrs	r2, r1
 8007784:	619a      	str	r2, [r3, #24]
 8007786:	e060      	b.n	800784a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2b04      	cmp	r3, #4
 800778c:	d11c      	bne.n	80077c8 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007792:	68bb      	ldr	r3, [r7, #8]
 8007794:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007796:	68bb      	ldr	r3, [r7, #8]
 8007798:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800779a:	68bb      	ldr	r3, [r7, #8]
 800779c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800779e:	f000 fc55 	bl	800804c <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	699a      	ldr	r2, [r3, #24]
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80077b0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	6999      	ldr	r1, [r3, #24]
 80077b8:	68bb      	ldr	r3, [r7, #8]
 80077ba:	689b      	ldr	r3, [r3, #8]
 80077bc:	021a      	lsls	r2, r3, #8
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	430a      	orrs	r2, r1
 80077c4:	619a      	str	r2, [r3, #24]
 80077c6:	e040      	b.n	800784a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2b08      	cmp	r3, #8
 80077cc:	d11b      	bne.n	8007806 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80077d2:	68bb      	ldr	r3, [r7, #8]
 80077d4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80077d6:	68bb      	ldr	r3, [r7, #8]
 80077d8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80077da:	68bb      	ldr	r3, [r7, #8]
 80077dc:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80077de:	f000 fc72 	bl	80080c6 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	69da      	ldr	r2, [r3, #28]
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f022 020c 	bic.w	r2, r2, #12
 80077f0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	69d9      	ldr	r1, [r3, #28]
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	689a      	ldr	r2, [r3, #8]
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	430a      	orrs	r2, r1
 8007802:	61da      	str	r2, [r3, #28]
 8007804:	e021      	b.n	800784a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	2b0c      	cmp	r3, #12
 800780a:	d11c      	bne.n	8007846 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007810:	68bb      	ldr	r3, [r7, #8]
 8007812:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007818:	68bb      	ldr	r3, [r7, #8]
 800781a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800781c:	f000 fc8f 	bl	800813e <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	69da      	ldr	r2, [r3, #28]
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800782e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	69d9      	ldr	r1, [r3, #28]
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	689b      	ldr	r3, [r3, #8]
 800783a:	021a      	lsls	r2, r3, #8
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	430a      	orrs	r2, r1
 8007842:	61da      	str	r2, [r3, #28]
 8007844:	e001      	b.n	800784a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007846:	2301      	movs	r3, #1
 8007848:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	2200      	movs	r2, #0
 800784e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007852:	7dfb      	ldrb	r3, [r7, #23]
}
 8007854:	4618      	mov	r0, r3
 8007856:	3718      	adds	r7, #24
 8007858:	46bd      	mov	sp, r7
 800785a:	bd80      	pop	{r7, pc}

0800785c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800785c:	b580      	push	{r7, lr}
 800785e:	b086      	sub	sp, #24
 8007860:	af00      	add	r7, sp, #0
 8007862:	60f8      	str	r0, [r7, #12]
 8007864:	60b9      	str	r1, [r7, #8]
 8007866:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007868:	2300      	movs	r3, #0
 800786a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007872:	2b01      	cmp	r3, #1
 8007874:	d101      	bne.n	800787a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007876:	2302      	movs	r3, #2
 8007878:	e0ae      	b.n	80079d8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	2201      	movs	r2, #1
 800787e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2b0c      	cmp	r3, #12
 8007886:	f200 809f 	bhi.w	80079c8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800788a:	a201      	add	r2, pc, #4	@ (adr r2, 8007890 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800788c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007890:	080078c5 	.word	0x080078c5
 8007894:	080079c9 	.word	0x080079c9
 8007898:	080079c9 	.word	0x080079c9
 800789c:	080079c9 	.word	0x080079c9
 80078a0:	08007905 	.word	0x08007905
 80078a4:	080079c9 	.word	0x080079c9
 80078a8:	080079c9 	.word	0x080079c9
 80078ac:	080079c9 	.word	0x080079c9
 80078b0:	08007947 	.word	0x08007947
 80078b4:	080079c9 	.word	0x080079c9
 80078b8:	080079c9 	.word	0x080079c9
 80078bc:	080079c9 	.word	0x080079c9
 80078c0:	08007987 	.word	0x08007987
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	68b9      	ldr	r1, [r7, #8]
 80078ca:	4618      	mov	r0, r3
 80078cc:	f000 f99a 	bl	8007c04 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	699a      	ldr	r2, [r3, #24]
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f042 0208 	orr.w	r2, r2, #8
 80078de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	699a      	ldr	r2, [r3, #24]
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	f022 0204 	bic.w	r2, r2, #4
 80078ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	6999      	ldr	r1, [r3, #24]
 80078f6:	68bb      	ldr	r3, [r7, #8]
 80078f8:	691a      	ldr	r2, [r3, #16]
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	430a      	orrs	r2, r1
 8007900:	619a      	str	r2, [r3, #24]
      break;
 8007902:	e064      	b.n	80079ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	68b9      	ldr	r1, [r7, #8]
 800790a:	4618      	mov	r0, r3
 800790c:	f000 f9ea 	bl	8007ce4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	699a      	ldr	r2, [r3, #24]
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800791e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	699a      	ldr	r2, [r3, #24]
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800792e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	6999      	ldr	r1, [r3, #24]
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	691b      	ldr	r3, [r3, #16]
 800793a:	021a      	lsls	r2, r3, #8
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	430a      	orrs	r2, r1
 8007942:	619a      	str	r2, [r3, #24]
      break;
 8007944:	e043      	b.n	80079ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	68b9      	ldr	r1, [r7, #8]
 800794c:	4618      	mov	r0, r3
 800794e:	f000 fa3f 	bl	8007dd0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	69da      	ldr	r2, [r3, #28]
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f042 0208 	orr.w	r2, r2, #8
 8007960:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	69da      	ldr	r2, [r3, #28]
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	f022 0204 	bic.w	r2, r2, #4
 8007970:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	69d9      	ldr	r1, [r3, #28]
 8007978:	68bb      	ldr	r3, [r7, #8]
 800797a:	691a      	ldr	r2, [r3, #16]
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	430a      	orrs	r2, r1
 8007982:	61da      	str	r2, [r3, #28]
      break;
 8007984:	e023      	b.n	80079ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	68b9      	ldr	r1, [r7, #8]
 800798c:	4618      	mov	r0, r3
 800798e:	f000 fa93 	bl	8007eb8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	69da      	ldr	r2, [r3, #28]
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80079a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	69da      	ldr	r2, [r3, #28]
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80079b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	69d9      	ldr	r1, [r3, #28]
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	691b      	ldr	r3, [r3, #16]
 80079bc:	021a      	lsls	r2, r3, #8
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	430a      	orrs	r2, r1
 80079c4:	61da      	str	r2, [r3, #28]
      break;
 80079c6:	e002      	b.n	80079ce <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80079c8:	2301      	movs	r3, #1
 80079ca:	75fb      	strb	r3, [r7, #23]
      break;
 80079cc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	2200      	movs	r2, #0
 80079d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80079d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80079d8:	4618      	mov	r0, r3
 80079da:	3718      	adds	r7, #24
 80079dc:	46bd      	mov	sp, r7
 80079de:	bd80      	pop	{r7, pc}

080079e0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80079e0:	b480      	push	{r7}
 80079e2:	b085      	sub	sp, #20
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	6078      	str	r0, [r7, #4]
 80079e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80079ea:	2300      	movs	r3, #0
 80079ec:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	2b0c      	cmp	r3, #12
 80079f2:	d831      	bhi.n	8007a58 <HAL_TIM_ReadCapturedValue+0x78>
 80079f4:	a201      	add	r2, pc, #4	@ (adr r2, 80079fc <HAL_TIM_ReadCapturedValue+0x1c>)
 80079f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079fa:	bf00      	nop
 80079fc:	08007a31 	.word	0x08007a31
 8007a00:	08007a59 	.word	0x08007a59
 8007a04:	08007a59 	.word	0x08007a59
 8007a08:	08007a59 	.word	0x08007a59
 8007a0c:	08007a3b 	.word	0x08007a3b
 8007a10:	08007a59 	.word	0x08007a59
 8007a14:	08007a59 	.word	0x08007a59
 8007a18:	08007a59 	.word	0x08007a59
 8007a1c:	08007a45 	.word	0x08007a45
 8007a20:	08007a59 	.word	0x08007a59
 8007a24:	08007a59 	.word	0x08007a59
 8007a28:	08007a59 	.word	0x08007a59
 8007a2c:	08007a4f 	.word	0x08007a4f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a36:	60fb      	str	r3, [r7, #12]

      break;
 8007a38:	e00f      	b.n	8007a5a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a40:	60fb      	str	r3, [r7, #12]

      break;
 8007a42:	e00a      	b.n	8007a5a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a4a:	60fb      	str	r3, [r7, #12]

      break;
 8007a4c:	e005      	b.n	8007a5a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a54:	60fb      	str	r3, [r7, #12]

      break;
 8007a56:	e000      	b.n	8007a5a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007a58:	bf00      	nop
  }

  return tmpreg;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
}
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	3714      	adds	r7, #20
 8007a60:	46bd      	mov	sp, r7
 8007a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a66:	4770      	bx	lr

08007a68 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007a68:	b480      	push	{r7}
 8007a6a:	b083      	sub	sp, #12
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007a70:	bf00      	nop
 8007a72:	370c      	adds	r7, #12
 8007a74:	46bd      	mov	sp, r7
 8007a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7a:	4770      	bx	lr

08007a7c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007a7c:	b480      	push	{r7}
 8007a7e:	b083      	sub	sp, #12
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007a84:	bf00      	nop
 8007a86:	370c      	adds	r7, #12
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8e:	4770      	bx	lr

08007a90 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007a90:	b480      	push	{r7}
 8007a92:	b083      	sub	sp, #12
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007a98:	bf00      	nop
 8007a9a:	370c      	adds	r7, #12
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa2:	4770      	bx	lr

08007aa4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	b083      	sub	sp, #12
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007aac:	bf00      	nop
 8007aae:	370c      	adds	r7, #12
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab6:	4770      	bx	lr

08007ab8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007ab8:	b480      	push	{r7}
 8007aba:	b085      	sub	sp, #20
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
 8007ac0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	4a43      	ldr	r2, [pc, #268]	@ (8007bd8 <TIM_Base_SetConfig+0x120>)
 8007acc:	4293      	cmp	r3, r2
 8007ace:	d013      	beq.n	8007af8 <TIM_Base_SetConfig+0x40>
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ad6:	d00f      	beq.n	8007af8 <TIM_Base_SetConfig+0x40>
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	4a40      	ldr	r2, [pc, #256]	@ (8007bdc <TIM_Base_SetConfig+0x124>)
 8007adc:	4293      	cmp	r3, r2
 8007ade:	d00b      	beq.n	8007af8 <TIM_Base_SetConfig+0x40>
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	4a3f      	ldr	r2, [pc, #252]	@ (8007be0 <TIM_Base_SetConfig+0x128>)
 8007ae4:	4293      	cmp	r3, r2
 8007ae6:	d007      	beq.n	8007af8 <TIM_Base_SetConfig+0x40>
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	4a3e      	ldr	r2, [pc, #248]	@ (8007be4 <TIM_Base_SetConfig+0x12c>)
 8007aec:	4293      	cmp	r3, r2
 8007aee:	d003      	beq.n	8007af8 <TIM_Base_SetConfig+0x40>
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	4a3d      	ldr	r2, [pc, #244]	@ (8007be8 <TIM_Base_SetConfig+0x130>)
 8007af4:	4293      	cmp	r3, r2
 8007af6:	d108      	bne.n	8007b0a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007afe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	685b      	ldr	r3, [r3, #4]
 8007b04:	68fa      	ldr	r2, [r7, #12]
 8007b06:	4313      	orrs	r3, r2
 8007b08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	4a32      	ldr	r2, [pc, #200]	@ (8007bd8 <TIM_Base_SetConfig+0x120>)
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	d02b      	beq.n	8007b6a <TIM_Base_SetConfig+0xb2>
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b18:	d027      	beq.n	8007b6a <TIM_Base_SetConfig+0xb2>
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	4a2f      	ldr	r2, [pc, #188]	@ (8007bdc <TIM_Base_SetConfig+0x124>)
 8007b1e:	4293      	cmp	r3, r2
 8007b20:	d023      	beq.n	8007b6a <TIM_Base_SetConfig+0xb2>
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	4a2e      	ldr	r2, [pc, #184]	@ (8007be0 <TIM_Base_SetConfig+0x128>)
 8007b26:	4293      	cmp	r3, r2
 8007b28:	d01f      	beq.n	8007b6a <TIM_Base_SetConfig+0xb2>
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	4a2d      	ldr	r2, [pc, #180]	@ (8007be4 <TIM_Base_SetConfig+0x12c>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d01b      	beq.n	8007b6a <TIM_Base_SetConfig+0xb2>
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	4a2c      	ldr	r2, [pc, #176]	@ (8007be8 <TIM_Base_SetConfig+0x130>)
 8007b36:	4293      	cmp	r3, r2
 8007b38:	d017      	beq.n	8007b6a <TIM_Base_SetConfig+0xb2>
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	4a2b      	ldr	r2, [pc, #172]	@ (8007bec <TIM_Base_SetConfig+0x134>)
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	d013      	beq.n	8007b6a <TIM_Base_SetConfig+0xb2>
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	4a2a      	ldr	r2, [pc, #168]	@ (8007bf0 <TIM_Base_SetConfig+0x138>)
 8007b46:	4293      	cmp	r3, r2
 8007b48:	d00f      	beq.n	8007b6a <TIM_Base_SetConfig+0xb2>
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	4a29      	ldr	r2, [pc, #164]	@ (8007bf4 <TIM_Base_SetConfig+0x13c>)
 8007b4e:	4293      	cmp	r3, r2
 8007b50:	d00b      	beq.n	8007b6a <TIM_Base_SetConfig+0xb2>
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	4a28      	ldr	r2, [pc, #160]	@ (8007bf8 <TIM_Base_SetConfig+0x140>)
 8007b56:	4293      	cmp	r3, r2
 8007b58:	d007      	beq.n	8007b6a <TIM_Base_SetConfig+0xb2>
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	4a27      	ldr	r2, [pc, #156]	@ (8007bfc <TIM_Base_SetConfig+0x144>)
 8007b5e:	4293      	cmp	r3, r2
 8007b60:	d003      	beq.n	8007b6a <TIM_Base_SetConfig+0xb2>
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	4a26      	ldr	r2, [pc, #152]	@ (8007c00 <TIM_Base_SetConfig+0x148>)
 8007b66:	4293      	cmp	r3, r2
 8007b68:	d108      	bne.n	8007b7c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	68db      	ldr	r3, [r3, #12]
 8007b76:	68fa      	ldr	r2, [r7, #12]
 8007b78:	4313      	orrs	r3, r2
 8007b7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007b82:	683b      	ldr	r3, [r7, #0]
 8007b84:	695b      	ldr	r3, [r3, #20]
 8007b86:	4313      	orrs	r3, r2
 8007b88:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	689a      	ldr	r2, [r3, #8]
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	681a      	ldr	r2, [r3, #0]
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	4a0e      	ldr	r2, [pc, #56]	@ (8007bd8 <TIM_Base_SetConfig+0x120>)
 8007b9e:	4293      	cmp	r3, r2
 8007ba0:	d003      	beq.n	8007baa <TIM_Base_SetConfig+0xf2>
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	4a10      	ldr	r2, [pc, #64]	@ (8007be8 <TIM_Base_SetConfig+0x130>)
 8007ba6:	4293      	cmp	r3, r2
 8007ba8:	d103      	bne.n	8007bb2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	691a      	ldr	r2, [r3, #16]
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	f043 0204 	orr.w	r2, r3, #4
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2201      	movs	r2, #1
 8007bc2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	68fa      	ldr	r2, [r7, #12]
 8007bc8:	601a      	str	r2, [r3, #0]
}
 8007bca:	bf00      	nop
 8007bcc:	3714      	adds	r7, #20
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd4:	4770      	bx	lr
 8007bd6:	bf00      	nop
 8007bd8:	40010000 	.word	0x40010000
 8007bdc:	40000400 	.word	0x40000400
 8007be0:	40000800 	.word	0x40000800
 8007be4:	40000c00 	.word	0x40000c00
 8007be8:	40010400 	.word	0x40010400
 8007bec:	40014000 	.word	0x40014000
 8007bf0:	40014400 	.word	0x40014400
 8007bf4:	40014800 	.word	0x40014800
 8007bf8:	40001800 	.word	0x40001800
 8007bfc:	40001c00 	.word	0x40001c00
 8007c00:	40002000 	.word	0x40002000

08007c04 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c04:	b480      	push	{r7}
 8007c06:	b087      	sub	sp, #28
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
 8007c0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	6a1b      	ldr	r3, [r3, #32]
 8007c12:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	6a1b      	ldr	r3, [r3, #32]
 8007c18:	f023 0201 	bic.w	r2, r3, #1
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	685b      	ldr	r3, [r3, #4]
 8007c24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	699b      	ldr	r3, [r3, #24]
 8007c2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	f023 0303 	bic.w	r3, r3, #3
 8007c3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	68fa      	ldr	r2, [r7, #12]
 8007c42:	4313      	orrs	r3, r2
 8007c44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007c46:	697b      	ldr	r3, [r7, #20]
 8007c48:	f023 0302 	bic.w	r3, r3, #2
 8007c4c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007c4e:	683b      	ldr	r3, [r7, #0]
 8007c50:	689b      	ldr	r3, [r3, #8]
 8007c52:	697a      	ldr	r2, [r7, #20]
 8007c54:	4313      	orrs	r3, r2
 8007c56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	4a20      	ldr	r2, [pc, #128]	@ (8007cdc <TIM_OC1_SetConfig+0xd8>)
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	d003      	beq.n	8007c68 <TIM_OC1_SetConfig+0x64>
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	4a1f      	ldr	r2, [pc, #124]	@ (8007ce0 <TIM_OC1_SetConfig+0xdc>)
 8007c64:	4293      	cmp	r3, r2
 8007c66:	d10c      	bne.n	8007c82 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007c68:	697b      	ldr	r3, [r7, #20]
 8007c6a:	f023 0308 	bic.w	r3, r3, #8
 8007c6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	68db      	ldr	r3, [r3, #12]
 8007c74:	697a      	ldr	r2, [r7, #20]
 8007c76:	4313      	orrs	r3, r2
 8007c78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007c7a:	697b      	ldr	r3, [r7, #20]
 8007c7c:	f023 0304 	bic.w	r3, r3, #4
 8007c80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	4a15      	ldr	r2, [pc, #84]	@ (8007cdc <TIM_OC1_SetConfig+0xd8>)
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d003      	beq.n	8007c92 <TIM_OC1_SetConfig+0x8e>
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	4a14      	ldr	r2, [pc, #80]	@ (8007ce0 <TIM_OC1_SetConfig+0xdc>)
 8007c8e:	4293      	cmp	r3, r2
 8007c90:	d111      	bne.n	8007cb6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007c92:	693b      	ldr	r3, [r7, #16]
 8007c94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007c98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007c9a:	693b      	ldr	r3, [r7, #16]
 8007c9c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007ca0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	695b      	ldr	r3, [r3, #20]
 8007ca6:	693a      	ldr	r2, [r7, #16]
 8007ca8:	4313      	orrs	r3, r2
 8007caa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007cac:	683b      	ldr	r3, [r7, #0]
 8007cae:	699b      	ldr	r3, [r3, #24]
 8007cb0:	693a      	ldr	r2, [r7, #16]
 8007cb2:	4313      	orrs	r3, r2
 8007cb4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	693a      	ldr	r2, [r7, #16]
 8007cba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	68fa      	ldr	r2, [r7, #12]
 8007cc0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007cc2:	683b      	ldr	r3, [r7, #0]
 8007cc4:	685a      	ldr	r2, [r3, #4]
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	697a      	ldr	r2, [r7, #20]
 8007cce:	621a      	str	r2, [r3, #32]
}
 8007cd0:	bf00      	nop
 8007cd2:	371c      	adds	r7, #28
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cda:	4770      	bx	lr
 8007cdc:	40010000 	.word	0x40010000
 8007ce0:	40010400 	.word	0x40010400

08007ce4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ce4:	b480      	push	{r7}
 8007ce6:	b087      	sub	sp, #28
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
 8007cec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6a1b      	ldr	r3, [r3, #32]
 8007cf2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	6a1b      	ldr	r3, [r3, #32]
 8007cf8:	f023 0210 	bic.w	r2, r3, #16
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	685b      	ldr	r3, [r3, #4]
 8007d04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	699b      	ldr	r3, [r3, #24]
 8007d0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	021b      	lsls	r3, r3, #8
 8007d22:	68fa      	ldr	r2, [r7, #12]
 8007d24:	4313      	orrs	r3, r2
 8007d26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007d28:	697b      	ldr	r3, [r7, #20]
 8007d2a:	f023 0320 	bic.w	r3, r3, #32
 8007d2e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	689b      	ldr	r3, [r3, #8]
 8007d34:	011b      	lsls	r3, r3, #4
 8007d36:	697a      	ldr	r2, [r7, #20]
 8007d38:	4313      	orrs	r3, r2
 8007d3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	4a22      	ldr	r2, [pc, #136]	@ (8007dc8 <TIM_OC2_SetConfig+0xe4>)
 8007d40:	4293      	cmp	r3, r2
 8007d42:	d003      	beq.n	8007d4c <TIM_OC2_SetConfig+0x68>
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	4a21      	ldr	r2, [pc, #132]	@ (8007dcc <TIM_OC2_SetConfig+0xe8>)
 8007d48:	4293      	cmp	r3, r2
 8007d4a:	d10d      	bne.n	8007d68 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007d4c:	697b      	ldr	r3, [r7, #20]
 8007d4e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007d52:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	68db      	ldr	r3, [r3, #12]
 8007d58:	011b      	lsls	r3, r3, #4
 8007d5a:	697a      	ldr	r2, [r7, #20]
 8007d5c:	4313      	orrs	r3, r2
 8007d5e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007d60:	697b      	ldr	r3, [r7, #20]
 8007d62:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d66:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	4a17      	ldr	r2, [pc, #92]	@ (8007dc8 <TIM_OC2_SetConfig+0xe4>)
 8007d6c:	4293      	cmp	r3, r2
 8007d6e:	d003      	beq.n	8007d78 <TIM_OC2_SetConfig+0x94>
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	4a16      	ldr	r2, [pc, #88]	@ (8007dcc <TIM_OC2_SetConfig+0xe8>)
 8007d74:	4293      	cmp	r3, r2
 8007d76:	d113      	bne.n	8007da0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007d78:	693b      	ldr	r3, [r7, #16]
 8007d7a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007d7e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007d80:	693b      	ldr	r3, [r7, #16]
 8007d82:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007d86:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	695b      	ldr	r3, [r3, #20]
 8007d8c:	009b      	lsls	r3, r3, #2
 8007d8e:	693a      	ldr	r2, [r7, #16]
 8007d90:	4313      	orrs	r3, r2
 8007d92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	699b      	ldr	r3, [r3, #24]
 8007d98:	009b      	lsls	r3, r3, #2
 8007d9a:	693a      	ldr	r2, [r7, #16]
 8007d9c:	4313      	orrs	r3, r2
 8007d9e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	693a      	ldr	r2, [r7, #16]
 8007da4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	68fa      	ldr	r2, [r7, #12]
 8007daa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	685a      	ldr	r2, [r3, #4]
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	697a      	ldr	r2, [r7, #20]
 8007db8:	621a      	str	r2, [r3, #32]
}
 8007dba:	bf00      	nop
 8007dbc:	371c      	adds	r7, #28
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc4:	4770      	bx	lr
 8007dc6:	bf00      	nop
 8007dc8:	40010000 	.word	0x40010000
 8007dcc:	40010400 	.word	0x40010400

08007dd0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007dd0:	b480      	push	{r7}
 8007dd2:	b087      	sub	sp, #28
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
 8007dd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	6a1b      	ldr	r3, [r3, #32]
 8007dde:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	6a1b      	ldr	r3, [r3, #32]
 8007de4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	685b      	ldr	r3, [r3, #4]
 8007df0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	69db      	ldr	r3, [r3, #28]
 8007df6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007dfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	f023 0303 	bic.w	r3, r3, #3
 8007e06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	68fa      	ldr	r2, [r7, #12]
 8007e0e:	4313      	orrs	r3, r2
 8007e10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007e12:	697b      	ldr	r3, [r7, #20]
 8007e14:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007e18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	689b      	ldr	r3, [r3, #8]
 8007e1e:	021b      	lsls	r3, r3, #8
 8007e20:	697a      	ldr	r2, [r7, #20]
 8007e22:	4313      	orrs	r3, r2
 8007e24:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	4a21      	ldr	r2, [pc, #132]	@ (8007eb0 <TIM_OC3_SetConfig+0xe0>)
 8007e2a:	4293      	cmp	r3, r2
 8007e2c:	d003      	beq.n	8007e36 <TIM_OC3_SetConfig+0x66>
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	4a20      	ldr	r2, [pc, #128]	@ (8007eb4 <TIM_OC3_SetConfig+0xe4>)
 8007e32:	4293      	cmp	r3, r2
 8007e34:	d10d      	bne.n	8007e52 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007e36:	697b      	ldr	r3, [r7, #20]
 8007e38:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007e3c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	68db      	ldr	r3, [r3, #12]
 8007e42:	021b      	lsls	r3, r3, #8
 8007e44:	697a      	ldr	r2, [r7, #20]
 8007e46:	4313      	orrs	r3, r2
 8007e48:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007e4a:	697b      	ldr	r3, [r7, #20]
 8007e4c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007e50:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	4a16      	ldr	r2, [pc, #88]	@ (8007eb0 <TIM_OC3_SetConfig+0xe0>)
 8007e56:	4293      	cmp	r3, r2
 8007e58:	d003      	beq.n	8007e62 <TIM_OC3_SetConfig+0x92>
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	4a15      	ldr	r2, [pc, #84]	@ (8007eb4 <TIM_OC3_SetConfig+0xe4>)
 8007e5e:	4293      	cmp	r3, r2
 8007e60:	d113      	bne.n	8007e8a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007e62:	693b      	ldr	r3, [r7, #16]
 8007e64:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007e68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007e6a:	693b      	ldr	r3, [r7, #16]
 8007e6c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007e70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	695b      	ldr	r3, [r3, #20]
 8007e76:	011b      	lsls	r3, r3, #4
 8007e78:	693a      	ldr	r2, [r7, #16]
 8007e7a:	4313      	orrs	r3, r2
 8007e7c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	699b      	ldr	r3, [r3, #24]
 8007e82:	011b      	lsls	r3, r3, #4
 8007e84:	693a      	ldr	r2, [r7, #16]
 8007e86:	4313      	orrs	r3, r2
 8007e88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	693a      	ldr	r2, [r7, #16]
 8007e8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	68fa      	ldr	r2, [r7, #12]
 8007e94:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	685a      	ldr	r2, [r3, #4]
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	697a      	ldr	r2, [r7, #20]
 8007ea2:	621a      	str	r2, [r3, #32]
}
 8007ea4:	bf00      	nop
 8007ea6:	371c      	adds	r7, #28
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eae:	4770      	bx	lr
 8007eb0:	40010000 	.word	0x40010000
 8007eb4:	40010400 	.word	0x40010400

08007eb8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007eb8:	b480      	push	{r7}
 8007eba:	b087      	sub	sp, #28
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	6078      	str	r0, [r7, #4]
 8007ec0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	6a1b      	ldr	r3, [r3, #32]
 8007ec6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	6a1b      	ldr	r3, [r3, #32]
 8007ecc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	685b      	ldr	r3, [r3, #4]
 8007ed8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	69db      	ldr	r3, [r3, #28]
 8007ede:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007ee6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007eee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	021b      	lsls	r3, r3, #8
 8007ef6:	68fa      	ldr	r2, [r7, #12]
 8007ef8:	4313      	orrs	r3, r2
 8007efa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007efc:	693b      	ldr	r3, [r7, #16]
 8007efe:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007f02:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007f04:	683b      	ldr	r3, [r7, #0]
 8007f06:	689b      	ldr	r3, [r3, #8]
 8007f08:	031b      	lsls	r3, r3, #12
 8007f0a:	693a      	ldr	r2, [r7, #16]
 8007f0c:	4313      	orrs	r3, r2
 8007f0e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	4a12      	ldr	r2, [pc, #72]	@ (8007f5c <TIM_OC4_SetConfig+0xa4>)
 8007f14:	4293      	cmp	r3, r2
 8007f16:	d003      	beq.n	8007f20 <TIM_OC4_SetConfig+0x68>
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	4a11      	ldr	r2, [pc, #68]	@ (8007f60 <TIM_OC4_SetConfig+0xa8>)
 8007f1c:	4293      	cmp	r3, r2
 8007f1e:	d109      	bne.n	8007f34 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007f20:	697b      	ldr	r3, [r7, #20]
 8007f22:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007f26:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007f28:	683b      	ldr	r3, [r7, #0]
 8007f2a:	695b      	ldr	r3, [r3, #20]
 8007f2c:	019b      	lsls	r3, r3, #6
 8007f2e:	697a      	ldr	r2, [r7, #20]
 8007f30:	4313      	orrs	r3, r2
 8007f32:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	697a      	ldr	r2, [r7, #20]
 8007f38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	68fa      	ldr	r2, [r7, #12]
 8007f3e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007f40:	683b      	ldr	r3, [r7, #0]
 8007f42:	685a      	ldr	r2, [r3, #4]
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	693a      	ldr	r2, [r7, #16]
 8007f4c:	621a      	str	r2, [r3, #32]
}
 8007f4e:	bf00      	nop
 8007f50:	371c      	adds	r7, #28
 8007f52:	46bd      	mov	sp, r7
 8007f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f58:	4770      	bx	lr
 8007f5a:	bf00      	nop
 8007f5c:	40010000 	.word	0x40010000
 8007f60:	40010400 	.word	0x40010400

08007f64 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007f64:	b480      	push	{r7}
 8007f66:	b087      	sub	sp, #28
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	60f8      	str	r0, [r7, #12]
 8007f6c:	60b9      	str	r1, [r7, #8]
 8007f6e:	607a      	str	r2, [r7, #4]
 8007f70:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	6a1b      	ldr	r3, [r3, #32]
 8007f76:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	6a1b      	ldr	r3, [r3, #32]
 8007f7c:	f023 0201 	bic.w	r2, r3, #1
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	699b      	ldr	r3, [r3, #24]
 8007f88:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	4a28      	ldr	r2, [pc, #160]	@ (8008030 <TIM_TI1_SetConfig+0xcc>)
 8007f8e:	4293      	cmp	r3, r2
 8007f90:	d01b      	beq.n	8007fca <TIM_TI1_SetConfig+0x66>
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f98:	d017      	beq.n	8007fca <TIM_TI1_SetConfig+0x66>
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	4a25      	ldr	r2, [pc, #148]	@ (8008034 <TIM_TI1_SetConfig+0xd0>)
 8007f9e:	4293      	cmp	r3, r2
 8007fa0:	d013      	beq.n	8007fca <TIM_TI1_SetConfig+0x66>
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	4a24      	ldr	r2, [pc, #144]	@ (8008038 <TIM_TI1_SetConfig+0xd4>)
 8007fa6:	4293      	cmp	r3, r2
 8007fa8:	d00f      	beq.n	8007fca <TIM_TI1_SetConfig+0x66>
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	4a23      	ldr	r2, [pc, #140]	@ (800803c <TIM_TI1_SetConfig+0xd8>)
 8007fae:	4293      	cmp	r3, r2
 8007fb0:	d00b      	beq.n	8007fca <TIM_TI1_SetConfig+0x66>
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	4a22      	ldr	r2, [pc, #136]	@ (8008040 <TIM_TI1_SetConfig+0xdc>)
 8007fb6:	4293      	cmp	r3, r2
 8007fb8:	d007      	beq.n	8007fca <TIM_TI1_SetConfig+0x66>
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	4a21      	ldr	r2, [pc, #132]	@ (8008044 <TIM_TI1_SetConfig+0xe0>)
 8007fbe:	4293      	cmp	r3, r2
 8007fc0:	d003      	beq.n	8007fca <TIM_TI1_SetConfig+0x66>
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	4a20      	ldr	r2, [pc, #128]	@ (8008048 <TIM_TI1_SetConfig+0xe4>)
 8007fc6:	4293      	cmp	r3, r2
 8007fc8:	d101      	bne.n	8007fce <TIM_TI1_SetConfig+0x6a>
 8007fca:	2301      	movs	r3, #1
 8007fcc:	e000      	b.n	8007fd0 <TIM_TI1_SetConfig+0x6c>
 8007fce:	2300      	movs	r3, #0
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d008      	beq.n	8007fe6 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007fd4:	697b      	ldr	r3, [r7, #20]
 8007fd6:	f023 0303 	bic.w	r3, r3, #3
 8007fda:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007fdc:	697a      	ldr	r2, [r7, #20]
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	4313      	orrs	r3, r2
 8007fe2:	617b      	str	r3, [r7, #20]
 8007fe4:	e003      	b.n	8007fee <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007fe6:	697b      	ldr	r3, [r7, #20]
 8007fe8:	f043 0301 	orr.w	r3, r3, #1
 8007fec:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007fee:	697b      	ldr	r3, [r7, #20]
 8007ff0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007ff4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	011b      	lsls	r3, r3, #4
 8007ffa:	b2db      	uxtb	r3, r3
 8007ffc:	697a      	ldr	r2, [r7, #20]
 8007ffe:	4313      	orrs	r3, r2
 8008000:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008002:	693b      	ldr	r3, [r7, #16]
 8008004:	f023 030a 	bic.w	r3, r3, #10
 8008008:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800800a:	68bb      	ldr	r3, [r7, #8]
 800800c:	f003 030a 	and.w	r3, r3, #10
 8008010:	693a      	ldr	r2, [r7, #16]
 8008012:	4313      	orrs	r3, r2
 8008014:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	697a      	ldr	r2, [r7, #20]
 800801a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	693a      	ldr	r2, [r7, #16]
 8008020:	621a      	str	r2, [r3, #32]
}
 8008022:	bf00      	nop
 8008024:	371c      	adds	r7, #28
 8008026:	46bd      	mov	sp, r7
 8008028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802c:	4770      	bx	lr
 800802e:	bf00      	nop
 8008030:	40010000 	.word	0x40010000
 8008034:	40000400 	.word	0x40000400
 8008038:	40000800 	.word	0x40000800
 800803c:	40000c00 	.word	0x40000c00
 8008040:	40010400 	.word	0x40010400
 8008044:	40014000 	.word	0x40014000
 8008048:	40001800 	.word	0x40001800

0800804c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800804c:	b480      	push	{r7}
 800804e:	b087      	sub	sp, #28
 8008050:	af00      	add	r7, sp, #0
 8008052:	60f8      	str	r0, [r7, #12]
 8008054:	60b9      	str	r1, [r7, #8]
 8008056:	607a      	str	r2, [r7, #4]
 8008058:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	6a1b      	ldr	r3, [r3, #32]
 800805e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	6a1b      	ldr	r3, [r3, #32]
 8008064:	f023 0210 	bic.w	r2, r3, #16
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	699b      	ldr	r3, [r3, #24]
 8008070:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008072:	693b      	ldr	r3, [r7, #16]
 8008074:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008078:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	021b      	lsls	r3, r3, #8
 800807e:	693a      	ldr	r2, [r7, #16]
 8008080:	4313      	orrs	r3, r2
 8008082:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008084:	693b      	ldr	r3, [r7, #16]
 8008086:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800808a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800808c:	683b      	ldr	r3, [r7, #0]
 800808e:	031b      	lsls	r3, r3, #12
 8008090:	b29b      	uxth	r3, r3
 8008092:	693a      	ldr	r2, [r7, #16]
 8008094:	4313      	orrs	r3, r2
 8008096:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008098:	697b      	ldr	r3, [r7, #20]
 800809a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800809e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80080a0:	68bb      	ldr	r3, [r7, #8]
 80080a2:	011b      	lsls	r3, r3, #4
 80080a4:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80080a8:	697a      	ldr	r2, [r7, #20]
 80080aa:	4313      	orrs	r3, r2
 80080ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	693a      	ldr	r2, [r7, #16]
 80080b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	697a      	ldr	r2, [r7, #20]
 80080b8:	621a      	str	r2, [r3, #32]
}
 80080ba:	bf00      	nop
 80080bc:	371c      	adds	r7, #28
 80080be:	46bd      	mov	sp, r7
 80080c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c4:	4770      	bx	lr

080080c6 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80080c6:	b480      	push	{r7}
 80080c8:	b087      	sub	sp, #28
 80080ca:	af00      	add	r7, sp, #0
 80080cc:	60f8      	str	r0, [r7, #12]
 80080ce:	60b9      	str	r1, [r7, #8]
 80080d0:	607a      	str	r2, [r7, #4]
 80080d2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	6a1b      	ldr	r3, [r3, #32]
 80080d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	6a1b      	ldr	r3, [r3, #32]
 80080de:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	69db      	ldr	r3, [r3, #28]
 80080ea:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80080ec:	693b      	ldr	r3, [r7, #16]
 80080ee:	f023 0303 	bic.w	r3, r3, #3
 80080f2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80080f4:	693a      	ldr	r2, [r7, #16]
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	4313      	orrs	r3, r2
 80080fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80080fc:	693b      	ldr	r3, [r7, #16]
 80080fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008102:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	011b      	lsls	r3, r3, #4
 8008108:	b2db      	uxtb	r3, r3
 800810a:	693a      	ldr	r2, [r7, #16]
 800810c:	4313      	orrs	r3, r2
 800810e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008110:	697b      	ldr	r3, [r7, #20]
 8008112:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8008116:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008118:	68bb      	ldr	r3, [r7, #8]
 800811a:	021b      	lsls	r3, r3, #8
 800811c:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8008120:	697a      	ldr	r2, [r7, #20]
 8008122:	4313      	orrs	r3, r2
 8008124:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	693a      	ldr	r2, [r7, #16]
 800812a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	697a      	ldr	r2, [r7, #20]
 8008130:	621a      	str	r2, [r3, #32]
}
 8008132:	bf00      	nop
 8008134:	371c      	adds	r7, #28
 8008136:	46bd      	mov	sp, r7
 8008138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813c:	4770      	bx	lr

0800813e <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800813e:	b480      	push	{r7}
 8008140:	b087      	sub	sp, #28
 8008142:	af00      	add	r7, sp, #0
 8008144:	60f8      	str	r0, [r7, #12]
 8008146:	60b9      	str	r1, [r7, #8]
 8008148:	607a      	str	r2, [r7, #4]
 800814a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	6a1b      	ldr	r3, [r3, #32]
 8008150:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	6a1b      	ldr	r3, [r3, #32]
 8008156:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	69db      	ldr	r3, [r3, #28]
 8008162:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008164:	693b      	ldr	r3, [r7, #16]
 8008166:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800816a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	021b      	lsls	r3, r3, #8
 8008170:	693a      	ldr	r2, [r7, #16]
 8008172:	4313      	orrs	r3, r2
 8008174:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008176:	693b      	ldr	r3, [r7, #16]
 8008178:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800817c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	031b      	lsls	r3, r3, #12
 8008182:	b29b      	uxth	r3, r3
 8008184:	693a      	ldr	r2, [r7, #16]
 8008186:	4313      	orrs	r3, r2
 8008188:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800818a:	697b      	ldr	r3, [r7, #20]
 800818c:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8008190:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008192:	68bb      	ldr	r3, [r7, #8]
 8008194:	031b      	lsls	r3, r3, #12
 8008196:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800819a:	697a      	ldr	r2, [r7, #20]
 800819c:	4313      	orrs	r3, r2
 800819e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	693a      	ldr	r2, [r7, #16]
 80081a4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	697a      	ldr	r2, [r7, #20]
 80081aa:	621a      	str	r2, [r3, #32]
}
 80081ac:	bf00      	nop
 80081ae:	371c      	adds	r7, #28
 80081b0:	46bd      	mov	sp, r7
 80081b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b6:	4770      	bx	lr

080081b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80081b8:	b480      	push	{r7}
 80081ba:	b087      	sub	sp, #28
 80081bc:	af00      	add	r7, sp, #0
 80081be:	60f8      	str	r0, [r7, #12]
 80081c0:	60b9      	str	r1, [r7, #8]
 80081c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80081c4:	68bb      	ldr	r3, [r7, #8]
 80081c6:	f003 031f 	and.w	r3, r3, #31
 80081ca:	2201      	movs	r2, #1
 80081cc:	fa02 f303 	lsl.w	r3, r2, r3
 80081d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	6a1a      	ldr	r2, [r3, #32]
 80081d6:	697b      	ldr	r3, [r7, #20]
 80081d8:	43db      	mvns	r3, r3
 80081da:	401a      	ands	r2, r3
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	6a1a      	ldr	r2, [r3, #32]
 80081e4:	68bb      	ldr	r3, [r7, #8]
 80081e6:	f003 031f 	and.w	r3, r3, #31
 80081ea:	6879      	ldr	r1, [r7, #4]
 80081ec:	fa01 f303 	lsl.w	r3, r1, r3
 80081f0:	431a      	orrs	r2, r3
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	621a      	str	r2, [r3, #32]
}
 80081f6:	bf00      	nop
 80081f8:	371c      	adds	r7, #28
 80081fa:	46bd      	mov	sp, r7
 80081fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008200:	4770      	bx	lr
	...

08008204 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008204:	b480      	push	{r7}
 8008206:	b085      	sub	sp, #20
 8008208:	af00      	add	r7, sp, #0
 800820a:	6078      	str	r0, [r7, #4]
 800820c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008214:	2b01      	cmp	r3, #1
 8008216:	d101      	bne.n	800821c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008218:	2302      	movs	r3, #2
 800821a:	e05a      	b.n	80082d2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2201      	movs	r2, #1
 8008220:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2202      	movs	r2, #2
 8008228:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	685b      	ldr	r3, [r3, #4]
 8008232:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	689b      	ldr	r3, [r3, #8]
 800823a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008242:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	68fa      	ldr	r2, [r7, #12]
 800824a:	4313      	orrs	r3, r2
 800824c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	68fa      	ldr	r2, [r7, #12]
 8008254:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	4a21      	ldr	r2, [pc, #132]	@ (80082e0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800825c:	4293      	cmp	r3, r2
 800825e:	d022      	beq.n	80082a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008268:	d01d      	beq.n	80082a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	4a1d      	ldr	r2, [pc, #116]	@ (80082e4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008270:	4293      	cmp	r3, r2
 8008272:	d018      	beq.n	80082a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	4a1b      	ldr	r2, [pc, #108]	@ (80082e8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800827a:	4293      	cmp	r3, r2
 800827c:	d013      	beq.n	80082a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	4a1a      	ldr	r2, [pc, #104]	@ (80082ec <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008284:	4293      	cmp	r3, r2
 8008286:	d00e      	beq.n	80082a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	4a18      	ldr	r2, [pc, #96]	@ (80082f0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800828e:	4293      	cmp	r3, r2
 8008290:	d009      	beq.n	80082a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	4a17      	ldr	r2, [pc, #92]	@ (80082f4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008298:	4293      	cmp	r3, r2
 800829a:	d004      	beq.n	80082a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	4a15      	ldr	r2, [pc, #84]	@ (80082f8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80082a2:	4293      	cmp	r3, r2
 80082a4:	d10c      	bne.n	80082c0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80082a6:	68bb      	ldr	r3, [r7, #8]
 80082a8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80082ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80082ae:	683b      	ldr	r3, [r7, #0]
 80082b0:	685b      	ldr	r3, [r3, #4]
 80082b2:	68ba      	ldr	r2, [r7, #8]
 80082b4:	4313      	orrs	r3, r2
 80082b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	68ba      	ldr	r2, [r7, #8]
 80082be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2201      	movs	r2, #1
 80082c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2200      	movs	r2, #0
 80082cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80082d0:	2300      	movs	r3, #0
}
 80082d2:	4618      	mov	r0, r3
 80082d4:	3714      	adds	r7, #20
 80082d6:	46bd      	mov	sp, r7
 80082d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082dc:	4770      	bx	lr
 80082de:	bf00      	nop
 80082e0:	40010000 	.word	0x40010000
 80082e4:	40000400 	.word	0x40000400
 80082e8:	40000800 	.word	0x40000800
 80082ec:	40000c00 	.word	0x40000c00
 80082f0:	40010400 	.word	0x40010400
 80082f4:	40014000 	.word	0x40014000
 80082f8:	40001800 	.word	0x40001800

080082fc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80082fc:	b480      	push	{r7}
 80082fe:	b083      	sub	sp, #12
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008304:	bf00      	nop
 8008306:	370c      	adds	r7, #12
 8008308:	46bd      	mov	sp, r7
 800830a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830e:	4770      	bx	lr

08008310 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008310:	b480      	push	{r7}
 8008312:	b083      	sub	sp, #12
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008318:	bf00      	nop
 800831a:	370c      	adds	r7, #12
 800831c:	46bd      	mov	sp, r7
 800831e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008322:	4770      	bx	lr

08008324 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008324:	b580      	push	{r7, lr}
 8008326:	b082      	sub	sp, #8
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d101      	bne.n	8008336 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008332:	2301      	movs	r3, #1
 8008334:	e042      	b.n	80083bc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800833c:	b2db      	uxtb	r3, r3
 800833e:	2b00      	cmp	r3, #0
 8008340:	d106      	bne.n	8008350 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	2200      	movs	r2, #0
 8008346:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800834a:	6878      	ldr	r0, [r7, #4]
 800834c:	f7fa f804 	bl	8002358 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	2224      	movs	r2, #36	@ 0x24
 8008354:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	68da      	ldr	r2, [r3, #12]
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008366:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008368:	6878      	ldr	r0, [r7, #4]
 800836a:	f000 fdd3 	bl	8008f14 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	691a      	ldr	r2, [r3, #16]
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800837c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	695a      	ldr	r2, [r3, #20]
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800838c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	68da      	ldr	r2, [r3, #12]
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800839c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	2200      	movs	r2, #0
 80083a2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2220      	movs	r2, #32
 80083a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2220      	movs	r2, #32
 80083b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2200      	movs	r2, #0
 80083b8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80083ba:	2300      	movs	r3, #0
}
 80083bc:	4618      	mov	r0, r3
 80083be:	3708      	adds	r7, #8
 80083c0:	46bd      	mov	sp, r7
 80083c2:	bd80      	pop	{r7, pc}

080083c4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	b08a      	sub	sp, #40	@ 0x28
 80083c8:	af02      	add	r7, sp, #8
 80083ca:	60f8      	str	r0, [r7, #12]
 80083cc:	60b9      	str	r1, [r7, #8]
 80083ce:	603b      	str	r3, [r7, #0]
 80083d0:	4613      	mov	r3, r2
 80083d2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80083d4:	2300      	movs	r3, #0
 80083d6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80083de:	b2db      	uxtb	r3, r3
 80083e0:	2b20      	cmp	r3, #32
 80083e2:	d175      	bne.n	80084d0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80083e4:	68bb      	ldr	r3, [r7, #8]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d002      	beq.n	80083f0 <HAL_UART_Transmit+0x2c>
 80083ea:	88fb      	ldrh	r3, [r7, #6]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d101      	bne.n	80083f4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80083f0:	2301      	movs	r3, #1
 80083f2:	e06e      	b.n	80084d2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	2200      	movs	r2, #0
 80083f8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	2221      	movs	r2, #33	@ 0x21
 80083fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008402:	f7fa f9af 	bl	8002764 <HAL_GetTick>
 8008406:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	88fa      	ldrh	r2, [r7, #6]
 800840c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	88fa      	ldrh	r2, [r7, #6]
 8008412:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	689b      	ldr	r3, [r3, #8]
 8008418:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800841c:	d108      	bne.n	8008430 <HAL_UART_Transmit+0x6c>
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	691b      	ldr	r3, [r3, #16]
 8008422:	2b00      	cmp	r3, #0
 8008424:	d104      	bne.n	8008430 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008426:	2300      	movs	r3, #0
 8008428:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800842a:	68bb      	ldr	r3, [r7, #8]
 800842c:	61bb      	str	r3, [r7, #24]
 800842e:	e003      	b.n	8008438 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008430:	68bb      	ldr	r3, [r7, #8]
 8008432:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008434:	2300      	movs	r3, #0
 8008436:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008438:	e02e      	b.n	8008498 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800843a:	683b      	ldr	r3, [r7, #0]
 800843c:	9300      	str	r3, [sp, #0]
 800843e:	697b      	ldr	r3, [r7, #20]
 8008440:	2200      	movs	r2, #0
 8008442:	2180      	movs	r1, #128	@ 0x80
 8008444:	68f8      	ldr	r0, [r7, #12]
 8008446:	f000 fb37 	bl	8008ab8 <UART_WaitOnFlagUntilTimeout>
 800844a:	4603      	mov	r3, r0
 800844c:	2b00      	cmp	r3, #0
 800844e:	d005      	beq.n	800845c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	2220      	movs	r2, #32
 8008454:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008458:	2303      	movs	r3, #3
 800845a:	e03a      	b.n	80084d2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800845c:	69fb      	ldr	r3, [r7, #28]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d10b      	bne.n	800847a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008462:	69bb      	ldr	r3, [r7, #24]
 8008464:	881b      	ldrh	r3, [r3, #0]
 8008466:	461a      	mov	r2, r3
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008470:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008472:	69bb      	ldr	r3, [r7, #24]
 8008474:	3302      	adds	r3, #2
 8008476:	61bb      	str	r3, [r7, #24]
 8008478:	e007      	b.n	800848a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800847a:	69fb      	ldr	r3, [r7, #28]
 800847c:	781a      	ldrb	r2, [r3, #0]
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008484:	69fb      	ldr	r3, [r7, #28]
 8008486:	3301      	adds	r3, #1
 8008488:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800848e:	b29b      	uxth	r3, r3
 8008490:	3b01      	subs	r3, #1
 8008492:	b29a      	uxth	r2, r3
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800849c:	b29b      	uxth	r3, r3
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d1cb      	bne.n	800843a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80084a2:	683b      	ldr	r3, [r7, #0]
 80084a4:	9300      	str	r3, [sp, #0]
 80084a6:	697b      	ldr	r3, [r7, #20]
 80084a8:	2200      	movs	r2, #0
 80084aa:	2140      	movs	r1, #64	@ 0x40
 80084ac:	68f8      	ldr	r0, [r7, #12]
 80084ae:	f000 fb03 	bl	8008ab8 <UART_WaitOnFlagUntilTimeout>
 80084b2:	4603      	mov	r3, r0
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d005      	beq.n	80084c4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	2220      	movs	r2, #32
 80084bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80084c0:	2303      	movs	r3, #3
 80084c2:	e006      	b.n	80084d2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	2220      	movs	r2, #32
 80084c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80084cc:	2300      	movs	r3, #0
 80084ce:	e000      	b.n	80084d2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80084d0:	2302      	movs	r3, #2
  }
}
 80084d2:	4618      	mov	r0, r3
 80084d4:	3720      	adds	r7, #32
 80084d6:	46bd      	mov	sp, r7
 80084d8:	bd80      	pop	{r7, pc}

080084da <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80084da:	b580      	push	{r7, lr}
 80084dc:	b084      	sub	sp, #16
 80084de:	af00      	add	r7, sp, #0
 80084e0:	60f8      	str	r0, [r7, #12]
 80084e2:	60b9      	str	r1, [r7, #8]
 80084e4:	4613      	mov	r3, r2
 80084e6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80084ee:	b2db      	uxtb	r3, r3
 80084f0:	2b20      	cmp	r3, #32
 80084f2:	d112      	bne.n	800851a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d002      	beq.n	8008500 <HAL_UART_Receive_IT+0x26>
 80084fa:	88fb      	ldrh	r3, [r7, #6]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d101      	bne.n	8008504 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008500:	2301      	movs	r3, #1
 8008502:	e00b      	b.n	800851c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	2200      	movs	r2, #0
 8008508:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800850a:	88fb      	ldrh	r3, [r7, #6]
 800850c:	461a      	mov	r2, r3
 800850e:	68b9      	ldr	r1, [r7, #8]
 8008510:	68f8      	ldr	r0, [r7, #12]
 8008512:	f000 fb2a 	bl	8008b6a <UART_Start_Receive_IT>
 8008516:	4603      	mov	r3, r0
 8008518:	e000      	b.n	800851c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800851a:	2302      	movs	r3, #2
  }
}
 800851c:	4618      	mov	r0, r3
 800851e:	3710      	adds	r7, #16
 8008520:	46bd      	mov	sp, r7
 8008522:	bd80      	pop	{r7, pc}

08008524 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008524:	b580      	push	{r7, lr}
 8008526:	b0ba      	sub	sp, #232	@ 0xe8
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	68db      	ldr	r3, [r3, #12]
 800853c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	695b      	ldr	r3, [r3, #20]
 8008546:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800854a:	2300      	movs	r3, #0
 800854c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008550:	2300      	movs	r3, #0
 8008552:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008556:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800855a:	f003 030f 	and.w	r3, r3, #15
 800855e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008562:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008566:	2b00      	cmp	r3, #0
 8008568:	d10f      	bne.n	800858a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800856a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800856e:	f003 0320 	and.w	r3, r3, #32
 8008572:	2b00      	cmp	r3, #0
 8008574:	d009      	beq.n	800858a <HAL_UART_IRQHandler+0x66>
 8008576:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800857a:	f003 0320 	and.w	r3, r3, #32
 800857e:	2b00      	cmp	r3, #0
 8008580:	d003      	beq.n	800858a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008582:	6878      	ldr	r0, [r7, #4]
 8008584:	f000 fc07 	bl	8008d96 <UART_Receive_IT>
      return;
 8008588:	e273      	b.n	8008a72 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800858a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800858e:	2b00      	cmp	r3, #0
 8008590:	f000 80de 	beq.w	8008750 <HAL_UART_IRQHandler+0x22c>
 8008594:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008598:	f003 0301 	and.w	r3, r3, #1
 800859c:	2b00      	cmp	r3, #0
 800859e:	d106      	bne.n	80085ae <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80085a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085a4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	f000 80d1 	beq.w	8008750 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80085ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085b2:	f003 0301 	and.w	r3, r3, #1
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d00b      	beq.n	80085d2 <HAL_UART_IRQHandler+0xae>
 80085ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d005      	beq.n	80085d2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085ca:	f043 0201 	orr.w	r2, r3, #1
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80085d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085d6:	f003 0304 	and.w	r3, r3, #4
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d00b      	beq.n	80085f6 <HAL_UART_IRQHandler+0xd2>
 80085de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80085e2:	f003 0301 	and.w	r3, r3, #1
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d005      	beq.n	80085f6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085ee:	f043 0202 	orr.w	r2, r3, #2
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80085f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085fa:	f003 0302 	and.w	r3, r3, #2
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d00b      	beq.n	800861a <HAL_UART_IRQHandler+0xf6>
 8008602:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008606:	f003 0301 	and.w	r3, r3, #1
 800860a:	2b00      	cmp	r3, #0
 800860c:	d005      	beq.n	800861a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008612:	f043 0204 	orr.w	r2, r3, #4
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800861a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800861e:	f003 0308 	and.w	r3, r3, #8
 8008622:	2b00      	cmp	r3, #0
 8008624:	d011      	beq.n	800864a <HAL_UART_IRQHandler+0x126>
 8008626:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800862a:	f003 0320 	and.w	r3, r3, #32
 800862e:	2b00      	cmp	r3, #0
 8008630:	d105      	bne.n	800863e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008632:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008636:	f003 0301 	and.w	r3, r3, #1
 800863a:	2b00      	cmp	r3, #0
 800863c:	d005      	beq.n	800864a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008642:	f043 0208 	orr.w	r2, r3, #8
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800864e:	2b00      	cmp	r3, #0
 8008650:	f000 820a 	beq.w	8008a68 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008654:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008658:	f003 0320 	and.w	r3, r3, #32
 800865c:	2b00      	cmp	r3, #0
 800865e:	d008      	beq.n	8008672 <HAL_UART_IRQHandler+0x14e>
 8008660:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008664:	f003 0320 	and.w	r3, r3, #32
 8008668:	2b00      	cmp	r3, #0
 800866a:	d002      	beq.n	8008672 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800866c:	6878      	ldr	r0, [r7, #4]
 800866e:	f000 fb92 	bl	8008d96 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	695b      	ldr	r3, [r3, #20]
 8008678:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800867c:	2b40      	cmp	r3, #64	@ 0x40
 800867e:	bf0c      	ite	eq
 8008680:	2301      	moveq	r3, #1
 8008682:	2300      	movne	r3, #0
 8008684:	b2db      	uxtb	r3, r3
 8008686:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800868e:	f003 0308 	and.w	r3, r3, #8
 8008692:	2b00      	cmp	r3, #0
 8008694:	d103      	bne.n	800869e <HAL_UART_IRQHandler+0x17a>
 8008696:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800869a:	2b00      	cmp	r3, #0
 800869c:	d04f      	beq.n	800873e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800869e:	6878      	ldr	r0, [r7, #4]
 80086a0:	f000 fa9d 	bl	8008bde <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	695b      	ldr	r3, [r3, #20]
 80086aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086ae:	2b40      	cmp	r3, #64	@ 0x40
 80086b0:	d141      	bne.n	8008736 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	3314      	adds	r3, #20
 80086b8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80086c0:	e853 3f00 	ldrex	r3, [r3]
 80086c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80086c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80086cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80086d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	3314      	adds	r3, #20
 80086da:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80086de:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80086e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086e6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80086ea:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80086ee:	e841 2300 	strex	r3, r2, [r1]
 80086f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80086f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d1d9      	bne.n	80086b2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008702:	2b00      	cmp	r3, #0
 8008704:	d013      	beq.n	800872e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800870a:	4a8a      	ldr	r2, [pc, #552]	@ (8008934 <HAL_UART_IRQHandler+0x410>)
 800870c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008712:	4618      	mov	r0, r3
 8008714:	f7fa f9d7 	bl	8002ac6 <HAL_DMA_Abort_IT>
 8008718:	4603      	mov	r3, r0
 800871a:	2b00      	cmp	r3, #0
 800871c:	d016      	beq.n	800874c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008722:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008724:	687a      	ldr	r2, [r7, #4]
 8008726:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008728:	4610      	mov	r0, r2
 800872a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800872c:	e00e      	b.n	800874c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800872e:	6878      	ldr	r0, [r7, #4]
 8008730:	f000 f9ac 	bl	8008a8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008734:	e00a      	b.n	800874c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008736:	6878      	ldr	r0, [r7, #4]
 8008738:	f000 f9a8 	bl	8008a8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800873c:	e006      	b.n	800874c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800873e:	6878      	ldr	r0, [r7, #4]
 8008740:	f000 f9a4 	bl	8008a8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	2200      	movs	r2, #0
 8008748:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800874a:	e18d      	b.n	8008a68 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800874c:	bf00      	nop
    return;
 800874e:	e18b      	b.n	8008a68 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008754:	2b01      	cmp	r3, #1
 8008756:	f040 8167 	bne.w	8008a28 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800875a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800875e:	f003 0310 	and.w	r3, r3, #16
 8008762:	2b00      	cmp	r3, #0
 8008764:	f000 8160 	beq.w	8008a28 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8008768:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800876c:	f003 0310 	and.w	r3, r3, #16
 8008770:	2b00      	cmp	r3, #0
 8008772:	f000 8159 	beq.w	8008a28 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008776:	2300      	movs	r3, #0
 8008778:	60bb      	str	r3, [r7, #8]
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	60bb      	str	r3, [r7, #8]
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	685b      	ldr	r3, [r3, #4]
 8008788:	60bb      	str	r3, [r7, #8]
 800878a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	695b      	ldr	r3, [r3, #20]
 8008792:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008796:	2b40      	cmp	r3, #64	@ 0x40
 8008798:	f040 80ce 	bne.w	8008938 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	685b      	ldr	r3, [r3, #4]
 80087a4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80087a8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	f000 80a9 	beq.w	8008904 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80087b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80087ba:	429a      	cmp	r2, r3
 80087bc:	f080 80a2 	bcs.w	8008904 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80087c6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087cc:	69db      	ldr	r3, [r3, #28]
 80087ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80087d2:	f000 8088 	beq.w	80088e6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	330c      	adds	r3, #12
 80087dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087e0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80087e4:	e853 3f00 	ldrex	r3, [r3]
 80087e8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80087ec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80087f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80087f4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	330c      	adds	r3, #12
 80087fe:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008802:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008806:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800880a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800880e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008812:	e841 2300 	strex	r3, r2, [r1]
 8008816:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800881a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800881e:	2b00      	cmp	r3, #0
 8008820:	d1d9      	bne.n	80087d6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	3314      	adds	r3, #20
 8008828:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800882a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800882c:	e853 3f00 	ldrex	r3, [r3]
 8008830:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008832:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008834:	f023 0301 	bic.w	r3, r3, #1
 8008838:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	3314      	adds	r3, #20
 8008842:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008846:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800884a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800884c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800884e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008852:	e841 2300 	strex	r3, r2, [r1]
 8008856:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008858:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800885a:	2b00      	cmp	r3, #0
 800885c:	d1e1      	bne.n	8008822 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	3314      	adds	r3, #20
 8008864:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008866:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008868:	e853 3f00 	ldrex	r3, [r3]
 800886c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800886e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008870:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008874:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	3314      	adds	r3, #20
 800887e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008882:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008884:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008886:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008888:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800888a:	e841 2300 	strex	r3, r2, [r1]
 800888e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008890:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008892:	2b00      	cmp	r3, #0
 8008894:	d1e3      	bne.n	800885e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	2220      	movs	r2, #32
 800889a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2200      	movs	r2, #0
 80088a2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	330c      	adds	r3, #12
 80088aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80088ae:	e853 3f00 	ldrex	r3, [r3]
 80088b2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80088b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80088b6:	f023 0310 	bic.w	r3, r3, #16
 80088ba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	330c      	adds	r3, #12
 80088c4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80088c8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80088ca:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088cc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80088ce:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80088d0:	e841 2300 	strex	r3, r2, [r1]
 80088d4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80088d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d1e3      	bne.n	80088a4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088e0:	4618      	mov	r0, r3
 80088e2:	f7fa f880 	bl	80029e6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	2202      	movs	r2, #2
 80088ea:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80088f4:	b29b      	uxth	r3, r3
 80088f6:	1ad3      	subs	r3, r2, r3
 80088f8:	b29b      	uxth	r3, r3
 80088fa:	4619      	mov	r1, r3
 80088fc:	6878      	ldr	r0, [r7, #4]
 80088fe:	f000 f8cf 	bl	8008aa0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008902:	e0b3      	b.n	8008a6c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008908:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800890c:	429a      	cmp	r2, r3
 800890e:	f040 80ad 	bne.w	8008a6c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008916:	69db      	ldr	r3, [r3, #28]
 8008918:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800891c:	f040 80a6 	bne.w	8008a6c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	2202      	movs	r2, #2
 8008924:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800892a:	4619      	mov	r1, r3
 800892c:	6878      	ldr	r0, [r7, #4]
 800892e:	f000 f8b7 	bl	8008aa0 <HAL_UARTEx_RxEventCallback>
      return;
 8008932:	e09b      	b.n	8008a6c <HAL_UART_IRQHandler+0x548>
 8008934:	08008ca5 	.word	0x08008ca5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008940:	b29b      	uxth	r3, r3
 8008942:	1ad3      	subs	r3, r2, r3
 8008944:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800894c:	b29b      	uxth	r3, r3
 800894e:	2b00      	cmp	r3, #0
 8008950:	f000 808e 	beq.w	8008a70 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8008954:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008958:	2b00      	cmp	r3, #0
 800895a:	f000 8089 	beq.w	8008a70 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	330c      	adds	r3, #12
 8008964:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008966:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008968:	e853 3f00 	ldrex	r3, [r3]
 800896c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800896e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008970:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008974:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	330c      	adds	r3, #12
 800897e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008982:	647a      	str	r2, [r7, #68]	@ 0x44
 8008984:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008986:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008988:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800898a:	e841 2300 	strex	r3, r2, [r1]
 800898e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008990:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008992:	2b00      	cmp	r3, #0
 8008994:	d1e3      	bne.n	800895e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	3314      	adds	r3, #20
 800899c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800899e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089a0:	e853 3f00 	ldrex	r3, [r3]
 80089a4:	623b      	str	r3, [r7, #32]
   return(result);
 80089a6:	6a3b      	ldr	r3, [r7, #32]
 80089a8:	f023 0301 	bic.w	r3, r3, #1
 80089ac:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	3314      	adds	r3, #20
 80089b6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80089ba:	633a      	str	r2, [r7, #48]	@ 0x30
 80089bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80089c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80089c2:	e841 2300 	strex	r3, r2, [r1]
 80089c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80089c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d1e3      	bne.n	8008996 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	2220      	movs	r2, #32
 80089d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	2200      	movs	r2, #0
 80089da:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	330c      	adds	r3, #12
 80089e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089e4:	693b      	ldr	r3, [r7, #16]
 80089e6:	e853 3f00 	ldrex	r3, [r3]
 80089ea:	60fb      	str	r3, [r7, #12]
   return(result);
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	f023 0310 	bic.w	r3, r3, #16
 80089f2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	330c      	adds	r3, #12
 80089fc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008a00:	61fa      	str	r2, [r7, #28]
 8008a02:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a04:	69b9      	ldr	r1, [r7, #24]
 8008a06:	69fa      	ldr	r2, [r7, #28]
 8008a08:	e841 2300 	strex	r3, r2, [r1]
 8008a0c:	617b      	str	r3, [r7, #20]
   return(result);
 8008a0e:	697b      	ldr	r3, [r7, #20]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d1e3      	bne.n	80089dc <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2202      	movs	r2, #2
 8008a18:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008a1a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008a1e:	4619      	mov	r1, r3
 8008a20:	6878      	ldr	r0, [r7, #4]
 8008a22:	f000 f83d 	bl	8008aa0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008a26:	e023      	b.n	8008a70 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008a28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d009      	beq.n	8008a48 <HAL_UART_IRQHandler+0x524>
 8008a34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d003      	beq.n	8008a48 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8008a40:	6878      	ldr	r0, [r7, #4]
 8008a42:	f000 f940 	bl	8008cc6 <UART_Transmit_IT>
    return;
 8008a46:	e014      	b.n	8008a72 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008a48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d00e      	beq.n	8008a72 <HAL_UART_IRQHandler+0x54e>
 8008a54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d008      	beq.n	8008a72 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8008a60:	6878      	ldr	r0, [r7, #4]
 8008a62:	f000 f980 	bl	8008d66 <UART_EndTransmit_IT>
    return;
 8008a66:	e004      	b.n	8008a72 <HAL_UART_IRQHandler+0x54e>
    return;
 8008a68:	bf00      	nop
 8008a6a:	e002      	b.n	8008a72 <HAL_UART_IRQHandler+0x54e>
      return;
 8008a6c:	bf00      	nop
 8008a6e:	e000      	b.n	8008a72 <HAL_UART_IRQHandler+0x54e>
      return;
 8008a70:	bf00      	nop
  }
}
 8008a72:	37e8      	adds	r7, #232	@ 0xe8
 8008a74:	46bd      	mov	sp, r7
 8008a76:	bd80      	pop	{r7, pc}

08008a78 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008a78:	b480      	push	{r7}
 8008a7a:	b083      	sub	sp, #12
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008a80:	bf00      	nop
 8008a82:	370c      	adds	r7, #12
 8008a84:	46bd      	mov	sp, r7
 8008a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a8a:	4770      	bx	lr

08008a8c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008a8c:	b480      	push	{r7}
 8008a8e:	b083      	sub	sp, #12
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008a94:	bf00      	nop
 8008a96:	370c      	adds	r7, #12
 8008a98:	46bd      	mov	sp, r7
 8008a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a9e:	4770      	bx	lr

08008aa0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008aa0:	b480      	push	{r7}
 8008aa2:	b083      	sub	sp, #12
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	6078      	str	r0, [r7, #4]
 8008aa8:	460b      	mov	r3, r1
 8008aaa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008aac:	bf00      	nop
 8008aae:	370c      	adds	r7, #12
 8008ab0:	46bd      	mov	sp, r7
 8008ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab6:	4770      	bx	lr

08008ab8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b086      	sub	sp, #24
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	60f8      	str	r0, [r7, #12]
 8008ac0:	60b9      	str	r1, [r7, #8]
 8008ac2:	603b      	str	r3, [r7, #0]
 8008ac4:	4613      	mov	r3, r2
 8008ac6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ac8:	e03b      	b.n	8008b42 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008aca:	6a3b      	ldr	r3, [r7, #32]
 8008acc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008ad0:	d037      	beq.n	8008b42 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ad2:	f7f9 fe47 	bl	8002764 <HAL_GetTick>
 8008ad6:	4602      	mov	r2, r0
 8008ad8:	683b      	ldr	r3, [r7, #0]
 8008ada:	1ad3      	subs	r3, r2, r3
 8008adc:	6a3a      	ldr	r2, [r7, #32]
 8008ade:	429a      	cmp	r2, r3
 8008ae0:	d302      	bcc.n	8008ae8 <UART_WaitOnFlagUntilTimeout+0x30>
 8008ae2:	6a3b      	ldr	r3, [r7, #32]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d101      	bne.n	8008aec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008ae8:	2303      	movs	r3, #3
 8008aea:	e03a      	b.n	8008b62 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	68db      	ldr	r3, [r3, #12]
 8008af2:	f003 0304 	and.w	r3, r3, #4
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d023      	beq.n	8008b42 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008afa:	68bb      	ldr	r3, [r7, #8]
 8008afc:	2b80      	cmp	r3, #128	@ 0x80
 8008afe:	d020      	beq.n	8008b42 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008b00:	68bb      	ldr	r3, [r7, #8]
 8008b02:	2b40      	cmp	r3, #64	@ 0x40
 8008b04:	d01d      	beq.n	8008b42 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	f003 0308 	and.w	r3, r3, #8
 8008b10:	2b08      	cmp	r3, #8
 8008b12:	d116      	bne.n	8008b42 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008b14:	2300      	movs	r3, #0
 8008b16:	617b      	str	r3, [r7, #20]
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	617b      	str	r3, [r7, #20]
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	685b      	ldr	r3, [r3, #4]
 8008b26:	617b      	str	r3, [r7, #20]
 8008b28:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008b2a:	68f8      	ldr	r0, [r7, #12]
 8008b2c:	f000 f857 	bl	8008bde <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	2208      	movs	r2, #8
 8008b34:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	2200      	movs	r2, #0
 8008b3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008b3e:	2301      	movs	r3, #1
 8008b40:	e00f      	b.n	8008b62 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	681a      	ldr	r2, [r3, #0]
 8008b48:	68bb      	ldr	r3, [r7, #8]
 8008b4a:	4013      	ands	r3, r2
 8008b4c:	68ba      	ldr	r2, [r7, #8]
 8008b4e:	429a      	cmp	r2, r3
 8008b50:	bf0c      	ite	eq
 8008b52:	2301      	moveq	r3, #1
 8008b54:	2300      	movne	r3, #0
 8008b56:	b2db      	uxtb	r3, r3
 8008b58:	461a      	mov	r2, r3
 8008b5a:	79fb      	ldrb	r3, [r7, #7]
 8008b5c:	429a      	cmp	r2, r3
 8008b5e:	d0b4      	beq.n	8008aca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008b60:	2300      	movs	r3, #0
}
 8008b62:	4618      	mov	r0, r3
 8008b64:	3718      	adds	r7, #24
 8008b66:	46bd      	mov	sp, r7
 8008b68:	bd80      	pop	{r7, pc}

08008b6a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008b6a:	b480      	push	{r7}
 8008b6c:	b085      	sub	sp, #20
 8008b6e:	af00      	add	r7, sp, #0
 8008b70:	60f8      	str	r0, [r7, #12]
 8008b72:	60b9      	str	r1, [r7, #8]
 8008b74:	4613      	mov	r3, r2
 8008b76:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	68ba      	ldr	r2, [r7, #8]
 8008b7c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	88fa      	ldrh	r2, [r7, #6]
 8008b82:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	88fa      	ldrh	r2, [r7, #6]
 8008b88:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	2222      	movs	r2, #34	@ 0x22
 8008b94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	691b      	ldr	r3, [r3, #16]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d007      	beq.n	8008bb0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	68da      	ldr	r2, [r3, #12]
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008bae:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	695a      	ldr	r2, [r3, #20]
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	f042 0201 	orr.w	r2, r2, #1
 8008bbe:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	68da      	ldr	r2, [r3, #12]
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	f042 0220 	orr.w	r2, r2, #32
 8008bce:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008bd0:	2300      	movs	r3, #0
}
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	3714      	adds	r7, #20
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bdc:	4770      	bx	lr

08008bde <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008bde:	b480      	push	{r7}
 8008be0:	b095      	sub	sp, #84	@ 0x54
 8008be2:	af00      	add	r7, sp, #0
 8008be4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	330c      	adds	r3, #12
 8008bec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bf0:	e853 3f00 	ldrex	r3, [r3]
 8008bf4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008bf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bf8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008bfc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	330c      	adds	r3, #12
 8008c04:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008c06:	643a      	str	r2, [r7, #64]	@ 0x40
 8008c08:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c0a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008c0c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008c0e:	e841 2300 	strex	r3, r2, [r1]
 8008c12:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008c14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d1e5      	bne.n	8008be6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	3314      	adds	r3, #20
 8008c20:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c22:	6a3b      	ldr	r3, [r7, #32]
 8008c24:	e853 3f00 	ldrex	r3, [r3]
 8008c28:	61fb      	str	r3, [r7, #28]
   return(result);
 8008c2a:	69fb      	ldr	r3, [r7, #28]
 8008c2c:	f023 0301 	bic.w	r3, r3, #1
 8008c30:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	3314      	adds	r3, #20
 8008c38:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008c3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008c3c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c3e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008c40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008c42:	e841 2300 	strex	r3, r2, [r1]
 8008c46:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d1e5      	bne.n	8008c1a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c52:	2b01      	cmp	r3, #1
 8008c54:	d119      	bne.n	8008c8a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	330c      	adds	r3, #12
 8008c5c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	e853 3f00 	ldrex	r3, [r3]
 8008c64:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c66:	68bb      	ldr	r3, [r7, #8]
 8008c68:	f023 0310 	bic.w	r3, r3, #16
 8008c6c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	330c      	adds	r3, #12
 8008c74:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008c76:	61ba      	str	r2, [r7, #24]
 8008c78:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c7a:	6979      	ldr	r1, [r7, #20]
 8008c7c:	69ba      	ldr	r2, [r7, #24]
 8008c7e:	e841 2300 	strex	r3, r2, [r1]
 8008c82:	613b      	str	r3, [r7, #16]
   return(result);
 8008c84:	693b      	ldr	r3, [r7, #16]
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d1e5      	bne.n	8008c56 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	2220      	movs	r2, #32
 8008c8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	2200      	movs	r2, #0
 8008c96:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008c98:	bf00      	nop
 8008c9a:	3754      	adds	r7, #84	@ 0x54
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca2:	4770      	bx	lr

08008ca4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	b084      	sub	sp, #16
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cb0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008cb8:	68f8      	ldr	r0, [r7, #12]
 8008cba:	f7ff fee7 	bl	8008a8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008cbe:	bf00      	nop
 8008cc0:	3710      	adds	r7, #16
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	bd80      	pop	{r7, pc}

08008cc6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008cc6:	b480      	push	{r7}
 8008cc8:	b085      	sub	sp, #20
 8008cca:	af00      	add	r7, sp, #0
 8008ccc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008cd4:	b2db      	uxtb	r3, r3
 8008cd6:	2b21      	cmp	r3, #33	@ 0x21
 8008cd8:	d13e      	bne.n	8008d58 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	689b      	ldr	r3, [r3, #8]
 8008cde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ce2:	d114      	bne.n	8008d0e <UART_Transmit_IT+0x48>
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	691b      	ldr	r3, [r3, #16]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d110      	bne.n	8008d0e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	6a1b      	ldr	r3, [r3, #32]
 8008cf0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	881b      	ldrh	r3, [r3, #0]
 8008cf6:	461a      	mov	r2, r3
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008d00:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	6a1b      	ldr	r3, [r3, #32]
 8008d06:	1c9a      	adds	r2, r3, #2
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	621a      	str	r2, [r3, #32]
 8008d0c:	e008      	b.n	8008d20 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	6a1b      	ldr	r3, [r3, #32]
 8008d12:	1c59      	adds	r1, r3, #1
 8008d14:	687a      	ldr	r2, [r7, #4]
 8008d16:	6211      	str	r1, [r2, #32]
 8008d18:	781a      	ldrb	r2, [r3, #0]
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008d24:	b29b      	uxth	r3, r3
 8008d26:	3b01      	subs	r3, #1
 8008d28:	b29b      	uxth	r3, r3
 8008d2a:	687a      	ldr	r2, [r7, #4]
 8008d2c:	4619      	mov	r1, r3
 8008d2e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d10f      	bne.n	8008d54 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	68da      	ldr	r2, [r3, #12]
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008d42:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	68da      	ldr	r2, [r3, #12]
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008d52:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008d54:	2300      	movs	r3, #0
 8008d56:	e000      	b.n	8008d5a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008d58:	2302      	movs	r3, #2
  }
}
 8008d5a:	4618      	mov	r0, r3
 8008d5c:	3714      	adds	r7, #20
 8008d5e:	46bd      	mov	sp, r7
 8008d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d64:	4770      	bx	lr

08008d66 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008d66:	b580      	push	{r7, lr}
 8008d68:	b082      	sub	sp, #8
 8008d6a:	af00      	add	r7, sp, #0
 8008d6c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	68da      	ldr	r2, [r3, #12]
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008d7c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	2220      	movs	r2, #32
 8008d82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008d86:	6878      	ldr	r0, [r7, #4]
 8008d88:	f7ff fe76 	bl	8008a78 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008d8c:	2300      	movs	r3, #0
}
 8008d8e:	4618      	mov	r0, r3
 8008d90:	3708      	adds	r7, #8
 8008d92:	46bd      	mov	sp, r7
 8008d94:	bd80      	pop	{r7, pc}

08008d96 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008d96:	b580      	push	{r7, lr}
 8008d98:	b08c      	sub	sp, #48	@ 0x30
 8008d9a:	af00      	add	r7, sp, #0
 8008d9c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8008d9e:	2300      	movs	r3, #0
 8008da0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8008da2:	2300      	movs	r3, #0
 8008da4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008dac:	b2db      	uxtb	r3, r3
 8008dae:	2b22      	cmp	r3, #34	@ 0x22
 8008db0:	f040 80aa 	bne.w	8008f08 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	689b      	ldr	r3, [r3, #8]
 8008db8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008dbc:	d115      	bne.n	8008dea <UART_Receive_IT+0x54>
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	691b      	ldr	r3, [r3, #16]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d111      	bne.n	8008dea <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008dca:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	685b      	ldr	r3, [r3, #4]
 8008dd2:	b29b      	uxth	r3, r3
 8008dd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008dd8:	b29a      	uxth	r2, r3
 8008dda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ddc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008de2:	1c9a      	adds	r2, r3, #2
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	629a      	str	r2, [r3, #40]	@ 0x28
 8008de8:	e024      	b.n	8008e34 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008dee:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	689b      	ldr	r3, [r3, #8]
 8008df4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008df8:	d007      	beq.n	8008e0a <UART_Receive_IT+0x74>
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	689b      	ldr	r3, [r3, #8]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d10a      	bne.n	8008e18 <UART_Receive_IT+0x82>
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	691b      	ldr	r3, [r3, #16]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d106      	bne.n	8008e18 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	685b      	ldr	r3, [r3, #4]
 8008e10:	b2da      	uxtb	r2, r3
 8008e12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e14:	701a      	strb	r2, [r3, #0]
 8008e16:	e008      	b.n	8008e2a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	685b      	ldr	r3, [r3, #4]
 8008e1e:	b2db      	uxtb	r3, r3
 8008e20:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008e24:	b2da      	uxtb	r2, r3
 8008e26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e28:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e2e:	1c5a      	adds	r2, r3, #1
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008e38:	b29b      	uxth	r3, r3
 8008e3a:	3b01      	subs	r3, #1
 8008e3c:	b29b      	uxth	r3, r3
 8008e3e:	687a      	ldr	r2, [r7, #4]
 8008e40:	4619      	mov	r1, r3
 8008e42:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d15d      	bne.n	8008f04 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	68da      	ldr	r2, [r3, #12]
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	f022 0220 	bic.w	r2, r2, #32
 8008e56:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	68da      	ldr	r2, [r3, #12]
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008e66:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	695a      	ldr	r2, [r3, #20]
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	f022 0201 	bic.w	r2, r2, #1
 8008e76:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	2220      	movs	r2, #32
 8008e7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	2200      	movs	r2, #0
 8008e84:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e8a:	2b01      	cmp	r3, #1
 8008e8c:	d135      	bne.n	8008efa <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	2200      	movs	r2, #0
 8008e92:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	330c      	adds	r3, #12
 8008e9a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e9c:	697b      	ldr	r3, [r7, #20]
 8008e9e:	e853 3f00 	ldrex	r3, [r3]
 8008ea2:	613b      	str	r3, [r7, #16]
   return(result);
 8008ea4:	693b      	ldr	r3, [r7, #16]
 8008ea6:	f023 0310 	bic.w	r3, r3, #16
 8008eaa:	627b      	str	r3, [r7, #36]	@ 0x24
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	330c      	adds	r3, #12
 8008eb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008eb4:	623a      	str	r2, [r7, #32]
 8008eb6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eb8:	69f9      	ldr	r1, [r7, #28]
 8008eba:	6a3a      	ldr	r2, [r7, #32]
 8008ebc:	e841 2300 	strex	r3, r2, [r1]
 8008ec0:	61bb      	str	r3, [r7, #24]
   return(result);
 8008ec2:	69bb      	ldr	r3, [r7, #24]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d1e5      	bne.n	8008e94 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	f003 0310 	and.w	r3, r3, #16
 8008ed2:	2b10      	cmp	r3, #16
 8008ed4:	d10a      	bne.n	8008eec <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008ed6:	2300      	movs	r3, #0
 8008ed8:	60fb      	str	r3, [r7, #12]
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	60fb      	str	r3, [r7, #12]
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	685b      	ldr	r3, [r3, #4]
 8008ee8:	60fb      	str	r3, [r7, #12]
 8008eea:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008ef0:	4619      	mov	r1, r3
 8008ef2:	6878      	ldr	r0, [r7, #4]
 8008ef4:	f7ff fdd4 	bl	8008aa0 <HAL_UARTEx_RxEventCallback>
 8008ef8:	e002      	b.n	8008f00 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008efa:	6878      	ldr	r0, [r7, #4]
 8008efc:	f7f8 fd46 	bl	800198c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008f00:	2300      	movs	r3, #0
 8008f02:	e002      	b.n	8008f0a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008f04:	2300      	movs	r3, #0
 8008f06:	e000      	b.n	8008f0a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008f08:	2302      	movs	r3, #2
  }
}
 8008f0a:	4618      	mov	r0, r3
 8008f0c:	3730      	adds	r7, #48	@ 0x30
 8008f0e:	46bd      	mov	sp, r7
 8008f10:	bd80      	pop	{r7, pc}
	...

08008f14 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008f14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008f18:	b0c0      	sub	sp, #256	@ 0x100
 8008f1a:	af00      	add	r7, sp, #0
 8008f1c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008f20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	691b      	ldr	r3, [r3, #16]
 8008f28:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008f2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f30:	68d9      	ldr	r1, [r3, #12]
 8008f32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f36:	681a      	ldr	r2, [r3, #0]
 8008f38:	ea40 0301 	orr.w	r3, r0, r1
 8008f3c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008f3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f42:	689a      	ldr	r2, [r3, #8]
 8008f44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f48:	691b      	ldr	r3, [r3, #16]
 8008f4a:	431a      	orrs	r2, r3
 8008f4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f50:	695b      	ldr	r3, [r3, #20]
 8008f52:	431a      	orrs	r2, r3
 8008f54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f58:	69db      	ldr	r3, [r3, #28]
 8008f5a:	4313      	orrs	r3, r2
 8008f5c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008f60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	68db      	ldr	r3, [r3, #12]
 8008f68:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008f6c:	f021 010c 	bic.w	r1, r1, #12
 8008f70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f74:	681a      	ldr	r2, [r3, #0]
 8008f76:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008f7a:	430b      	orrs	r3, r1
 8008f7c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008f7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	695b      	ldr	r3, [r3, #20]
 8008f86:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008f8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f8e:	6999      	ldr	r1, [r3, #24]
 8008f90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f94:	681a      	ldr	r2, [r3, #0]
 8008f96:	ea40 0301 	orr.w	r3, r0, r1
 8008f9a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008f9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fa0:	681a      	ldr	r2, [r3, #0]
 8008fa2:	4b8f      	ldr	r3, [pc, #572]	@ (80091e0 <UART_SetConfig+0x2cc>)
 8008fa4:	429a      	cmp	r2, r3
 8008fa6:	d005      	beq.n	8008fb4 <UART_SetConfig+0xa0>
 8008fa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fac:	681a      	ldr	r2, [r3, #0]
 8008fae:	4b8d      	ldr	r3, [pc, #564]	@ (80091e4 <UART_SetConfig+0x2d0>)
 8008fb0:	429a      	cmp	r2, r3
 8008fb2:	d104      	bne.n	8008fbe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008fb4:	f7fd fe32 	bl	8006c1c <HAL_RCC_GetPCLK2Freq>
 8008fb8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008fbc:	e003      	b.n	8008fc6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008fbe:	f7fd fe19 	bl	8006bf4 <HAL_RCC_GetPCLK1Freq>
 8008fc2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008fc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fca:	69db      	ldr	r3, [r3, #28]
 8008fcc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008fd0:	f040 810c 	bne.w	80091ec <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008fd4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008fd8:	2200      	movs	r2, #0
 8008fda:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008fde:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008fe2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008fe6:	4622      	mov	r2, r4
 8008fe8:	462b      	mov	r3, r5
 8008fea:	1891      	adds	r1, r2, r2
 8008fec:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008fee:	415b      	adcs	r3, r3
 8008ff0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008ff2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008ff6:	4621      	mov	r1, r4
 8008ff8:	eb12 0801 	adds.w	r8, r2, r1
 8008ffc:	4629      	mov	r1, r5
 8008ffe:	eb43 0901 	adc.w	r9, r3, r1
 8009002:	f04f 0200 	mov.w	r2, #0
 8009006:	f04f 0300 	mov.w	r3, #0
 800900a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800900e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009012:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009016:	4690      	mov	r8, r2
 8009018:	4699      	mov	r9, r3
 800901a:	4623      	mov	r3, r4
 800901c:	eb18 0303 	adds.w	r3, r8, r3
 8009020:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009024:	462b      	mov	r3, r5
 8009026:	eb49 0303 	adc.w	r3, r9, r3
 800902a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800902e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009032:	685b      	ldr	r3, [r3, #4]
 8009034:	2200      	movs	r2, #0
 8009036:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800903a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800903e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009042:	460b      	mov	r3, r1
 8009044:	18db      	adds	r3, r3, r3
 8009046:	653b      	str	r3, [r7, #80]	@ 0x50
 8009048:	4613      	mov	r3, r2
 800904a:	eb42 0303 	adc.w	r3, r2, r3
 800904e:	657b      	str	r3, [r7, #84]	@ 0x54
 8009050:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009054:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009058:	f7f7 fda6 	bl	8000ba8 <__aeabi_uldivmod>
 800905c:	4602      	mov	r2, r0
 800905e:	460b      	mov	r3, r1
 8009060:	4b61      	ldr	r3, [pc, #388]	@ (80091e8 <UART_SetConfig+0x2d4>)
 8009062:	fba3 2302 	umull	r2, r3, r3, r2
 8009066:	095b      	lsrs	r3, r3, #5
 8009068:	011c      	lsls	r4, r3, #4
 800906a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800906e:	2200      	movs	r2, #0
 8009070:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009074:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009078:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800907c:	4642      	mov	r2, r8
 800907e:	464b      	mov	r3, r9
 8009080:	1891      	adds	r1, r2, r2
 8009082:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009084:	415b      	adcs	r3, r3
 8009086:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009088:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800908c:	4641      	mov	r1, r8
 800908e:	eb12 0a01 	adds.w	sl, r2, r1
 8009092:	4649      	mov	r1, r9
 8009094:	eb43 0b01 	adc.w	fp, r3, r1
 8009098:	f04f 0200 	mov.w	r2, #0
 800909c:	f04f 0300 	mov.w	r3, #0
 80090a0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80090a4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80090a8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80090ac:	4692      	mov	sl, r2
 80090ae:	469b      	mov	fp, r3
 80090b0:	4643      	mov	r3, r8
 80090b2:	eb1a 0303 	adds.w	r3, sl, r3
 80090b6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80090ba:	464b      	mov	r3, r9
 80090bc:	eb4b 0303 	adc.w	r3, fp, r3
 80090c0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80090c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090c8:	685b      	ldr	r3, [r3, #4]
 80090ca:	2200      	movs	r2, #0
 80090cc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80090d0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80090d4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80090d8:	460b      	mov	r3, r1
 80090da:	18db      	adds	r3, r3, r3
 80090dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80090de:	4613      	mov	r3, r2
 80090e0:	eb42 0303 	adc.w	r3, r2, r3
 80090e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80090e6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80090ea:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80090ee:	f7f7 fd5b 	bl	8000ba8 <__aeabi_uldivmod>
 80090f2:	4602      	mov	r2, r0
 80090f4:	460b      	mov	r3, r1
 80090f6:	4611      	mov	r1, r2
 80090f8:	4b3b      	ldr	r3, [pc, #236]	@ (80091e8 <UART_SetConfig+0x2d4>)
 80090fa:	fba3 2301 	umull	r2, r3, r3, r1
 80090fe:	095b      	lsrs	r3, r3, #5
 8009100:	2264      	movs	r2, #100	@ 0x64
 8009102:	fb02 f303 	mul.w	r3, r2, r3
 8009106:	1acb      	subs	r3, r1, r3
 8009108:	00db      	lsls	r3, r3, #3
 800910a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800910e:	4b36      	ldr	r3, [pc, #216]	@ (80091e8 <UART_SetConfig+0x2d4>)
 8009110:	fba3 2302 	umull	r2, r3, r3, r2
 8009114:	095b      	lsrs	r3, r3, #5
 8009116:	005b      	lsls	r3, r3, #1
 8009118:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800911c:	441c      	add	r4, r3
 800911e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009122:	2200      	movs	r2, #0
 8009124:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009128:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800912c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009130:	4642      	mov	r2, r8
 8009132:	464b      	mov	r3, r9
 8009134:	1891      	adds	r1, r2, r2
 8009136:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009138:	415b      	adcs	r3, r3
 800913a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800913c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009140:	4641      	mov	r1, r8
 8009142:	1851      	adds	r1, r2, r1
 8009144:	6339      	str	r1, [r7, #48]	@ 0x30
 8009146:	4649      	mov	r1, r9
 8009148:	414b      	adcs	r3, r1
 800914a:	637b      	str	r3, [r7, #52]	@ 0x34
 800914c:	f04f 0200 	mov.w	r2, #0
 8009150:	f04f 0300 	mov.w	r3, #0
 8009154:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009158:	4659      	mov	r1, fp
 800915a:	00cb      	lsls	r3, r1, #3
 800915c:	4651      	mov	r1, sl
 800915e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009162:	4651      	mov	r1, sl
 8009164:	00ca      	lsls	r2, r1, #3
 8009166:	4610      	mov	r0, r2
 8009168:	4619      	mov	r1, r3
 800916a:	4603      	mov	r3, r0
 800916c:	4642      	mov	r2, r8
 800916e:	189b      	adds	r3, r3, r2
 8009170:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009174:	464b      	mov	r3, r9
 8009176:	460a      	mov	r2, r1
 8009178:	eb42 0303 	adc.w	r3, r2, r3
 800917c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009184:	685b      	ldr	r3, [r3, #4]
 8009186:	2200      	movs	r2, #0
 8009188:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800918c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009190:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009194:	460b      	mov	r3, r1
 8009196:	18db      	adds	r3, r3, r3
 8009198:	62bb      	str	r3, [r7, #40]	@ 0x28
 800919a:	4613      	mov	r3, r2
 800919c:	eb42 0303 	adc.w	r3, r2, r3
 80091a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80091a2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80091a6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80091aa:	f7f7 fcfd 	bl	8000ba8 <__aeabi_uldivmod>
 80091ae:	4602      	mov	r2, r0
 80091b0:	460b      	mov	r3, r1
 80091b2:	4b0d      	ldr	r3, [pc, #52]	@ (80091e8 <UART_SetConfig+0x2d4>)
 80091b4:	fba3 1302 	umull	r1, r3, r3, r2
 80091b8:	095b      	lsrs	r3, r3, #5
 80091ba:	2164      	movs	r1, #100	@ 0x64
 80091bc:	fb01 f303 	mul.w	r3, r1, r3
 80091c0:	1ad3      	subs	r3, r2, r3
 80091c2:	00db      	lsls	r3, r3, #3
 80091c4:	3332      	adds	r3, #50	@ 0x32
 80091c6:	4a08      	ldr	r2, [pc, #32]	@ (80091e8 <UART_SetConfig+0x2d4>)
 80091c8:	fba2 2303 	umull	r2, r3, r2, r3
 80091cc:	095b      	lsrs	r3, r3, #5
 80091ce:	f003 0207 	and.w	r2, r3, #7
 80091d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	4422      	add	r2, r4
 80091da:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80091dc:	e106      	b.n	80093ec <UART_SetConfig+0x4d8>
 80091de:	bf00      	nop
 80091e0:	40011000 	.word	0x40011000
 80091e4:	40011400 	.word	0x40011400
 80091e8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80091ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80091f0:	2200      	movs	r2, #0
 80091f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80091f6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80091fa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80091fe:	4642      	mov	r2, r8
 8009200:	464b      	mov	r3, r9
 8009202:	1891      	adds	r1, r2, r2
 8009204:	6239      	str	r1, [r7, #32]
 8009206:	415b      	adcs	r3, r3
 8009208:	627b      	str	r3, [r7, #36]	@ 0x24
 800920a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800920e:	4641      	mov	r1, r8
 8009210:	1854      	adds	r4, r2, r1
 8009212:	4649      	mov	r1, r9
 8009214:	eb43 0501 	adc.w	r5, r3, r1
 8009218:	f04f 0200 	mov.w	r2, #0
 800921c:	f04f 0300 	mov.w	r3, #0
 8009220:	00eb      	lsls	r3, r5, #3
 8009222:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009226:	00e2      	lsls	r2, r4, #3
 8009228:	4614      	mov	r4, r2
 800922a:	461d      	mov	r5, r3
 800922c:	4643      	mov	r3, r8
 800922e:	18e3      	adds	r3, r4, r3
 8009230:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009234:	464b      	mov	r3, r9
 8009236:	eb45 0303 	adc.w	r3, r5, r3
 800923a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800923e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009242:	685b      	ldr	r3, [r3, #4]
 8009244:	2200      	movs	r2, #0
 8009246:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800924a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800924e:	f04f 0200 	mov.w	r2, #0
 8009252:	f04f 0300 	mov.w	r3, #0
 8009256:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800925a:	4629      	mov	r1, r5
 800925c:	008b      	lsls	r3, r1, #2
 800925e:	4621      	mov	r1, r4
 8009260:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009264:	4621      	mov	r1, r4
 8009266:	008a      	lsls	r2, r1, #2
 8009268:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800926c:	f7f7 fc9c 	bl	8000ba8 <__aeabi_uldivmod>
 8009270:	4602      	mov	r2, r0
 8009272:	460b      	mov	r3, r1
 8009274:	4b60      	ldr	r3, [pc, #384]	@ (80093f8 <UART_SetConfig+0x4e4>)
 8009276:	fba3 2302 	umull	r2, r3, r3, r2
 800927a:	095b      	lsrs	r3, r3, #5
 800927c:	011c      	lsls	r4, r3, #4
 800927e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009282:	2200      	movs	r2, #0
 8009284:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009288:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800928c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009290:	4642      	mov	r2, r8
 8009292:	464b      	mov	r3, r9
 8009294:	1891      	adds	r1, r2, r2
 8009296:	61b9      	str	r1, [r7, #24]
 8009298:	415b      	adcs	r3, r3
 800929a:	61fb      	str	r3, [r7, #28]
 800929c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80092a0:	4641      	mov	r1, r8
 80092a2:	1851      	adds	r1, r2, r1
 80092a4:	6139      	str	r1, [r7, #16]
 80092a6:	4649      	mov	r1, r9
 80092a8:	414b      	adcs	r3, r1
 80092aa:	617b      	str	r3, [r7, #20]
 80092ac:	f04f 0200 	mov.w	r2, #0
 80092b0:	f04f 0300 	mov.w	r3, #0
 80092b4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80092b8:	4659      	mov	r1, fp
 80092ba:	00cb      	lsls	r3, r1, #3
 80092bc:	4651      	mov	r1, sl
 80092be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80092c2:	4651      	mov	r1, sl
 80092c4:	00ca      	lsls	r2, r1, #3
 80092c6:	4610      	mov	r0, r2
 80092c8:	4619      	mov	r1, r3
 80092ca:	4603      	mov	r3, r0
 80092cc:	4642      	mov	r2, r8
 80092ce:	189b      	adds	r3, r3, r2
 80092d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80092d4:	464b      	mov	r3, r9
 80092d6:	460a      	mov	r2, r1
 80092d8:	eb42 0303 	adc.w	r3, r2, r3
 80092dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80092e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092e4:	685b      	ldr	r3, [r3, #4]
 80092e6:	2200      	movs	r2, #0
 80092e8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80092ea:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80092ec:	f04f 0200 	mov.w	r2, #0
 80092f0:	f04f 0300 	mov.w	r3, #0
 80092f4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80092f8:	4649      	mov	r1, r9
 80092fa:	008b      	lsls	r3, r1, #2
 80092fc:	4641      	mov	r1, r8
 80092fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009302:	4641      	mov	r1, r8
 8009304:	008a      	lsls	r2, r1, #2
 8009306:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800930a:	f7f7 fc4d 	bl	8000ba8 <__aeabi_uldivmod>
 800930e:	4602      	mov	r2, r0
 8009310:	460b      	mov	r3, r1
 8009312:	4611      	mov	r1, r2
 8009314:	4b38      	ldr	r3, [pc, #224]	@ (80093f8 <UART_SetConfig+0x4e4>)
 8009316:	fba3 2301 	umull	r2, r3, r3, r1
 800931a:	095b      	lsrs	r3, r3, #5
 800931c:	2264      	movs	r2, #100	@ 0x64
 800931e:	fb02 f303 	mul.w	r3, r2, r3
 8009322:	1acb      	subs	r3, r1, r3
 8009324:	011b      	lsls	r3, r3, #4
 8009326:	3332      	adds	r3, #50	@ 0x32
 8009328:	4a33      	ldr	r2, [pc, #204]	@ (80093f8 <UART_SetConfig+0x4e4>)
 800932a:	fba2 2303 	umull	r2, r3, r2, r3
 800932e:	095b      	lsrs	r3, r3, #5
 8009330:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009334:	441c      	add	r4, r3
 8009336:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800933a:	2200      	movs	r2, #0
 800933c:	673b      	str	r3, [r7, #112]	@ 0x70
 800933e:	677a      	str	r2, [r7, #116]	@ 0x74
 8009340:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009344:	4642      	mov	r2, r8
 8009346:	464b      	mov	r3, r9
 8009348:	1891      	adds	r1, r2, r2
 800934a:	60b9      	str	r1, [r7, #8]
 800934c:	415b      	adcs	r3, r3
 800934e:	60fb      	str	r3, [r7, #12]
 8009350:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009354:	4641      	mov	r1, r8
 8009356:	1851      	adds	r1, r2, r1
 8009358:	6039      	str	r1, [r7, #0]
 800935a:	4649      	mov	r1, r9
 800935c:	414b      	adcs	r3, r1
 800935e:	607b      	str	r3, [r7, #4]
 8009360:	f04f 0200 	mov.w	r2, #0
 8009364:	f04f 0300 	mov.w	r3, #0
 8009368:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800936c:	4659      	mov	r1, fp
 800936e:	00cb      	lsls	r3, r1, #3
 8009370:	4651      	mov	r1, sl
 8009372:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009376:	4651      	mov	r1, sl
 8009378:	00ca      	lsls	r2, r1, #3
 800937a:	4610      	mov	r0, r2
 800937c:	4619      	mov	r1, r3
 800937e:	4603      	mov	r3, r0
 8009380:	4642      	mov	r2, r8
 8009382:	189b      	adds	r3, r3, r2
 8009384:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009386:	464b      	mov	r3, r9
 8009388:	460a      	mov	r2, r1
 800938a:	eb42 0303 	adc.w	r3, r2, r3
 800938e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009390:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009394:	685b      	ldr	r3, [r3, #4]
 8009396:	2200      	movs	r2, #0
 8009398:	663b      	str	r3, [r7, #96]	@ 0x60
 800939a:	667a      	str	r2, [r7, #100]	@ 0x64
 800939c:	f04f 0200 	mov.w	r2, #0
 80093a0:	f04f 0300 	mov.w	r3, #0
 80093a4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80093a8:	4649      	mov	r1, r9
 80093aa:	008b      	lsls	r3, r1, #2
 80093ac:	4641      	mov	r1, r8
 80093ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80093b2:	4641      	mov	r1, r8
 80093b4:	008a      	lsls	r2, r1, #2
 80093b6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80093ba:	f7f7 fbf5 	bl	8000ba8 <__aeabi_uldivmod>
 80093be:	4602      	mov	r2, r0
 80093c0:	460b      	mov	r3, r1
 80093c2:	4b0d      	ldr	r3, [pc, #52]	@ (80093f8 <UART_SetConfig+0x4e4>)
 80093c4:	fba3 1302 	umull	r1, r3, r3, r2
 80093c8:	095b      	lsrs	r3, r3, #5
 80093ca:	2164      	movs	r1, #100	@ 0x64
 80093cc:	fb01 f303 	mul.w	r3, r1, r3
 80093d0:	1ad3      	subs	r3, r2, r3
 80093d2:	011b      	lsls	r3, r3, #4
 80093d4:	3332      	adds	r3, #50	@ 0x32
 80093d6:	4a08      	ldr	r2, [pc, #32]	@ (80093f8 <UART_SetConfig+0x4e4>)
 80093d8:	fba2 2303 	umull	r2, r3, r2, r3
 80093dc:	095b      	lsrs	r3, r3, #5
 80093de:	f003 020f 	and.w	r2, r3, #15
 80093e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	4422      	add	r2, r4
 80093ea:	609a      	str	r2, [r3, #8]
}
 80093ec:	bf00      	nop
 80093ee:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80093f2:	46bd      	mov	sp, r7
 80093f4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80093f8:	51eb851f 	.word	0x51eb851f

080093fc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80093fc:	b084      	sub	sp, #16
 80093fe:	b580      	push	{r7, lr}
 8009400:	b084      	sub	sp, #16
 8009402:	af00      	add	r7, sp, #0
 8009404:	6078      	str	r0, [r7, #4]
 8009406:	f107 001c 	add.w	r0, r7, #28
 800940a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800940e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009412:	2b01      	cmp	r3, #1
 8009414:	d123      	bne.n	800945e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800941a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	68db      	ldr	r3, [r3, #12]
 8009426:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800942a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800942e:	687a      	ldr	r2, [r7, #4]
 8009430:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	68db      	ldr	r3, [r3, #12]
 8009436:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800943e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009442:	2b01      	cmp	r3, #1
 8009444:	d105      	bne.n	8009452 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	68db      	ldr	r3, [r3, #12]
 800944a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009452:	6878      	ldr	r0, [r7, #4]
 8009454:	f000 f9dc 	bl	8009810 <USB_CoreReset>
 8009458:	4603      	mov	r3, r0
 800945a:	73fb      	strb	r3, [r7, #15]
 800945c:	e01b      	b.n	8009496 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	68db      	ldr	r3, [r3, #12]
 8009462:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800946a:	6878      	ldr	r0, [r7, #4]
 800946c:	f000 f9d0 	bl	8009810 <USB_CoreReset>
 8009470:	4603      	mov	r3, r0
 8009472:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009474:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009478:	2b00      	cmp	r3, #0
 800947a:	d106      	bne.n	800948a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009480:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	639a      	str	r2, [r3, #56]	@ 0x38
 8009488:	e005      	b.n	8009496 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800948e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009496:	7fbb      	ldrb	r3, [r7, #30]
 8009498:	2b01      	cmp	r3, #1
 800949a:	d10b      	bne.n	80094b4 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	689b      	ldr	r3, [r3, #8]
 80094a0:	f043 0206 	orr.w	r2, r3, #6
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	689b      	ldr	r3, [r3, #8]
 80094ac:	f043 0220 	orr.w	r2, r3, #32
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80094b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80094b6:	4618      	mov	r0, r3
 80094b8:	3710      	adds	r7, #16
 80094ba:	46bd      	mov	sp, r7
 80094bc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80094c0:	b004      	add	sp, #16
 80094c2:	4770      	bx	lr

080094c4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80094c4:	b480      	push	{r7}
 80094c6:	b083      	sub	sp, #12
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	689b      	ldr	r3, [r3, #8]
 80094d0:	f043 0201 	orr.w	r2, r3, #1
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80094d8:	2300      	movs	r3, #0
}
 80094da:	4618      	mov	r0, r3
 80094dc:	370c      	adds	r7, #12
 80094de:	46bd      	mov	sp, r7
 80094e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e4:	4770      	bx	lr

080094e6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80094e6:	b480      	push	{r7}
 80094e8:	b083      	sub	sp, #12
 80094ea:	af00      	add	r7, sp, #0
 80094ec:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	689b      	ldr	r3, [r3, #8]
 80094f2:	f023 0201 	bic.w	r2, r3, #1
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80094fa:	2300      	movs	r3, #0
}
 80094fc:	4618      	mov	r0, r3
 80094fe:	370c      	adds	r7, #12
 8009500:	46bd      	mov	sp, r7
 8009502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009506:	4770      	bx	lr

08009508 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009508:	b580      	push	{r7, lr}
 800950a:	b084      	sub	sp, #16
 800950c:	af00      	add	r7, sp, #0
 800950e:	6078      	str	r0, [r7, #4]
 8009510:	460b      	mov	r3, r1
 8009512:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009514:	2300      	movs	r3, #0
 8009516:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	68db      	ldr	r3, [r3, #12]
 800951c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009524:	78fb      	ldrb	r3, [r7, #3]
 8009526:	2b01      	cmp	r3, #1
 8009528:	d115      	bne.n	8009556 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	68db      	ldr	r3, [r3, #12]
 800952e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009536:	200a      	movs	r0, #10
 8009538:	f7f9 f920 	bl	800277c <HAL_Delay>
      ms += 10U;
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	330a      	adds	r3, #10
 8009540:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009542:	6878      	ldr	r0, [r7, #4]
 8009544:	f000 f956 	bl	80097f4 <USB_GetMode>
 8009548:	4603      	mov	r3, r0
 800954a:	2b01      	cmp	r3, #1
 800954c:	d01e      	beq.n	800958c <USB_SetCurrentMode+0x84>
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	2bc7      	cmp	r3, #199	@ 0xc7
 8009552:	d9f0      	bls.n	8009536 <USB_SetCurrentMode+0x2e>
 8009554:	e01a      	b.n	800958c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009556:	78fb      	ldrb	r3, [r7, #3]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d115      	bne.n	8009588 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	68db      	ldr	r3, [r3, #12]
 8009560:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009568:	200a      	movs	r0, #10
 800956a:	f7f9 f907 	bl	800277c <HAL_Delay>
      ms += 10U;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	330a      	adds	r3, #10
 8009572:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009574:	6878      	ldr	r0, [r7, #4]
 8009576:	f000 f93d 	bl	80097f4 <USB_GetMode>
 800957a:	4603      	mov	r3, r0
 800957c:	2b00      	cmp	r3, #0
 800957e:	d005      	beq.n	800958c <USB_SetCurrentMode+0x84>
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	2bc7      	cmp	r3, #199	@ 0xc7
 8009584:	d9f0      	bls.n	8009568 <USB_SetCurrentMode+0x60>
 8009586:	e001      	b.n	800958c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009588:	2301      	movs	r3, #1
 800958a:	e005      	b.n	8009598 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	2bc8      	cmp	r3, #200	@ 0xc8
 8009590:	d101      	bne.n	8009596 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009592:	2301      	movs	r3, #1
 8009594:	e000      	b.n	8009598 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009596:	2300      	movs	r3, #0
}
 8009598:	4618      	mov	r0, r3
 800959a:	3710      	adds	r7, #16
 800959c:	46bd      	mov	sp, r7
 800959e:	bd80      	pop	{r7, pc}

080095a0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80095a0:	b480      	push	{r7}
 80095a2:	b085      	sub	sp, #20
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	6078      	str	r0, [r7, #4]
 80095a8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80095aa:	2300      	movs	r3, #0
 80095ac:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	3301      	adds	r3, #1
 80095b2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80095ba:	d901      	bls.n	80095c0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80095bc:	2303      	movs	r3, #3
 80095be:	e01b      	b.n	80095f8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	691b      	ldr	r3, [r3, #16]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	daf2      	bge.n	80095ae <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80095c8:	2300      	movs	r3, #0
 80095ca:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80095cc:	683b      	ldr	r3, [r7, #0]
 80095ce:	019b      	lsls	r3, r3, #6
 80095d0:	f043 0220 	orr.w	r2, r3, #32
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	3301      	adds	r3, #1
 80095dc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80095e4:	d901      	bls.n	80095ea <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80095e6:	2303      	movs	r3, #3
 80095e8:	e006      	b.n	80095f8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	691b      	ldr	r3, [r3, #16]
 80095ee:	f003 0320 	and.w	r3, r3, #32
 80095f2:	2b20      	cmp	r3, #32
 80095f4:	d0f0      	beq.n	80095d8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80095f6:	2300      	movs	r3, #0
}
 80095f8:	4618      	mov	r0, r3
 80095fa:	3714      	adds	r7, #20
 80095fc:	46bd      	mov	sp, r7
 80095fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009602:	4770      	bx	lr

08009604 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009604:	b480      	push	{r7}
 8009606:	b085      	sub	sp, #20
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800960c:	2300      	movs	r3, #0
 800960e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	3301      	adds	r3, #1
 8009614:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800961c:	d901      	bls.n	8009622 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800961e:	2303      	movs	r3, #3
 8009620:	e018      	b.n	8009654 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	691b      	ldr	r3, [r3, #16]
 8009626:	2b00      	cmp	r3, #0
 8009628:	daf2      	bge.n	8009610 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800962a:	2300      	movs	r3, #0
 800962c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	2210      	movs	r2, #16
 8009632:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	3301      	adds	r3, #1
 8009638:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009640:	d901      	bls.n	8009646 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009642:	2303      	movs	r3, #3
 8009644:	e006      	b.n	8009654 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	691b      	ldr	r3, [r3, #16]
 800964a:	f003 0310 	and.w	r3, r3, #16
 800964e:	2b10      	cmp	r3, #16
 8009650:	d0f0      	beq.n	8009634 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009652:	2300      	movs	r3, #0
}
 8009654:	4618      	mov	r0, r3
 8009656:	3714      	adds	r7, #20
 8009658:	46bd      	mov	sp, r7
 800965a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965e:	4770      	bx	lr

08009660 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009660:	b480      	push	{r7}
 8009662:	b089      	sub	sp, #36	@ 0x24
 8009664:	af00      	add	r7, sp, #0
 8009666:	60f8      	str	r0, [r7, #12]
 8009668:	60b9      	str	r1, [r7, #8]
 800966a:	4611      	mov	r1, r2
 800966c:	461a      	mov	r2, r3
 800966e:	460b      	mov	r3, r1
 8009670:	71fb      	strb	r3, [r7, #7]
 8009672:	4613      	mov	r3, r2
 8009674:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800967a:	68bb      	ldr	r3, [r7, #8]
 800967c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800967e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009682:	2b00      	cmp	r3, #0
 8009684:	d123      	bne.n	80096ce <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009686:	88bb      	ldrh	r3, [r7, #4]
 8009688:	3303      	adds	r3, #3
 800968a:	089b      	lsrs	r3, r3, #2
 800968c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800968e:	2300      	movs	r3, #0
 8009690:	61bb      	str	r3, [r7, #24]
 8009692:	e018      	b.n	80096c6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009694:	79fb      	ldrb	r3, [r7, #7]
 8009696:	031a      	lsls	r2, r3, #12
 8009698:	697b      	ldr	r3, [r7, #20]
 800969a:	4413      	add	r3, r2
 800969c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80096a0:	461a      	mov	r2, r3
 80096a2:	69fb      	ldr	r3, [r7, #28]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	6013      	str	r3, [r2, #0]
      pSrc++;
 80096a8:	69fb      	ldr	r3, [r7, #28]
 80096aa:	3301      	adds	r3, #1
 80096ac:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80096ae:	69fb      	ldr	r3, [r7, #28]
 80096b0:	3301      	adds	r3, #1
 80096b2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80096b4:	69fb      	ldr	r3, [r7, #28]
 80096b6:	3301      	adds	r3, #1
 80096b8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80096ba:	69fb      	ldr	r3, [r7, #28]
 80096bc:	3301      	adds	r3, #1
 80096be:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80096c0:	69bb      	ldr	r3, [r7, #24]
 80096c2:	3301      	adds	r3, #1
 80096c4:	61bb      	str	r3, [r7, #24]
 80096c6:	69ba      	ldr	r2, [r7, #24]
 80096c8:	693b      	ldr	r3, [r7, #16]
 80096ca:	429a      	cmp	r2, r3
 80096cc:	d3e2      	bcc.n	8009694 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80096ce:	2300      	movs	r3, #0
}
 80096d0:	4618      	mov	r0, r3
 80096d2:	3724      	adds	r7, #36	@ 0x24
 80096d4:	46bd      	mov	sp, r7
 80096d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096da:	4770      	bx	lr

080096dc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80096dc:	b480      	push	{r7}
 80096de:	b08b      	sub	sp, #44	@ 0x2c
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	60f8      	str	r0, [r7, #12]
 80096e4:	60b9      	str	r1, [r7, #8]
 80096e6:	4613      	mov	r3, r2
 80096e8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80096ee:	68bb      	ldr	r3, [r7, #8]
 80096f0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80096f2:	88fb      	ldrh	r3, [r7, #6]
 80096f4:	089b      	lsrs	r3, r3, #2
 80096f6:	b29b      	uxth	r3, r3
 80096f8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80096fa:	88fb      	ldrh	r3, [r7, #6]
 80096fc:	f003 0303 	and.w	r3, r3, #3
 8009700:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009702:	2300      	movs	r3, #0
 8009704:	623b      	str	r3, [r7, #32]
 8009706:	e014      	b.n	8009732 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009708:	69bb      	ldr	r3, [r7, #24]
 800970a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800970e:	681a      	ldr	r2, [r3, #0]
 8009710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009712:	601a      	str	r2, [r3, #0]
    pDest++;
 8009714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009716:	3301      	adds	r3, #1
 8009718:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800971a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800971c:	3301      	adds	r3, #1
 800971e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009722:	3301      	adds	r3, #1
 8009724:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009728:	3301      	adds	r3, #1
 800972a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800972c:	6a3b      	ldr	r3, [r7, #32]
 800972e:	3301      	adds	r3, #1
 8009730:	623b      	str	r3, [r7, #32]
 8009732:	6a3a      	ldr	r2, [r7, #32]
 8009734:	697b      	ldr	r3, [r7, #20]
 8009736:	429a      	cmp	r2, r3
 8009738:	d3e6      	bcc.n	8009708 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800973a:	8bfb      	ldrh	r3, [r7, #30]
 800973c:	2b00      	cmp	r3, #0
 800973e:	d01e      	beq.n	800977e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009740:	2300      	movs	r3, #0
 8009742:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009744:	69bb      	ldr	r3, [r7, #24]
 8009746:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800974a:	461a      	mov	r2, r3
 800974c:	f107 0310 	add.w	r3, r7, #16
 8009750:	6812      	ldr	r2, [r2, #0]
 8009752:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009754:	693a      	ldr	r2, [r7, #16]
 8009756:	6a3b      	ldr	r3, [r7, #32]
 8009758:	b2db      	uxtb	r3, r3
 800975a:	00db      	lsls	r3, r3, #3
 800975c:	fa22 f303 	lsr.w	r3, r2, r3
 8009760:	b2da      	uxtb	r2, r3
 8009762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009764:	701a      	strb	r2, [r3, #0]
      i++;
 8009766:	6a3b      	ldr	r3, [r7, #32]
 8009768:	3301      	adds	r3, #1
 800976a:	623b      	str	r3, [r7, #32]
      pDest++;
 800976c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800976e:	3301      	adds	r3, #1
 8009770:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8009772:	8bfb      	ldrh	r3, [r7, #30]
 8009774:	3b01      	subs	r3, #1
 8009776:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009778:	8bfb      	ldrh	r3, [r7, #30]
 800977a:	2b00      	cmp	r3, #0
 800977c:	d1ea      	bne.n	8009754 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800977e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009780:	4618      	mov	r0, r3
 8009782:	372c      	adds	r7, #44	@ 0x2c
 8009784:	46bd      	mov	sp, r7
 8009786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800978a:	4770      	bx	lr

0800978c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800978c:	b480      	push	{r7}
 800978e:	b085      	sub	sp, #20
 8009790:	af00      	add	r7, sp, #0
 8009792:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	695b      	ldr	r3, [r3, #20]
 8009798:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	699b      	ldr	r3, [r3, #24]
 800979e:	68fa      	ldr	r2, [r7, #12]
 80097a0:	4013      	ands	r3, r2
 80097a2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80097a4:	68fb      	ldr	r3, [r7, #12]
}
 80097a6:	4618      	mov	r0, r3
 80097a8:	3714      	adds	r7, #20
 80097aa:	46bd      	mov	sp, r7
 80097ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b0:	4770      	bx	lr

080097b2 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 80097b2:	b480      	push	{r7}
 80097b4:	b085      	sub	sp, #20
 80097b6:	af00      	add	r7, sp, #0
 80097b8:	6078      	str	r0, [r7, #4]
 80097ba:	460b      	mov	r3, r1
 80097bc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80097c2:	78fb      	ldrb	r3, [r7, #3]
 80097c4:	015a      	lsls	r2, r3, #5
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	4413      	add	r3, r2
 80097ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80097ce:	689b      	ldr	r3, [r3, #8]
 80097d0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80097d2:	78fb      	ldrb	r3, [r7, #3]
 80097d4:	015a      	lsls	r2, r3, #5
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	4413      	add	r3, r2
 80097da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80097de:	68db      	ldr	r3, [r3, #12]
 80097e0:	68ba      	ldr	r2, [r7, #8]
 80097e2:	4013      	ands	r3, r2
 80097e4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80097e6:	68bb      	ldr	r3, [r7, #8]
}
 80097e8:	4618      	mov	r0, r3
 80097ea:	3714      	adds	r7, #20
 80097ec:	46bd      	mov	sp, r7
 80097ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f2:	4770      	bx	lr

080097f4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80097f4:	b480      	push	{r7}
 80097f6:	b083      	sub	sp, #12
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	695b      	ldr	r3, [r3, #20]
 8009800:	f003 0301 	and.w	r3, r3, #1
}
 8009804:	4618      	mov	r0, r3
 8009806:	370c      	adds	r7, #12
 8009808:	46bd      	mov	sp, r7
 800980a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980e:	4770      	bx	lr

08009810 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009810:	b480      	push	{r7}
 8009812:	b085      	sub	sp, #20
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009818:	2300      	movs	r3, #0
 800981a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	3301      	adds	r3, #1
 8009820:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009828:	d901      	bls.n	800982e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800982a:	2303      	movs	r3, #3
 800982c:	e022      	b.n	8009874 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	691b      	ldr	r3, [r3, #16]
 8009832:	2b00      	cmp	r3, #0
 8009834:	daf2      	bge.n	800981c <USB_CoreReset+0xc>

  count = 10U;
 8009836:	230a      	movs	r3, #10
 8009838:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800983a:	e002      	b.n	8009842 <USB_CoreReset+0x32>
  {
    count--;
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	3b01      	subs	r3, #1
 8009840:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d1f9      	bne.n	800983c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	691b      	ldr	r3, [r3, #16]
 800984c:	f043 0201 	orr.w	r2, r3, #1
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	3301      	adds	r3, #1
 8009858:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009860:	d901      	bls.n	8009866 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8009862:	2303      	movs	r3, #3
 8009864:	e006      	b.n	8009874 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	691b      	ldr	r3, [r3, #16]
 800986a:	f003 0301 	and.w	r3, r3, #1
 800986e:	2b01      	cmp	r3, #1
 8009870:	d0f0      	beq.n	8009854 <USB_CoreReset+0x44>

  return HAL_OK;
 8009872:	2300      	movs	r3, #0
}
 8009874:	4618      	mov	r0, r3
 8009876:	3714      	adds	r7, #20
 8009878:	46bd      	mov	sp, r7
 800987a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800987e:	4770      	bx	lr

08009880 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009880:	b084      	sub	sp, #16
 8009882:	b580      	push	{r7, lr}
 8009884:	b086      	sub	sp, #24
 8009886:	af00      	add	r7, sp, #0
 8009888:	6078      	str	r0, [r7, #4]
 800988a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800988e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009892:	2300      	movs	r3, #0
 8009894:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80098a0:	461a      	mov	r2, r3
 80098a2:	2300      	movs	r3, #0
 80098a4:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098aa:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098b6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098c2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	68db      	ldr	r3, [r3, #12]
 80098ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d119      	bne.n	800990a <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80098d6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80098da:	2b01      	cmp	r3, #1
 80098dc:	d10a      	bne.n	80098f4 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	68fa      	ldr	r2, [r7, #12]
 80098e8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80098ec:	f043 0304 	orr.w	r3, r3, #4
 80098f0:	6013      	str	r3, [r2, #0]
 80098f2:	e014      	b.n	800991e <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	68fa      	ldr	r2, [r7, #12]
 80098fe:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009902:	f023 0304 	bic.w	r3, r3, #4
 8009906:	6013      	str	r3, [r2, #0]
 8009908:	e009      	b.n	800991e <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	68fa      	ldr	r2, [r7, #12]
 8009914:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009918:	f023 0304 	bic.w	r3, r3, #4
 800991c:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800991e:	2110      	movs	r1, #16
 8009920:	6878      	ldr	r0, [r7, #4]
 8009922:	f7ff fe3d 	bl	80095a0 <USB_FlushTxFifo>
 8009926:	4603      	mov	r3, r0
 8009928:	2b00      	cmp	r3, #0
 800992a:	d001      	beq.n	8009930 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 800992c:	2301      	movs	r3, #1
 800992e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009930:	6878      	ldr	r0, [r7, #4]
 8009932:	f7ff fe67 	bl	8009604 <USB_FlushRxFifo>
 8009936:	4603      	mov	r3, r0
 8009938:	2b00      	cmp	r3, #0
 800993a:	d001      	beq.n	8009940 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 800993c:	2301      	movs	r3, #1
 800993e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8009940:	2300      	movs	r3, #0
 8009942:	613b      	str	r3, [r7, #16]
 8009944:	e015      	b.n	8009972 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8009946:	693b      	ldr	r3, [r7, #16]
 8009948:	015a      	lsls	r2, r3, #5
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	4413      	add	r3, r2
 800994e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009952:	461a      	mov	r2, r3
 8009954:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009958:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800995a:	693b      	ldr	r3, [r7, #16]
 800995c:	015a      	lsls	r2, r3, #5
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	4413      	add	r3, r2
 8009962:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009966:	461a      	mov	r2, r3
 8009968:	2300      	movs	r3, #0
 800996a:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800996c:	693b      	ldr	r3, [r7, #16]
 800996e:	3301      	adds	r3, #1
 8009970:	613b      	str	r3, [r7, #16]
 8009972:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009976:	461a      	mov	r2, r3
 8009978:	693b      	ldr	r3, [r7, #16]
 800997a:	4293      	cmp	r3, r2
 800997c:	d3e3      	bcc.n	8009946 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	2200      	movs	r2, #0
 8009982:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800998a:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	4a18      	ldr	r2, [pc, #96]	@ (80099f0 <USB_HostInit+0x170>)
 8009990:	4293      	cmp	r3, r2
 8009992:	d10b      	bne.n	80099ac <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800999a:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	4a15      	ldr	r2, [pc, #84]	@ (80099f4 <USB_HostInit+0x174>)
 80099a0:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	4a14      	ldr	r2, [pc, #80]	@ (80099f8 <USB_HostInit+0x178>)
 80099a6:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 80099aa:	e009      	b.n	80099c0 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	2280      	movs	r2, #128	@ 0x80
 80099b0:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	4a11      	ldr	r2, [pc, #68]	@ (80099fc <USB_HostInit+0x17c>)
 80099b6:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	4a11      	ldr	r2, [pc, #68]	@ (8009a00 <USB_HostInit+0x180>)
 80099bc:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80099c0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d105      	bne.n	80099d4 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	699b      	ldr	r3, [r3, #24]
 80099cc:	f043 0210 	orr.w	r2, r3, #16
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	699a      	ldr	r2, [r3, #24]
 80099d8:	4b0a      	ldr	r3, [pc, #40]	@ (8009a04 <USB_HostInit+0x184>)
 80099da:	4313      	orrs	r3, r2
 80099dc:	687a      	ldr	r2, [r7, #4]
 80099de:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80099e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80099e2:	4618      	mov	r0, r3
 80099e4:	3718      	adds	r7, #24
 80099e6:	46bd      	mov	sp, r7
 80099e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80099ec:	b004      	add	sp, #16
 80099ee:	4770      	bx	lr
 80099f0:	40040000 	.word	0x40040000
 80099f4:	01000200 	.word	0x01000200
 80099f8:	00e00300 	.word	0x00e00300
 80099fc:	00600080 	.word	0x00600080
 8009a00:	004000e0 	.word	0x004000e0
 8009a04:	a3200008 	.word	0xa3200008

08009a08 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8009a08:	b480      	push	{r7}
 8009a0a:	b085      	sub	sp, #20
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	6078      	str	r0, [r7, #4]
 8009a10:	460b      	mov	r3, r1
 8009a12:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	68fa      	ldr	r2, [r7, #12]
 8009a22:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009a26:	f023 0303 	bic.w	r3, r3, #3
 8009a2a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009a32:	681a      	ldr	r2, [r3, #0]
 8009a34:	78fb      	ldrb	r3, [r7, #3]
 8009a36:	f003 0303 	and.w	r3, r3, #3
 8009a3a:	68f9      	ldr	r1, [r7, #12]
 8009a3c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8009a40:	4313      	orrs	r3, r2
 8009a42:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8009a44:	78fb      	ldrb	r3, [r7, #3]
 8009a46:	2b01      	cmp	r3, #1
 8009a48:	d107      	bne.n	8009a5a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009a50:	461a      	mov	r2, r3
 8009a52:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8009a56:	6053      	str	r3, [r2, #4]
 8009a58:	e00c      	b.n	8009a74 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8009a5a:	78fb      	ldrb	r3, [r7, #3]
 8009a5c:	2b02      	cmp	r3, #2
 8009a5e:	d107      	bne.n	8009a70 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009a66:	461a      	mov	r2, r3
 8009a68:	f241 7370 	movw	r3, #6000	@ 0x1770
 8009a6c:	6053      	str	r3, [r2, #4]
 8009a6e:	e001      	b.n	8009a74 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8009a70:	2301      	movs	r3, #1
 8009a72:	e000      	b.n	8009a76 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8009a74:	2300      	movs	r3, #0
}
 8009a76:	4618      	mov	r0, r3
 8009a78:	3714      	adds	r7, #20
 8009a7a:	46bd      	mov	sp, r7
 8009a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a80:	4770      	bx	lr

08009a82 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8009a82:	b580      	push	{r7, lr}
 8009a84:	b084      	sub	sp, #16
 8009a86:	af00      	add	r7, sp, #0
 8009a88:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8009a8e:	2300      	movs	r3, #0
 8009a90:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8009a9c:	68bb      	ldr	r3, [r7, #8]
 8009a9e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8009aa2:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8009aa4:	68bb      	ldr	r3, [r7, #8]
 8009aa6:	68fa      	ldr	r2, [r7, #12]
 8009aa8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8009aac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009ab0:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8009ab2:	2064      	movs	r0, #100	@ 0x64
 8009ab4:	f7f8 fe62 	bl	800277c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8009ab8:	68bb      	ldr	r3, [r7, #8]
 8009aba:	68fa      	ldr	r2, [r7, #12]
 8009abc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8009ac0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009ac4:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8009ac6:	200a      	movs	r0, #10
 8009ac8:	f7f8 fe58 	bl	800277c <HAL_Delay>

  return HAL_OK;
 8009acc:	2300      	movs	r3, #0
}
 8009ace:	4618      	mov	r0, r3
 8009ad0:	3710      	adds	r7, #16
 8009ad2:	46bd      	mov	sp, r7
 8009ad4:	bd80      	pop	{r7, pc}

08009ad6 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8009ad6:	b480      	push	{r7}
 8009ad8:	b085      	sub	sp, #20
 8009ada:	af00      	add	r7, sp, #0
 8009adc:	6078      	str	r0, [r7, #4]
 8009ade:	460b      	mov	r3, r1
 8009ae0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8009ae6:	2300      	movs	r3, #0
 8009ae8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8009af4:	68bb      	ldr	r3, [r7, #8]
 8009af6:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8009afa:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8009afc:	68bb      	ldr	r3, [r7, #8]
 8009afe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d109      	bne.n	8009b1a <USB_DriveVbus+0x44>
 8009b06:	78fb      	ldrb	r3, [r7, #3]
 8009b08:	2b01      	cmp	r3, #1
 8009b0a:	d106      	bne.n	8009b1a <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8009b0c:	68bb      	ldr	r3, [r7, #8]
 8009b0e:	68fa      	ldr	r2, [r7, #12]
 8009b10:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8009b14:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8009b18:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8009b1a:	68bb      	ldr	r3, [r7, #8]
 8009b1c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009b20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009b24:	d109      	bne.n	8009b3a <USB_DriveVbus+0x64>
 8009b26:	78fb      	ldrb	r3, [r7, #3]
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d106      	bne.n	8009b3a <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8009b2c:	68bb      	ldr	r3, [r7, #8]
 8009b2e:	68fa      	ldr	r2, [r7, #12]
 8009b30:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8009b34:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009b38:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8009b3a:	2300      	movs	r3, #0
}
 8009b3c:	4618      	mov	r0, r3
 8009b3e:	3714      	adds	r7, #20
 8009b40:	46bd      	mov	sp, r7
 8009b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b46:	4770      	bx	lr

08009b48 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8009b48:	b480      	push	{r7}
 8009b4a:	b085      	sub	sp, #20
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8009b54:	2300      	movs	r3, #0
 8009b56:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8009b62:	68bb      	ldr	r3, [r7, #8]
 8009b64:	0c5b      	lsrs	r3, r3, #17
 8009b66:	f003 0303 	and.w	r3, r3, #3
}
 8009b6a:	4618      	mov	r0, r3
 8009b6c:	3714      	adds	r7, #20
 8009b6e:	46bd      	mov	sp, r7
 8009b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b74:	4770      	bx	lr

08009b76 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8009b76:	b480      	push	{r7}
 8009b78:	b085      	sub	sp, #20
 8009b7a:	af00      	add	r7, sp, #0
 8009b7c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009b88:	689b      	ldr	r3, [r3, #8]
 8009b8a:	b29b      	uxth	r3, r3
}
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	3714      	adds	r7, #20
 8009b90:	46bd      	mov	sp, r7
 8009b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b96:	4770      	bx	lr

08009b98 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8009b98:	b580      	push	{r7, lr}
 8009b9a:	b088      	sub	sp, #32
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	6078      	str	r0, [r7, #4]
 8009ba0:	4608      	mov	r0, r1
 8009ba2:	4611      	mov	r1, r2
 8009ba4:	461a      	mov	r2, r3
 8009ba6:	4603      	mov	r3, r0
 8009ba8:	70fb      	strb	r3, [r7, #3]
 8009baa:	460b      	mov	r3, r1
 8009bac:	70bb      	strb	r3, [r7, #2]
 8009bae:	4613      	mov	r3, r2
 8009bb0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8009bba:	78fb      	ldrb	r3, [r7, #3]
 8009bbc:	015a      	lsls	r2, r3, #5
 8009bbe:	693b      	ldr	r3, [r7, #16]
 8009bc0:	4413      	add	r3, r2
 8009bc2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009bc6:	461a      	mov	r2, r3
 8009bc8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009bcc:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8009bce:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009bd2:	2b03      	cmp	r3, #3
 8009bd4:	d87c      	bhi.n	8009cd0 <USB_HC_Init+0x138>
 8009bd6:	a201      	add	r2, pc, #4	@ (adr r2, 8009bdc <USB_HC_Init+0x44>)
 8009bd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bdc:	08009bed 	.word	0x08009bed
 8009be0:	08009c93 	.word	0x08009c93
 8009be4:	08009bed 	.word	0x08009bed
 8009be8:	08009c55 	.word	0x08009c55
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009bec:	78fb      	ldrb	r3, [r7, #3]
 8009bee:	015a      	lsls	r2, r3, #5
 8009bf0:	693b      	ldr	r3, [r7, #16]
 8009bf2:	4413      	add	r3, r2
 8009bf4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009bf8:	461a      	mov	r2, r3
 8009bfa:	f240 439d 	movw	r3, #1181	@ 0x49d
 8009bfe:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8009c00:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	da10      	bge.n	8009c2a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8009c08:	78fb      	ldrb	r3, [r7, #3]
 8009c0a:	015a      	lsls	r2, r3, #5
 8009c0c:	693b      	ldr	r3, [r7, #16]
 8009c0e:	4413      	add	r3, r2
 8009c10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009c14:	68db      	ldr	r3, [r3, #12]
 8009c16:	78fa      	ldrb	r2, [r7, #3]
 8009c18:	0151      	lsls	r1, r2, #5
 8009c1a:	693a      	ldr	r2, [r7, #16]
 8009c1c:	440a      	add	r2, r1
 8009c1e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009c22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009c26:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8009c28:	e055      	b.n	8009cd6 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	4a6f      	ldr	r2, [pc, #444]	@ (8009dec <USB_HC_Init+0x254>)
 8009c2e:	4293      	cmp	r3, r2
 8009c30:	d151      	bne.n	8009cd6 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8009c32:	78fb      	ldrb	r3, [r7, #3]
 8009c34:	015a      	lsls	r2, r3, #5
 8009c36:	693b      	ldr	r3, [r7, #16]
 8009c38:	4413      	add	r3, r2
 8009c3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009c3e:	68db      	ldr	r3, [r3, #12]
 8009c40:	78fa      	ldrb	r2, [r7, #3]
 8009c42:	0151      	lsls	r1, r2, #5
 8009c44:	693a      	ldr	r2, [r7, #16]
 8009c46:	440a      	add	r2, r1
 8009c48:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009c4c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8009c50:	60d3      	str	r3, [r2, #12]
      break;
 8009c52:	e040      	b.n	8009cd6 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009c54:	78fb      	ldrb	r3, [r7, #3]
 8009c56:	015a      	lsls	r2, r3, #5
 8009c58:	693b      	ldr	r3, [r7, #16]
 8009c5a:	4413      	add	r3, r2
 8009c5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009c60:	461a      	mov	r2, r3
 8009c62:	f240 639d 	movw	r3, #1693	@ 0x69d
 8009c66:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8009c68:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	da34      	bge.n	8009cda <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8009c70:	78fb      	ldrb	r3, [r7, #3]
 8009c72:	015a      	lsls	r2, r3, #5
 8009c74:	693b      	ldr	r3, [r7, #16]
 8009c76:	4413      	add	r3, r2
 8009c78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009c7c:	68db      	ldr	r3, [r3, #12]
 8009c7e:	78fa      	ldrb	r2, [r7, #3]
 8009c80:	0151      	lsls	r1, r2, #5
 8009c82:	693a      	ldr	r2, [r7, #16]
 8009c84:	440a      	add	r2, r1
 8009c86:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009c8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009c8e:	60d3      	str	r3, [r2, #12]
      }

      break;
 8009c90:	e023      	b.n	8009cda <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009c92:	78fb      	ldrb	r3, [r7, #3]
 8009c94:	015a      	lsls	r2, r3, #5
 8009c96:	693b      	ldr	r3, [r7, #16]
 8009c98:	4413      	add	r3, r2
 8009c9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009c9e:	461a      	mov	r2, r3
 8009ca0:	f240 2325 	movw	r3, #549	@ 0x225
 8009ca4:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8009ca6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	da17      	bge.n	8009cde <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8009cae:	78fb      	ldrb	r3, [r7, #3]
 8009cb0:	015a      	lsls	r2, r3, #5
 8009cb2:	693b      	ldr	r3, [r7, #16]
 8009cb4:	4413      	add	r3, r2
 8009cb6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009cba:	68db      	ldr	r3, [r3, #12]
 8009cbc:	78fa      	ldrb	r2, [r7, #3]
 8009cbe:	0151      	lsls	r1, r2, #5
 8009cc0:	693a      	ldr	r2, [r7, #16]
 8009cc2:	440a      	add	r2, r1
 8009cc4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009cc8:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8009ccc:	60d3      	str	r3, [r2, #12]
      }
      break;
 8009cce:	e006      	b.n	8009cde <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8009cd0:	2301      	movs	r3, #1
 8009cd2:	77fb      	strb	r3, [r7, #31]
      break;
 8009cd4:	e004      	b.n	8009ce0 <USB_HC_Init+0x148>
      break;
 8009cd6:	bf00      	nop
 8009cd8:	e002      	b.n	8009ce0 <USB_HC_Init+0x148>
      break;
 8009cda:	bf00      	nop
 8009cdc:	e000      	b.n	8009ce0 <USB_HC_Init+0x148>
      break;
 8009cde:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8009ce0:	78fb      	ldrb	r3, [r7, #3]
 8009ce2:	015a      	lsls	r2, r3, #5
 8009ce4:	693b      	ldr	r3, [r7, #16]
 8009ce6:	4413      	add	r3, r2
 8009ce8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009cec:	461a      	mov	r2, r3
 8009cee:	2300      	movs	r3, #0
 8009cf0:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8009cf2:	78fb      	ldrb	r3, [r7, #3]
 8009cf4:	015a      	lsls	r2, r3, #5
 8009cf6:	693b      	ldr	r3, [r7, #16]
 8009cf8:	4413      	add	r3, r2
 8009cfa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009cfe:	68db      	ldr	r3, [r3, #12]
 8009d00:	78fa      	ldrb	r2, [r7, #3]
 8009d02:	0151      	lsls	r1, r2, #5
 8009d04:	693a      	ldr	r2, [r7, #16]
 8009d06:	440a      	add	r2, r1
 8009d08:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009d0c:	f043 0302 	orr.w	r3, r3, #2
 8009d10:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8009d12:	693b      	ldr	r3, [r7, #16]
 8009d14:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009d18:	699a      	ldr	r2, [r3, #24]
 8009d1a:	78fb      	ldrb	r3, [r7, #3]
 8009d1c:	f003 030f 	and.w	r3, r3, #15
 8009d20:	2101      	movs	r1, #1
 8009d22:	fa01 f303 	lsl.w	r3, r1, r3
 8009d26:	6939      	ldr	r1, [r7, #16]
 8009d28:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8009d2c:	4313      	orrs	r3, r2
 8009d2e:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	699b      	ldr	r3, [r3, #24]
 8009d34:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8009d3c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	da03      	bge.n	8009d4c <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8009d44:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009d48:	61bb      	str	r3, [r7, #24]
 8009d4a:	e001      	b.n	8009d50 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8009d4c:	2300      	movs	r3, #0
 8009d4e:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8009d50:	6878      	ldr	r0, [r7, #4]
 8009d52:	f7ff fef9 	bl	8009b48 <USB_GetHostSpeed>
 8009d56:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8009d58:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009d5c:	2b02      	cmp	r3, #2
 8009d5e:	d106      	bne.n	8009d6e <USB_HC_Init+0x1d6>
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	2b02      	cmp	r3, #2
 8009d64:	d003      	beq.n	8009d6e <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8009d66:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8009d6a:	617b      	str	r3, [r7, #20]
 8009d6c:	e001      	b.n	8009d72 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8009d6e:	2300      	movs	r3, #0
 8009d70:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009d72:	787b      	ldrb	r3, [r7, #1]
 8009d74:	059b      	lsls	r3, r3, #22
 8009d76:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8009d7a:	78bb      	ldrb	r3, [r7, #2]
 8009d7c:	02db      	lsls	r3, r3, #11
 8009d7e:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009d82:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8009d84:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009d88:	049b      	lsls	r3, r3, #18
 8009d8a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8009d8e:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8009d90:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8009d92:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8009d96:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8009d98:	69bb      	ldr	r3, [r7, #24]
 8009d9a:	431a      	orrs	r2, r3
 8009d9c:	697b      	ldr	r3, [r7, #20]
 8009d9e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009da0:	78fa      	ldrb	r2, [r7, #3]
 8009da2:	0151      	lsls	r1, r2, #5
 8009da4:	693a      	ldr	r2, [r7, #16]
 8009da6:	440a      	add	r2, r1
 8009da8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8009dac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009db0:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8009db2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009db6:	2b03      	cmp	r3, #3
 8009db8:	d003      	beq.n	8009dc2 <USB_HC_Init+0x22a>
 8009dba:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009dbe:	2b01      	cmp	r3, #1
 8009dc0:	d10f      	bne.n	8009de2 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8009dc2:	78fb      	ldrb	r3, [r7, #3]
 8009dc4:	015a      	lsls	r2, r3, #5
 8009dc6:	693b      	ldr	r3, [r7, #16]
 8009dc8:	4413      	add	r3, r2
 8009dca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	78fa      	ldrb	r2, [r7, #3]
 8009dd2:	0151      	lsls	r1, r2, #5
 8009dd4:	693a      	ldr	r2, [r7, #16]
 8009dd6:	440a      	add	r2, r1
 8009dd8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009ddc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009de0:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8009de2:	7ffb      	ldrb	r3, [r7, #31]
}
 8009de4:	4618      	mov	r0, r3
 8009de6:	3720      	adds	r7, #32
 8009de8:	46bd      	mov	sp, r7
 8009dea:	bd80      	pop	{r7, pc}
 8009dec:	40040000 	.word	0x40040000

08009df0 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	b08c      	sub	sp, #48	@ 0x30
 8009df4:	af02      	add	r7, sp, #8
 8009df6:	60f8      	str	r0, [r7, #12]
 8009df8:	60b9      	str	r1, [r7, #8]
 8009dfa:	4613      	mov	r3, r2
 8009dfc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8009e02:	68bb      	ldr	r3, [r7, #8]
 8009e04:	785b      	ldrb	r3, [r3, #1]
 8009e06:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8009e08:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009e0c:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	4a5d      	ldr	r2, [pc, #372]	@ (8009f88 <USB_HC_StartXfer+0x198>)
 8009e12:	4293      	cmp	r3, r2
 8009e14:	d12f      	bne.n	8009e76 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8009e16:	79fb      	ldrb	r3, [r7, #7]
 8009e18:	2b01      	cmp	r3, #1
 8009e1a:	d11c      	bne.n	8009e56 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8009e1c:	68bb      	ldr	r3, [r7, #8]
 8009e1e:	7c9b      	ldrb	r3, [r3, #18]
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d003      	beq.n	8009e2c <USB_HC_StartXfer+0x3c>
 8009e24:	68bb      	ldr	r3, [r7, #8]
 8009e26:	7c9b      	ldrb	r3, [r3, #18]
 8009e28:	2b02      	cmp	r3, #2
 8009e2a:	d124      	bne.n	8009e76 <USB_HC_StartXfer+0x86>
 8009e2c:	68bb      	ldr	r3, [r7, #8]
 8009e2e:	799b      	ldrb	r3, [r3, #6]
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d120      	bne.n	8009e76 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8009e34:	69fb      	ldr	r3, [r7, #28]
 8009e36:	015a      	lsls	r2, r3, #5
 8009e38:	6a3b      	ldr	r3, [r7, #32]
 8009e3a:	4413      	add	r3, r2
 8009e3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009e40:	68db      	ldr	r3, [r3, #12]
 8009e42:	69fa      	ldr	r2, [r7, #28]
 8009e44:	0151      	lsls	r1, r2, #5
 8009e46:	6a3a      	ldr	r2, [r7, #32]
 8009e48:	440a      	add	r2, r1
 8009e4a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009e4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009e52:	60d3      	str	r3, [r2, #12]
 8009e54:	e00f      	b.n	8009e76 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8009e56:	68bb      	ldr	r3, [r7, #8]
 8009e58:	791b      	ldrb	r3, [r3, #4]
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d10b      	bne.n	8009e76 <USB_HC_StartXfer+0x86>
 8009e5e:	68bb      	ldr	r3, [r7, #8]
 8009e60:	795b      	ldrb	r3, [r3, #5]
 8009e62:	2b01      	cmp	r3, #1
 8009e64:	d107      	bne.n	8009e76 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8009e66:	68bb      	ldr	r3, [r7, #8]
 8009e68:	785b      	ldrb	r3, [r3, #1]
 8009e6a:	4619      	mov	r1, r3
 8009e6c:	68f8      	ldr	r0, [r7, #12]
 8009e6e:	f000 fb6b 	bl	800a548 <USB_DoPing>
        return HAL_OK;
 8009e72:	2300      	movs	r3, #0
 8009e74:	e232      	b.n	800a2dc <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8009e76:	68bb      	ldr	r3, [r7, #8]
 8009e78:	799b      	ldrb	r3, [r3, #6]
 8009e7a:	2b01      	cmp	r3, #1
 8009e7c:	d158      	bne.n	8009f30 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8009e7e:	2301      	movs	r3, #1
 8009e80:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8009e82:	68bb      	ldr	r3, [r7, #8]
 8009e84:	78db      	ldrb	r3, [r3, #3]
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d007      	beq.n	8009e9a <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8009e8a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009e8c:	68ba      	ldr	r2, [r7, #8]
 8009e8e:	8a92      	ldrh	r2, [r2, #20]
 8009e90:	fb03 f202 	mul.w	r2, r3, r2
 8009e94:	68bb      	ldr	r3, [r7, #8]
 8009e96:	61da      	str	r2, [r3, #28]
 8009e98:	e07c      	b.n	8009f94 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8009e9a:	68bb      	ldr	r3, [r7, #8]
 8009e9c:	7c9b      	ldrb	r3, [r3, #18]
 8009e9e:	2b01      	cmp	r3, #1
 8009ea0:	d130      	bne.n	8009f04 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8009ea2:	68bb      	ldr	r3, [r7, #8]
 8009ea4:	6a1b      	ldr	r3, [r3, #32]
 8009ea6:	2bbc      	cmp	r3, #188	@ 0xbc
 8009ea8:	d918      	bls.n	8009edc <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8009eaa:	68bb      	ldr	r3, [r7, #8]
 8009eac:	8a9b      	ldrh	r3, [r3, #20]
 8009eae:	461a      	mov	r2, r3
 8009eb0:	68bb      	ldr	r3, [r7, #8]
 8009eb2:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8009eb4:	68bb      	ldr	r3, [r7, #8]
 8009eb6:	69da      	ldr	r2, [r3, #28]
 8009eb8:	68bb      	ldr	r3, [r7, #8]
 8009eba:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8009ebc:	68bb      	ldr	r3, [r7, #8]
 8009ebe:	68db      	ldr	r3, [r3, #12]
 8009ec0:	2b01      	cmp	r3, #1
 8009ec2:	d003      	beq.n	8009ecc <USB_HC_StartXfer+0xdc>
 8009ec4:	68bb      	ldr	r3, [r7, #8]
 8009ec6:	68db      	ldr	r3, [r3, #12]
 8009ec8:	2b02      	cmp	r3, #2
 8009eca:	d103      	bne.n	8009ed4 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8009ecc:	68bb      	ldr	r3, [r7, #8]
 8009ece:	2202      	movs	r2, #2
 8009ed0:	60da      	str	r2, [r3, #12]
 8009ed2:	e05f      	b.n	8009f94 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8009ed4:	68bb      	ldr	r3, [r7, #8]
 8009ed6:	2201      	movs	r2, #1
 8009ed8:	60da      	str	r2, [r3, #12]
 8009eda:	e05b      	b.n	8009f94 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8009edc:	68bb      	ldr	r3, [r7, #8]
 8009ede:	6a1a      	ldr	r2, [r3, #32]
 8009ee0:	68bb      	ldr	r3, [r7, #8]
 8009ee2:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8009ee4:	68bb      	ldr	r3, [r7, #8]
 8009ee6:	68db      	ldr	r3, [r3, #12]
 8009ee8:	2b01      	cmp	r3, #1
 8009eea:	d007      	beq.n	8009efc <USB_HC_StartXfer+0x10c>
 8009eec:	68bb      	ldr	r3, [r7, #8]
 8009eee:	68db      	ldr	r3, [r3, #12]
 8009ef0:	2b02      	cmp	r3, #2
 8009ef2:	d003      	beq.n	8009efc <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8009ef4:	68bb      	ldr	r3, [r7, #8]
 8009ef6:	2204      	movs	r2, #4
 8009ef8:	60da      	str	r2, [r3, #12]
 8009efa:	e04b      	b.n	8009f94 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8009efc:	68bb      	ldr	r3, [r7, #8]
 8009efe:	2203      	movs	r2, #3
 8009f00:	60da      	str	r2, [r3, #12]
 8009f02:	e047      	b.n	8009f94 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8009f04:	79fb      	ldrb	r3, [r7, #7]
 8009f06:	2b01      	cmp	r3, #1
 8009f08:	d10d      	bne.n	8009f26 <USB_HC_StartXfer+0x136>
 8009f0a:	68bb      	ldr	r3, [r7, #8]
 8009f0c:	6a1b      	ldr	r3, [r3, #32]
 8009f0e:	68ba      	ldr	r2, [r7, #8]
 8009f10:	8a92      	ldrh	r2, [r2, #20]
 8009f12:	4293      	cmp	r3, r2
 8009f14:	d907      	bls.n	8009f26 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8009f16:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009f18:	68ba      	ldr	r2, [r7, #8]
 8009f1a:	8a92      	ldrh	r2, [r2, #20]
 8009f1c:	fb03 f202 	mul.w	r2, r3, r2
 8009f20:	68bb      	ldr	r3, [r7, #8]
 8009f22:	61da      	str	r2, [r3, #28]
 8009f24:	e036      	b.n	8009f94 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8009f26:	68bb      	ldr	r3, [r7, #8]
 8009f28:	6a1a      	ldr	r2, [r3, #32]
 8009f2a:	68bb      	ldr	r3, [r7, #8]
 8009f2c:	61da      	str	r2, [r3, #28]
 8009f2e:	e031      	b.n	8009f94 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8009f30:	68bb      	ldr	r3, [r7, #8]
 8009f32:	6a1b      	ldr	r3, [r3, #32]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d018      	beq.n	8009f6a <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8009f38:	68bb      	ldr	r3, [r7, #8]
 8009f3a:	6a1b      	ldr	r3, [r3, #32]
 8009f3c:	68ba      	ldr	r2, [r7, #8]
 8009f3e:	8a92      	ldrh	r2, [r2, #20]
 8009f40:	4413      	add	r3, r2
 8009f42:	3b01      	subs	r3, #1
 8009f44:	68ba      	ldr	r2, [r7, #8]
 8009f46:	8a92      	ldrh	r2, [r2, #20]
 8009f48:	fbb3 f3f2 	udiv	r3, r3, r2
 8009f4c:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8009f4e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8009f50:	8b7b      	ldrh	r3, [r7, #26]
 8009f52:	429a      	cmp	r2, r3
 8009f54:	d90b      	bls.n	8009f6e <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8009f56:	8b7b      	ldrh	r3, [r7, #26]
 8009f58:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8009f5a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009f5c:	68ba      	ldr	r2, [r7, #8]
 8009f5e:	8a92      	ldrh	r2, [r2, #20]
 8009f60:	fb03 f202 	mul.w	r2, r3, r2
 8009f64:	68bb      	ldr	r3, [r7, #8]
 8009f66:	61da      	str	r2, [r3, #28]
 8009f68:	e001      	b.n	8009f6e <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8009f6a:	2301      	movs	r3, #1
 8009f6c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8009f6e:	68bb      	ldr	r3, [r7, #8]
 8009f70:	78db      	ldrb	r3, [r3, #3]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d00a      	beq.n	8009f8c <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8009f76:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009f78:	68ba      	ldr	r2, [r7, #8]
 8009f7a:	8a92      	ldrh	r2, [r2, #20]
 8009f7c:	fb03 f202 	mul.w	r2, r3, r2
 8009f80:	68bb      	ldr	r3, [r7, #8]
 8009f82:	61da      	str	r2, [r3, #28]
 8009f84:	e006      	b.n	8009f94 <USB_HC_StartXfer+0x1a4>
 8009f86:	bf00      	nop
 8009f88:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8009f8c:	68bb      	ldr	r3, [r7, #8]
 8009f8e:	6a1a      	ldr	r2, [r3, #32]
 8009f90:	68bb      	ldr	r3, [r7, #8]
 8009f92:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009f94:	68bb      	ldr	r3, [r7, #8]
 8009f96:	69db      	ldr	r3, [r3, #28]
 8009f98:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009f9c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009f9e:	04d9      	lsls	r1, r3, #19
 8009fa0:	4ba3      	ldr	r3, [pc, #652]	@ (800a230 <USB_HC_StartXfer+0x440>)
 8009fa2:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009fa4:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8009fa6:	68bb      	ldr	r3, [r7, #8]
 8009fa8:	7d9b      	ldrb	r3, [r3, #22]
 8009faa:	075b      	lsls	r3, r3, #29
 8009fac:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009fb0:	69f9      	ldr	r1, [r7, #28]
 8009fb2:	0148      	lsls	r0, r1, #5
 8009fb4:	6a39      	ldr	r1, [r7, #32]
 8009fb6:	4401      	add	r1, r0
 8009fb8:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009fbc:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009fbe:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8009fc0:	79fb      	ldrb	r3, [r7, #7]
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d009      	beq.n	8009fda <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8009fc6:	68bb      	ldr	r3, [r7, #8]
 8009fc8:	6999      	ldr	r1, [r3, #24]
 8009fca:	69fb      	ldr	r3, [r7, #28]
 8009fcc:	015a      	lsls	r2, r3, #5
 8009fce:	6a3b      	ldr	r3, [r7, #32]
 8009fd0:	4413      	add	r3, r2
 8009fd2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009fd6:	460a      	mov	r2, r1
 8009fd8:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8009fda:	6a3b      	ldr	r3, [r7, #32]
 8009fdc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009fe0:	689b      	ldr	r3, [r3, #8]
 8009fe2:	f003 0301 	and.w	r3, r3, #1
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	bf0c      	ite	eq
 8009fea:	2301      	moveq	r3, #1
 8009fec:	2300      	movne	r3, #0
 8009fee:	b2db      	uxtb	r3, r3
 8009ff0:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8009ff2:	69fb      	ldr	r3, [r7, #28]
 8009ff4:	015a      	lsls	r2, r3, #5
 8009ff6:	6a3b      	ldr	r3, [r7, #32]
 8009ff8:	4413      	add	r3, r2
 8009ffa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	69fa      	ldr	r2, [r7, #28]
 800a002:	0151      	lsls	r1, r2, #5
 800a004:	6a3a      	ldr	r2, [r7, #32]
 800a006:	440a      	add	r2, r1
 800a008:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a00c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a010:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800a012:	69fb      	ldr	r3, [r7, #28]
 800a014:	015a      	lsls	r2, r3, #5
 800a016:	6a3b      	ldr	r3, [r7, #32]
 800a018:	4413      	add	r3, r2
 800a01a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a01e:	681a      	ldr	r2, [r3, #0]
 800a020:	7e7b      	ldrb	r3, [r7, #25]
 800a022:	075b      	lsls	r3, r3, #29
 800a024:	69f9      	ldr	r1, [r7, #28]
 800a026:	0148      	lsls	r0, r1, #5
 800a028:	6a39      	ldr	r1, [r7, #32]
 800a02a:	4401      	add	r1, r0
 800a02c:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 800a030:	4313      	orrs	r3, r2
 800a032:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 800a034:	68bb      	ldr	r3, [r7, #8]
 800a036:	799b      	ldrb	r3, [r3, #6]
 800a038:	2b01      	cmp	r3, #1
 800a03a:	f040 80c3 	bne.w	800a1c4 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800a03e:	68bb      	ldr	r3, [r7, #8]
 800a040:	7c5b      	ldrb	r3, [r3, #17]
 800a042:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800a044:	68ba      	ldr	r2, [r7, #8]
 800a046:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800a048:	4313      	orrs	r3, r2
 800a04a:	69fa      	ldr	r2, [r7, #28]
 800a04c:	0151      	lsls	r1, r2, #5
 800a04e:	6a3a      	ldr	r2, [r7, #32]
 800a050:	440a      	add	r2, r1
 800a052:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800a056:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800a05a:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 800a05c:	69fb      	ldr	r3, [r7, #28]
 800a05e:	015a      	lsls	r2, r3, #5
 800a060:	6a3b      	ldr	r3, [r7, #32]
 800a062:	4413      	add	r3, r2
 800a064:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a068:	68db      	ldr	r3, [r3, #12]
 800a06a:	69fa      	ldr	r2, [r7, #28]
 800a06c:	0151      	lsls	r1, r2, #5
 800a06e:	6a3a      	ldr	r2, [r7, #32]
 800a070:	440a      	add	r2, r1
 800a072:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a076:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800a07a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 800a07c:	68bb      	ldr	r3, [r7, #8]
 800a07e:	79db      	ldrb	r3, [r3, #7]
 800a080:	2b01      	cmp	r3, #1
 800a082:	d123      	bne.n	800a0cc <USB_HC_StartXfer+0x2dc>
 800a084:	68bb      	ldr	r3, [r7, #8]
 800a086:	78db      	ldrb	r3, [r3, #3]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d11f      	bne.n	800a0cc <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800a08c:	69fb      	ldr	r3, [r7, #28]
 800a08e:	015a      	lsls	r2, r3, #5
 800a090:	6a3b      	ldr	r3, [r7, #32]
 800a092:	4413      	add	r3, r2
 800a094:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a098:	685b      	ldr	r3, [r3, #4]
 800a09a:	69fa      	ldr	r2, [r7, #28]
 800a09c:	0151      	lsls	r1, r2, #5
 800a09e:	6a3a      	ldr	r2, [r7, #32]
 800a0a0:	440a      	add	r2, r1
 800a0a2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a0a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a0aa:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800a0ac:	69fb      	ldr	r3, [r7, #28]
 800a0ae:	015a      	lsls	r2, r3, #5
 800a0b0:	6a3b      	ldr	r3, [r7, #32]
 800a0b2:	4413      	add	r3, r2
 800a0b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a0b8:	68db      	ldr	r3, [r3, #12]
 800a0ba:	69fa      	ldr	r2, [r7, #28]
 800a0bc:	0151      	lsls	r1, r2, #5
 800a0be:	6a3a      	ldr	r2, [r7, #32]
 800a0c0:	440a      	add	r2, r1
 800a0c2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a0c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a0ca:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800a0cc:	68bb      	ldr	r3, [r7, #8]
 800a0ce:	7c9b      	ldrb	r3, [r3, #18]
 800a0d0:	2b01      	cmp	r3, #1
 800a0d2:	d003      	beq.n	800a0dc <USB_HC_StartXfer+0x2ec>
 800a0d4:	68bb      	ldr	r3, [r7, #8]
 800a0d6:	7c9b      	ldrb	r3, [r3, #18]
 800a0d8:	2b03      	cmp	r3, #3
 800a0da:	d117      	bne.n	800a10c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800a0dc:	68bb      	ldr	r3, [r7, #8]
 800a0de:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800a0e0:	2b01      	cmp	r3, #1
 800a0e2:	d113      	bne.n	800a10c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800a0e4:	68bb      	ldr	r3, [r7, #8]
 800a0e6:	78db      	ldrb	r3, [r3, #3]
 800a0e8:	2b01      	cmp	r3, #1
 800a0ea:	d10f      	bne.n	800a10c <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800a0ec:	69fb      	ldr	r3, [r7, #28]
 800a0ee:	015a      	lsls	r2, r3, #5
 800a0f0:	6a3b      	ldr	r3, [r7, #32]
 800a0f2:	4413      	add	r3, r2
 800a0f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a0f8:	685b      	ldr	r3, [r3, #4]
 800a0fa:	69fa      	ldr	r2, [r7, #28]
 800a0fc:	0151      	lsls	r1, r2, #5
 800a0fe:	6a3a      	ldr	r2, [r7, #32]
 800a100:	440a      	add	r2, r1
 800a102:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a106:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a10a:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 800a10c:	68bb      	ldr	r3, [r7, #8]
 800a10e:	7c9b      	ldrb	r3, [r3, #18]
 800a110:	2b01      	cmp	r3, #1
 800a112:	d162      	bne.n	800a1da <USB_HC_StartXfer+0x3ea>
 800a114:	68bb      	ldr	r3, [r7, #8]
 800a116:	78db      	ldrb	r3, [r3, #3]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d15e      	bne.n	800a1da <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800a11c:	68bb      	ldr	r3, [r7, #8]
 800a11e:	68db      	ldr	r3, [r3, #12]
 800a120:	3b01      	subs	r3, #1
 800a122:	2b03      	cmp	r3, #3
 800a124:	d858      	bhi.n	800a1d8 <USB_HC_StartXfer+0x3e8>
 800a126:	a201      	add	r2, pc, #4	@ (adr r2, 800a12c <USB_HC_StartXfer+0x33c>)
 800a128:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a12c:	0800a13d 	.word	0x0800a13d
 800a130:	0800a15f 	.word	0x0800a15f
 800a134:	0800a181 	.word	0x0800a181
 800a138:	0800a1a3 	.word	0x0800a1a3
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 800a13c:	69fb      	ldr	r3, [r7, #28]
 800a13e:	015a      	lsls	r2, r3, #5
 800a140:	6a3b      	ldr	r3, [r7, #32]
 800a142:	4413      	add	r3, r2
 800a144:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a148:	685b      	ldr	r3, [r3, #4]
 800a14a:	69fa      	ldr	r2, [r7, #28]
 800a14c:	0151      	lsls	r1, r2, #5
 800a14e:	6a3a      	ldr	r2, [r7, #32]
 800a150:	440a      	add	r2, r1
 800a152:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a156:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a15a:	6053      	str	r3, [r2, #4]
          break;
 800a15c:	e03d      	b.n	800a1da <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800a15e:	69fb      	ldr	r3, [r7, #28]
 800a160:	015a      	lsls	r2, r3, #5
 800a162:	6a3b      	ldr	r3, [r7, #32]
 800a164:	4413      	add	r3, r2
 800a166:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a16a:	685b      	ldr	r3, [r3, #4]
 800a16c:	69fa      	ldr	r2, [r7, #28]
 800a16e:	0151      	lsls	r1, r2, #5
 800a170:	6a3a      	ldr	r2, [r7, #32]
 800a172:	440a      	add	r2, r1
 800a174:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a178:	f043 030e 	orr.w	r3, r3, #14
 800a17c:	6053      	str	r3, [r2, #4]
          break;
 800a17e:	e02c      	b.n	800a1da <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 800a180:	69fb      	ldr	r3, [r7, #28]
 800a182:	015a      	lsls	r2, r3, #5
 800a184:	6a3b      	ldr	r3, [r7, #32]
 800a186:	4413      	add	r3, r2
 800a188:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a18c:	685b      	ldr	r3, [r3, #4]
 800a18e:	69fa      	ldr	r2, [r7, #28]
 800a190:	0151      	lsls	r1, r2, #5
 800a192:	6a3a      	ldr	r2, [r7, #32]
 800a194:	440a      	add	r2, r1
 800a196:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a19a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a19e:	6053      	str	r3, [r2, #4]
          break;
 800a1a0:	e01b      	b.n	800a1da <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800a1a2:	69fb      	ldr	r3, [r7, #28]
 800a1a4:	015a      	lsls	r2, r3, #5
 800a1a6:	6a3b      	ldr	r3, [r7, #32]
 800a1a8:	4413      	add	r3, r2
 800a1aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a1ae:	685b      	ldr	r3, [r3, #4]
 800a1b0:	69fa      	ldr	r2, [r7, #28]
 800a1b2:	0151      	lsls	r1, r2, #5
 800a1b4:	6a3a      	ldr	r2, [r7, #32]
 800a1b6:	440a      	add	r2, r1
 800a1b8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a1bc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a1c0:	6053      	str	r3, [r2, #4]
          break;
 800a1c2:	e00a      	b.n	800a1da <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800a1c4:	69fb      	ldr	r3, [r7, #28]
 800a1c6:	015a      	lsls	r2, r3, #5
 800a1c8:	6a3b      	ldr	r3, [r7, #32]
 800a1ca:	4413      	add	r3, r2
 800a1cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a1d0:	461a      	mov	r2, r3
 800a1d2:	2300      	movs	r3, #0
 800a1d4:	6053      	str	r3, [r2, #4]
 800a1d6:	e000      	b.n	800a1da <USB_HC_StartXfer+0x3ea>
          break;
 800a1d8:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800a1da:	69fb      	ldr	r3, [r7, #28]
 800a1dc:	015a      	lsls	r2, r3, #5
 800a1de:	6a3b      	ldr	r3, [r7, #32]
 800a1e0:	4413      	add	r3, r2
 800a1e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a1ea:	693b      	ldr	r3, [r7, #16]
 800a1ec:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a1f0:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800a1f2:	68bb      	ldr	r3, [r7, #8]
 800a1f4:	78db      	ldrb	r3, [r3, #3]
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d004      	beq.n	800a204 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800a1fa:	693b      	ldr	r3, [r7, #16]
 800a1fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a200:	613b      	str	r3, [r7, #16]
 800a202:	e003      	b.n	800a20c <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800a204:	693b      	ldr	r3, [r7, #16]
 800a206:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a20a:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a20c:	693b      	ldr	r3, [r7, #16]
 800a20e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a212:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800a214:	69fb      	ldr	r3, [r7, #28]
 800a216:	015a      	lsls	r2, r3, #5
 800a218:	6a3b      	ldr	r3, [r7, #32]
 800a21a:	4413      	add	r3, r2
 800a21c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a220:	461a      	mov	r2, r3
 800a222:	693b      	ldr	r3, [r7, #16]
 800a224:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800a226:	79fb      	ldrb	r3, [r7, #7]
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d003      	beq.n	800a234 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 800a22c:	2300      	movs	r3, #0
 800a22e:	e055      	b.n	800a2dc <USB_HC_StartXfer+0x4ec>
 800a230:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 800a234:	68bb      	ldr	r3, [r7, #8]
 800a236:	78db      	ldrb	r3, [r3, #3]
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d14e      	bne.n	800a2da <USB_HC_StartXfer+0x4ea>
 800a23c:	68bb      	ldr	r3, [r7, #8]
 800a23e:	6a1b      	ldr	r3, [r3, #32]
 800a240:	2b00      	cmp	r3, #0
 800a242:	d04a      	beq.n	800a2da <USB_HC_StartXfer+0x4ea>
 800a244:	68bb      	ldr	r3, [r7, #8]
 800a246:	79db      	ldrb	r3, [r3, #7]
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d146      	bne.n	800a2da <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 800a24c:	68bb      	ldr	r3, [r7, #8]
 800a24e:	7c9b      	ldrb	r3, [r3, #18]
 800a250:	2b03      	cmp	r3, #3
 800a252:	d831      	bhi.n	800a2b8 <USB_HC_StartXfer+0x4c8>
 800a254:	a201      	add	r2, pc, #4	@ (adr r2, 800a25c <USB_HC_StartXfer+0x46c>)
 800a256:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a25a:	bf00      	nop
 800a25c:	0800a26d 	.word	0x0800a26d
 800a260:	0800a291 	.word	0x0800a291
 800a264:	0800a26d 	.word	0x0800a26d
 800a268:	0800a291 	.word	0x0800a291
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a26c:	68bb      	ldr	r3, [r7, #8]
 800a26e:	6a1b      	ldr	r3, [r3, #32]
 800a270:	3303      	adds	r3, #3
 800a272:	089b      	lsrs	r3, r3, #2
 800a274:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800a276:	8afa      	ldrh	r2, [r7, #22]
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a27c:	b29b      	uxth	r3, r3
 800a27e:	429a      	cmp	r2, r3
 800a280:	d91c      	bls.n	800a2bc <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	699b      	ldr	r3, [r3, #24]
 800a286:	f043 0220 	orr.w	r2, r3, #32
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	619a      	str	r2, [r3, #24]
        }
        break;
 800a28e:	e015      	b.n	800a2bc <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a290:	68bb      	ldr	r3, [r7, #8]
 800a292:	6a1b      	ldr	r3, [r3, #32]
 800a294:	3303      	adds	r3, #3
 800a296:	089b      	lsrs	r3, r3, #2
 800a298:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800a29a:	8afa      	ldrh	r2, [r7, #22]
 800a29c:	6a3b      	ldr	r3, [r7, #32]
 800a29e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a2a2:	691b      	ldr	r3, [r3, #16]
 800a2a4:	b29b      	uxth	r3, r3
 800a2a6:	429a      	cmp	r2, r3
 800a2a8:	d90a      	bls.n	800a2c0 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	699b      	ldr	r3, [r3, #24]
 800a2ae:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	619a      	str	r2, [r3, #24]
        }
        break;
 800a2b6:	e003      	b.n	800a2c0 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 800a2b8:	bf00      	nop
 800a2ba:	e002      	b.n	800a2c2 <USB_HC_StartXfer+0x4d2>
        break;
 800a2bc:	bf00      	nop
 800a2be:	e000      	b.n	800a2c2 <USB_HC_StartXfer+0x4d2>
        break;
 800a2c0:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800a2c2:	68bb      	ldr	r3, [r7, #8]
 800a2c4:	6999      	ldr	r1, [r3, #24]
 800a2c6:	68bb      	ldr	r3, [r7, #8]
 800a2c8:	785a      	ldrb	r2, [r3, #1]
 800a2ca:	68bb      	ldr	r3, [r7, #8]
 800a2cc:	6a1b      	ldr	r3, [r3, #32]
 800a2ce:	b29b      	uxth	r3, r3
 800a2d0:	2000      	movs	r0, #0
 800a2d2:	9000      	str	r0, [sp, #0]
 800a2d4:	68f8      	ldr	r0, [r7, #12]
 800a2d6:	f7ff f9c3 	bl	8009660 <USB_WritePacket>
  }

  return HAL_OK;
 800a2da:	2300      	movs	r3, #0
}
 800a2dc:	4618      	mov	r0, r3
 800a2de:	3728      	adds	r7, #40	@ 0x28
 800a2e0:	46bd      	mov	sp, r7
 800a2e2:	bd80      	pop	{r7, pc}

0800a2e4 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a2e4:	b480      	push	{r7}
 800a2e6:	b085      	sub	sp, #20
 800a2e8:	af00      	add	r7, sp, #0
 800a2ea:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a2f6:	695b      	ldr	r3, [r3, #20]
 800a2f8:	b29b      	uxth	r3, r3
}
 800a2fa:	4618      	mov	r0, r3
 800a2fc:	3714      	adds	r7, #20
 800a2fe:	46bd      	mov	sp, r7
 800a300:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a304:	4770      	bx	lr

0800a306 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800a306:	b480      	push	{r7}
 800a308:	b089      	sub	sp, #36	@ 0x24
 800a30a:	af00      	add	r7, sp, #0
 800a30c:	6078      	str	r0, [r7, #4]
 800a30e:	460b      	mov	r3, r1
 800a310:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800a316:	78fb      	ldrb	r3, [r7, #3]
 800a318:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800a31a:	2300      	movs	r3, #0
 800a31c:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800a31e:	69bb      	ldr	r3, [r7, #24]
 800a320:	015a      	lsls	r2, r3, #5
 800a322:	69fb      	ldr	r3, [r7, #28]
 800a324:	4413      	add	r3, r2
 800a326:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	0c9b      	lsrs	r3, r3, #18
 800a32e:	f003 0303 	and.w	r3, r3, #3
 800a332:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800a334:	69bb      	ldr	r3, [r7, #24]
 800a336:	015a      	lsls	r2, r3, #5
 800a338:	69fb      	ldr	r3, [r7, #28]
 800a33a:	4413      	add	r3, r2
 800a33c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	0fdb      	lsrs	r3, r3, #31
 800a344:	f003 0301 	and.w	r3, r3, #1
 800a348:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800a34a:	69bb      	ldr	r3, [r7, #24]
 800a34c:	015a      	lsls	r2, r3, #5
 800a34e:	69fb      	ldr	r3, [r7, #28]
 800a350:	4413      	add	r3, r2
 800a352:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a356:	685b      	ldr	r3, [r3, #4]
 800a358:	0fdb      	lsrs	r3, r3, #31
 800a35a:	f003 0301 	and.w	r3, r3, #1
 800a35e:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	689b      	ldr	r3, [r3, #8]
 800a364:	f003 0320 	and.w	r3, r3, #32
 800a368:	2b20      	cmp	r3, #32
 800a36a:	d10d      	bne.n	800a388 <USB_HC_Halt+0x82>
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d10a      	bne.n	800a388 <USB_HC_Halt+0x82>
 800a372:	693b      	ldr	r3, [r7, #16]
 800a374:	2b00      	cmp	r3, #0
 800a376:	d005      	beq.n	800a384 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 800a378:	697b      	ldr	r3, [r7, #20]
 800a37a:	2b01      	cmp	r3, #1
 800a37c:	d002      	beq.n	800a384 <USB_HC_Halt+0x7e>
 800a37e:	697b      	ldr	r3, [r7, #20]
 800a380:	2b03      	cmp	r3, #3
 800a382:	d101      	bne.n	800a388 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800a384:	2300      	movs	r3, #0
 800a386:	e0d8      	b.n	800a53a <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800a388:	697b      	ldr	r3, [r7, #20]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d002      	beq.n	800a394 <USB_HC_Halt+0x8e>
 800a38e:	697b      	ldr	r3, [r7, #20]
 800a390:	2b02      	cmp	r3, #2
 800a392:	d173      	bne.n	800a47c <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a394:	69bb      	ldr	r3, [r7, #24]
 800a396:	015a      	lsls	r2, r3, #5
 800a398:	69fb      	ldr	r3, [r7, #28]
 800a39a:	4413      	add	r3, r2
 800a39c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	69ba      	ldr	r2, [r7, #24]
 800a3a4:	0151      	lsls	r1, r2, #5
 800a3a6:	69fa      	ldr	r2, [r7, #28]
 800a3a8:	440a      	add	r2, r1
 800a3aa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a3ae:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a3b2:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	689b      	ldr	r3, [r3, #8]
 800a3b8:	f003 0320 	and.w	r3, r3, #32
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d14a      	bne.n	800a456 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3c4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d133      	bne.n	800a434 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a3cc:	69bb      	ldr	r3, [r7, #24]
 800a3ce:	015a      	lsls	r2, r3, #5
 800a3d0:	69fb      	ldr	r3, [r7, #28]
 800a3d2:	4413      	add	r3, r2
 800a3d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	69ba      	ldr	r2, [r7, #24]
 800a3dc:	0151      	lsls	r1, r2, #5
 800a3de:	69fa      	ldr	r2, [r7, #28]
 800a3e0:	440a      	add	r2, r1
 800a3e2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a3e6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a3ea:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a3ec:	69bb      	ldr	r3, [r7, #24]
 800a3ee:	015a      	lsls	r2, r3, #5
 800a3f0:	69fb      	ldr	r3, [r7, #28]
 800a3f2:	4413      	add	r3, r2
 800a3f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	69ba      	ldr	r2, [r7, #24]
 800a3fc:	0151      	lsls	r1, r2, #5
 800a3fe:	69fa      	ldr	r2, [r7, #28]
 800a400:	440a      	add	r2, r1
 800a402:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a406:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a40a:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800a40c:	68bb      	ldr	r3, [r7, #8]
 800a40e:	3301      	adds	r3, #1
 800a410:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800a412:	68bb      	ldr	r3, [r7, #8]
 800a414:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a418:	d82e      	bhi.n	800a478 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a41a:	69bb      	ldr	r3, [r7, #24]
 800a41c:	015a      	lsls	r2, r3, #5
 800a41e:	69fb      	ldr	r3, [r7, #28]
 800a420:	4413      	add	r3, r2
 800a422:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a42c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a430:	d0ec      	beq.n	800a40c <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a432:	e081      	b.n	800a538 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a434:	69bb      	ldr	r3, [r7, #24]
 800a436:	015a      	lsls	r2, r3, #5
 800a438:	69fb      	ldr	r3, [r7, #28]
 800a43a:	4413      	add	r3, r2
 800a43c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	69ba      	ldr	r2, [r7, #24]
 800a444:	0151      	lsls	r1, r2, #5
 800a446:	69fa      	ldr	r2, [r7, #28]
 800a448:	440a      	add	r2, r1
 800a44a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a44e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a452:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a454:	e070      	b.n	800a538 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a456:	69bb      	ldr	r3, [r7, #24]
 800a458:	015a      	lsls	r2, r3, #5
 800a45a:	69fb      	ldr	r3, [r7, #28]
 800a45c:	4413      	add	r3, r2
 800a45e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	69ba      	ldr	r2, [r7, #24]
 800a466:	0151      	lsls	r1, r2, #5
 800a468:	69fa      	ldr	r2, [r7, #28]
 800a46a:	440a      	add	r2, r1
 800a46c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a470:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a474:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a476:	e05f      	b.n	800a538 <USB_HC_Halt+0x232>
            break;
 800a478:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a47a:	e05d      	b.n	800a538 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a47c:	69bb      	ldr	r3, [r7, #24]
 800a47e:	015a      	lsls	r2, r3, #5
 800a480:	69fb      	ldr	r3, [r7, #28]
 800a482:	4413      	add	r3, r2
 800a484:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	69ba      	ldr	r2, [r7, #24]
 800a48c:	0151      	lsls	r1, r2, #5
 800a48e:	69fa      	ldr	r2, [r7, #28]
 800a490:	440a      	add	r2, r1
 800a492:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a496:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a49a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800a49c:	69fb      	ldr	r3, [r7, #28]
 800a49e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a4a2:	691b      	ldr	r3, [r3, #16]
 800a4a4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d133      	bne.n	800a514 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a4ac:	69bb      	ldr	r3, [r7, #24]
 800a4ae:	015a      	lsls	r2, r3, #5
 800a4b0:	69fb      	ldr	r3, [r7, #28]
 800a4b2:	4413      	add	r3, r2
 800a4b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	69ba      	ldr	r2, [r7, #24]
 800a4bc:	0151      	lsls	r1, r2, #5
 800a4be:	69fa      	ldr	r2, [r7, #28]
 800a4c0:	440a      	add	r2, r1
 800a4c2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a4c6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a4ca:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a4cc:	69bb      	ldr	r3, [r7, #24]
 800a4ce:	015a      	lsls	r2, r3, #5
 800a4d0:	69fb      	ldr	r3, [r7, #28]
 800a4d2:	4413      	add	r3, r2
 800a4d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	69ba      	ldr	r2, [r7, #24]
 800a4dc:	0151      	lsls	r1, r2, #5
 800a4de:	69fa      	ldr	r2, [r7, #28]
 800a4e0:	440a      	add	r2, r1
 800a4e2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a4e6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a4ea:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800a4ec:	68bb      	ldr	r3, [r7, #8]
 800a4ee:	3301      	adds	r3, #1
 800a4f0:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800a4f2:	68bb      	ldr	r3, [r7, #8]
 800a4f4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a4f8:	d81d      	bhi.n	800a536 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a4fa:	69bb      	ldr	r3, [r7, #24]
 800a4fc:	015a      	lsls	r2, r3, #5
 800a4fe:	69fb      	ldr	r3, [r7, #28]
 800a500:	4413      	add	r3, r2
 800a502:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a50c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a510:	d0ec      	beq.n	800a4ec <USB_HC_Halt+0x1e6>
 800a512:	e011      	b.n	800a538 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a514:	69bb      	ldr	r3, [r7, #24]
 800a516:	015a      	lsls	r2, r3, #5
 800a518:	69fb      	ldr	r3, [r7, #28]
 800a51a:	4413      	add	r3, r2
 800a51c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	69ba      	ldr	r2, [r7, #24]
 800a524:	0151      	lsls	r1, r2, #5
 800a526:	69fa      	ldr	r2, [r7, #28]
 800a528:	440a      	add	r2, r1
 800a52a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a52e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a532:	6013      	str	r3, [r2, #0]
 800a534:	e000      	b.n	800a538 <USB_HC_Halt+0x232>
          break;
 800a536:	bf00      	nop
    }
  }

  return HAL_OK;
 800a538:	2300      	movs	r3, #0
}
 800a53a:	4618      	mov	r0, r3
 800a53c:	3724      	adds	r7, #36	@ 0x24
 800a53e:	46bd      	mov	sp, r7
 800a540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a544:	4770      	bx	lr
	...

0800a548 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800a548:	b480      	push	{r7}
 800a54a:	b087      	sub	sp, #28
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	6078      	str	r0, [r7, #4]
 800a550:	460b      	mov	r3, r1
 800a552:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800a558:	78fb      	ldrb	r3, [r7, #3]
 800a55a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800a55c:	2301      	movs	r3, #1
 800a55e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	04da      	lsls	r2, r3, #19
 800a564:	4b15      	ldr	r3, [pc, #84]	@ (800a5bc <USB_DoPing+0x74>)
 800a566:	4013      	ands	r3, r2
 800a568:	693a      	ldr	r2, [r7, #16]
 800a56a:	0151      	lsls	r1, r2, #5
 800a56c:	697a      	ldr	r2, [r7, #20]
 800a56e:	440a      	add	r2, r1
 800a570:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a574:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a578:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800a57a:	693b      	ldr	r3, [r7, #16]
 800a57c:	015a      	lsls	r2, r3, #5
 800a57e:	697b      	ldr	r3, [r7, #20]
 800a580:	4413      	add	r3, r2
 800a582:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a58a:	68bb      	ldr	r3, [r7, #8]
 800a58c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a590:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a592:	68bb      	ldr	r3, [r7, #8]
 800a594:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a598:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800a59a:	693b      	ldr	r3, [r7, #16]
 800a59c:	015a      	lsls	r2, r3, #5
 800a59e:	697b      	ldr	r3, [r7, #20]
 800a5a0:	4413      	add	r3, r2
 800a5a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a5a6:	461a      	mov	r2, r3
 800a5a8:	68bb      	ldr	r3, [r7, #8]
 800a5aa:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800a5ac:	2300      	movs	r3, #0
}
 800a5ae:	4618      	mov	r0, r3
 800a5b0:	371c      	adds	r7, #28
 800a5b2:	46bd      	mov	sp, r7
 800a5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b8:	4770      	bx	lr
 800a5ba:	bf00      	nop
 800a5bc:	1ff80000 	.word	0x1ff80000

0800a5c0 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800a5c0:	b580      	push	{r7, lr}
 800a5c2:	b088      	sub	sp, #32
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800a5c8:	2300      	movs	r3, #0
 800a5ca:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800a5d0:	2300      	movs	r3, #0
 800a5d2:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800a5d4:	6878      	ldr	r0, [r7, #4]
 800a5d6:	f7fe ff86 	bl	80094e6 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a5da:	2110      	movs	r1, #16
 800a5dc:	6878      	ldr	r0, [r7, #4]
 800a5de:	f7fe ffdf 	bl	80095a0 <USB_FlushTxFifo>
 800a5e2:	4603      	mov	r3, r0
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d001      	beq.n	800a5ec <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800a5e8:	2301      	movs	r3, #1
 800a5ea:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a5ec:	6878      	ldr	r0, [r7, #4]
 800a5ee:	f7ff f809 	bl	8009604 <USB_FlushRxFifo>
 800a5f2:	4603      	mov	r3, r0
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d001      	beq.n	800a5fc <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800a5f8:	2301      	movs	r3, #1
 800a5fa:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800a5fc:	2300      	movs	r3, #0
 800a5fe:	61bb      	str	r3, [r7, #24]
 800a600:	e01f      	b.n	800a642 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800a602:	69bb      	ldr	r3, [r7, #24]
 800a604:	015a      	lsls	r2, r3, #5
 800a606:	697b      	ldr	r3, [r7, #20]
 800a608:	4413      	add	r3, r2
 800a60a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800a612:	693b      	ldr	r3, [r7, #16]
 800a614:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a618:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800a61a:	693b      	ldr	r3, [r7, #16]
 800a61c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a620:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a622:	693b      	ldr	r3, [r7, #16]
 800a624:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a628:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800a62a:	69bb      	ldr	r3, [r7, #24]
 800a62c:	015a      	lsls	r2, r3, #5
 800a62e:	697b      	ldr	r3, [r7, #20]
 800a630:	4413      	add	r3, r2
 800a632:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a636:	461a      	mov	r2, r3
 800a638:	693b      	ldr	r3, [r7, #16]
 800a63a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800a63c:	69bb      	ldr	r3, [r7, #24]
 800a63e:	3301      	adds	r3, #1
 800a640:	61bb      	str	r3, [r7, #24]
 800a642:	69bb      	ldr	r3, [r7, #24]
 800a644:	2b0f      	cmp	r3, #15
 800a646:	d9dc      	bls.n	800a602 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800a648:	2300      	movs	r3, #0
 800a64a:	61bb      	str	r3, [r7, #24]
 800a64c:	e034      	b.n	800a6b8 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800a64e:	69bb      	ldr	r3, [r7, #24]
 800a650:	015a      	lsls	r2, r3, #5
 800a652:	697b      	ldr	r3, [r7, #20]
 800a654:	4413      	add	r3, r2
 800a656:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800a65e:	693b      	ldr	r3, [r7, #16]
 800a660:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a664:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800a666:	693b      	ldr	r3, [r7, #16]
 800a668:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a66c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a66e:	693b      	ldr	r3, [r7, #16]
 800a670:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a674:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800a676:	69bb      	ldr	r3, [r7, #24]
 800a678:	015a      	lsls	r2, r3, #5
 800a67a:	697b      	ldr	r3, [r7, #20]
 800a67c:	4413      	add	r3, r2
 800a67e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a682:	461a      	mov	r2, r3
 800a684:	693b      	ldr	r3, [r7, #16]
 800a686:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	3301      	adds	r3, #1
 800a68c:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a694:	d80c      	bhi.n	800a6b0 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a696:	69bb      	ldr	r3, [r7, #24]
 800a698:	015a      	lsls	r2, r3, #5
 800a69a:	697b      	ldr	r3, [r7, #20]
 800a69c:	4413      	add	r3, r2
 800a69e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a6a8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a6ac:	d0ec      	beq.n	800a688 <USB_StopHost+0xc8>
 800a6ae:	e000      	b.n	800a6b2 <USB_StopHost+0xf2>
        break;
 800a6b0:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800a6b2:	69bb      	ldr	r3, [r7, #24]
 800a6b4:	3301      	adds	r3, #1
 800a6b6:	61bb      	str	r3, [r7, #24]
 800a6b8:	69bb      	ldr	r3, [r7, #24]
 800a6ba:	2b0f      	cmp	r3, #15
 800a6bc:	d9c7      	bls.n	800a64e <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800a6be:	697b      	ldr	r3, [r7, #20]
 800a6c0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a6c4:	461a      	mov	r2, r3
 800a6c6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a6ca:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a6d2:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800a6d4:	6878      	ldr	r0, [r7, #4]
 800a6d6:	f7fe fef5 	bl	80094c4 <USB_EnableGlobalInt>

  return ret;
 800a6da:	7ffb      	ldrb	r3, [r7, #31]
}
 800a6dc:	4618      	mov	r0, r3
 800a6de:	3720      	adds	r7, #32
 800a6e0:	46bd      	mov	sp, r7
 800a6e2:	bd80      	pop	{r7, pc}

0800a6e4 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800a6e4:	b590      	push	{r4, r7, lr}
 800a6e6:	b089      	sub	sp, #36	@ 0x24
 800a6e8:	af04      	add	r7, sp, #16
 800a6ea:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800a6ec:	2301      	movs	r3, #1
 800a6ee:	2202      	movs	r2, #2
 800a6f0:	2102      	movs	r1, #2
 800a6f2:	6878      	ldr	r0, [r7, #4]
 800a6f4:	f000 fc83 	bl	800affe <USBH_FindInterface>
 800a6f8:	4603      	mov	r3, r0
 800a6fa:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800a6fc:	7bfb      	ldrb	r3, [r7, #15]
 800a6fe:	2bff      	cmp	r3, #255	@ 0xff
 800a700:	d002      	beq.n	800a708 <USBH_CDC_InterfaceInit+0x24>
 800a702:	7bfb      	ldrb	r3, [r7, #15]
 800a704:	2b01      	cmp	r3, #1
 800a706:	d901      	bls.n	800a70c <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800a708:	2302      	movs	r3, #2
 800a70a:	e13d      	b.n	800a988 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800a70c:	7bfb      	ldrb	r3, [r7, #15]
 800a70e:	4619      	mov	r1, r3
 800a710:	6878      	ldr	r0, [r7, #4]
 800a712:	f000 fc58 	bl	800afc6 <USBH_SelectInterface>
 800a716:	4603      	mov	r3, r0
 800a718:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800a71a:	7bbb      	ldrb	r3, [r7, #14]
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d001      	beq.n	800a724 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800a720:	2302      	movs	r3, #2
 800a722:	e131      	b.n	800a988 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 800a72a:	2050      	movs	r0, #80	@ 0x50
 800a72c:	f002 fe26 	bl	800d37c <malloc>
 800a730:	4603      	mov	r3, r0
 800a732:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a73a:	69db      	ldr	r3, [r3, #28]
 800a73c:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800a73e:	68bb      	ldr	r3, [r7, #8]
 800a740:	2b00      	cmp	r3, #0
 800a742:	d101      	bne.n	800a748 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800a744:	2302      	movs	r3, #2
 800a746:	e11f      	b.n	800a988 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800a748:	2250      	movs	r2, #80	@ 0x50
 800a74a:	2100      	movs	r1, #0
 800a74c:	68b8      	ldr	r0, [r7, #8]
 800a74e:	f003 f9db 	bl	800db08 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800a752:	7bfb      	ldrb	r3, [r7, #15]
 800a754:	687a      	ldr	r2, [r7, #4]
 800a756:	211a      	movs	r1, #26
 800a758:	fb01 f303 	mul.w	r3, r1, r3
 800a75c:	4413      	add	r3, r2
 800a75e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800a762:	781b      	ldrb	r3, [r3, #0]
 800a764:	b25b      	sxtb	r3, r3
 800a766:	2b00      	cmp	r3, #0
 800a768:	da15      	bge.n	800a796 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a76a:	7bfb      	ldrb	r3, [r7, #15]
 800a76c:	687a      	ldr	r2, [r7, #4]
 800a76e:	211a      	movs	r1, #26
 800a770:	fb01 f303 	mul.w	r3, r1, r3
 800a774:	4413      	add	r3, r2
 800a776:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800a77a:	781a      	ldrb	r2, [r3, #0]
 800a77c:	68bb      	ldr	r3, [r7, #8]
 800a77e:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a780:	7bfb      	ldrb	r3, [r7, #15]
 800a782:	687a      	ldr	r2, [r7, #4]
 800a784:	211a      	movs	r1, #26
 800a786:	fb01 f303 	mul.w	r3, r1, r3
 800a78a:	4413      	add	r3, r2
 800a78c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800a790:	881a      	ldrh	r2, [r3, #0]
 800a792:	68bb      	ldr	r3, [r7, #8]
 800a794:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800a796:	68bb      	ldr	r3, [r7, #8]
 800a798:	785b      	ldrb	r3, [r3, #1]
 800a79a:	4619      	mov	r1, r3
 800a79c:	6878      	ldr	r0, [r7, #4]
 800a79e:	f001 ffc4 	bl	800c72a <USBH_AllocPipe>
 800a7a2:	4603      	mov	r3, r0
 800a7a4:	461a      	mov	r2, r3
 800a7a6:	68bb      	ldr	r3, [r7, #8]
 800a7a8:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800a7aa:	68bb      	ldr	r3, [r7, #8]
 800a7ac:	7819      	ldrb	r1, [r3, #0]
 800a7ae:	68bb      	ldr	r3, [r7, #8]
 800a7b0:	7858      	ldrb	r0, [r3, #1]
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a7be:	68ba      	ldr	r2, [r7, #8]
 800a7c0:	8952      	ldrh	r2, [r2, #10]
 800a7c2:	9202      	str	r2, [sp, #8]
 800a7c4:	2203      	movs	r2, #3
 800a7c6:	9201      	str	r2, [sp, #4]
 800a7c8:	9300      	str	r3, [sp, #0]
 800a7ca:	4623      	mov	r3, r4
 800a7cc:	4602      	mov	r2, r0
 800a7ce:	6878      	ldr	r0, [r7, #4]
 800a7d0:	f001 ff7c 	bl	800c6cc <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800a7d4:	68bb      	ldr	r3, [r7, #8]
 800a7d6:	781b      	ldrb	r3, [r3, #0]
 800a7d8:	2200      	movs	r2, #0
 800a7da:	4619      	mov	r1, r3
 800a7dc:	6878      	ldr	r0, [r7, #4]
 800a7de:	f002 fa79 	bl	800ccd4 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800a7e2:	2300      	movs	r3, #0
 800a7e4:	2200      	movs	r2, #0
 800a7e6:	210a      	movs	r1, #10
 800a7e8:	6878      	ldr	r0, [r7, #4]
 800a7ea:	f000 fc08 	bl	800affe <USBH_FindInterface>
 800a7ee:	4603      	mov	r3, r0
 800a7f0:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800a7f2:	7bfb      	ldrb	r3, [r7, #15]
 800a7f4:	2bff      	cmp	r3, #255	@ 0xff
 800a7f6:	d002      	beq.n	800a7fe <USBH_CDC_InterfaceInit+0x11a>
 800a7f8:	7bfb      	ldrb	r3, [r7, #15]
 800a7fa:	2b01      	cmp	r3, #1
 800a7fc:	d901      	bls.n	800a802 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800a7fe:	2302      	movs	r3, #2
 800a800:	e0c2      	b.n	800a988 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800a802:	7bfb      	ldrb	r3, [r7, #15]
 800a804:	687a      	ldr	r2, [r7, #4]
 800a806:	211a      	movs	r1, #26
 800a808:	fb01 f303 	mul.w	r3, r1, r3
 800a80c:	4413      	add	r3, r2
 800a80e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800a812:	781b      	ldrb	r3, [r3, #0]
 800a814:	b25b      	sxtb	r3, r3
 800a816:	2b00      	cmp	r3, #0
 800a818:	da16      	bge.n	800a848 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a81a:	7bfb      	ldrb	r3, [r7, #15]
 800a81c:	687a      	ldr	r2, [r7, #4]
 800a81e:	211a      	movs	r1, #26
 800a820:	fb01 f303 	mul.w	r3, r1, r3
 800a824:	4413      	add	r3, r2
 800a826:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800a82a:	781a      	ldrb	r2, [r3, #0]
 800a82c:	68bb      	ldr	r3, [r7, #8]
 800a82e:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a830:	7bfb      	ldrb	r3, [r7, #15]
 800a832:	687a      	ldr	r2, [r7, #4]
 800a834:	211a      	movs	r1, #26
 800a836:	fb01 f303 	mul.w	r3, r1, r3
 800a83a:	4413      	add	r3, r2
 800a83c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800a840:	881a      	ldrh	r2, [r3, #0]
 800a842:	68bb      	ldr	r3, [r7, #8]
 800a844:	835a      	strh	r2, [r3, #26]
 800a846:	e015      	b.n	800a874 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a848:	7bfb      	ldrb	r3, [r7, #15]
 800a84a:	687a      	ldr	r2, [r7, #4]
 800a84c:	211a      	movs	r1, #26
 800a84e:	fb01 f303 	mul.w	r3, r1, r3
 800a852:	4413      	add	r3, r2
 800a854:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800a858:	781a      	ldrb	r2, [r3, #0]
 800a85a:	68bb      	ldr	r3, [r7, #8]
 800a85c:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a85e:	7bfb      	ldrb	r3, [r7, #15]
 800a860:	687a      	ldr	r2, [r7, #4]
 800a862:	211a      	movs	r1, #26
 800a864:	fb01 f303 	mul.w	r3, r1, r3
 800a868:	4413      	add	r3, r2
 800a86a:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800a86e:	881a      	ldrh	r2, [r3, #0]
 800a870:	68bb      	ldr	r3, [r7, #8]
 800a872:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800a874:	7bfb      	ldrb	r3, [r7, #15]
 800a876:	687a      	ldr	r2, [r7, #4]
 800a878:	211a      	movs	r1, #26
 800a87a:	fb01 f303 	mul.w	r3, r1, r3
 800a87e:	4413      	add	r3, r2
 800a880:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800a884:	781b      	ldrb	r3, [r3, #0]
 800a886:	b25b      	sxtb	r3, r3
 800a888:	2b00      	cmp	r3, #0
 800a88a:	da16      	bge.n	800a8ba <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800a88c:	7bfb      	ldrb	r3, [r7, #15]
 800a88e:	687a      	ldr	r2, [r7, #4]
 800a890:	211a      	movs	r1, #26
 800a892:	fb01 f303 	mul.w	r3, r1, r3
 800a896:	4413      	add	r3, r2
 800a898:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800a89c:	781a      	ldrb	r2, [r3, #0]
 800a89e:	68bb      	ldr	r3, [r7, #8]
 800a8a0:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800a8a2:	7bfb      	ldrb	r3, [r7, #15]
 800a8a4:	687a      	ldr	r2, [r7, #4]
 800a8a6:	211a      	movs	r1, #26
 800a8a8:	fb01 f303 	mul.w	r3, r1, r3
 800a8ac:	4413      	add	r3, r2
 800a8ae:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800a8b2:	881a      	ldrh	r2, [r3, #0]
 800a8b4:	68bb      	ldr	r3, [r7, #8]
 800a8b6:	835a      	strh	r2, [r3, #26]
 800a8b8:	e015      	b.n	800a8e6 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800a8ba:	7bfb      	ldrb	r3, [r7, #15]
 800a8bc:	687a      	ldr	r2, [r7, #4]
 800a8be:	211a      	movs	r1, #26
 800a8c0:	fb01 f303 	mul.w	r3, r1, r3
 800a8c4:	4413      	add	r3, r2
 800a8c6:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800a8ca:	781a      	ldrb	r2, [r3, #0]
 800a8cc:	68bb      	ldr	r3, [r7, #8]
 800a8ce:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800a8d0:	7bfb      	ldrb	r3, [r7, #15]
 800a8d2:	687a      	ldr	r2, [r7, #4]
 800a8d4:	211a      	movs	r1, #26
 800a8d6:	fb01 f303 	mul.w	r3, r1, r3
 800a8da:	4413      	add	r3, r2
 800a8dc:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800a8e0:	881a      	ldrh	r2, [r3, #0]
 800a8e2:	68bb      	ldr	r3, [r7, #8]
 800a8e4:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800a8e6:	68bb      	ldr	r3, [r7, #8]
 800a8e8:	7b9b      	ldrb	r3, [r3, #14]
 800a8ea:	4619      	mov	r1, r3
 800a8ec:	6878      	ldr	r0, [r7, #4]
 800a8ee:	f001 ff1c 	bl	800c72a <USBH_AllocPipe>
 800a8f2:	4603      	mov	r3, r0
 800a8f4:	461a      	mov	r2, r3
 800a8f6:	68bb      	ldr	r3, [r7, #8]
 800a8f8:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800a8fa:	68bb      	ldr	r3, [r7, #8]
 800a8fc:	7bdb      	ldrb	r3, [r3, #15]
 800a8fe:	4619      	mov	r1, r3
 800a900:	6878      	ldr	r0, [r7, #4]
 800a902:	f001 ff12 	bl	800c72a <USBH_AllocPipe>
 800a906:	4603      	mov	r3, r0
 800a908:	461a      	mov	r2, r3
 800a90a:	68bb      	ldr	r3, [r7, #8]
 800a90c:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800a90e:	68bb      	ldr	r3, [r7, #8]
 800a910:	7b59      	ldrb	r1, [r3, #13]
 800a912:	68bb      	ldr	r3, [r7, #8]
 800a914:	7b98      	ldrb	r0, [r3, #14]
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a922:	68ba      	ldr	r2, [r7, #8]
 800a924:	8b12      	ldrh	r2, [r2, #24]
 800a926:	9202      	str	r2, [sp, #8]
 800a928:	2202      	movs	r2, #2
 800a92a:	9201      	str	r2, [sp, #4]
 800a92c:	9300      	str	r3, [sp, #0]
 800a92e:	4623      	mov	r3, r4
 800a930:	4602      	mov	r2, r0
 800a932:	6878      	ldr	r0, [r7, #4]
 800a934:	f001 feca 	bl	800c6cc <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800a938:	68bb      	ldr	r3, [r7, #8]
 800a93a:	7b19      	ldrb	r1, [r3, #12]
 800a93c:	68bb      	ldr	r3, [r7, #8]
 800a93e:	7bd8      	ldrb	r0, [r3, #15]
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a94c:	68ba      	ldr	r2, [r7, #8]
 800a94e:	8b52      	ldrh	r2, [r2, #26]
 800a950:	9202      	str	r2, [sp, #8]
 800a952:	2202      	movs	r2, #2
 800a954:	9201      	str	r2, [sp, #4]
 800a956:	9300      	str	r3, [sp, #0]
 800a958:	4623      	mov	r3, r4
 800a95a:	4602      	mov	r2, r0
 800a95c:	6878      	ldr	r0, [r7, #4]
 800a95e:	f001 feb5 	bl	800c6cc <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800a962:	68bb      	ldr	r3, [r7, #8]
 800a964:	2200      	movs	r2, #0
 800a966:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800a96a:	68bb      	ldr	r3, [r7, #8]
 800a96c:	7b5b      	ldrb	r3, [r3, #13]
 800a96e:	2200      	movs	r2, #0
 800a970:	4619      	mov	r1, r3
 800a972:	6878      	ldr	r0, [r7, #4]
 800a974:	f002 f9ae 	bl	800ccd4 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800a978:	68bb      	ldr	r3, [r7, #8]
 800a97a:	7b1b      	ldrb	r3, [r3, #12]
 800a97c:	2200      	movs	r2, #0
 800a97e:	4619      	mov	r1, r3
 800a980:	6878      	ldr	r0, [r7, #4]
 800a982:	f002 f9a7 	bl	800ccd4 <USBH_LL_SetToggle>

  return USBH_OK;
 800a986:	2300      	movs	r3, #0
}
 800a988:	4618      	mov	r0, r3
 800a98a:	3714      	adds	r7, #20
 800a98c:	46bd      	mov	sp, r7
 800a98e:	bd90      	pop	{r4, r7, pc}

0800a990 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800a990:	b580      	push	{r7, lr}
 800a992:	b084      	sub	sp, #16
 800a994:	af00      	add	r7, sp, #0
 800a996:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a99e:	69db      	ldr	r3, [r3, #28]
 800a9a0:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	781b      	ldrb	r3, [r3, #0]
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d00e      	beq.n	800a9c8 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	781b      	ldrb	r3, [r3, #0]
 800a9ae:	4619      	mov	r1, r3
 800a9b0:	6878      	ldr	r0, [r7, #4]
 800a9b2:	f001 feaa 	bl	800c70a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	781b      	ldrb	r3, [r3, #0]
 800a9ba:	4619      	mov	r1, r3
 800a9bc:	6878      	ldr	r0, [r7, #4]
 800a9be:	f001 fed5 	bl	800c76c <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	2200      	movs	r2, #0
 800a9c6:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	7b1b      	ldrb	r3, [r3, #12]
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d00e      	beq.n	800a9ee <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	7b1b      	ldrb	r3, [r3, #12]
 800a9d4:	4619      	mov	r1, r3
 800a9d6:	6878      	ldr	r0, [r7, #4]
 800a9d8:	f001 fe97 	bl	800c70a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	7b1b      	ldrb	r3, [r3, #12]
 800a9e0:	4619      	mov	r1, r3
 800a9e2:	6878      	ldr	r0, [r7, #4]
 800a9e4:	f001 fec2 	bl	800c76c <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	2200      	movs	r2, #0
 800a9ec:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	7b5b      	ldrb	r3, [r3, #13]
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d00e      	beq.n	800aa14 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	7b5b      	ldrb	r3, [r3, #13]
 800a9fa:	4619      	mov	r1, r3
 800a9fc:	6878      	ldr	r0, [r7, #4]
 800a9fe:	f001 fe84 	bl	800c70a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	7b5b      	ldrb	r3, [r3, #13]
 800aa06:	4619      	mov	r1, r3
 800aa08:	6878      	ldr	r0, [r7, #4]
 800aa0a:	f001 feaf 	bl	800c76c <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	2200      	movs	r2, #0
 800aa12:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800aa1a:	69db      	ldr	r3, [r3, #28]
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d00b      	beq.n	800aa38 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800aa26:	69db      	ldr	r3, [r3, #28]
 800aa28:	4618      	mov	r0, r3
 800aa2a:	f002 fcaf 	bl	800d38c <free>
    phost->pActiveClass->pData = 0U;
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800aa34:	2200      	movs	r2, #0
 800aa36:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800aa38:	2300      	movs	r3, #0
}
 800aa3a:	4618      	mov	r0, r3
 800aa3c:	3710      	adds	r7, #16
 800aa3e:	46bd      	mov	sp, r7
 800aa40:	bd80      	pop	{r7, pc}

0800aa42 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800aa42:	b580      	push	{r7, lr}
 800aa44:	b084      	sub	sp, #16
 800aa46:	af00      	add	r7, sp, #0
 800aa48:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800aa50:	69db      	ldr	r3, [r3, #28]
 800aa52:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	3340      	adds	r3, #64	@ 0x40
 800aa58:	4619      	mov	r1, r3
 800aa5a:	6878      	ldr	r0, [r7, #4]
 800aa5c:	f000 f8b1 	bl	800abc2 <GetLineCoding>
 800aa60:	4603      	mov	r3, r0
 800aa62:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800aa64:	7afb      	ldrb	r3, [r7, #11]
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d105      	bne.n	800aa76 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800aa70:	2102      	movs	r1, #2
 800aa72:	6878      	ldr	r0, [r7, #4]
 800aa74:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800aa76:	7afb      	ldrb	r3, [r7, #11]
}
 800aa78:	4618      	mov	r0, r3
 800aa7a:	3710      	adds	r7, #16
 800aa7c:	46bd      	mov	sp, r7
 800aa7e:	bd80      	pop	{r7, pc}

0800aa80 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800aa80:	b580      	push	{r7, lr}
 800aa82:	b084      	sub	sp, #16
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800aa88:	2301      	movs	r3, #1
 800aa8a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800aa8c:	2300      	movs	r3, #0
 800aa8e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800aa96:	69db      	ldr	r3, [r3, #28]
 800aa98:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800aa9a:	68bb      	ldr	r3, [r7, #8]
 800aa9c:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800aaa0:	2b04      	cmp	r3, #4
 800aaa2:	d877      	bhi.n	800ab94 <USBH_CDC_Process+0x114>
 800aaa4:	a201      	add	r2, pc, #4	@ (adr r2, 800aaac <USBH_CDC_Process+0x2c>)
 800aaa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aaaa:	bf00      	nop
 800aaac:	0800aac1 	.word	0x0800aac1
 800aab0:	0800aac7 	.word	0x0800aac7
 800aab4:	0800aaf7 	.word	0x0800aaf7
 800aab8:	0800ab6b 	.word	0x0800ab6b
 800aabc:	0800ab79 	.word	0x0800ab79
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800aac0:	2300      	movs	r3, #0
 800aac2:	73fb      	strb	r3, [r7, #15]
      break;
 800aac4:	e06d      	b.n	800aba2 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800aac6:	68bb      	ldr	r3, [r7, #8]
 800aac8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aaca:	4619      	mov	r1, r3
 800aacc:	6878      	ldr	r0, [r7, #4]
 800aace:	f000 f897 	bl	800ac00 <SetLineCoding>
 800aad2:	4603      	mov	r3, r0
 800aad4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800aad6:	7bbb      	ldrb	r3, [r7, #14]
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d104      	bne.n	800aae6 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800aadc:	68bb      	ldr	r3, [r7, #8]
 800aade:	2202      	movs	r2, #2
 800aae0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800aae4:	e058      	b.n	800ab98 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800aae6:	7bbb      	ldrb	r3, [r7, #14]
 800aae8:	2b01      	cmp	r3, #1
 800aaea:	d055      	beq.n	800ab98 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800aaec:	68bb      	ldr	r3, [r7, #8]
 800aaee:	2204      	movs	r2, #4
 800aaf0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800aaf4:	e050      	b.n	800ab98 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800aaf6:	68bb      	ldr	r3, [r7, #8]
 800aaf8:	3340      	adds	r3, #64	@ 0x40
 800aafa:	4619      	mov	r1, r3
 800aafc:	6878      	ldr	r0, [r7, #4]
 800aafe:	f000 f860 	bl	800abc2 <GetLineCoding>
 800ab02:	4603      	mov	r3, r0
 800ab04:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800ab06:	7bbb      	ldrb	r3, [r7, #14]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d126      	bne.n	800ab5a <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800ab0c:	68bb      	ldr	r3, [r7, #8]
 800ab0e:	2200      	movs	r2, #0
 800ab10:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800ab14:	68bb      	ldr	r3, [r7, #8]
 800ab16:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800ab1a:	68bb      	ldr	r3, [r7, #8]
 800ab1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ab1e:	791b      	ldrb	r3, [r3, #4]
 800ab20:	429a      	cmp	r2, r3
 800ab22:	d13b      	bne.n	800ab9c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800ab24:	68bb      	ldr	r3, [r7, #8]
 800ab26:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800ab2a:	68bb      	ldr	r3, [r7, #8]
 800ab2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ab2e:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800ab30:	429a      	cmp	r2, r3
 800ab32:	d133      	bne.n	800ab9c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800ab34:	68bb      	ldr	r3, [r7, #8]
 800ab36:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 800ab3a:	68bb      	ldr	r3, [r7, #8]
 800ab3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ab3e:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800ab40:	429a      	cmp	r2, r3
 800ab42:	d12b      	bne.n	800ab9c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800ab44:	68bb      	ldr	r3, [r7, #8]
 800ab46:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ab48:	68bb      	ldr	r3, [r7, #8]
 800ab4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ab4c:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800ab4e:	429a      	cmp	r2, r3
 800ab50:	d124      	bne.n	800ab9c <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800ab52:	6878      	ldr	r0, [r7, #4]
 800ab54:	f000 f958 	bl	800ae08 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800ab58:	e020      	b.n	800ab9c <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800ab5a:	7bbb      	ldrb	r3, [r7, #14]
 800ab5c:	2b01      	cmp	r3, #1
 800ab5e:	d01d      	beq.n	800ab9c <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800ab60:	68bb      	ldr	r3, [r7, #8]
 800ab62:	2204      	movs	r2, #4
 800ab64:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800ab68:	e018      	b.n	800ab9c <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800ab6a:	6878      	ldr	r0, [r7, #4]
 800ab6c:	f000 f867 	bl	800ac3e <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800ab70:	6878      	ldr	r0, [r7, #4]
 800ab72:	f000 f8da 	bl	800ad2a <CDC_ProcessReception>
      break;
 800ab76:	e014      	b.n	800aba2 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800ab78:	2100      	movs	r1, #0
 800ab7a:	6878      	ldr	r0, [r7, #4]
 800ab7c:	f001 f81e 	bl	800bbbc <USBH_ClrFeature>
 800ab80:	4603      	mov	r3, r0
 800ab82:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800ab84:	7bbb      	ldrb	r3, [r7, #14]
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d10a      	bne.n	800aba0 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800ab8a:	68bb      	ldr	r3, [r7, #8]
 800ab8c:	2200      	movs	r2, #0
 800ab8e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 800ab92:	e005      	b.n	800aba0 <USBH_CDC_Process+0x120>

    default:
      break;
 800ab94:	bf00      	nop
 800ab96:	e004      	b.n	800aba2 <USBH_CDC_Process+0x122>
      break;
 800ab98:	bf00      	nop
 800ab9a:	e002      	b.n	800aba2 <USBH_CDC_Process+0x122>
      break;
 800ab9c:	bf00      	nop
 800ab9e:	e000      	b.n	800aba2 <USBH_CDC_Process+0x122>
      break;
 800aba0:	bf00      	nop

  }

  return status;
 800aba2:	7bfb      	ldrb	r3, [r7, #15]
}
 800aba4:	4618      	mov	r0, r3
 800aba6:	3710      	adds	r7, #16
 800aba8:	46bd      	mov	sp, r7
 800abaa:	bd80      	pop	{r7, pc}

0800abac <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800abac:	b480      	push	{r7}
 800abae:	b083      	sub	sp, #12
 800abb0:	af00      	add	r7, sp, #0
 800abb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800abb4:	2300      	movs	r3, #0
}
 800abb6:	4618      	mov	r0, r3
 800abb8:	370c      	adds	r7, #12
 800abba:	46bd      	mov	sp, r7
 800abbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc0:	4770      	bx	lr

0800abc2 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800abc2:	b580      	push	{r7, lr}
 800abc4:	b082      	sub	sp, #8
 800abc6:	af00      	add	r7, sp, #0
 800abc8:	6078      	str	r0, [r7, #4]
 800abca:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	22a1      	movs	r2, #161	@ 0xa1
 800abd0:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	2221      	movs	r2, #33	@ 0x21
 800abd6:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	2200      	movs	r2, #0
 800abdc:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	2200      	movs	r2, #0
 800abe2:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	2207      	movs	r2, #7
 800abe8:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800abea:	683b      	ldr	r3, [r7, #0]
 800abec:	2207      	movs	r2, #7
 800abee:	4619      	mov	r1, r3
 800abf0:	6878      	ldr	r0, [r7, #4]
 800abf2:	f001 fb17 	bl	800c224 <USBH_CtlReq>
 800abf6:	4603      	mov	r3, r0
}
 800abf8:	4618      	mov	r0, r3
 800abfa:	3708      	adds	r7, #8
 800abfc:	46bd      	mov	sp, r7
 800abfe:	bd80      	pop	{r7, pc}

0800ac00 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800ac00:	b580      	push	{r7, lr}
 800ac02:	b082      	sub	sp, #8
 800ac04:	af00      	add	r7, sp, #0
 800ac06:	6078      	str	r0, [r7, #4]
 800ac08:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	2221      	movs	r2, #33	@ 0x21
 800ac0e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	2220      	movs	r2, #32
 800ac14:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	2200      	movs	r2, #0
 800ac1a:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	2200      	movs	r2, #0
 800ac20:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	2207      	movs	r2, #7
 800ac26:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800ac28:	683b      	ldr	r3, [r7, #0]
 800ac2a:	2207      	movs	r2, #7
 800ac2c:	4619      	mov	r1, r3
 800ac2e:	6878      	ldr	r0, [r7, #4]
 800ac30:	f001 faf8 	bl	800c224 <USBH_CtlReq>
 800ac34:	4603      	mov	r3, r0
}
 800ac36:	4618      	mov	r0, r3
 800ac38:	3708      	adds	r7, #8
 800ac3a:	46bd      	mov	sp, r7
 800ac3c:	bd80      	pop	{r7, pc}

0800ac3e <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800ac3e:	b580      	push	{r7, lr}
 800ac40:	b086      	sub	sp, #24
 800ac42:	af02      	add	r7, sp, #8
 800ac44:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800ac4c:	69db      	ldr	r3, [r3, #28]
 800ac4e:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800ac50:	2300      	movs	r3, #0
 800ac52:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800ac5a:	2b01      	cmp	r3, #1
 800ac5c:	d002      	beq.n	800ac64 <CDC_ProcessTransmission+0x26>
 800ac5e:	2b02      	cmp	r3, #2
 800ac60:	d023      	beq.n	800acaa <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800ac62:	e05e      	b.n	800ad22 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac68:	68fa      	ldr	r2, [r7, #12]
 800ac6a:	8b12      	ldrh	r2, [r2, #24]
 800ac6c:	4293      	cmp	r3, r2
 800ac6e:	d90b      	bls.n	800ac88 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	69d9      	ldr	r1, [r3, #28]
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	8b1a      	ldrh	r2, [r3, #24]
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	7b5b      	ldrb	r3, [r3, #13]
 800ac7c:	2001      	movs	r0, #1
 800ac7e:	9000      	str	r0, [sp, #0]
 800ac80:	6878      	ldr	r0, [r7, #4]
 800ac82:	f001 fce0 	bl	800c646 <USBH_BulkSendData>
 800ac86:	e00b      	b.n	800aca0 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 800ac90:	b29a      	uxth	r2, r3
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	7b5b      	ldrb	r3, [r3, #13]
 800ac96:	2001      	movs	r0, #1
 800ac98:	9000      	str	r0, [sp, #0]
 800ac9a:	6878      	ldr	r0, [r7, #4]
 800ac9c:	f001 fcd3 	bl	800c646 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	2202      	movs	r2, #2
 800aca4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800aca8:	e03b      	b.n	800ad22 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	7b5b      	ldrb	r3, [r3, #13]
 800acae:	4619      	mov	r1, r3
 800acb0:	6878      	ldr	r0, [r7, #4]
 800acb2:	f001 ffe5 	bl	800cc80 <USBH_LL_GetURBState>
 800acb6:	4603      	mov	r3, r0
 800acb8:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800acba:	7afb      	ldrb	r3, [r7, #11]
 800acbc:	2b01      	cmp	r3, #1
 800acbe:	d128      	bne.n	800ad12 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acc4:	68fa      	ldr	r2, [r7, #12]
 800acc6:	8b12      	ldrh	r2, [r2, #24]
 800acc8:	4293      	cmp	r3, r2
 800acca:	d90e      	bls.n	800acea <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acd0:	68fa      	ldr	r2, [r7, #12]
 800acd2:	8b12      	ldrh	r2, [r2, #24]
 800acd4:	1a9a      	subs	r2, r3, r2
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	69db      	ldr	r3, [r3, #28]
 800acde:	68fa      	ldr	r2, [r7, #12]
 800ace0:	8b12      	ldrh	r2, [r2, #24]
 800ace2:	441a      	add	r2, r3
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	61da      	str	r2, [r3, #28]
 800ace8:	e002      	b.n	800acf0 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	2200      	movs	r2, #0
 800acee:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d004      	beq.n	800ad02 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	2201      	movs	r2, #1
 800acfc:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800ad00:	e00e      	b.n	800ad20 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	2200      	movs	r2, #0
 800ad06:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 800ad0a:	6878      	ldr	r0, [r7, #4]
 800ad0c:	f000 f868 	bl	800ade0 <USBH_CDC_TransmitCallback>
      break;
 800ad10:	e006      	b.n	800ad20 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800ad12:	7afb      	ldrb	r3, [r7, #11]
 800ad14:	2b02      	cmp	r3, #2
 800ad16:	d103      	bne.n	800ad20 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	2201      	movs	r2, #1
 800ad1c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800ad20:	bf00      	nop
  }
}
 800ad22:	bf00      	nop
 800ad24:	3710      	adds	r7, #16
 800ad26:	46bd      	mov	sp, r7
 800ad28:	bd80      	pop	{r7, pc}

0800ad2a <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800ad2a:	b580      	push	{r7, lr}
 800ad2c:	b086      	sub	sp, #24
 800ad2e:	af00      	add	r7, sp, #0
 800ad30:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800ad38:	69db      	ldr	r3, [r3, #28]
 800ad3a:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800ad3c:	2300      	movs	r3, #0
 800ad3e:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800ad40:	697b      	ldr	r3, [r7, #20]
 800ad42:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 800ad46:	2b03      	cmp	r3, #3
 800ad48:	d002      	beq.n	800ad50 <CDC_ProcessReception+0x26>
 800ad4a:	2b04      	cmp	r3, #4
 800ad4c:	d00e      	beq.n	800ad6c <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 800ad4e:	e043      	b.n	800add8 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 800ad50:	697b      	ldr	r3, [r7, #20]
 800ad52:	6a19      	ldr	r1, [r3, #32]
 800ad54:	697b      	ldr	r3, [r7, #20]
 800ad56:	8b5a      	ldrh	r2, [r3, #26]
 800ad58:	697b      	ldr	r3, [r7, #20]
 800ad5a:	7b1b      	ldrb	r3, [r3, #12]
 800ad5c:	6878      	ldr	r0, [r7, #4]
 800ad5e:	f001 fc97 	bl	800c690 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800ad62:	697b      	ldr	r3, [r7, #20]
 800ad64:	2204      	movs	r2, #4
 800ad66:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800ad6a:	e035      	b.n	800add8 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800ad6c:	697b      	ldr	r3, [r7, #20]
 800ad6e:	7b1b      	ldrb	r3, [r3, #12]
 800ad70:	4619      	mov	r1, r3
 800ad72:	6878      	ldr	r0, [r7, #4]
 800ad74:	f001 ff84 	bl	800cc80 <USBH_LL_GetURBState>
 800ad78:	4603      	mov	r3, r0
 800ad7a:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800ad7c:	7cfb      	ldrb	r3, [r7, #19]
 800ad7e:	2b01      	cmp	r3, #1
 800ad80:	d129      	bne.n	800add6 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800ad82:	697b      	ldr	r3, [r7, #20]
 800ad84:	7b1b      	ldrb	r3, [r3, #12]
 800ad86:	4619      	mov	r1, r3
 800ad88:	6878      	ldr	r0, [r7, #4]
 800ad8a:	f001 fef9 	bl	800cb80 <USBH_LL_GetLastXferSize>
 800ad8e:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 800ad90:	697b      	ldr	r3, [r7, #20]
 800ad92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad94:	68fa      	ldr	r2, [r7, #12]
 800ad96:	429a      	cmp	r2, r3
 800ad98:	d016      	beq.n	800adc8 <CDC_ProcessReception+0x9e>
 800ad9a:	697b      	ldr	r3, [r7, #20]
 800ad9c:	8b5b      	ldrh	r3, [r3, #26]
 800ad9e:	461a      	mov	r2, r3
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	4293      	cmp	r3, r2
 800ada4:	d110      	bne.n	800adc8 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800ada6:	697b      	ldr	r3, [r7, #20]
 800ada8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	1ad2      	subs	r2, r2, r3
 800adae:	697b      	ldr	r3, [r7, #20]
 800adb0:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 800adb2:	697b      	ldr	r3, [r7, #20]
 800adb4:	6a1a      	ldr	r2, [r3, #32]
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	441a      	add	r2, r3
 800adba:	697b      	ldr	r3, [r7, #20]
 800adbc:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800adbe:	697b      	ldr	r3, [r7, #20]
 800adc0:	2203      	movs	r2, #3
 800adc2:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800adc6:	e006      	b.n	800add6 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800adc8:	697b      	ldr	r3, [r7, #20]
 800adca:	2200      	movs	r2, #0
 800adcc:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800add0:	6878      	ldr	r0, [r7, #4]
 800add2:	f000 f80f 	bl	800adf4 <USBH_CDC_ReceiveCallback>
      break;
 800add6:	bf00      	nop
  }
}
 800add8:	bf00      	nop
 800adda:	3718      	adds	r7, #24
 800addc:	46bd      	mov	sp, r7
 800adde:	bd80      	pop	{r7, pc}

0800ade0 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800ade0:	b480      	push	{r7}
 800ade2:	b083      	sub	sp, #12
 800ade4:	af00      	add	r7, sp, #0
 800ade6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800ade8:	bf00      	nop
 800adea:	370c      	adds	r7, #12
 800adec:	46bd      	mov	sp, r7
 800adee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adf2:	4770      	bx	lr

0800adf4 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800adf4:	b480      	push	{r7}
 800adf6:	b083      	sub	sp, #12
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800adfc:	bf00      	nop
 800adfe:	370c      	adds	r7, #12
 800ae00:	46bd      	mov	sp, r7
 800ae02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae06:	4770      	bx	lr

0800ae08 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800ae08:	b480      	push	{r7}
 800ae0a:	b083      	sub	sp, #12
 800ae0c:	af00      	add	r7, sp, #0
 800ae0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800ae10:	bf00      	nop
 800ae12:	370c      	adds	r7, #12
 800ae14:	46bd      	mov	sp, r7
 800ae16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae1a:	4770      	bx	lr

0800ae1c <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 800ae1c:	b580      	push	{r7, lr}
 800ae1e:	b084      	sub	sp, #16
 800ae20:	af00      	add	r7, sp, #0
 800ae22:	60f8      	str	r0, [r7, #12]
 800ae24:	60b9      	str	r1, [r7, #8]
 800ae26:	4613      	mov	r3, r2
 800ae28:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d101      	bne.n	800ae34 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800ae30:	2302      	movs	r3, #2
 800ae32:	e029      	b.n	800ae88 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	79fa      	ldrb	r2, [r7, #7]
 800ae38:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	2200      	movs	r2, #0
 800ae40:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	2200      	movs	r2, #0
 800ae48:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800ae4c:	68f8      	ldr	r0, [r7, #12]
 800ae4e:	f000 f81f 	bl	800ae90 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	2200      	movs	r2, #0
 800ae56:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	2200      	movs	r2, #0
 800ae5e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	2200      	movs	r2, #0
 800ae66:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	2200      	movs	r2, #0
 800ae6e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800ae72:	68bb      	ldr	r3, [r7, #8]
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d003      	beq.n	800ae80 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	68ba      	ldr	r2, [r7, #8]
 800ae7c:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800ae80:	68f8      	ldr	r0, [r7, #12]
 800ae82:	f001 fdc9 	bl	800ca18 <USBH_LL_Init>

  return USBH_OK;
 800ae86:	2300      	movs	r3, #0
}
 800ae88:	4618      	mov	r0, r3
 800ae8a:	3710      	adds	r7, #16
 800ae8c:	46bd      	mov	sp, r7
 800ae8e:	bd80      	pop	{r7, pc}

0800ae90 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800ae90:	b580      	push	{r7, lr}
 800ae92:	b084      	sub	sp, #16
 800ae94:	af00      	add	r7, sp, #0
 800ae96:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800ae98:	2300      	movs	r3, #0
 800ae9a:	60fb      	str	r3, [r7, #12]
 800ae9c:	e009      	b.n	800aeb2 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 800ae9e:	687a      	ldr	r2, [r7, #4]
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	33e0      	adds	r3, #224	@ 0xe0
 800aea4:	009b      	lsls	r3, r3, #2
 800aea6:	4413      	add	r3, r2
 800aea8:	2200      	movs	r2, #0
 800aeaa:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	3301      	adds	r3, #1
 800aeb0:	60fb      	str	r3, [r7, #12]
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	2b0f      	cmp	r3, #15
 800aeb6:	d9f2      	bls.n	800ae9e <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800aeb8:	2300      	movs	r3, #0
 800aeba:	60fb      	str	r3, [r7, #12]
 800aebc:	e009      	b.n	800aed2 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 800aebe:	687a      	ldr	r2, [r7, #4]
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	4413      	add	r3, r2
 800aec4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800aec8:	2200      	movs	r2, #0
 800aeca:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	3301      	adds	r3, #1
 800aed0:	60fb      	str	r3, [r7, #12]
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aed8:	d3f1      	bcc.n	800aebe <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	2200      	movs	r2, #0
 800aede:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	2200      	movs	r2, #0
 800aee4:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	2201      	movs	r2, #1
 800aeea:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	2200      	movs	r2, #0
 800aef0:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	2201      	movs	r2, #1
 800aef8:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	2240      	movs	r2, #64	@ 0x40
 800aefe:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	2200      	movs	r2, #0
 800af04:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	2200      	movs	r2, #0
 800af0a:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	2201      	movs	r2, #1
 800af12:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	2200      	movs	r2, #0
 800af1a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	2200      	movs	r2, #0
 800af22:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	331c      	adds	r3, #28
 800af2a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800af2e:	2100      	movs	r1, #0
 800af30:	4618      	mov	r0, r3
 800af32:	f002 fde9 	bl	800db08 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800af3c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800af40:	2100      	movs	r1, #0
 800af42:	4618      	mov	r0, r3
 800af44:	f002 fde0 	bl	800db08 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800af4e:	2212      	movs	r2, #18
 800af50:	2100      	movs	r1, #0
 800af52:	4618      	mov	r0, r3
 800af54:	f002 fdd8 	bl	800db08 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800af5e:	223e      	movs	r2, #62	@ 0x3e
 800af60:	2100      	movs	r1, #0
 800af62:	4618      	mov	r0, r3
 800af64:	f002 fdd0 	bl	800db08 <memset>

  return USBH_OK;
 800af68:	2300      	movs	r3, #0
}
 800af6a:	4618      	mov	r0, r3
 800af6c:	3710      	adds	r7, #16
 800af6e:	46bd      	mov	sp, r7
 800af70:	bd80      	pop	{r7, pc}

0800af72 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800af72:	b480      	push	{r7}
 800af74:	b085      	sub	sp, #20
 800af76:	af00      	add	r7, sp, #0
 800af78:	6078      	str	r0, [r7, #4]
 800af7a:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800af7c:	2300      	movs	r3, #0
 800af7e:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800af80:	683b      	ldr	r3, [r7, #0]
 800af82:	2b00      	cmp	r3, #0
 800af84:	d016      	beq.n	800afb4 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d10e      	bne.n	800afae <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800af96:	1c59      	adds	r1, r3, #1
 800af98:	687a      	ldr	r2, [r7, #4]
 800af9a:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 800af9e:	687a      	ldr	r2, [r7, #4]
 800afa0:	33de      	adds	r3, #222	@ 0xde
 800afa2:	6839      	ldr	r1, [r7, #0]
 800afa4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800afa8:	2300      	movs	r3, #0
 800afaa:	73fb      	strb	r3, [r7, #15]
 800afac:	e004      	b.n	800afb8 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800afae:	2302      	movs	r3, #2
 800afb0:	73fb      	strb	r3, [r7, #15]
 800afb2:	e001      	b.n	800afb8 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800afb4:	2302      	movs	r3, #2
 800afb6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800afb8:	7bfb      	ldrb	r3, [r7, #15]
}
 800afba:	4618      	mov	r0, r3
 800afbc:	3714      	adds	r7, #20
 800afbe:	46bd      	mov	sp, r7
 800afc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc4:	4770      	bx	lr

0800afc6 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800afc6:	b480      	push	{r7}
 800afc8:	b085      	sub	sp, #20
 800afca:	af00      	add	r7, sp, #0
 800afcc:	6078      	str	r0, [r7, #4]
 800afce:	460b      	mov	r3, r1
 800afd0:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800afd2:	2300      	movs	r3, #0
 800afd4:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 800afdc:	78fa      	ldrb	r2, [r7, #3]
 800afde:	429a      	cmp	r2, r3
 800afe0:	d204      	bcs.n	800afec <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	78fa      	ldrb	r2, [r7, #3]
 800afe6:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800afea:	e001      	b.n	800aff0 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800afec:	2302      	movs	r3, #2
 800afee:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800aff0:	7bfb      	ldrb	r3, [r7, #15]
}
 800aff2:	4618      	mov	r0, r3
 800aff4:	3714      	adds	r7, #20
 800aff6:	46bd      	mov	sp, r7
 800aff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800affc:	4770      	bx	lr

0800affe <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800affe:	b480      	push	{r7}
 800b000:	b087      	sub	sp, #28
 800b002:	af00      	add	r7, sp, #0
 800b004:	6078      	str	r0, [r7, #4]
 800b006:	4608      	mov	r0, r1
 800b008:	4611      	mov	r1, r2
 800b00a:	461a      	mov	r2, r3
 800b00c:	4603      	mov	r3, r0
 800b00e:	70fb      	strb	r3, [r7, #3]
 800b010:	460b      	mov	r3, r1
 800b012:	70bb      	strb	r3, [r7, #2]
 800b014:	4613      	mov	r3, r2
 800b016:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800b018:	2300      	movs	r3, #0
 800b01a:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800b01c:	2300      	movs	r3, #0
 800b01e:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800b026:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b028:	e025      	b.n	800b076 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800b02a:	7dfb      	ldrb	r3, [r7, #23]
 800b02c:	221a      	movs	r2, #26
 800b02e:	fb02 f303 	mul.w	r3, r2, r3
 800b032:	3308      	adds	r3, #8
 800b034:	68fa      	ldr	r2, [r7, #12]
 800b036:	4413      	add	r3, r2
 800b038:	3302      	adds	r3, #2
 800b03a:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800b03c:	693b      	ldr	r3, [r7, #16]
 800b03e:	795b      	ldrb	r3, [r3, #5]
 800b040:	78fa      	ldrb	r2, [r7, #3]
 800b042:	429a      	cmp	r2, r3
 800b044:	d002      	beq.n	800b04c <USBH_FindInterface+0x4e>
 800b046:	78fb      	ldrb	r3, [r7, #3]
 800b048:	2bff      	cmp	r3, #255	@ 0xff
 800b04a:	d111      	bne.n	800b070 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b04c:	693b      	ldr	r3, [r7, #16]
 800b04e:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800b050:	78ba      	ldrb	r2, [r7, #2]
 800b052:	429a      	cmp	r2, r3
 800b054:	d002      	beq.n	800b05c <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b056:	78bb      	ldrb	r3, [r7, #2]
 800b058:	2bff      	cmp	r3, #255	@ 0xff
 800b05a:	d109      	bne.n	800b070 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b05c:	693b      	ldr	r3, [r7, #16]
 800b05e:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b060:	787a      	ldrb	r2, [r7, #1]
 800b062:	429a      	cmp	r2, r3
 800b064:	d002      	beq.n	800b06c <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b066:	787b      	ldrb	r3, [r7, #1]
 800b068:	2bff      	cmp	r3, #255	@ 0xff
 800b06a:	d101      	bne.n	800b070 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800b06c:	7dfb      	ldrb	r3, [r7, #23]
 800b06e:	e006      	b.n	800b07e <USBH_FindInterface+0x80>
    }
    if_ix++;
 800b070:	7dfb      	ldrb	r3, [r7, #23]
 800b072:	3301      	adds	r3, #1
 800b074:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b076:	7dfb      	ldrb	r3, [r7, #23]
 800b078:	2b01      	cmp	r3, #1
 800b07a:	d9d6      	bls.n	800b02a <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800b07c:	23ff      	movs	r3, #255	@ 0xff
}
 800b07e:	4618      	mov	r0, r3
 800b080:	371c      	adds	r7, #28
 800b082:	46bd      	mov	sp, r7
 800b084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b088:	4770      	bx	lr

0800b08a <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800b08a:	b580      	push	{r7, lr}
 800b08c:	b082      	sub	sp, #8
 800b08e:	af00      	add	r7, sp, #0
 800b090:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800b092:	6878      	ldr	r0, [r7, #4]
 800b094:	f001 fcfc 	bl	800ca90 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800b098:	2101      	movs	r1, #1
 800b09a:	6878      	ldr	r0, [r7, #4]
 800b09c:	f001 fe03 	bl	800cca6 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800b0a0:	2300      	movs	r3, #0
}
 800b0a2:	4618      	mov	r0, r3
 800b0a4:	3708      	adds	r7, #8
 800b0a6:	46bd      	mov	sp, r7
 800b0a8:	bd80      	pop	{r7, pc}
	...

0800b0ac <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 800b0ac:	b580      	push	{r7, lr}
 800b0ae:	b088      	sub	sp, #32
 800b0b0:	af04      	add	r7, sp, #16
 800b0b2:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800b0b4:	2302      	movs	r3, #2
 800b0b6:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800b0b8:	2300      	movs	r3, #0
 800b0ba:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800b0c2:	b2db      	uxtb	r3, r3
 800b0c4:	2b01      	cmp	r3, #1
 800b0c6:	d102      	bne.n	800b0ce <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	2203      	movs	r2, #3
 800b0cc:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	781b      	ldrb	r3, [r3, #0]
 800b0d2:	b2db      	uxtb	r3, r3
 800b0d4:	2b0b      	cmp	r3, #11
 800b0d6:	f200 81bc 	bhi.w	800b452 <USBH_Process+0x3a6>
 800b0da:	a201      	add	r2, pc, #4	@ (adr r2, 800b0e0 <USBH_Process+0x34>)
 800b0dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0e0:	0800b111 	.word	0x0800b111
 800b0e4:	0800b143 	.word	0x0800b143
 800b0e8:	0800b1ad 	.word	0x0800b1ad
 800b0ec:	0800b3ed 	.word	0x0800b3ed
 800b0f0:	0800b453 	.word	0x0800b453
 800b0f4:	0800b24d 	.word	0x0800b24d
 800b0f8:	0800b393 	.word	0x0800b393
 800b0fc:	0800b283 	.word	0x0800b283
 800b100:	0800b2a3 	.word	0x0800b2a3
 800b104:	0800b2c1 	.word	0x0800b2c1
 800b108:	0800b305 	.word	0x0800b305
 800b10c:	0800b3d5 	.word	0x0800b3d5
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800b116:	b2db      	uxtb	r3, r3
 800b118:	2b00      	cmp	r3, #0
 800b11a:	f000 819c 	beq.w	800b456 <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	2201      	movs	r2, #1
 800b122:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800b124:	20c8      	movs	r0, #200	@ 0xc8
 800b126:	f001 fe08 	bl	800cd3a <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800b12a:	6878      	ldr	r0, [r7, #4]
 800b12c:	f001 fd0d 	bl	800cb4a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	2200      	movs	r2, #0
 800b134:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	2200      	movs	r2, #0
 800b13c:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800b140:	e189      	b.n	800b456 <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800b148:	b2db      	uxtb	r3, r3
 800b14a:	2b01      	cmp	r3, #1
 800b14c:	d107      	bne.n	800b15e <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	2200      	movs	r2, #0
 800b152:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	2202      	movs	r2, #2
 800b15a:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800b15c:	e18a      	b.n	800b474 <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800b164:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b168:	d914      	bls.n	800b194 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800b170:	3301      	adds	r3, #1
 800b172:	b2da      	uxtb	r2, r3
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800b180:	2b03      	cmp	r3, #3
 800b182:	d903      	bls.n	800b18c <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	220d      	movs	r2, #13
 800b188:	701a      	strb	r2, [r3, #0]
      break;
 800b18a:	e173      	b.n	800b474 <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	2200      	movs	r2, #0
 800b190:	701a      	strb	r2, [r3, #0]
      break;
 800b192:	e16f      	b.n	800b474 <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800b19a:	f103 020a 	add.w	r2, r3, #10
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 800b1a4:	200a      	movs	r0, #10
 800b1a6:	f001 fdc8 	bl	800cd3a <USBH_Delay>
      break;
 800b1aa:	e163      	b.n	800b474 <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d005      	beq.n	800b1c2 <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b1bc:	2104      	movs	r1, #4
 800b1be:	6878      	ldr	r0, [r7, #4]
 800b1c0:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800b1c2:	2064      	movs	r0, #100	@ 0x64
 800b1c4:	f001 fdb9 	bl	800cd3a <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800b1c8:	6878      	ldr	r0, [r7, #4]
 800b1ca:	f001 fc97 	bl	800cafc <USBH_LL_GetSpeed>
 800b1ce:	4603      	mov	r3, r0
 800b1d0:	461a      	mov	r2, r3
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	2205      	movs	r2, #5
 800b1dc:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800b1de:	2100      	movs	r1, #0
 800b1e0:	6878      	ldr	r0, [r7, #4]
 800b1e2:	f001 faa2 	bl	800c72a <USBH_AllocPipe>
 800b1e6:	4603      	mov	r3, r0
 800b1e8:	461a      	mov	r2, r3
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800b1ee:	2180      	movs	r1, #128	@ 0x80
 800b1f0:	6878      	ldr	r0, [r7, #4]
 800b1f2:	f001 fa9a 	bl	800c72a <USBH_AllocPipe>
 800b1f6:	4603      	mov	r3, r0
 800b1f8:	461a      	mov	r2, r3
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	7919      	ldrb	r1, [r3, #4]
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800b20e:	687a      	ldr	r2, [r7, #4]
 800b210:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800b212:	9202      	str	r2, [sp, #8]
 800b214:	2200      	movs	r2, #0
 800b216:	9201      	str	r2, [sp, #4]
 800b218:	9300      	str	r3, [sp, #0]
 800b21a:	4603      	mov	r3, r0
 800b21c:	2280      	movs	r2, #128	@ 0x80
 800b21e:	6878      	ldr	r0, [r7, #4]
 800b220:	f001 fa54 	bl	800c6cc <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	7959      	ldrb	r1, [r3, #5]
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800b234:	687a      	ldr	r2, [r7, #4]
 800b236:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800b238:	9202      	str	r2, [sp, #8]
 800b23a:	2200      	movs	r2, #0
 800b23c:	9201      	str	r2, [sp, #4]
 800b23e:	9300      	str	r3, [sp, #0]
 800b240:	4603      	mov	r3, r0
 800b242:	2200      	movs	r2, #0
 800b244:	6878      	ldr	r0, [r7, #4]
 800b246:	f001 fa41 	bl	800c6cc <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800b24a:	e113      	b.n	800b474 <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800b24c:	6878      	ldr	r0, [r7, #4]
 800b24e:	f000 f917 	bl	800b480 <USBH_HandleEnum>
 800b252:	4603      	mov	r3, r0
 800b254:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800b256:	7bbb      	ldrb	r3, [r7, #14]
 800b258:	b2db      	uxtb	r3, r3
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	f040 80fd 	bne.w	800b45a <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	2200      	movs	r2, #0
 800b264:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800b26e:	2b01      	cmp	r3, #1
 800b270:	d103      	bne.n	800b27a <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	2208      	movs	r2, #8
 800b276:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800b278:	e0ef      	b.n	800b45a <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	2207      	movs	r2, #7
 800b27e:	701a      	strb	r2, [r3, #0]
      break;
 800b280:	e0eb      	b.n	800b45a <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b288:	2b00      	cmp	r3, #0
 800b28a:	f000 80e8 	beq.w	800b45e <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b294:	2101      	movs	r1, #1
 800b296:	6878      	ldr	r0, [r7, #4]
 800b298:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	2208      	movs	r2, #8
 800b29e:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 800b2a0:	e0dd      	b.n	800b45e <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800b2a8:	4619      	mov	r1, r3
 800b2aa:	6878      	ldr	r0, [r7, #4]
 800b2ac:	f000 fc3f 	bl	800bb2e <USBH_SetCfg>
 800b2b0:	4603      	mov	r3, r0
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	f040 80d5 	bne.w	800b462 <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	2209      	movs	r2, #9
 800b2bc:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800b2be:	e0d0      	b.n	800b462 <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 800b2c6:	f003 0320 	and.w	r3, r3, #32
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d016      	beq.n	800b2fc <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800b2ce:	2101      	movs	r1, #1
 800b2d0:	6878      	ldr	r0, [r7, #4]
 800b2d2:	f000 fc4f 	bl	800bb74 <USBH_SetFeature>
 800b2d6:	4603      	mov	r3, r0
 800b2d8:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800b2da:	7bbb      	ldrb	r3, [r7, #14]
 800b2dc:	b2db      	uxtb	r3, r3
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d103      	bne.n	800b2ea <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	220a      	movs	r2, #10
 800b2e6:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800b2e8:	e0bd      	b.n	800b466 <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 800b2ea:	7bbb      	ldrb	r3, [r7, #14]
 800b2ec:	b2db      	uxtb	r3, r3
 800b2ee:	2b03      	cmp	r3, #3
 800b2f0:	f040 80b9 	bne.w	800b466 <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	220a      	movs	r2, #10
 800b2f8:	701a      	strb	r2, [r3, #0]
      break;
 800b2fa:	e0b4      	b.n	800b466 <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	220a      	movs	r2, #10
 800b300:	701a      	strb	r2, [r3, #0]
      break;
 800b302:	e0b0      	b.n	800b466 <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	f000 80ad 	beq.w	800b46a <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	2200      	movs	r2, #0
 800b314:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800b318:	2300      	movs	r3, #0
 800b31a:	73fb      	strb	r3, [r7, #15]
 800b31c:	e016      	b.n	800b34c <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800b31e:	7bfa      	ldrb	r2, [r7, #15]
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	32de      	adds	r2, #222	@ 0xde
 800b324:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b328:	791a      	ldrb	r2, [r3, #4]
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800b330:	429a      	cmp	r2, r3
 800b332:	d108      	bne.n	800b346 <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 800b334:	7bfa      	ldrb	r2, [r7, #15]
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	32de      	adds	r2, #222	@ 0xde
 800b33a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 800b344:	e005      	b.n	800b352 <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800b346:	7bfb      	ldrb	r3, [r7, #15]
 800b348:	3301      	adds	r3, #1
 800b34a:	73fb      	strb	r3, [r7, #15]
 800b34c:	7bfb      	ldrb	r3, [r7, #15]
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d0e5      	beq.n	800b31e <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d016      	beq.n	800b38a <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b362:	689b      	ldr	r3, [r3, #8]
 800b364:	6878      	ldr	r0, [r7, #4]
 800b366:	4798      	blx	r3
 800b368:	4603      	mov	r3, r0
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d109      	bne.n	800b382 <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	2206      	movs	r2, #6
 800b372:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b37a:	2103      	movs	r1, #3
 800b37c:	6878      	ldr	r0, [r7, #4]
 800b37e:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800b380:	e073      	b.n	800b46a <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	220d      	movs	r2, #13
 800b386:	701a      	strb	r2, [r3, #0]
      break;
 800b388:	e06f      	b.n	800b46a <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	220d      	movs	r2, #13
 800b38e:	701a      	strb	r2, [r3, #0]
      break;
 800b390:	e06b      	b.n	800b46a <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d017      	beq.n	800b3cc <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b3a2:	691b      	ldr	r3, [r3, #16]
 800b3a4:	6878      	ldr	r0, [r7, #4]
 800b3a6:	4798      	blx	r3
 800b3a8:	4603      	mov	r3, r0
 800b3aa:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800b3ac:	7bbb      	ldrb	r3, [r7, #14]
 800b3ae:	b2db      	uxtb	r3, r3
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d103      	bne.n	800b3bc <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	220b      	movs	r2, #11
 800b3b8:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800b3ba:	e058      	b.n	800b46e <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 800b3bc:	7bbb      	ldrb	r3, [r7, #14]
 800b3be:	b2db      	uxtb	r3, r3
 800b3c0:	2b02      	cmp	r3, #2
 800b3c2:	d154      	bne.n	800b46e <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	220d      	movs	r2, #13
 800b3c8:	701a      	strb	r2, [r3, #0]
      break;
 800b3ca:	e050      	b.n	800b46e <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	220d      	movs	r2, #13
 800b3d0:	701a      	strb	r2, [r3, #0]
      break;
 800b3d2:	e04c      	b.n	800b46e <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d049      	beq.n	800b472 <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b3e4:	695b      	ldr	r3, [r3, #20]
 800b3e6:	6878      	ldr	r0, [r7, #4]
 800b3e8:	4798      	blx	r3
      }
      break;
 800b3ea:	e042      	b.n	800b472 <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	2200      	movs	r2, #0
 800b3f0:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 800b3f4:	6878      	ldr	r0, [r7, #4]
 800b3f6:	f7ff fd4b 	bl	800ae90 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b400:	2b00      	cmp	r3, #0
 800b402:	d009      	beq.n	800b418 <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b40a:	68db      	ldr	r3, [r3, #12]
 800b40c:	6878      	ldr	r0, [r7, #4]
 800b40e:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	2200      	movs	r2, #0
 800b414:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d005      	beq.n	800b42e <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b428:	2105      	movs	r1, #5
 800b42a:	6878      	ldr	r0, [r7, #4]
 800b42c:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800b434:	b2db      	uxtb	r3, r3
 800b436:	2b01      	cmp	r3, #1
 800b438:	d107      	bne.n	800b44a <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	2200      	movs	r2, #0
 800b43e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800b442:	6878      	ldr	r0, [r7, #4]
 800b444:	f7ff fe21 	bl	800b08a <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800b448:	e014      	b.n	800b474 <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 800b44a:	6878      	ldr	r0, [r7, #4]
 800b44c:	f001 fb20 	bl	800ca90 <USBH_LL_Start>
      break;
 800b450:	e010      	b.n	800b474 <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 800b452:	bf00      	nop
 800b454:	e00e      	b.n	800b474 <USBH_Process+0x3c8>
      break;
 800b456:	bf00      	nop
 800b458:	e00c      	b.n	800b474 <USBH_Process+0x3c8>
      break;
 800b45a:	bf00      	nop
 800b45c:	e00a      	b.n	800b474 <USBH_Process+0x3c8>
    break;
 800b45e:	bf00      	nop
 800b460:	e008      	b.n	800b474 <USBH_Process+0x3c8>
      break;
 800b462:	bf00      	nop
 800b464:	e006      	b.n	800b474 <USBH_Process+0x3c8>
      break;
 800b466:	bf00      	nop
 800b468:	e004      	b.n	800b474 <USBH_Process+0x3c8>
      break;
 800b46a:	bf00      	nop
 800b46c:	e002      	b.n	800b474 <USBH_Process+0x3c8>
      break;
 800b46e:	bf00      	nop
 800b470:	e000      	b.n	800b474 <USBH_Process+0x3c8>
      break;
 800b472:	bf00      	nop
  }
  return USBH_OK;
 800b474:	2300      	movs	r3, #0
}
 800b476:	4618      	mov	r0, r3
 800b478:	3710      	adds	r7, #16
 800b47a:	46bd      	mov	sp, r7
 800b47c:	bd80      	pop	{r7, pc}
 800b47e:	bf00      	nop

0800b480 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800b480:	b580      	push	{r7, lr}
 800b482:	b088      	sub	sp, #32
 800b484:	af04      	add	r7, sp, #16
 800b486:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800b488:	2301      	movs	r3, #1
 800b48a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800b48c:	2301      	movs	r3, #1
 800b48e:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	785b      	ldrb	r3, [r3, #1]
 800b494:	2b07      	cmp	r3, #7
 800b496:	f200 81bd 	bhi.w	800b814 <USBH_HandleEnum+0x394>
 800b49a:	a201      	add	r2, pc, #4	@ (adr r2, 800b4a0 <USBH_HandleEnum+0x20>)
 800b49c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4a0:	0800b4c1 	.word	0x0800b4c1
 800b4a4:	0800b57b 	.word	0x0800b57b
 800b4a8:	0800b5e5 	.word	0x0800b5e5
 800b4ac:	0800b66f 	.word	0x0800b66f
 800b4b0:	0800b6d9 	.word	0x0800b6d9
 800b4b4:	0800b749 	.word	0x0800b749
 800b4b8:	0800b78f 	.word	0x0800b78f
 800b4bc:	0800b7d5 	.word	0x0800b7d5
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800b4c0:	2108      	movs	r1, #8
 800b4c2:	6878      	ldr	r0, [r7, #4]
 800b4c4:	f000 fa50 	bl	800b968 <USBH_Get_DevDesc>
 800b4c8:	4603      	mov	r3, r0
 800b4ca:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b4cc:	7bbb      	ldrb	r3, [r7, #14]
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d12e      	bne.n	800b530 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	2201      	movs	r2, #1
 800b4e0:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	7919      	ldrb	r1, [r3, #4]
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800b4f2:	687a      	ldr	r2, [r7, #4]
 800b4f4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800b4f6:	9202      	str	r2, [sp, #8]
 800b4f8:	2200      	movs	r2, #0
 800b4fa:	9201      	str	r2, [sp, #4]
 800b4fc:	9300      	str	r3, [sp, #0]
 800b4fe:	4603      	mov	r3, r0
 800b500:	2280      	movs	r2, #128	@ 0x80
 800b502:	6878      	ldr	r0, [r7, #4]
 800b504:	f001 f8e2 	bl	800c6cc <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	7959      	ldrb	r1, [r3, #5]
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800b518:	687a      	ldr	r2, [r7, #4]
 800b51a:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b51c:	9202      	str	r2, [sp, #8]
 800b51e:	2200      	movs	r2, #0
 800b520:	9201      	str	r2, [sp, #4]
 800b522:	9300      	str	r3, [sp, #0]
 800b524:	4603      	mov	r3, r0
 800b526:	2200      	movs	r2, #0
 800b528:	6878      	ldr	r0, [r7, #4]
 800b52a:	f001 f8cf 	bl	800c6cc <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800b52e:	e173      	b.n	800b818 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b530:	7bbb      	ldrb	r3, [r7, #14]
 800b532:	2b03      	cmp	r3, #3
 800b534:	f040 8170 	bne.w	800b818 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b53e:	3301      	adds	r3, #1
 800b540:	b2da      	uxtb	r2, r3
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b54e:	2b03      	cmp	r3, #3
 800b550:	d903      	bls.n	800b55a <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	220d      	movs	r2, #13
 800b556:	701a      	strb	r2, [r3, #0]
      break;
 800b558:	e15e      	b.n	800b818 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	795b      	ldrb	r3, [r3, #5]
 800b55e:	4619      	mov	r1, r3
 800b560:	6878      	ldr	r0, [r7, #4]
 800b562:	f001 f903 	bl	800c76c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	791b      	ldrb	r3, [r3, #4]
 800b56a:	4619      	mov	r1, r3
 800b56c:	6878      	ldr	r0, [r7, #4]
 800b56e:	f001 f8fd 	bl	800c76c <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	2200      	movs	r2, #0
 800b576:	701a      	strb	r2, [r3, #0]
      break;
 800b578:	e14e      	b.n	800b818 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800b57a:	2112      	movs	r1, #18
 800b57c:	6878      	ldr	r0, [r7, #4]
 800b57e:	f000 f9f3 	bl	800b968 <USBH_Get_DevDesc>
 800b582:	4603      	mov	r3, r0
 800b584:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b586:	7bbb      	ldrb	r3, [r7, #14]
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d103      	bne.n	800b594 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	2202      	movs	r2, #2
 800b590:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800b592:	e143      	b.n	800b81c <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b594:	7bbb      	ldrb	r3, [r7, #14]
 800b596:	2b03      	cmp	r3, #3
 800b598:	f040 8140 	bne.w	800b81c <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b5a2:	3301      	adds	r3, #1
 800b5a4:	b2da      	uxtb	r2, r3
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b5b2:	2b03      	cmp	r3, #3
 800b5b4:	d903      	bls.n	800b5be <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	220d      	movs	r2, #13
 800b5ba:	701a      	strb	r2, [r3, #0]
      break;
 800b5bc:	e12e      	b.n	800b81c <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	795b      	ldrb	r3, [r3, #5]
 800b5c2:	4619      	mov	r1, r3
 800b5c4:	6878      	ldr	r0, [r7, #4]
 800b5c6:	f001 f8d1 	bl	800c76c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	791b      	ldrb	r3, [r3, #4]
 800b5ce:	4619      	mov	r1, r3
 800b5d0:	6878      	ldr	r0, [r7, #4]
 800b5d2:	f001 f8cb 	bl	800c76c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	2200      	movs	r2, #0
 800b5da:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	2200      	movs	r2, #0
 800b5e0:	701a      	strb	r2, [r3, #0]
      break;
 800b5e2:	e11b      	b.n	800b81c <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800b5e4:	2101      	movs	r1, #1
 800b5e6:	6878      	ldr	r0, [r7, #4]
 800b5e8:	f000 fa7d 	bl	800bae6 <USBH_SetAddress>
 800b5ec:	4603      	mov	r3, r0
 800b5ee:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b5f0:	7bbb      	ldrb	r3, [r7, #14]
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d130      	bne.n	800b658 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800b5f6:	2002      	movs	r0, #2
 800b5f8:	f001 fb9f 	bl	800cd3a <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	2201      	movs	r2, #1
 800b600:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	2203      	movs	r2, #3
 800b608:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	7919      	ldrb	r1, [r3, #4]
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800b61a:	687a      	ldr	r2, [r7, #4]
 800b61c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800b61e:	9202      	str	r2, [sp, #8]
 800b620:	2200      	movs	r2, #0
 800b622:	9201      	str	r2, [sp, #4]
 800b624:	9300      	str	r3, [sp, #0]
 800b626:	4603      	mov	r3, r0
 800b628:	2280      	movs	r2, #128	@ 0x80
 800b62a:	6878      	ldr	r0, [r7, #4]
 800b62c:	f001 f84e 	bl	800c6cc <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	7959      	ldrb	r1, [r3, #5]
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800b640:	687a      	ldr	r2, [r7, #4]
 800b642:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b644:	9202      	str	r2, [sp, #8]
 800b646:	2200      	movs	r2, #0
 800b648:	9201      	str	r2, [sp, #4]
 800b64a:	9300      	str	r3, [sp, #0]
 800b64c:	4603      	mov	r3, r0
 800b64e:	2200      	movs	r2, #0
 800b650:	6878      	ldr	r0, [r7, #4]
 800b652:	f001 f83b 	bl	800c6cc <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800b656:	e0e3      	b.n	800b820 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b658:	7bbb      	ldrb	r3, [r7, #14]
 800b65a:	2b03      	cmp	r3, #3
 800b65c:	f040 80e0 	bne.w	800b820 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	220d      	movs	r2, #13
 800b664:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	2200      	movs	r2, #0
 800b66a:	705a      	strb	r2, [r3, #1]
      break;
 800b66c:	e0d8      	b.n	800b820 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800b66e:	2109      	movs	r1, #9
 800b670:	6878      	ldr	r0, [r7, #4]
 800b672:	f000 f9a5 	bl	800b9c0 <USBH_Get_CfgDesc>
 800b676:	4603      	mov	r3, r0
 800b678:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b67a:	7bbb      	ldrb	r3, [r7, #14]
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d103      	bne.n	800b688 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	2204      	movs	r2, #4
 800b684:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800b686:	e0cd      	b.n	800b824 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b688:	7bbb      	ldrb	r3, [r7, #14]
 800b68a:	2b03      	cmp	r3, #3
 800b68c:	f040 80ca 	bne.w	800b824 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b696:	3301      	adds	r3, #1
 800b698:	b2da      	uxtb	r2, r3
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b6a6:	2b03      	cmp	r3, #3
 800b6a8:	d903      	bls.n	800b6b2 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	220d      	movs	r2, #13
 800b6ae:	701a      	strb	r2, [r3, #0]
      break;
 800b6b0:	e0b8      	b.n	800b824 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	795b      	ldrb	r3, [r3, #5]
 800b6b6:	4619      	mov	r1, r3
 800b6b8:	6878      	ldr	r0, [r7, #4]
 800b6ba:	f001 f857 	bl	800c76c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	791b      	ldrb	r3, [r3, #4]
 800b6c2:	4619      	mov	r1, r3
 800b6c4:	6878      	ldr	r0, [r7, #4]
 800b6c6:	f001 f851 	bl	800c76c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	2200      	movs	r2, #0
 800b6ce:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	2200      	movs	r2, #0
 800b6d4:	701a      	strb	r2, [r3, #0]
      break;
 800b6d6:	e0a5      	b.n	800b824 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800b6de:	4619      	mov	r1, r3
 800b6e0:	6878      	ldr	r0, [r7, #4]
 800b6e2:	f000 f96d 	bl	800b9c0 <USBH_Get_CfgDesc>
 800b6e6:	4603      	mov	r3, r0
 800b6e8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b6ea:	7bbb      	ldrb	r3, [r7, #14]
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d103      	bne.n	800b6f8 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	2205      	movs	r2, #5
 800b6f4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800b6f6:	e097      	b.n	800b828 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b6f8:	7bbb      	ldrb	r3, [r7, #14]
 800b6fa:	2b03      	cmp	r3, #3
 800b6fc:	f040 8094 	bne.w	800b828 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b706:	3301      	adds	r3, #1
 800b708:	b2da      	uxtb	r2, r3
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b716:	2b03      	cmp	r3, #3
 800b718:	d903      	bls.n	800b722 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	220d      	movs	r2, #13
 800b71e:	701a      	strb	r2, [r3, #0]
      break;
 800b720:	e082      	b.n	800b828 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	795b      	ldrb	r3, [r3, #5]
 800b726:	4619      	mov	r1, r3
 800b728:	6878      	ldr	r0, [r7, #4]
 800b72a:	f001 f81f 	bl	800c76c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	791b      	ldrb	r3, [r3, #4]
 800b732:	4619      	mov	r1, r3
 800b734:	6878      	ldr	r0, [r7, #4]
 800b736:	f001 f819 	bl	800c76c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	2200      	movs	r2, #0
 800b73e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	2200      	movs	r2, #0
 800b744:	701a      	strb	r2, [r3, #0]
      break;
 800b746:	e06f      	b.n	800b828 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d019      	beq.n	800b786 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800b75e:	23ff      	movs	r3, #255	@ 0xff
 800b760:	6878      	ldr	r0, [r7, #4]
 800b762:	f000 f957 	bl	800ba14 <USBH_Get_StringDesc>
 800b766:	4603      	mov	r3, r0
 800b768:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800b76a:	7bbb      	ldrb	r3, [r7, #14]
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d103      	bne.n	800b778 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	2206      	movs	r2, #6
 800b774:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800b776:	e059      	b.n	800b82c <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b778:	7bbb      	ldrb	r3, [r7, #14]
 800b77a:	2b03      	cmp	r3, #3
 800b77c:	d156      	bne.n	800b82c <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	2206      	movs	r2, #6
 800b782:	705a      	strb	r2, [r3, #1]
      break;
 800b784:	e052      	b.n	800b82c <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	2206      	movs	r2, #6
 800b78a:	705a      	strb	r2, [r3, #1]
      break;
 800b78c:	e04e      	b.n	800b82c <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800b794:	2b00      	cmp	r3, #0
 800b796:	d019      	beq.n	800b7cc <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800b7a4:	23ff      	movs	r3, #255	@ 0xff
 800b7a6:	6878      	ldr	r0, [r7, #4]
 800b7a8:	f000 f934 	bl	800ba14 <USBH_Get_StringDesc>
 800b7ac:	4603      	mov	r3, r0
 800b7ae:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800b7b0:	7bbb      	ldrb	r3, [r7, #14]
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d103      	bne.n	800b7be <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	2207      	movs	r2, #7
 800b7ba:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800b7bc:	e038      	b.n	800b830 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b7be:	7bbb      	ldrb	r3, [r7, #14]
 800b7c0:	2b03      	cmp	r3, #3
 800b7c2:	d135      	bne.n	800b830 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	2207      	movs	r2, #7
 800b7c8:	705a      	strb	r2, [r3, #1]
      break;
 800b7ca:	e031      	b.n	800b830 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	2207      	movs	r2, #7
 800b7d0:	705a      	strb	r2, [r3, #1]
      break;
 800b7d2:	e02d      	b.n	800b830 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d017      	beq.n	800b80e <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800b7ea:	23ff      	movs	r3, #255	@ 0xff
 800b7ec:	6878      	ldr	r0, [r7, #4]
 800b7ee:	f000 f911 	bl	800ba14 <USBH_Get_StringDesc>
 800b7f2:	4603      	mov	r3, r0
 800b7f4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800b7f6:	7bbb      	ldrb	r3, [r7, #14]
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d102      	bne.n	800b802 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800b7fc:	2300      	movs	r3, #0
 800b7fe:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800b800:	e018      	b.n	800b834 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b802:	7bbb      	ldrb	r3, [r7, #14]
 800b804:	2b03      	cmp	r3, #3
 800b806:	d115      	bne.n	800b834 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 800b808:	2300      	movs	r3, #0
 800b80a:	73fb      	strb	r3, [r7, #15]
      break;
 800b80c:	e012      	b.n	800b834 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 800b80e:	2300      	movs	r3, #0
 800b810:	73fb      	strb	r3, [r7, #15]
      break;
 800b812:	e00f      	b.n	800b834 <USBH_HandleEnum+0x3b4>

    default:
      break;
 800b814:	bf00      	nop
 800b816:	e00e      	b.n	800b836 <USBH_HandleEnum+0x3b6>
      break;
 800b818:	bf00      	nop
 800b81a:	e00c      	b.n	800b836 <USBH_HandleEnum+0x3b6>
      break;
 800b81c:	bf00      	nop
 800b81e:	e00a      	b.n	800b836 <USBH_HandleEnum+0x3b6>
      break;
 800b820:	bf00      	nop
 800b822:	e008      	b.n	800b836 <USBH_HandleEnum+0x3b6>
      break;
 800b824:	bf00      	nop
 800b826:	e006      	b.n	800b836 <USBH_HandleEnum+0x3b6>
      break;
 800b828:	bf00      	nop
 800b82a:	e004      	b.n	800b836 <USBH_HandleEnum+0x3b6>
      break;
 800b82c:	bf00      	nop
 800b82e:	e002      	b.n	800b836 <USBH_HandleEnum+0x3b6>
      break;
 800b830:	bf00      	nop
 800b832:	e000      	b.n	800b836 <USBH_HandleEnum+0x3b6>
      break;
 800b834:	bf00      	nop
  }
  return Status;
 800b836:	7bfb      	ldrb	r3, [r7, #15]
}
 800b838:	4618      	mov	r0, r3
 800b83a:	3710      	adds	r7, #16
 800b83c:	46bd      	mov	sp, r7
 800b83e:	bd80      	pop	{r7, pc}

0800b840 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800b840:	b480      	push	{r7}
 800b842:	b083      	sub	sp, #12
 800b844:	af00      	add	r7, sp, #0
 800b846:	6078      	str	r0, [r7, #4]
 800b848:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	683a      	ldr	r2, [r7, #0]
 800b84e:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800b852:	bf00      	nop
 800b854:	370c      	adds	r7, #12
 800b856:	46bd      	mov	sp, r7
 800b858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b85c:	4770      	bx	lr

0800b85e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800b85e:	b580      	push	{r7, lr}
 800b860:	b082      	sub	sp, #8
 800b862:	af00      	add	r7, sp, #0
 800b864:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b86c:	1c5a      	adds	r2, r3, #1
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800b874:	6878      	ldr	r0, [r7, #4]
 800b876:	f000 f804 	bl	800b882 <USBH_HandleSof>
}
 800b87a:	bf00      	nop
 800b87c:	3708      	adds	r7, #8
 800b87e:	46bd      	mov	sp, r7
 800b880:	bd80      	pop	{r7, pc}

0800b882 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800b882:	b580      	push	{r7, lr}
 800b884:	b082      	sub	sp, #8
 800b886:	af00      	add	r7, sp, #0
 800b888:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	781b      	ldrb	r3, [r3, #0]
 800b88e:	b2db      	uxtb	r3, r3
 800b890:	2b0b      	cmp	r3, #11
 800b892:	d10a      	bne.n	800b8aa <USBH_HandleSof+0x28>
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d005      	beq.n	800b8aa <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b8a4:	699b      	ldr	r3, [r3, #24]
 800b8a6:	6878      	ldr	r0, [r7, #4]
 800b8a8:	4798      	blx	r3
  }
}
 800b8aa:	bf00      	nop
 800b8ac:	3708      	adds	r7, #8
 800b8ae:	46bd      	mov	sp, r7
 800b8b0:	bd80      	pop	{r7, pc}

0800b8b2 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800b8b2:	b480      	push	{r7}
 800b8b4:	b083      	sub	sp, #12
 800b8b6:	af00      	add	r7, sp, #0
 800b8b8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	2201      	movs	r2, #1
 800b8be:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 800b8c2:	bf00      	nop
}
 800b8c4:	370c      	adds	r7, #12
 800b8c6:	46bd      	mov	sp, r7
 800b8c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8cc:	4770      	bx	lr

0800b8ce <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800b8ce:	b480      	push	{r7}
 800b8d0:	b083      	sub	sp, #12
 800b8d2:	af00      	add	r7, sp, #0
 800b8d4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	2200      	movs	r2, #0
 800b8da:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	2201      	movs	r2, #1
 800b8e2:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 800b8e6:	bf00      	nop
}
 800b8e8:	370c      	adds	r7, #12
 800b8ea:	46bd      	mov	sp, r7
 800b8ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f0:	4770      	bx	lr

0800b8f2 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800b8f2:	b480      	push	{r7}
 800b8f4:	b083      	sub	sp, #12
 800b8f6:	af00      	add	r7, sp, #0
 800b8f8:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	2201      	movs	r2, #1
 800b8fe:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	2200      	movs	r2, #0
 800b906:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	2200      	movs	r2, #0
 800b90e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800b912:	2300      	movs	r3, #0
}
 800b914:	4618      	mov	r0, r3
 800b916:	370c      	adds	r7, #12
 800b918:	46bd      	mov	sp, r7
 800b91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b91e:	4770      	bx	lr

0800b920 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800b920:	b580      	push	{r7, lr}
 800b922:	b082      	sub	sp, #8
 800b924:	af00      	add	r7, sp, #0
 800b926:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	2201      	movs	r2, #1
 800b92c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	2200      	movs	r2, #0
 800b934:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	2200      	movs	r2, #0
 800b93c:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800b940:	6878      	ldr	r0, [r7, #4]
 800b942:	f001 f8c0 	bl	800cac6 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	791b      	ldrb	r3, [r3, #4]
 800b94a:	4619      	mov	r1, r3
 800b94c:	6878      	ldr	r0, [r7, #4]
 800b94e:	f000 ff0d 	bl	800c76c <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	795b      	ldrb	r3, [r3, #5]
 800b956:	4619      	mov	r1, r3
 800b958:	6878      	ldr	r0, [r7, #4]
 800b95a:	f000 ff07 	bl	800c76c <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800b95e:	2300      	movs	r3, #0
}
 800b960:	4618      	mov	r0, r3
 800b962:	3708      	adds	r7, #8
 800b964:	46bd      	mov	sp, r7
 800b966:	bd80      	pop	{r7, pc}

0800b968 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800b968:	b580      	push	{r7, lr}
 800b96a:	b086      	sub	sp, #24
 800b96c:	af02      	add	r7, sp, #8
 800b96e:	6078      	str	r0, [r7, #4]
 800b970:	460b      	mov	r3, r1
 800b972:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 800b974:	887b      	ldrh	r3, [r7, #2]
 800b976:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b97a:	d901      	bls.n	800b980 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800b97c:	2303      	movs	r3, #3
 800b97e:	e01b      	b.n	800b9b8 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800b986:	887b      	ldrh	r3, [r7, #2]
 800b988:	9300      	str	r3, [sp, #0]
 800b98a:	4613      	mov	r3, r2
 800b98c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b990:	2100      	movs	r1, #0
 800b992:	6878      	ldr	r0, [r7, #4]
 800b994:	f000 f872 	bl	800ba7c <USBH_GetDescriptor>
 800b998:	4603      	mov	r3, r0
 800b99a:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800b99c:	7bfb      	ldrb	r3, [r7, #15]
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d109      	bne.n	800b9b6 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800b9a8:	887a      	ldrh	r2, [r7, #2]
 800b9aa:	4619      	mov	r1, r3
 800b9ac:	6878      	ldr	r0, [r7, #4]
 800b9ae:	f000 f929 	bl	800bc04 <USBH_ParseDevDesc>
 800b9b2:	4603      	mov	r3, r0
 800b9b4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b9b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9b8:	4618      	mov	r0, r3
 800b9ba:	3710      	adds	r7, #16
 800b9bc:	46bd      	mov	sp, r7
 800b9be:	bd80      	pop	{r7, pc}

0800b9c0 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800b9c0:	b580      	push	{r7, lr}
 800b9c2:	b086      	sub	sp, #24
 800b9c4:	af02      	add	r7, sp, #8
 800b9c6:	6078      	str	r0, [r7, #4]
 800b9c8:	460b      	mov	r3, r1
 800b9ca:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	331c      	adds	r3, #28
 800b9d0:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800b9d2:	887b      	ldrh	r3, [r7, #2]
 800b9d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b9d8:	d901      	bls.n	800b9de <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800b9da:	2303      	movs	r3, #3
 800b9dc:	e016      	b.n	800ba0c <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800b9de:	887b      	ldrh	r3, [r7, #2]
 800b9e0:	9300      	str	r3, [sp, #0]
 800b9e2:	68bb      	ldr	r3, [r7, #8]
 800b9e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b9e8:	2100      	movs	r1, #0
 800b9ea:	6878      	ldr	r0, [r7, #4]
 800b9ec:	f000 f846 	bl	800ba7c <USBH_GetDescriptor>
 800b9f0:	4603      	mov	r3, r0
 800b9f2:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800b9f4:	7bfb      	ldrb	r3, [r7, #15]
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d107      	bne.n	800ba0a <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800b9fa:	887b      	ldrh	r3, [r7, #2]
 800b9fc:	461a      	mov	r2, r3
 800b9fe:	68b9      	ldr	r1, [r7, #8]
 800ba00:	6878      	ldr	r0, [r7, #4]
 800ba02:	f000 f9af 	bl	800bd64 <USBH_ParseCfgDesc>
 800ba06:	4603      	mov	r3, r0
 800ba08:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800ba0a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba0c:	4618      	mov	r0, r3
 800ba0e:	3710      	adds	r7, #16
 800ba10:	46bd      	mov	sp, r7
 800ba12:	bd80      	pop	{r7, pc}

0800ba14 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800ba14:	b580      	push	{r7, lr}
 800ba16:	b088      	sub	sp, #32
 800ba18:	af02      	add	r7, sp, #8
 800ba1a:	60f8      	str	r0, [r7, #12]
 800ba1c:	607a      	str	r2, [r7, #4]
 800ba1e:	461a      	mov	r2, r3
 800ba20:	460b      	mov	r3, r1
 800ba22:	72fb      	strb	r3, [r7, #11]
 800ba24:	4613      	mov	r3, r2
 800ba26:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800ba28:	893b      	ldrh	r3, [r7, #8]
 800ba2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ba2e:	d802      	bhi.n	800ba36 <USBH_Get_StringDesc+0x22>
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d101      	bne.n	800ba3a <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800ba36:	2303      	movs	r3, #3
 800ba38:	e01c      	b.n	800ba74 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800ba3a:	7afb      	ldrb	r3, [r7, #11]
 800ba3c:	b29b      	uxth	r3, r3
 800ba3e:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800ba42:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800ba4a:	893b      	ldrh	r3, [r7, #8]
 800ba4c:	9300      	str	r3, [sp, #0]
 800ba4e:	460b      	mov	r3, r1
 800ba50:	2100      	movs	r1, #0
 800ba52:	68f8      	ldr	r0, [r7, #12]
 800ba54:	f000 f812 	bl	800ba7c <USBH_GetDescriptor>
 800ba58:	4603      	mov	r3, r0
 800ba5a:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800ba5c:	7dfb      	ldrb	r3, [r7, #23]
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d107      	bne.n	800ba72 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800ba62:	68fb      	ldr	r3, [r7, #12]
 800ba64:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800ba68:	893a      	ldrh	r2, [r7, #8]
 800ba6a:	6879      	ldr	r1, [r7, #4]
 800ba6c:	4618      	mov	r0, r3
 800ba6e:	f000 fb8c 	bl	800c18a <USBH_ParseStringDesc>
  }

  return status;
 800ba72:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba74:	4618      	mov	r0, r3
 800ba76:	3718      	adds	r7, #24
 800ba78:	46bd      	mov	sp, r7
 800ba7a:	bd80      	pop	{r7, pc}

0800ba7c <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800ba7c:	b580      	push	{r7, lr}
 800ba7e:	b084      	sub	sp, #16
 800ba80:	af00      	add	r7, sp, #0
 800ba82:	60f8      	str	r0, [r7, #12]
 800ba84:	607b      	str	r3, [r7, #4]
 800ba86:	460b      	mov	r3, r1
 800ba88:	72fb      	strb	r3, [r7, #11]
 800ba8a:	4613      	mov	r3, r2
 800ba8c:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	789b      	ldrb	r3, [r3, #2]
 800ba92:	2b01      	cmp	r3, #1
 800ba94:	d11c      	bne.n	800bad0 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800ba96:	7afb      	ldrb	r3, [r7, #11]
 800ba98:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ba9c:	b2da      	uxtb	r2, r3
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	2206      	movs	r2, #6
 800baa6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	893a      	ldrh	r2, [r7, #8]
 800baac:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800baae:	893b      	ldrh	r3, [r7, #8]
 800bab0:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800bab4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bab8:	d104      	bne.n	800bac4 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	f240 4209 	movw	r2, #1033	@ 0x409
 800bac0:	829a      	strh	r2, [r3, #20]
 800bac2:	e002      	b.n	800baca <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	2200      	movs	r2, #0
 800bac8:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	8b3a      	ldrh	r2, [r7, #24]
 800bace:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800bad0:	8b3b      	ldrh	r3, [r7, #24]
 800bad2:	461a      	mov	r2, r3
 800bad4:	6879      	ldr	r1, [r7, #4]
 800bad6:	68f8      	ldr	r0, [r7, #12]
 800bad8:	f000 fba4 	bl	800c224 <USBH_CtlReq>
 800badc:	4603      	mov	r3, r0
}
 800bade:	4618      	mov	r0, r3
 800bae0:	3710      	adds	r7, #16
 800bae2:	46bd      	mov	sp, r7
 800bae4:	bd80      	pop	{r7, pc}

0800bae6 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800bae6:	b580      	push	{r7, lr}
 800bae8:	b082      	sub	sp, #8
 800baea:	af00      	add	r7, sp, #0
 800baec:	6078      	str	r0, [r7, #4]
 800baee:	460b      	mov	r3, r1
 800baf0:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	789b      	ldrb	r3, [r3, #2]
 800baf6:	2b01      	cmp	r3, #1
 800baf8:	d10f      	bne.n	800bb1a <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	2200      	movs	r2, #0
 800bafe:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	2205      	movs	r2, #5
 800bb04:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800bb06:	78fb      	ldrb	r3, [r7, #3]
 800bb08:	b29a      	uxth	r2, r3
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	2200      	movs	r2, #0
 800bb12:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	2200      	movs	r2, #0
 800bb18:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800bb1a:	2200      	movs	r2, #0
 800bb1c:	2100      	movs	r1, #0
 800bb1e:	6878      	ldr	r0, [r7, #4]
 800bb20:	f000 fb80 	bl	800c224 <USBH_CtlReq>
 800bb24:	4603      	mov	r3, r0
}
 800bb26:	4618      	mov	r0, r3
 800bb28:	3708      	adds	r7, #8
 800bb2a:	46bd      	mov	sp, r7
 800bb2c:	bd80      	pop	{r7, pc}

0800bb2e <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800bb2e:	b580      	push	{r7, lr}
 800bb30:	b082      	sub	sp, #8
 800bb32:	af00      	add	r7, sp, #0
 800bb34:	6078      	str	r0, [r7, #4]
 800bb36:	460b      	mov	r3, r1
 800bb38:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	789b      	ldrb	r3, [r3, #2]
 800bb3e:	2b01      	cmp	r3, #1
 800bb40:	d10e      	bne.n	800bb60 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	2200      	movs	r2, #0
 800bb46:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	2209      	movs	r2, #9
 800bb4c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	887a      	ldrh	r2, [r7, #2]
 800bb52:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	2200      	movs	r2, #0
 800bb58:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	2200      	movs	r2, #0
 800bb5e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800bb60:	2200      	movs	r2, #0
 800bb62:	2100      	movs	r1, #0
 800bb64:	6878      	ldr	r0, [r7, #4]
 800bb66:	f000 fb5d 	bl	800c224 <USBH_CtlReq>
 800bb6a:	4603      	mov	r3, r0
}
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	3708      	adds	r7, #8
 800bb70:	46bd      	mov	sp, r7
 800bb72:	bd80      	pop	{r7, pc}

0800bb74 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800bb74:	b580      	push	{r7, lr}
 800bb76:	b082      	sub	sp, #8
 800bb78:	af00      	add	r7, sp, #0
 800bb7a:	6078      	str	r0, [r7, #4]
 800bb7c:	460b      	mov	r3, r1
 800bb7e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	789b      	ldrb	r3, [r3, #2]
 800bb84:	2b01      	cmp	r3, #1
 800bb86:	d10f      	bne.n	800bba8 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	2200      	movs	r2, #0
 800bb8c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	2203      	movs	r2, #3
 800bb92:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800bb94:	78fb      	ldrb	r3, [r7, #3]
 800bb96:	b29a      	uxth	r2, r3
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	2200      	movs	r2, #0
 800bba0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	2200      	movs	r2, #0
 800bba6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800bba8:	2200      	movs	r2, #0
 800bbaa:	2100      	movs	r1, #0
 800bbac:	6878      	ldr	r0, [r7, #4]
 800bbae:	f000 fb39 	bl	800c224 <USBH_CtlReq>
 800bbb2:	4603      	mov	r3, r0
}
 800bbb4:	4618      	mov	r0, r3
 800bbb6:	3708      	adds	r7, #8
 800bbb8:	46bd      	mov	sp, r7
 800bbba:	bd80      	pop	{r7, pc}

0800bbbc <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800bbbc:	b580      	push	{r7, lr}
 800bbbe:	b082      	sub	sp, #8
 800bbc0:	af00      	add	r7, sp, #0
 800bbc2:	6078      	str	r0, [r7, #4]
 800bbc4:	460b      	mov	r3, r1
 800bbc6:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	789b      	ldrb	r3, [r3, #2]
 800bbcc:	2b01      	cmp	r3, #1
 800bbce:	d10f      	bne.n	800bbf0 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	2202      	movs	r2, #2
 800bbd4:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	2201      	movs	r2, #1
 800bbda:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	2200      	movs	r2, #0
 800bbe0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800bbe2:	78fb      	ldrb	r3, [r7, #3]
 800bbe4:	b29a      	uxth	r2, r3
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	2200      	movs	r2, #0
 800bbee:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800bbf0:	2200      	movs	r2, #0
 800bbf2:	2100      	movs	r1, #0
 800bbf4:	6878      	ldr	r0, [r7, #4]
 800bbf6:	f000 fb15 	bl	800c224 <USBH_CtlReq>
 800bbfa:	4603      	mov	r3, r0
}
 800bbfc:	4618      	mov	r0, r3
 800bbfe:	3708      	adds	r7, #8
 800bc00:	46bd      	mov	sp, r7
 800bc02:	bd80      	pop	{r7, pc}

0800bc04 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800bc04:	b480      	push	{r7}
 800bc06:	b087      	sub	sp, #28
 800bc08:	af00      	add	r7, sp, #0
 800bc0a:	60f8      	str	r0, [r7, #12]
 800bc0c:	60b9      	str	r1, [r7, #8]
 800bc0e:	4613      	mov	r3, r2
 800bc10:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800bc18:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800bc1a:	2300      	movs	r3, #0
 800bc1c:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800bc1e:	68bb      	ldr	r3, [r7, #8]
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d101      	bne.n	800bc28 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800bc24:	2302      	movs	r3, #2
 800bc26:	e094      	b.n	800bd52 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800bc28:	68bb      	ldr	r3, [r7, #8]
 800bc2a:	781a      	ldrb	r2, [r3, #0]
 800bc2c:	693b      	ldr	r3, [r7, #16]
 800bc2e:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800bc30:	68bb      	ldr	r3, [r7, #8]
 800bc32:	785a      	ldrb	r2, [r3, #1]
 800bc34:	693b      	ldr	r3, [r7, #16]
 800bc36:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800bc38:	68bb      	ldr	r3, [r7, #8]
 800bc3a:	3302      	adds	r3, #2
 800bc3c:	781b      	ldrb	r3, [r3, #0]
 800bc3e:	461a      	mov	r2, r3
 800bc40:	68bb      	ldr	r3, [r7, #8]
 800bc42:	3303      	adds	r3, #3
 800bc44:	781b      	ldrb	r3, [r3, #0]
 800bc46:	021b      	lsls	r3, r3, #8
 800bc48:	b29b      	uxth	r3, r3
 800bc4a:	4313      	orrs	r3, r2
 800bc4c:	b29a      	uxth	r2, r3
 800bc4e:	693b      	ldr	r3, [r7, #16]
 800bc50:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800bc52:	68bb      	ldr	r3, [r7, #8]
 800bc54:	791a      	ldrb	r2, [r3, #4]
 800bc56:	693b      	ldr	r3, [r7, #16]
 800bc58:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800bc5a:	68bb      	ldr	r3, [r7, #8]
 800bc5c:	795a      	ldrb	r2, [r3, #5]
 800bc5e:	693b      	ldr	r3, [r7, #16]
 800bc60:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800bc62:	68bb      	ldr	r3, [r7, #8]
 800bc64:	799a      	ldrb	r2, [r3, #6]
 800bc66:	693b      	ldr	r3, [r7, #16]
 800bc68:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800bc6a:	68bb      	ldr	r3, [r7, #8]
 800bc6c:	79da      	ldrb	r2, [r3, #7]
 800bc6e:	693b      	ldr	r3, [r7, #16]
 800bc70:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	d004      	beq.n	800bc86 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800bc82:	2b01      	cmp	r3, #1
 800bc84:	d11b      	bne.n	800bcbe <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800bc86:	693b      	ldr	r3, [r7, #16]
 800bc88:	79db      	ldrb	r3, [r3, #7]
 800bc8a:	2b20      	cmp	r3, #32
 800bc8c:	dc0f      	bgt.n	800bcae <USBH_ParseDevDesc+0xaa>
 800bc8e:	2b08      	cmp	r3, #8
 800bc90:	db0f      	blt.n	800bcb2 <USBH_ParseDevDesc+0xae>
 800bc92:	3b08      	subs	r3, #8
 800bc94:	4a32      	ldr	r2, [pc, #200]	@ (800bd60 <USBH_ParseDevDesc+0x15c>)
 800bc96:	fa22 f303 	lsr.w	r3, r2, r3
 800bc9a:	f003 0301 	and.w	r3, r3, #1
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	bf14      	ite	ne
 800bca2:	2301      	movne	r3, #1
 800bca4:	2300      	moveq	r3, #0
 800bca6:	b2db      	uxtb	r3, r3
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d106      	bne.n	800bcba <USBH_ParseDevDesc+0xb6>
 800bcac:	e001      	b.n	800bcb2 <USBH_ParseDevDesc+0xae>
 800bcae:	2b40      	cmp	r3, #64	@ 0x40
 800bcb0:	d003      	beq.n	800bcba <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800bcb2:	693b      	ldr	r3, [r7, #16]
 800bcb4:	2208      	movs	r2, #8
 800bcb6:	71da      	strb	r2, [r3, #7]
        break;
 800bcb8:	e000      	b.n	800bcbc <USBH_ParseDevDesc+0xb8>
        break;
 800bcba:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800bcbc:	e00e      	b.n	800bcdc <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800bcc4:	2b02      	cmp	r3, #2
 800bcc6:	d107      	bne.n	800bcd8 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800bcc8:	693b      	ldr	r3, [r7, #16]
 800bcca:	79db      	ldrb	r3, [r3, #7]
 800bccc:	2b08      	cmp	r3, #8
 800bcce:	d005      	beq.n	800bcdc <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800bcd0:	693b      	ldr	r3, [r7, #16]
 800bcd2:	2208      	movs	r2, #8
 800bcd4:	71da      	strb	r2, [r3, #7]
 800bcd6:	e001      	b.n	800bcdc <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800bcd8:	2303      	movs	r3, #3
 800bcda:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800bcdc:	88fb      	ldrh	r3, [r7, #6]
 800bcde:	2b08      	cmp	r3, #8
 800bce0:	d936      	bls.n	800bd50 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800bce2:	68bb      	ldr	r3, [r7, #8]
 800bce4:	3308      	adds	r3, #8
 800bce6:	781b      	ldrb	r3, [r3, #0]
 800bce8:	461a      	mov	r2, r3
 800bcea:	68bb      	ldr	r3, [r7, #8]
 800bcec:	3309      	adds	r3, #9
 800bcee:	781b      	ldrb	r3, [r3, #0]
 800bcf0:	021b      	lsls	r3, r3, #8
 800bcf2:	b29b      	uxth	r3, r3
 800bcf4:	4313      	orrs	r3, r2
 800bcf6:	b29a      	uxth	r2, r3
 800bcf8:	693b      	ldr	r3, [r7, #16]
 800bcfa:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800bcfc:	68bb      	ldr	r3, [r7, #8]
 800bcfe:	330a      	adds	r3, #10
 800bd00:	781b      	ldrb	r3, [r3, #0]
 800bd02:	461a      	mov	r2, r3
 800bd04:	68bb      	ldr	r3, [r7, #8]
 800bd06:	330b      	adds	r3, #11
 800bd08:	781b      	ldrb	r3, [r3, #0]
 800bd0a:	021b      	lsls	r3, r3, #8
 800bd0c:	b29b      	uxth	r3, r3
 800bd0e:	4313      	orrs	r3, r2
 800bd10:	b29a      	uxth	r2, r3
 800bd12:	693b      	ldr	r3, [r7, #16]
 800bd14:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800bd16:	68bb      	ldr	r3, [r7, #8]
 800bd18:	330c      	adds	r3, #12
 800bd1a:	781b      	ldrb	r3, [r3, #0]
 800bd1c:	461a      	mov	r2, r3
 800bd1e:	68bb      	ldr	r3, [r7, #8]
 800bd20:	330d      	adds	r3, #13
 800bd22:	781b      	ldrb	r3, [r3, #0]
 800bd24:	021b      	lsls	r3, r3, #8
 800bd26:	b29b      	uxth	r3, r3
 800bd28:	4313      	orrs	r3, r2
 800bd2a:	b29a      	uxth	r2, r3
 800bd2c:	693b      	ldr	r3, [r7, #16]
 800bd2e:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800bd30:	68bb      	ldr	r3, [r7, #8]
 800bd32:	7b9a      	ldrb	r2, [r3, #14]
 800bd34:	693b      	ldr	r3, [r7, #16]
 800bd36:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800bd38:	68bb      	ldr	r3, [r7, #8]
 800bd3a:	7bda      	ldrb	r2, [r3, #15]
 800bd3c:	693b      	ldr	r3, [r7, #16]
 800bd3e:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800bd40:	68bb      	ldr	r3, [r7, #8]
 800bd42:	7c1a      	ldrb	r2, [r3, #16]
 800bd44:	693b      	ldr	r3, [r7, #16]
 800bd46:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800bd48:	68bb      	ldr	r3, [r7, #8]
 800bd4a:	7c5a      	ldrb	r2, [r3, #17]
 800bd4c:	693b      	ldr	r3, [r7, #16]
 800bd4e:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800bd50:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd52:	4618      	mov	r0, r3
 800bd54:	371c      	adds	r7, #28
 800bd56:	46bd      	mov	sp, r7
 800bd58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd5c:	4770      	bx	lr
 800bd5e:	bf00      	nop
 800bd60:	01000101 	.word	0x01000101

0800bd64 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800bd64:	b580      	push	{r7, lr}
 800bd66:	b08c      	sub	sp, #48	@ 0x30
 800bd68:	af00      	add	r7, sp, #0
 800bd6a:	60f8      	str	r0, [r7, #12]
 800bd6c:	60b9      	str	r1, [r7, #8]
 800bd6e:	4613      	mov	r3, r2
 800bd70:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800bd72:	68fb      	ldr	r3, [r7, #12]
 800bd74:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800bd78:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800bd7a:	2300      	movs	r3, #0
 800bd7c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800bd80:	2300      	movs	r3, #0
 800bd82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800bd86:	2300      	movs	r3, #0
 800bd88:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800bd8c:	68bb      	ldr	r3, [r7, #8]
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	d101      	bne.n	800bd96 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800bd92:	2302      	movs	r3, #2
 800bd94:	e0de      	b.n	800bf54 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800bd96:	68bb      	ldr	r3, [r7, #8]
 800bd98:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800bd9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd9c:	781b      	ldrb	r3, [r3, #0]
 800bd9e:	2b09      	cmp	r3, #9
 800bda0:	d002      	beq.n	800bda8 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800bda2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bda4:	2209      	movs	r2, #9
 800bda6:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800bda8:	68bb      	ldr	r3, [r7, #8]
 800bdaa:	781a      	ldrb	r2, [r3, #0]
 800bdac:	6a3b      	ldr	r3, [r7, #32]
 800bdae:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800bdb0:	68bb      	ldr	r3, [r7, #8]
 800bdb2:	785a      	ldrb	r2, [r3, #1]
 800bdb4:	6a3b      	ldr	r3, [r7, #32]
 800bdb6:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800bdb8:	68bb      	ldr	r3, [r7, #8]
 800bdba:	3302      	adds	r3, #2
 800bdbc:	781b      	ldrb	r3, [r3, #0]
 800bdbe:	461a      	mov	r2, r3
 800bdc0:	68bb      	ldr	r3, [r7, #8]
 800bdc2:	3303      	adds	r3, #3
 800bdc4:	781b      	ldrb	r3, [r3, #0]
 800bdc6:	021b      	lsls	r3, r3, #8
 800bdc8:	b29b      	uxth	r3, r3
 800bdca:	4313      	orrs	r3, r2
 800bdcc:	b29b      	uxth	r3, r3
 800bdce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bdd2:	bf28      	it	cs
 800bdd4:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800bdd8:	b29a      	uxth	r2, r3
 800bdda:	6a3b      	ldr	r3, [r7, #32]
 800bddc:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800bdde:	68bb      	ldr	r3, [r7, #8]
 800bde0:	791a      	ldrb	r2, [r3, #4]
 800bde2:	6a3b      	ldr	r3, [r7, #32]
 800bde4:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800bde6:	68bb      	ldr	r3, [r7, #8]
 800bde8:	795a      	ldrb	r2, [r3, #5]
 800bdea:	6a3b      	ldr	r3, [r7, #32]
 800bdec:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800bdee:	68bb      	ldr	r3, [r7, #8]
 800bdf0:	799a      	ldrb	r2, [r3, #6]
 800bdf2:	6a3b      	ldr	r3, [r7, #32]
 800bdf4:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800bdf6:	68bb      	ldr	r3, [r7, #8]
 800bdf8:	79da      	ldrb	r2, [r3, #7]
 800bdfa:	6a3b      	ldr	r3, [r7, #32]
 800bdfc:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800bdfe:	68bb      	ldr	r3, [r7, #8]
 800be00:	7a1a      	ldrb	r2, [r3, #8]
 800be02:	6a3b      	ldr	r3, [r7, #32]
 800be04:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800be06:	88fb      	ldrh	r3, [r7, #6]
 800be08:	2b09      	cmp	r3, #9
 800be0a:	f240 80a1 	bls.w	800bf50 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 800be0e:	2309      	movs	r3, #9
 800be10:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800be12:	2300      	movs	r3, #0
 800be14:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800be16:	e085      	b.n	800bf24 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800be18:	f107 0316 	add.w	r3, r7, #22
 800be1c:	4619      	mov	r1, r3
 800be1e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800be20:	f000 f9e6 	bl	800c1f0 <USBH_GetNextDesc>
 800be24:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800be26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be28:	785b      	ldrb	r3, [r3, #1]
 800be2a:	2b04      	cmp	r3, #4
 800be2c:	d17a      	bne.n	800bf24 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800be2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be30:	781b      	ldrb	r3, [r3, #0]
 800be32:	2b09      	cmp	r3, #9
 800be34:	d002      	beq.n	800be3c <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800be36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be38:	2209      	movs	r2, #9
 800be3a:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800be3c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800be40:	221a      	movs	r2, #26
 800be42:	fb02 f303 	mul.w	r3, r2, r3
 800be46:	3308      	adds	r3, #8
 800be48:	6a3a      	ldr	r2, [r7, #32]
 800be4a:	4413      	add	r3, r2
 800be4c:	3302      	adds	r3, #2
 800be4e:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800be50:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800be52:	69f8      	ldr	r0, [r7, #28]
 800be54:	f000 f882 	bl	800bf5c <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800be58:	2300      	movs	r3, #0
 800be5a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800be5e:	2300      	movs	r3, #0
 800be60:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800be62:	e043      	b.n	800beec <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800be64:	f107 0316 	add.w	r3, r7, #22
 800be68:	4619      	mov	r1, r3
 800be6a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800be6c:	f000 f9c0 	bl	800c1f0 <USBH_GetNextDesc>
 800be70:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800be72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be74:	785b      	ldrb	r3, [r3, #1]
 800be76:	2b05      	cmp	r3, #5
 800be78:	d138      	bne.n	800beec <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800be7a:	69fb      	ldr	r3, [r7, #28]
 800be7c:	795b      	ldrb	r3, [r3, #5]
 800be7e:	2b01      	cmp	r3, #1
 800be80:	d113      	bne.n	800beaa <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800be82:	69fb      	ldr	r3, [r7, #28]
 800be84:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800be86:	2b02      	cmp	r3, #2
 800be88:	d003      	beq.n	800be92 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800be8a:	69fb      	ldr	r3, [r7, #28]
 800be8c:	799b      	ldrb	r3, [r3, #6]
 800be8e:	2b03      	cmp	r3, #3
 800be90:	d10b      	bne.n	800beaa <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800be92:	69fb      	ldr	r3, [r7, #28]
 800be94:	79db      	ldrb	r3, [r3, #7]
 800be96:	2b00      	cmp	r3, #0
 800be98:	d10b      	bne.n	800beb2 <USBH_ParseCfgDesc+0x14e>
 800be9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be9c:	781b      	ldrb	r3, [r3, #0]
 800be9e:	2b09      	cmp	r3, #9
 800bea0:	d007      	beq.n	800beb2 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800bea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bea4:	2209      	movs	r2, #9
 800bea6:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800bea8:	e003      	b.n	800beb2 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800beaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800beac:	2207      	movs	r2, #7
 800beae:	701a      	strb	r2, [r3, #0]
 800beb0:	e000      	b.n	800beb4 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800beb2:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800beb4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800beb8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800bebc:	3201      	adds	r2, #1
 800bebe:	00d2      	lsls	r2, r2, #3
 800bec0:	211a      	movs	r1, #26
 800bec2:	fb01 f303 	mul.w	r3, r1, r3
 800bec6:	4413      	add	r3, r2
 800bec8:	3308      	adds	r3, #8
 800beca:	6a3a      	ldr	r2, [r7, #32]
 800becc:	4413      	add	r3, r2
 800bece:	3304      	adds	r3, #4
 800bed0:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800bed2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bed4:	69b9      	ldr	r1, [r7, #24]
 800bed6:	68f8      	ldr	r0, [r7, #12]
 800bed8:	f000 f86f 	bl	800bfba <USBH_ParseEPDesc>
 800bedc:	4603      	mov	r3, r0
 800bede:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800bee2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800bee6:	3301      	adds	r3, #1
 800bee8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800beec:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800bef0:	2b01      	cmp	r3, #1
 800bef2:	d80a      	bhi.n	800bf0a <USBH_ParseCfgDesc+0x1a6>
 800bef4:	69fb      	ldr	r3, [r7, #28]
 800bef6:	791b      	ldrb	r3, [r3, #4]
 800bef8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800befc:	429a      	cmp	r2, r3
 800befe:	d204      	bcs.n	800bf0a <USBH_ParseCfgDesc+0x1a6>
 800bf00:	6a3b      	ldr	r3, [r7, #32]
 800bf02:	885a      	ldrh	r2, [r3, #2]
 800bf04:	8afb      	ldrh	r3, [r7, #22]
 800bf06:	429a      	cmp	r2, r3
 800bf08:	d8ac      	bhi.n	800be64 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800bf0a:	69fb      	ldr	r3, [r7, #28]
 800bf0c:	791b      	ldrb	r3, [r3, #4]
 800bf0e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800bf12:	429a      	cmp	r2, r3
 800bf14:	d201      	bcs.n	800bf1a <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800bf16:	2303      	movs	r3, #3
 800bf18:	e01c      	b.n	800bf54 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800bf1a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bf1e:	3301      	adds	r3, #1
 800bf20:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800bf24:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bf28:	2b01      	cmp	r3, #1
 800bf2a:	d805      	bhi.n	800bf38 <USBH_ParseCfgDesc+0x1d4>
 800bf2c:	6a3b      	ldr	r3, [r7, #32]
 800bf2e:	885a      	ldrh	r2, [r3, #2]
 800bf30:	8afb      	ldrh	r3, [r7, #22]
 800bf32:	429a      	cmp	r2, r3
 800bf34:	f63f af70 	bhi.w	800be18 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800bf38:	6a3b      	ldr	r3, [r7, #32]
 800bf3a:	791b      	ldrb	r3, [r3, #4]
 800bf3c:	2b02      	cmp	r3, #2
 800bf3e:	bf28      	it	cs
 800bf40:	2302      	movcs	r3, #2
 800bf42:	b2db      	uxtb	r3, r3
 800bf44:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800bf48:	429a      	cmp	r2, r3
 800bf4a:	d201      	bcs.n	800bf50 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 800bf4c:	2303      	movs	r3, #3
 800bf4e:	e001      	b.n	800bf54 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 800bf50:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800bf54:	4618      	mov	r0, r3
 800bf56:	3730      	adds	r7, #48	@ 0x30
 800bf58:	46bd      	mov	sp, r7
 800bf5a:	bd80      	pop	{r7, pc}

0800bf5c <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800bf5c:	b480      	push	{r7}
 800bf5e:	b083      	sub	sp, #12
 800bf60:	af00      	add	r7, sp, #0
 800bf62:	6078      	str	r0, [r7, #4]
 800bf64:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800bf66:	683b      	ldr	r3, [r7, #0]
 800bf68:	781a      	ldrb	r2, [r3, #0]
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800bf6e:	683b      	ldr	r3, [r7, #0]
 800bf70:	785a      	ldrb	r2, [r3, #1]
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800bf76:	683b      	ldr	r3, [r7, #0]
 800bf78:	789a      	ldrb	r2, [r3, #2]
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800bf7e:	683b      	ldr	r3, [r7, #0]
 800bf80:	78da      	ldrb	r2, [r3, #3]
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 800bf86:	683b      	ldr	r3, [r7, #0]
 800bf88:	791a      	ldrb	r2, [r3, #4]
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800bf8e:	683b      	ldr	r3, [r7, #0]
 800bf90:	795a      	ldrb	r2, [r3, #5]
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800bf96:	683b      	ldr	r3, [r7, #0]
 800bf98:	799a      	ldrb	r2, [r3, #6]
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800bf9e:	683b      	ldr	r3, [r7, #0]
 800bfa0:	79da      	ldrb	r2, [r3, #7]
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800bfa6:	683b      	ldr	r3, [r7, #0]
 800bfa8:	7a1a      	ldrb	r2, [r3, #8]
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	721a      	strb	r2, [r3, #8]
}
 800bfae:	bf00      	nop
 800bfb0:	370c      	adds	r7, #12
 800bfb2:	46bd      	mov	sp, r7
 800bfb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfb8:	4770      	bx	lr

0800bfba <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800bfba:	b480      	push	{r7}
 800bfbc:	b087      	sub	sp, #28
 800bfbe:	af00      	add	r7, sp, #0
 800bfc0:	60f8      	str	r0, [r7, #12]
 800bfc2:	60b9      	str	r1, [r7, #8]
 800bfc4:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800bfc6:	2300      	movs	r3, #0
 800bfc8:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	781a      	ldrb	r2, [r3, #0]
 800bfce:	68bb      	ldr	r3, [r7, #8]
 800bfd0:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	785a      	ldrb	r2, [r3, #1]
 800bfd6:	68bb      	ldr	r3, [r7, #8]
 800bfd8:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	789a      	ldrb	r2, [r3, #2]
 800bfde:	68bb      	ldr	r3, [r7, #8]
 800bfe0:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	78da      	ldrb	r2, [r3, #3]
 800bfe6:	68bb      	ldr	r3, [r7, #8]
 800bfe8:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	3304      	adds	r3, #4
 800bfee:	781b      	ldrb	r3, [r3, #0]
 800bff0:	461a      	mov	r2, r3
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	3305      	adds	r3, #5
 800bff6:	781b      	ldrb	r3, [r3, #0]
 800bff8:	021b      	lsls	r3, r3, #8
 800bffa:	b29b      	uxth	r3, r3
 800bffc:	4313      	orrs	r3, r2
 800bffe:	b29a      	uxth	r2, r3
 800c000:	68bb      	ldr	r3, [r7, #8]
 800c002:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	799a      	ldrb	r2, [r3, #6]
 800c008:	68bb      	ldr	r3, [r7, #8]
 800c00a:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800c00c:	68bb      	ldr	r3, [r7, #8]
 800c00e:	889b      	ldrh	r3, [r3, #4]
 800c010:	2b00      	cmp	r3, #0
 800c012:	d009      	beq.n	800c028 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800c014:	68bb      	ldr	r3, [r7, #8]
 800c016:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800c018:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c01c:	d804      	bhi.n	800c028 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800c01e:	68bb      	ldr	r3, [r7, #8]
 800c020:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800c022:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c026:	d901      	bls.n	800c02c <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800c028:	2303      	movs	r3, #3
 800c02a:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c032:	2b00      	cmp	r3, #0
 800c034:	d136      	bne.n	800c0a4 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800c036:	68bb      	ldr	r3, [r7, #8]
 800c038:	78db      	ldrb	r3, [r3, #3]
 800c03a:	f003 0303 	and.w	r3, r3, #3
 800c03e:	2b02      	cmp	r3, #2
 800c040:	d108      	bne.n	800c054 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800c042:	68bb      	ldr	r3, [r7, #8]
 800c044:	889b      	ldrh	r3, [r3, #4]
 800c046:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c04a:	f240 8097 	bls.w	800c17c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800c04e:	2303      	movs	r3, #3
 800c050:	75fb      	strb	r3, [r7, #23]
 800c052:	e093      	b.n	800c17c <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800c054:	68bb      	ldr	r3, [r7, #8]
 800c056:	78db      	ldrb	r3, [r3, #3]
 800c058:	f003 0303 	and.w	r3, r3, #3
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	d107      	bne.n	800c070 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800c060:	68bb      	ldr	r3, [r7, #8]
 800c062:	889b      	ldrh	r3, [r3, #4]
 800c064:	2b40      	cmp	r3, #64	@ 0x40
 800c066:	f240 8089 	bls.w	800c17c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800c06a:	2303      	movs	r3, #3
 800c06c:	75fb      	strb	r3, [r7, #23]
 800c06e:	e085      	b.n	800c17c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800c070:	68bb      	ldr	r3, [r7, #8]
 800c072:	78db      	ldrb	r3, [r3, #3]
 800c074:	f003 0303 	and.w	r3, r3, #3
 800c078:	2b01      	cmp	r3, #1
 800c07a:	d005      	beq.n	800c088 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800c07c:	68bb      	ldr	r3, [r7, #8]
 800c07e:	78db      	ldrb	r3, [r3, #3]
 800c080:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800c084:	2b03      	cmp	r3, #3
 800c086:	d10a      	bne.n	800c09e <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800c088:	68bb      	ldr	r3, [r7, #8]
 800c08a:	799b      	ldrb	r3, [r3, #6]
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d003      	beq.n	800c098 <USBH_ParseEPDesc+0xde>
 800c090:	68bb      	ldr	r3, [r7, #8]
 800c092:	799b      	ldrb	r3, [r3, #6]
 800c094:	2b10      	cmp	r3, #16
 800c096:	d970      	bls.n	800c17a <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800c098:	2303      	movs	r3, #3
 800c09a:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800c09c:	e06d      	b.n	800c17a <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800c09e:	2303      	movs	r3, #3
 800c0a0:	75fb      	strb	r3, [r7, #23]
 800c0a2:	e06b      	b.n	800c17c <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c0aa:	2b01      	cmp	r3, #1
 800c0ac:	d13c      	bne.n	800c128 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800c0ae:	68bb      	ldr	r3, [r7, #8]
 800c0b0:	78db      	ldrb	r3, [r3, #3]
 800c0b2:	f003 0303 	and.w	r3, r3, #3
 800c0b6:	2b02      	cmp	r3, #2
 800c0b8:	d005      	beq.n	800c0c6 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800c0ba:	68bb      	ldr	r3, [r7, #8]
 800c0bc:	78db      	ldrb	r3, [r3, #3]
 800c0be:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d106      	bne.n	800c0d4 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800c0c6:	68bb      	ldr	r3, [r7, #8]
 800c0c8:	889b      	ldrh	r3, [r3, #4]
 800c0ca:	2b40      	cmp	r3, #64	@ 0x40
 800c0cc:	d956      	bls.n	800c17c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800c0ce:	2303      	movs	r3, #3
 800c0d0:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800c0d2:	e053      	b.n	800c17c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800c0d4:	68bb      	ldr	r3, [r7, #8]
 800c0d6:	78db      	ldrb	r3, [r3, #3]
 800c0d8:	f003 0303 	and.w	r3, r3, #3
 800c0dc:	2b01      	cmp	r3, #1
 800c0de:	d10e      	bne.n	800c0fe <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800c0e0:	68bb      	ldr	r3, [r7, #8]
 800c0e2:	799b      	ldrb	r3, [r3, #6]
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d007      	beq.n	800c0f8 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800c0e8:	68bb      	ldr	r3, [r7, #8]
 800c0ea:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800c0ec:	2b10      	cmp	r3, #16
 800c0ee:	d803      	bhi.n	800c0f8 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800c0f0:	68bb      	ldr	r3, [r7, #8]
 800c0f2:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800c0f4:	2b40      	cmp	r3, #64	@ 0x40
 800c0f6:	d941      	bls.n	800c17c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800c0f8:	2303      	movs	r3, #3
 800c0fa:	75fb      	strb	r3, [r7, #23]
 800c0fc:	e03e      	b.n	800c17c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800c0fe:	68bb      	ldr	r3, [r7, #8]
 800c100:	78db      	ldrb	r3, [r3, #3]
 800c102:	f003 0303 	and.w	r3, r3, #3
 800c106:	2b03      	cmp	r3, #3
 800c108:	d10b      	bne.n	800c122 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800c10a:	68bb      	ldr	r3, [r7, #8]
 800c10c:	799b      	ldrb	r3, [r3, #6]
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d004      	beq.n	800c11c <USBH_ParseEPDesc+0x162>
 800c112:	68bb      	ldr	r3, [r7, #8]
 800c114:	889b      	ldrh	r3, [r3, #4]
 800c116:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c11a:	d32f      	bcc.n	800c17c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800c11c:	2303      	movs	r3, #3
 800c11e:	75fb      	strb	r3, [r7, #23]
 800c120:	e02c      	b.n	800c17c <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800c122:	2303      	movs	r3, #3
 800c124:	75fb      	strb	r3, [r7, #23]
 800c126:	e029      	b.n	800c17c <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c12e:	2b02      	cmp	r3, #2
 800c130:	d120      	bne.n	800c174 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800c132:	68bb      	ldr	r3, [r7, #8]
 800c134:	78db      	ldrb	r3, [r3, #3]
 800c136:	f003 0303 	and.w	r3, r3, #3
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d106      	bne.n	800c14c <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800c13e:	68bb      	ldr	r3, [r7, #8]
 800c140:	889b      	ldrh	r3, [r3, #4]
 800c142:	2b08      	cmp	r3, #8
 800c144:	d01a      	beq.n	800c17c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800c146:	2303      	movs	r3, #3
 800c148:	75fb      	strb	r3, [r7, #23]
 800c14a:	e017      	b.n	800c17c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800c14c:	68bb      	ldr	r3, [r7, #8]
 800c14e:	78db      	ldrb	r3, [r3, #3]
 800c150:	f003 0303 	and.w	r3, r3, #3
 800c154:	2b03      	cmp	r3, #3
 800c156:	d10a      	bne.n	800c16e <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800c158:	68bb      	ldr	r3, [r7, #8]
 800c15a:	799b      	ldrb	r3, [r3, #6]
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d003      	beq.n	800c168 <USBH_ParseEPDesc+0x1ae>
 800c160:	68bb      	ldr	r3, [r7, #8]
 800c162:	889b      	ldrh	r3, [r3, #4]
 800c164:	2b08      	cmp	r3, #8
 800c166:	d909      	bls.n	800c17c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800c168:	2303      	movs	r3, #3
 800c16a:	75fb      	strb	r3, [r7, #23]
 800c16c:	e006      	b.n	800c17c <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800c16e:	2303      	movs	r3, #3
 800c170:	75fb      	strb	r3, [r7, #23]
 800c172:	e003      	b.n	800c17c <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800c174:	2303      	movs	r3, #3
 800c176:	75fb      	strb	r3, [r7, #23]
 800c178:	e000      	b.n	800c17c <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800c17a:	bf00      	nop
  }

  return status;
 800c17c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c17e:	4618      	mov	r0, r3
 800c180:	371c      	adds	r7, #28
 800c182:	46bd      	mov	sp, r7
 800c184:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c188:	4770      	bx	lr

0800c18a <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800c18a:	b480      	push	{r7}
 800c18c:	b087      	sub	sp, #28
 800c18e:	af00      	add	r7, sp, #0
 800c190:	60f8      	str	r0, [r7, #12]
 800c192:	60b9      	str	r1, [r7, #8]
 800c194:	4613      	mov	r3, r2
 800c196:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	3301      	adds	r3, #1
 800c19c:	781b      	ldrb	r3, [r3, #0]
 800c19e:	2b03      	cmp	r3, #3
 800c1a0:	d120      	bne.n	800c1e4 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	781b      	ldrb	r3, [r3, #0]
 800c1a6:	1e9a      	subs	r2, r3, #2
 800c1a8:	88fb      	ldrh	r3, [r7, #6]
 800c1aa:	4293      	cmp	r3, r2
 800c1ac:	bf28      	it	cs
 800c1ae:	4613      	movcs	r3, r2
 800c1b0:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	3302      	adds	r3, #2
 800c1b6:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800c1b8:	2300      	movs	r3, #0
 800c1ba:	82fb      	strh	r3, [r7, #22]
 800c1bc:	e00b      	b.n	800c1d6 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800c1be:	8afb      	ldrh	r3, [r7, #22]
 800c1c0:	68fa      	ldr	r2, [r7, #12]
 800c1c2:	4413      	add	r3, r2
 800c1c4:	781a      	ldrb	r2, [r3, #0]
 800c1c6:	68bb      	ldr	r3, [r7, #8]
 800c1c8:	701a      	strb	r2, [r3, #0]
      pdest++;
 800c1ca:	68bb      	ldr	r3, [r7, #8]
 800c1cc:	3301      	adds	r3, #1
 800c1ce:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800c1d0:	8afb      	ldrh	r3, [r7, #22]
 800c1d2:	3302      	adds	r3, #2
 800c1d4:	82fb      	strh	r3, [r7, #22]
 800c1d6:	8afa      	ldrh	r2, [r7, #22]
 800c1d8:	8abb      	ldrh	r3, [r7, #20]
 800c1da:	429a      	cmp	r2, r3
 800c1dc:	d3ef      	bcc.n	800c1be <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800c1de:	68bb      	ldr	r3, [r7, #8]
 800c1e0:	2200      	movs	r2, #0
 800c1e2:	701a      	strb	r2, [r3, #0]
  }
}
 800c1e4:	bf00      	nop
 800c1e6:	371c      	adds	r7, #28
 800c1e8:	46bd      	mov	sp, r7
 800c1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ee:	4770      	bx	lr

0800c1f0 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800c1f0:	b480      	push	{r7}
 800c1f2:	b085      	sub	sp, #20
 800c1f4:	af00      	add	r7, sp, #0
 800c1f6:	6078      	str	r0, [r7, #4]
 800c1f8:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800c1fa:	683b      	ldr	r3, [r7, #0]
 800c1fc:	881b      	ldrh	r3, [r3, #0]
 800c1fe:	687a      	ldr	r2, [r7, #4]
 800c200:	7812      	ldrb	r2, [r2, #0]
 800c202:	4413      	add	r3, r2
 800c204:	b29a      	uxth	r2, r3
 800c206:	683b      	ldr	r3, [r7, #0]
 800c208:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	781b      	ldrb	r3, [r3, #0]
 800c20e:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	4413      	add	r3, r2
 800c214:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800c216:	68fb      	ldr	r3, [r7, #12]
}
 800c218:	4618      	mov	r0, r3
 800c21a:	3714      	adds	r7, #20
 800c21c:	46bd      	mov	sp, r7
 800c21e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c222:	4770      	bx	lr

0800c224 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800c224:	b580      	push	{r7, lr}
 800c226:	b086      	sub	sp, #24
 800c228:	af00      	add	r7, sp, #0
 800c22a:	60f8      	str	r0, [r7, #12]
 800c22c:	60b9      	str	r1, [r7, #8]
 800c22e:	4613      	mov	r3, r2
 800c230:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800c232:	2301      	movs	r3, #1
 800c234:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	789b      	ldrb	r3, [r3, #2]
 800c23a:	2b01      	cmp	r3, #1
 800c23c:	d002      	beq.n	800c244 <USBH_CtlReq+0x20>
 800c23e:	2b02      	cmp	r3, #2
 800c240:	d00f      	beq.n	800c262 <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800c242:	e027      	b.n	800c294 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	68ba      	ldr	r2, [r7, #8]
 800c248:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	88fa      	ldrh	r2, [r7, #6]
 800c24e:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800c250:	68fb      	ldr	r3, [r7, #12]
 800c252:	2201      	movs	r2, #1
 800c254:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	2202      	movs	r2, #2
 800c25a:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800c25c:	2301      	movs	r3, #1
 800c25e:	75fb      	strb	r3, [r7, #23]
      break;
 800c260:	e018      	b.n	800c294 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800c262:	68f8      	ldr	r0, [r7, #12]
 800c264:	f000 f81c 	bl	800c2a0 <USBH_HandleControl>
 800c268:	4603      	mov	r3, r0
 800c26a:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800c26c:	7dfb      	ldrb	r3, [r7, #23]
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d002      	beq.n	800c278 <USBH_CtlReq+0x54>
 800c272:	7dfb      	ldrb	r3, [r7, #23]
 800c274:	2b03      	cmp	r3, #3
 800c276:	d106      	bne.n	800c286 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	2201      	movs	r2, #1
 800c27c:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	2200      	movs	r2, #0
 800c282:	761a      	strb	r2, [r3, #24]
      break;
 800c284:	e005      	b.n	800c292 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800c286:	7dfb      	ldrb	r3, [r7, #23]
 800c288:	2b02      	cmp	r3, #2
 800c28a:	d102      	bne.n	800c292 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	2201      	movs	r2, #1
 800c290:	709a      	strb	r2, [r3, #2]
      break;
 800c292:	bf00      	nop
  }
  return status;
 800c294:	7dfb      	ldrb	r3, [r7, #23]
}
 800c296:	4618      	mov	r0, r3
 800c298:	3718      	adds	r7, #24
 800c29a:	46bd      	mov	sp, r7
 800c29c:	bd80      	pop	{r7, pc}
	...

0800c2a0 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800c2a0:	b580      	push	{r7, lr}
 800c2a2:	b086      	sub	sp, #24
 800c2a4:	af02      	add	r7, sp, #8
 800c2a6:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800c2a8:	2301      	movs	r3, #1
 800c2aa:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800c2ac:	2300      	movs	r3, #0
 800c2ae:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	7e1b      	ldrb	r3, [r3, #24]
 800c2b4:	3b01      	subs	r3, #1
 800c2b6:	2b0a      	cmp	r3, #10
 800c2b8:	f200 8157 	bhi.w	800c56a <USBH_HandleControl+0x2ca>
 800c2bc:	a201      	add	r2, pc, #4	@ (adr r2, 800c2c4 <USBH_HandleControl+0x24>)
 800c2be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2c2:	bf00      	nop
 800c2c4:	0800c2f1 	.word	0x0800c2f1
 800c2c8:	0800c30b 	.word	0x0800c30b
 800c2cc:	0800c375 	.word	0x0800c375
 800c2d0:	0800c39b 	.word	0x0800c39b
 800c2d4:	0800c3d5 	.word	0x0800c3d5
 800c2d8:	0800c3ff 	.word	0x0800c3ff
 800c2dc:	0800c451 	.word	0x0800c451
 800c2e0:	0800c473 	.word	0x0800c473
 800c2e4:	0800c4af 	.word	0x0800c4af
 800c2e8:	0800c4d5 	.word	0x0800c4d5
 800c2ec:	0800c513 	.word	0x0800c513
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	f103 0110 	add.w	r1, r3, #16
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	795b      	ldrb	r3, [r3, #5]
 800c2fa:	461a      	mov	r2, r3
 800c2fc:	6878      	ldr	r0, [r7, #4]
 800c2fe:	f000 f945 	bl	800c58c <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	2202      	movs	r2, #2
 800c306:	761a      	strb	r2, [r3, #24]
      break;
 800c308:	e13a      	b.n	800c580 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	795b      	ldrb	r3, [r3, #5]
 800c30e:	4619      	mov	r1, r3
 800c310:	6878      	ldr	r0, [r7, #4]
 800c312:	f000 fcb5 	bl	800cc80 <USBH_LL_GetURBState>
 800c316:	4603      	mov	r3, r0
 800c318:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800c31a:	7bbb      	ldrb	r3, [r7, #14]
 800c31c:	2b01      	cmp	r3, #1
 800c31e:	d11e      	bne.n	800c35e <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	7c1b      	ldrb	r3, [r3, #16]
 800c324:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800c328:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	8adb      	ldrh	r3, [r3, #22]
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d00a      	beq.n	800c348 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800c332:	7b7b      	ldrb	r3, [r7, #13]
 800c334:	2b80      	cmp	r3, #128	@ 0x80
 800c336:	d103      	bne.n	800c340 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	2203      	movs	r2, #3
 800c33c:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800c33e:	e116      	b.n	800c56e <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	2205      	movs	r2, #5
 800c344:	761a      	strb	r2, [r3, #24]
      break;
 800c346:	e112      	b.n	800c56e <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 800c348:	7b7b      	ldrb	r3, [r7, #13]
 800c34a:	2b80      	cmp	r3, #128	@ 0x80
 800c34c:	d103      	bne.n	800c356 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	2209      	movs	r2, #9
 800c352:	761a      	strb	r2, [r3, #24]
      break;
 800c354:	e10b      	b.n	800c56e <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	2207      	movs	r2, #7
 800c35a:	761a      	strb	r2, [r3, #24]
      break;
 800c35c:	e107      	b.n	800c56e <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800c35e:	7bbb      	ldrb	r3, [r7, #14]
 800c360:	2b04      	cmp	r3, #4
 800c362:	d003      	beq.n	800c36c <USBH_HandleControl+0xcc>
 800c364:	7bbb      	ldrb	r3, [r7, #14]
 800c366:	2b02      	cmp	r3, #2
 800c368:	f040 8101 	bne.w	800c56e <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	220b      	movs	r2, #11
 800c370:	761a      	strb	r2, [r3, #24]
      break;
 800c372:	e0fc      	b.n	800c56e <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800c37a:	b29a      	uxth	r2, r3
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	6899      	ldr	r1, [r3, #8]
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	899a      	ldrh	r2, [r3, #12]
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	791b      	ldrb	r3, [r3, #4]
 800c38c:	6878      	ldr	r0, [r7, #4]
 800c38e:	f000 f93c 	bl	800c60a <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	2204      	movs	r2, #4
 800c396:	761a      	strb	r2, [r3, #24]
      break;
 800c398:	e0f2      	b.n	800c580 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	791b      	ldrb	r3, [r3, #4]
 800c39e:	4619      	mov	r1, r3
 800c3a0:	6878      	ldr	r0, [r7, #4]
 800c3a2:	f000 fc6d 	bl	800cc80 <USBH_LL_GetURBState>
 800c3a6:	4603      	mov	r3, r0
 800c3a8:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800c3aa:	7bbb      	ldrb	r3, [r7, #14]
 800c3ac:	2b01      	cmp	r3, #1
 800c3ae:	d103      	bne.n	800c3b8 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	2209      	movs	r2, #9
 800c3b4:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800c3b6:	e0dc      	b.n	800c572 <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 800c3b8:	7bbb      	ldrb	r3, [r7, #14]
 800c3ba:	2b05      	cmp	r3, #5
 800c3bc:	d102      	bne.n	800c3c4 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 800c3be:	2303      	movs	r3, #3
 800c3c0:	73fb      	strb	r3, [r7, #15]
      break;
 800c3c2:	e0d6      	b.n	800c572 <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 800c3c4:	7bbb      	ldrb	r3, [r7, #14]
 800c3c6:	2b04      	cmp	r3, #4
 800c3c8:	f040 80d3 	bne.w	800c572 <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	220b      	movs	r2, #11
 800c3d0:	761a      	strb	r2, [r3, #24]
      break;
 800c3d2:	e0ce      	b.n	800c572 <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	6899      	ldr	r1, [r3, #8]
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	899a      	ldrh	r2, [r3, #12]
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	795b      	ldrb	r3, [r3, #5]
 800c3e0:	2001      	movs	r0, #1
 800c3e2:	9000      	str	r0, [sp, #0]
 800c3e4:	6878      	ldr	r0, [r7, #4]
 800c3e6:	f000 f8eb 	bl	800c5c0 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800c3f0:	b29a      	uxth	r2, r3
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	2206      	movs	r2, #6
 800c3fa:	761a      	strb	r2, [r3, #24]
      break;
 800c3fc:	e0c0      	b.n	800c580 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	795b      	ldrb	r3, [r3, #5]
 800c402:	4619      	mov	r1, r3
 800c404:	6878      	ldr	r0, [r7, #4]
 800c406:	f000 fc3b 	bl	800cc80 <USBH_LL_GetURBState>
 800c40a:	4603      	mov	r3, r0
 800c40c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800c40e:	7bbb      	ldrb	r3, [r7, #14]
 800c410:	2b01      	cmp	r3, #1
 800c412:	d103      	bne.n	800c41c <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	2207      	movs	r2, #7
 800c418:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800c41a:	e0ac      	b.n	800c576 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 800c41c:	7bbb      	ldrb	r3, [r7, #14]
 800c41e:	2b05      	cmp	r3, #5
 800c420:	d105      	bne.n	800c42e <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	220c      	movs	r2, #12
 800c426:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800c428:	2303      	movs	r3, #3
 800c42a:	73fb      	strb	r3, [r7, #15]
      break;
 800c42c:	e0a3      	b.n	800c576 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800c42e:	7bbb      	ldrb	r3, [r7, #14]
 800c430:	2b02      	cmp	r3, #2
 800c432:	d103      	bne.n	800c43c <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	2205      	movs	r2, #5
 800c438:	761a      	strb	r2, [r3, #24]
      break;
 800c43a:	e09c      	b.n	800c576 <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 800c43c:	7bbb      	ldrb	r3, [r7, #14]
 800c43e:	2b04      	cmp	r3, #4
 800c440:	f040 8099 	bne.w	800c576 <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	220b      	movs	r2, #11
 800c448:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800c44a:	2302      	movs	r3, #2
 800c44c:	73fb      	strb	r3, [r7, #15]
      break;
 800c44e:	e092      	b.n	800c576 <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	791b      	ldrb	r3, [r3, #4]
 800c454:	2200      	movs	r2, #0
 800c456:	2100      	movs	r1, #0
 800c458:	6878      	ldr	r0, [r7, #4]
 800c45a:	f000 f8d6 	bl	800c60a <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800c464:	b29a      	uxth	r2, r3
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	2208      	movs	r2, #8
 800c46e:	761a      	strb	r2, [r3, #24]

      break;
 800c470:	e086      	b.n	800c580 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	791b      	ldrb	r3, [r3, #4]
 800c476:	4619      	mov	r1, r3
 800c478:	6878      	ldr	r0, [r7, #4]
 800c47a:	f000 fc01 	bl	800cc80 <USBH_LL_GetURBState>
 800c47e:	4603      	mov	r3, r0
 800c480:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800c482:	7bbb      	ldrb	r3, [r7, #14]
 800c484:	2b01      	cmp	r3, #1
 800c486:	d105      	bne.n	800c494 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	220d      	movs	r2, #13
 800c48c:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800c48e:	2300      	movs	r3, #0
 800c490:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800c492:	e072      	b.n	800c57a <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 800c494:	7bbb      	ldrb	r3, [r7, #14]
 800c496:	2b04      	cmp	r3, #4
 800c498:	d103      	bne.n	800c4a2 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	220b      	movs	r2, #11
 800c49e:	761a      	strb	r2, [r3, #24]
      break;
 800c4a0:	e06b      	b.n	800c57a <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 800c4a2:	7bbb      	ldrb	r3, [r7, #14]
 800c4a4:	2b05      	cmp	r3, #5
 800c4a6:	d168      	bne.n	800c57a <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 800c4a8:	2303      	movs	r3, #3
 800c4aa:	73fb      	strb	r3, [r7, #15]
      break;
 800c4ac:	e065      	b.n	800c57a <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	795b      	ldrb	r3, [r3, #5]
 800c4b2:	2201      	movs	r2, #1
 800c4b4:	9200      	str	r2, [sp, #0]
 800c4b6:	2200      	movs	r2, #0
 800c4b8:	2100      	movs	r1, #0
 800c4ba:	6878      	ldr	r0, [r7, #4]
 800c4bc:	f000 f880 	bl	800c5c0 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800c4c6:	b29a      	uxth	r2, r3
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	220a      	movs	r2, #10
 800c4d0:	761a      	strb	r2, [r3, #24]
      break;
 800c4d2:	e055      	b.n	800c580 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	795b      	ldrb	r3, [r3, #5]
 800c4d8:	4619      	mov	r1, r3
 800c4da:	6878      	ldr	r0, [r7, #4]
 800c4dc:	f000 fbd0 	bl	800cc80 <USBH_LL_GetURBState>
 800c4e0:	4603      	mov	r3, r0
 800c4e2:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800c4e4:	7bbb      	ldrb	r3, [r7, #14]
 800c4e6:	2b01      	cmp	r3, #1
 800c4e8:	d105      	bne.n	800c4f6 <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 800c4ea:	2300      	movs	r3, #0
 800c4ec:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	220d      	movs	r2, #13
 800c4f2:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800c4f4:	e043      	b.n	800c57e <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 800c4f6:	7bbb      	ldrb	r3, [r7, #14]
 800c4f8:	2b02      	cmp	r3, #2
 800c4fa:	d103      	bne.n	800c504 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	2209      	movs	r2, #9
 800c500:	761a      	strb	r2, [r3, #24]
      break;
 800c502:	e03c      	b.n	800c57e <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 800c504:	7bbb      	ldrb	r3, [r7, #14]
 800c506:	2b04      	cmp	r3, #4
 800c508:	d139      	bne.n	800c57e <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	220b      	movs	r2, #11
 800c50e:	761a      	strb	r2, [r3, #24]
      break;
 800c510:	e035      	b.n	800c57e <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	7e5b      	ldrb	r3, [r3, #25]
 800c516:	3301      	adds	r3, #1
 800c518:	b2da      	uxtb	r2, r3
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	765a      	strb	r2, [r3, #25]
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	7e5b      	ldrb	r3, [r3, #25]
 800c522:	2b02      	cmp	r3, #2
 800c524:	d806      	bhi.n	800c534 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	2201      	movs	r2, #1
 800c52a:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	2201      	movs	r2, #1
 800c530:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800c532:	e025      	b.n	800c580 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800c53a:	2106      	movs	r1, #6
 800c53c:	6878      	ldr	r0, [r7, #4]
 800c53e:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	2200      	movs	r2, #0
 800c544:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	795b      	ldrb	r3, [r3, #5]
 800c54a:	4619      	mov	r1, r3
 800c54c:	6878      	ldr	r0, [r7, #4]
 800c54e:	f000 f90d 	bl	800c76c <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	791b      	ldrb	r3, [r3, #4]
 800c556:	4619      	mov	r1, r3
 800c558:	6878      	ldr	r0, [r7, #4]
 800c55a:	f000 f907 	bl	800c76c <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	2200      	movs	r2, #0
 800c562:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800c564:	2302      	movs	r3, #2
 800c566:	73fb      	strb	r3, [r7, #15]
      break;
 800c568:	e00a      	b.n	800c580 <USBH_HandleControl+0x2e0>

    default:
      break;
 800c56a:	bf00      	nop
 800c56c:	e008      	b.n	800c580 <USBH_HandleControl+0x2e0>
      break;
 800c56e:	bf00      	nop
 800c570:	e006      	b.n	800c580 <USBH_HandleControl+0x2e0>
      break;
 800c572:	bf00      	nop
 800c574:	e004      	b.n	800c580 <USBH_HandleControl+0x2e0>
      break;
 800c576:	bf00      	nop
 800c578:	e002      	b.n	800c580 <USBH_HandleControl+0x2e0>
      break;
 800c57a:	bf00      	nop
 800c57c:	e000      	b.n	800c580 <USBH_HandleControl+0x2e0>
      break;
 800c57e:	bf00      	nop
  }

  return status;
 800c580:	7bfb      	ldrb	r3, [r7, #15]
}
 800c582:	4618      	mov	r0, r3
 800c584:	3710      	adds	r7, #16
 800c586:	46bd      	mov	sp, r7
 800c588:	bd80      	pop	{r7, pc}
 800c58a:	bf00      	nop

0800c58c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800c58c:	b580      	push	{r7, lr}
 800c58e:	b088      	sub	sp, #32
 800c590:	af04      	add	r7, sp, #16
 800c592:	60f8      	str	r0, [r7, #12]
 800c594:	60b9      	str	r1, [r7, #8]
 800c596:	4613      	mov	r3, r2
 800c598:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c59a:	79f9      	ldrb	r1, [r7, #7]
 800c59c:	2300      	movs	r3, #0
 800c59e:	9303      	str	r3, [sp, #12]
 800c5a0:	2308      	movs	r3, #8
 800c5a2:	9302      	str	r3, [sp, #8]
 800c5a4:	68bb      	ldr	r3, [r7, #8]
 800c5a6:	9301      	str	r3, [sp, #4]
 800c5a8:	2300      	movs	r3, #0
 800c5aa:	9300      	str	r3, [sp, #0]
 800c5ac:	2300      	movs	r3, #0
 800c5ae:	2200      	movs	r2, #0
 800c5b0:	68f8      	ldr	r0, [r7, #12]
 800c5b2:	f000 fb34 	bl	800cc1e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800c5b6:	2300      	movs	r3, #0
}
 800c5b8:	4618      	mov	r0, r3
 800c5ba:	3710      	adds	r7, #16
 800c5bc:	46bd      	mov	sp, r7
 800c5be:	bd80      	pop	{r7, pc}

0800c5c0 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800c5c0:	b580      	push	{r7, lr}
 800c5c2:	b088      	sub	sp, #32
 800c5c4:	af04      	add	r7, sp, #16
 800c5c6:	60f8      	str	r0, [r7, #12]
 800c5c8:	60b9      	str	r1, [r7, #8]
 800c5ca:	4611      	mov	r1, r2
 800c5cc:	461a      	mov	r2, r3
 800c5ce:	460b      	mov	r3, r1
 800c5d0:	80fb      	strh	r3, [r7, #6]
 800c5d2:	4613      	mov	r3, r2
 800c5d4:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d001      	beq.n	800c5e4 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800c5e0:	2300      	movs	r3, #0
 800c5e2:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c5e4:	7979      	ldrb	r1, [r7, #5]
 800c5e6:	7e3b      	ldrb	r3, [r7, #24]
 800c5e8:	9303      	str	r3, [sp, #12]
 800c5ea:	88fb      	ldrh	r3, [r7, #6]
 800c5ec:	9302      	str	r3, [sp, #8]
 800c5ee:	68bb      	ldr	r3, [r7, #8]
 800c5f0:	9301      	str	r3, [sp, #4]
 800c5f2:	2301      	movs	r3, #1
 800c5f4:	9300      	str	r3, [sp, #0]
 800c5f6:	2300      	movs	r3, #0
 800c5f8:	2200      	movs	r2, #0
 800c5fa:	68f8      	ldr	r0, [r7, #12]
 800c5fc:	f000 fb0f 	bl	800cc1e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800c600:	2300      	movs	r3, #0
}
 800c602:	4618      	mov	r0, r3
 800c604:	3710      	adds	r7, #16
 800c606:	46bd      	mov	sp, r7
 800c608:	bd80      	pop	{r7, pc}

0800c60a <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800c60a:	b580      	push	{r7, lr}
 800c60c:	b088      	sub	sp, #32
 800c60e:	af04      	add	r7, sp, #16
 800c610:	60f8      	str	r0, [r7, #12]
 800c612:	60b9      	str	r1, [r7, #8]
 800c614:	4611      	mov	r1, r2
 800c616:	461a      	mov	r2, r3
 800c618:	460b      	mov	r3, r1
 800c61a:	80fb      	strh	r3, [r7, #6]
 800c61c:	4613      	mov	r3, r2
 800c61e:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c620:	7979      	ldrb	r1, [r7, #5]
 800c622:	2300      	movs	r3, #0
 800c624:	9303      	str	r3, [sp, #12]
 800c626:	88fb      	ldrh	r3, [r7, #6]
 800c628:	9302      	str	r3, [sp, #8]
 800c62a:	68bb      	ldr	r3, [r7, #8]
 800c62c:	9301      	str	r3, [sp, #4]
 800c62e:	2301      	movs	r3, #1
 800c630:	9300      	str	r3, [sp, #0]
 800c632:	2300      	movs	r3, #0
 800c634:	2201      	movs	r2, #1
 800c636:	68f8      	ldr	r0, [r7, #12]
 800c638:	f000 faf1 	bl	800cc1e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800c63c:	2300      	movs	r3, #0

}
 800c63e:	4618      	mov	r0, r3
 800c640:	3710      	adds	r7, #16
 800c642:	46bd      	mov	sp, r7
 800c644:	bd80      	pop	{r7, pc}

0800c646 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800c646:	b580      	push	{r7, lr}
 800c648:	b088      	sub	sp, #32
 800c64a:	af04      	add	r7, sp, #16
 800c64c:	60f8      	str	r0, [r7, #12]
 800c64e:	60b9      	str	r1, [r7, #8]
 800c650:	4611      	mov	r1, r2
 800c652:	461a      	mov	r2, r3
 800c654:	460b      	mov	r3, r1
 800c656:	80fb      	strh	r3, [r7, #6]
 800c658:	4613      	mov	r3, r2
 800c65a:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800c65c:	68fb      	ldr	r3, [r7, #12]
 800c65e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c662:	2b00      	cmp	r3, #0
 800c664:	d001      	beq.n	800c66a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800c666:	2300      	movs	r3, #0
 800c668:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c66a:	7979      	ldrb	r1, [r7, #5]
 800c66c:	7e3b      	ldrb	r3, [r7, #24]
 800c66e:	9303      	str	r3, [sp, #12]
 800c670:	88fb      	ldrh	r3, [r7, #6]
 800c672:	9302      	str	r3, [sp, #8]
 800c674:	68bb      	ldr	r3, [r7, #8]
 800c676:	9301      	str	r3, [sp, #4]
 800c678:	2301      	movs	r3, #1
 800c67a:	9300      	str	r3, [sp, #0]
 800c67c:	2302      	movs	r3, #2
 800c67e:	2200      	movs	r2, #0
 800c680:	68f8      	ldr	r0, [r7, #12]
 800c682:	f000 facc 	bl	800cc1e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800c686:	2300      	movs	r3, #0
}
 800c688:	4618      	mov	r0, r3
 800c68a:	3710      	adds	r7, #16
 800c68c:	46bd      	mov	sp, r7
 800c68e:	bd80      	pop	{r7, pc}

0800c690 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800c690:	b580      	push	{r7, lr}
 800c692:	b088      	sub	sp, #32
 800c694:	af04      	add	r7, sp, #16
 800c696:	60f8      	str	r0, [r7, #12]
 800c698:	60b9      	str	r1, [r7, #8]
 800c69a:	4611      	mov	r1, r2
 800c69c:	461a      	mov	r2, r3
 800c69e:	460b      	mov	r3, r1
 800c6a0:	80fb      	strh	r3, [r7, #6]
 800c6a2:	4613      	mov	r3, r2
 800c6a4:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c6a6:	7979      	ldrb	r1, [r7, #5]
 800c6a8:	2300      	movs	r3, #0
 800c6aa:	9303      	str	r3, [sp, #12]
 800c6ac:	88fb      	ldrh	r3, [r7, #6]
 800c6ae:	9302      	str	r3, [sp, #8]
 800c6b0:	68bb      	ldr	r3, [r7, #8]
 800c6b2:	9301      	str	r3, [sp, #4]
 800c6b4:	2301      	movs	r3, #1
 800c6b6:	9300      	str	r3, [sp, #0]
 800c6b8:	2302      	movs	r3, #2
 800c6ba:	2201      	movs	r2, #1
 800c6bc:	68f8      	ldr	r0, [r7, #12]
 800c6be:	f000 faae 	bl	800cc1e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800c6c2:	2300      	movs	r3, #0
}
 800c6c4:	4618      	mov	r0, r3
 800c6c6:	3710      	adds	r7, #16
 800c6c8:	46bd      	mov	sp, r7
 800c6ca:	bd80      	pop	{r7, pc}

0800c6cc <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800c6cc:	b580      	push	{r7, lr}
 800c6ce:	b086      	sub	sp, #24
 800c6d0:	af04      	add	r7, sp, #16
 800c6d2:	6078      	str	r0, [r7, #4]
 800c6d4:	4608      	mov	r0, r1
 800c6d6:	4611      	mov	r1, r2
 800c6d8:	461a      	mov	r2, r3
 800c6da:	4603      	mov	r3, r0
 800c6dc:	70fb      	strb	r3, [r7, #3]
 800c6de:	460b      	mov	r3, r1
 800c6e0:	70bb      	strb	r3, [r7, #2]
 800c6e2:	4613      	mov	r3, r2
 800c6e4:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800c6e6:	7878      	ldrb	r0, [r7, #1]
 800c6e8:	78ba      	ldrb	r2, [r7, #2]
 800c6ea:	78f9      	ldrb	r1, [r7, #3]
 800c6ec:	8b3b      	ldrh	r3, [r7, #24]
 800c6ee:	9302      	str	r3, [sp, #8]
 800c6f0:	7d3b      	ldrb	r3, [r7, #20]
 800c6f2:	9301      	str	r3, [sp, #4]
 800c6f4:	7c3b      	ldrb	r3, [r7, #16]
 800c6f6:	9300      	str	r3, [sp, #0]
 800c6f8:	4603      	mov	r3, r0
 800c6fa:	6878      	ldr	r0, [r7, #4]
 800c6fc:	f000 fa53 	bl	800cba6 <USBH_LL_OpenPipe>

  return USBH_OK;
 800c700:	2300      	movs	r3, #0
}
 800c702:	4618      	mov	r0, r3
 800c704:	3708      	adds	r7, #8
 800c706:	46bd      	mov	sp, r7
 800c708:	bd80      	pop	{r7, pc}

0800c70a <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800c70a:	b580      	push	{r7, lr}
 800c70c:	b082      	sub	sp, #8
 800c70e:	af00      	add	r7, sp, #0
 800c710:	6078      	str	r0, [r7, #4]
 800c712:	460b      	mov	r3, r1
 800c714:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800c716:	78fb      	ldrb	r3, [r7, #3]
 800c718:	4619      	mov	r1, r3
 800c71a:	6878      	ldr	r0, [r7, #4]
 800c71c:	f000 fa72 	bl	800cc04 <USBH_LL_ClosePipe>

  return USBH_OK;
 800c720:	2300      	movs	r3, #0
}
 800c722:	4618      	mov	r0, r3
 800c724:	3708      	adds	r7, #8
 800c726:	46bd      	mov	sp, r7
 800c728:	bd80      	pop	{r7, pc}

0800c72a <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800c72a:	b580      	push	{r7, lr}
 800c72c:	b084      	sub	sp, #16
 800c72e:	af00      	add	r7, sp, #0
 800c730:	6078      	str	r0, [r7, #4]
 800c732:	460b      	mov	r3, r1
 800c734:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800c736:	6878      	ldr	r0, [r7, #4]
 800c738:	f000 f836 	bl	800c7a8 <USBH_GetFreePipe>
 800c73c:	4603      	mov	r3, r0
 800c73e:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800c740:	89fb      	ldrh	r3, [r7, #14]
 800c742:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c746:	4293      	cmp	r3, r2
 800c748:	d00a      	beq.n	800c760 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800c74a:	78fa      	ldrb	r2, [r7, #3]
 800c74c:	89fb      	ldrh	r3, [r7, #14]
 800c74e:	f003 030f 	and.w	r3, r3, #15
 800c752:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c756:	6879      	ldr	r1, [r7, #4]
 800c758:	33e0      	adds	r3, #224	@ 0xe0
 800c75a:	009b      	lsls	r3, r3, #2
 800c75c:	440b      	add	r3, r1
 800c75e:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800c760:	89fb      	ldrh	r3, [r7, #14]
 800c762:	b2db      	uxtb	r3, r3
}
 800c764:	4618      	mov	r0, r3
 800c766:	3710      	adds	r7, #16
 800c768:	46bd      	mov	sp, r7
 800c76a:	bd80      	pop	{r7, pc}

0800c76c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800c76c:	b480      	push	{r7}
 800c76e:	b083      	sub	sp, #12
 800c770:	af00      	add	r7, sp, #0
 800c772:	6078      	str	r0, [r7, #4]
 800c774:	460b      	mov	r3, r1
 800c776:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800c778:	78fb      	ldrb	r3, [r7, #3]
 800c77a:	2b0f      	cmp	r3, #15
 800c77c:	d80d      	bhi.n	800c79a <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800c77e:	78fb      	ldrb	r3, [r7, #3]
 800c780:	687a      	ldr	r2, [r7, #4]
 800c782:	33e0      	adds	r3, #224	@ 0xe0
 800c784:	009b      	lsls	r3, r3, #2
 800c786:	4413      	add	r3, r2
 800c788:	685a      	ldr	r2, [r3, #4]
 800c78a:	78fb      	ldrb	r3, [r7, #3]
 800c78c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800c790:	6879      	ldr	r1, [r7, #4]
 800c792:	33e0      	adds	r3, #224	@ 0xe0
 800c794:	009b      	lsls	r3, r3, #2
 800c796:	440b      	add	r3, r1
 800c798:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800c79a:	2300      	movs	r3, #0
}
 800c79c:	4618      	mov	r0, r3
 800c79e:	370c      	adds	r7, #12
 800c7a0:	46bd      	mov	sp, r7
 800c7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7a6:	4770      	bx	lr

0800c7a8 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800c7a8:	b480      	push	{r7}
 800c7aa:	b085      	sub	sp, #20
 800c7ac:	af00      	add	r7, sp, #0
 800c7ae:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800c7b0:	2300      	movs	r3, #0
 800c7b2:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800c7b4:	2300      	movs	r3, #0
 800c7b6:	73fb      	strb	r3, [r7, #15]
 800c7b8:	e00f      	b.n	800c7da <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800c7ba:	7bfb      	ldrb	r3, [r7, #15]
 800c7bc:	687a      	ldr	r2, [r7, #4]
 800c7be:	33e0      	adds	r3, #224	@ 0xe0
 800c7c0:	009b      	lsls	r3, r3, #2
 800c7c2:	4413      	add	r3, r2
 800c7c4:	685b      	ldr	r3, [r3, #4]
 800c7c6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d102      	bne.n	800c7d4 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800c7ce:	7bfb      	ldrb	r3, [r7, #15]
 800c7d0:	b29b      	uxth	r3, r3
 800c7d2:	e007      	b.n	800c7e4 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800c7d4:	7bfb      	ldrb	r3, [r7, #15]
 800c7d6:	3301      	adds	r3, #1
 800c7d8:	73fb      	strb	r3, [r7, #15]
 800c7da:	7bfb      	ldrb	r3, [r7, #15]
 800c7dc:	2b0f      	cmp	r3, #15
 800c7de:	d9ec      	bls.n	800c7ba <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800c7e0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800c7e4:	4618      	mov	r0, r3
 800c7e6:	3714      	adds	r7, #20
 800c7e8:	46bd      	mov	sp, r7
 800c7ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ee:	4770      	bx	lr

0800c7f0 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800c7f0:	b580      	push	{r7, lr}
 800c7f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800c7f4:	2201      	movs	r2, #1
 800c7f6:	490e      	ldr	r1, [pc, #56]	@ (800c830 <MX_USB_HOST_Init+0x40>)
 800c7f8:	480e      	ldr	r0, [pc, #56]	@ (800c834 <MX_USB_HOST_Init+0x44>)
 800c7fa:	f7fe fb0f 	bl	800ae1c <USBH_Init>
 800c7fe:	4603      	mov	r3, r0
 800c800:	2b00      	cmp	r3, #0
 800c802:	d001      	beq.n	800c808 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800c804:	f7f5 fc08 	bl	8002018 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800c808:	490b      	ldr	r1, [pc, #44]	@ (800c838 <MX_USB_HOST_Init+0x48>)
 800c80a:	480a      	ldr	r0, [pc, #40]	@ (800c834 <MX_USB_HOST_Init+0x44>)
 800c80c:	f7fe fbb1 	bl	800af72 <USBH_RegisterClass>
 800c810:	4603      	mov	r3, r0
 800c812:	2b00      	cmp	r3, #0
 800c814:	d001      	beq.n	800c81a <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800c816:	f7f5 fbff 	bl	8002018 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800c81a:	4806      	ldr	r0, [pc, #24]	@ (800c834 <MX_USB_HOST_Init+0x44>)
 800c81c:	f7fe fc35 	bl	800b08a <USBH_Start>
 800c820:	4603      	mov	r3, r0
 800c822:	2b00      	cmp	r3, #0
 800c824:	d001      	beq.n	800c82a <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800c826:	f7f5 fbf7 	bl	8002018 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800c82a:	bf00      	nop
 800c82c:	bd80      	pop	{r7, pc}
 800c82e:	bf00      	nop
 800c830:	0800c851 	.word	0x0800c851
 800c834:	20000408 	.word	0x20000408
 800c838:	20000028 	.word	0x20000028

0800c83c <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800c83c:	b580      	push	{r7, lr}
 800c83e:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800c840:	4802      	ldr	r0, [pc, #8]	@ (800c84c <MX_USB_HOST_Process+0x10>)
 800c842:	f7fe fc33 	bl	800b0ac <USBH_Process>
}
 800c846:	bf00      	nop
 800c848:	bd80      	pop	{r7, pc}
 800c84a:	bf00      	nop
 800c84c:	20000408 	.word	0x20000408

0800c850 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800c850:	b480      	push	{r7}
 800c852:	b083      	sub	sp, #12
 800c854:	af00      	add	r7, sp, #0
 800c856:	6078      	str	r0, [r7, #4]
 800c858:	460b      	mov	r3, r1
 800c85a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800c85c:	78fb      	ldrb	r3, [r7, #3]
 800c85e:	3b01      	subs	r3, #1
 800c860:	2b04      	cmp	r3, #4
 800c862:	d819      	bhi.n	800c898 <USBH_UserProcess+0x48>
 800c864:	a201      	add	r2, pc, #4	@ (adr r2, 800c86c <USBH_UserProcess+0x1c>)
 800c866:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c86a:	bf00      	nop
 800c86c:	0800c899 	.word	0x0800c899
 800c870:	0800c889 	.word	0x0800c889
 800c874:	0800c899 	.word	0x0800c899
 800c878:	0800c891 	.word	0x0800c891
 800c87c:	0800c881 	.word	0x0800c881
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800c880:	4b09      	ldr	r3, [pc, #36]	@ (800c8a8 <USBH_UserProcess+0x58>)
 800c882:	2203      	movs	r2, #3
 800c884:	701a      	strb	r2, [r3, #0]
  break;
 800c886:	e008      	b.n	800c89a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800c888:	4b07      	ldr	r3, [pc, #28]	@ (800c8a8 <USBH_UserProcess+0x58>)
 800c88a:	2202      	movs	r2, #2
 800c88c:	701a      	strb	r2, [r3, #0]
  break;
 800c88e:	e004      	b.n	800c89a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800c890:	4b05      	ldr	r3, [pc, #20]	@ (800c8a8 <USBH_UserProcess+0x58>)
 800c892:	2201      	movs	r2, #1
 800c894:	701a      	strb	r2, [r3, #0]
  break;
 800c896:	e000      	b.n	800c89a <USBH_UserProcess+0x4a>

  default:
  break;
 800c898:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800c89a:	bf00      	nop
 800c89c:	370c      	adds	r7, #12
 800c89e:	46bd      	mov	sp, r7
 800c8a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8a4:	4770      	bx	lr
 800c8a6:	bf00      	nop
 800c8a8:	200007e0 	.word	0x200007e0

0800c8ac <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800c8ac:	b580      	push	{r7, lr}
 800c8ae:	b08a      	sub	sp, #40	@ 0x28
 800c8b0:	af00      	add	r7, sp, #0
 800c8b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c8b4:	f107 0314 	add.w	r3, r7, #20
 800c8b8:	2200      	movs	r2, #0
 800c8ba:	601a      	str	r2, [r3, #0]
 800c8bc:	605a      	str	r2, [r3, #4]
 800c8be:	609a      	str	r2, [r3, #8]
 800c8c0:	60da      	str	r2, [r3, #12]
 800c8c2:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	681b      	ldr	r3, [r3, #0]
 800c8c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c8cc:	d147      	bne.n	800c95e <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c8ce:	2300      	movs	r3, #0
 800c8d0:	613b      	str	r3, [r7, #16]
 800c8d2:	4b25      	ldr	r3, [pc, #148]	@ (800c968 <HAL_HCD_MspInit+0xbc>)
 800c8d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c8d6:	4a24      	ldr	r2, [pc, #144]	@ (800c968 <HAL_HCD_MspInit+0xbc>)
 800c8d8:	f043 0301 	orr.w	r3, r3, #1
 800c8dc:	6313      	str	r3, [r2, #48]	@ 0x30
 800c8de:	4b22      	ldr	r3, [pc, #136]	@ (800c968 <HAL_HCD_MspInit+0xbc>)
 800c8e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c8e2:	f003 0301 	and.w	r3, r3, #1
 800c8e6:	613b      	str	r3, [r7, #16]
 800c8e8:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800c8ea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c8ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800c8f0:	2300      	movs	r3, #0
 800c8f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c8f4:	2300      	movs	r3, #0
 800c8f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800c8f8:	f107 0314 	add.w	r3, r7, #20
 800c8fc:	4619      	mov	r1, r3
 800c8fe:	481b      	ldr	r0, [pc, #108]	@ (800c96c <HAL_HCD_MspInit+0xc0>)
 800c900:	f7f6 f904 	bl	8002b0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800c904:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800c908:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c90a:	2302      	movs	r3, #2
 800c90c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c90e:	2300      	movs	r3, #0
 800c910:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c912:	2300      	movs	r3, #0
 800c914:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c916:	230a      	movs	r3, #10
 800c918:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c91a:	f107 0314 	add.w	r3, r7, #20
 800c91e:	4619      	mov	r1, r3
 800c920:	4812      	ldr	r0, [pc, #72]	@ (800c96c <HAL_HCD_MspInit+0xc0>)
 800c922:	f7f6 f8f3 	bl	8002b0c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c926:	4b10      	ldr	r3, [pc, #64]	@ (800c968 <HAL_HCD_MspInit+0xbc>)
 800c928:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c92a:	4a0f      	ldr	r2, [pc, #60]	@ (800c968 <HAL_HCD_MspInit+0xbc>)
 800c92c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c930:	6353      	str	r3, [r2, #52]	@ 0x34
 800c932:	2300      	movs	r3, #0
 800c934:	60fb      	str	r3, [r7, #12]
 800c936:	4b0c      	ldr	r3, [pc, #48]	@ (800c968 <HAL_HCD_MspInit+0xbc>)
 800c938:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c93a:	4a0b      	ldr	r2, [pc, #44]	@ (800c968 <HAL_HCD_MspInit+0xbc>)
 800c93c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800c940:	6453      	str	r3, [r2, #68]	@ 0x44
 800c942:	4b09      	ldr	r3, [pc, #36]	@ (800c968 <HAL_HCD_MspInit+0xbc>)
 800c944:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c946:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c94a:	60fb      	str	r3, [r7, #12]
 800c94c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c94e:	2200      	movs	r2, #0
 800c950:	2100      	movs	r1, #0
 800c952:	2043      	movs	r0, #67	@ 0x43
 800c954:	f7f6 f811 	bl	800297a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c958:	2043      	movs	r0, #67	@ 0x43
 800c95a:	f7f6 f82a 	bl	80029b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c95e:	bf00      	nop
 800c960:	3728      	adds	r7, #40	@ 0x28
 800c962:	46bd      	mov	sp, r7
 800c964:	bd80      	pop	{r7, pc}
 800c966:	bf00      	nop
 800c968:	40023800 	.word	0x40023800
 800c96c:	40020000 	.word	0x40020000

0800c970 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800c970:	b580      	push	{r7, lr}
 800c972:	b082      	sub	sp, #8
 800c974:	af00      	add	r7, sp, #0
 800c976:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800c97e:	4618      	mov	r0, r3
 800c980:	f7fe ff6d 	bl	800b85e <USBH_LL_IncTimer>
}
 800c984:	bf00      	nop
 800c986:	3708      	adds	r7, #8
 800c988:	46bd      	mov	sp, r7
 800c98a:	bd80      	pop	{r7, pc}

0800c98c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c98c:	b580      	push	{r7, lr}
 800c98e:	b082      	sub	sp, #8
 800c990:	af00      	add	r7, sp, #0
 800c992:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800c99a:	4618      	mov	r0, r3
 800c99c:	f7fe ffa9 	bl	800b8f2 <USBH_LL_Connect>
}
 800c9a0:	bf00      	nop
 800c9a2:	3708      	adds	r7, #8
 800c9a4:	46bd      	mov	sp, r7
 800c9a6:	bd80      	pop	{r7, pc}

0800c9a8 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c9a8:	b580      	push	{r7, lr}
 800c9aa:	b082      	sub	sp, #8
 800c9ac:	af00      	add	r7, sp, #0
 800c9ae:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800c9b6:	4618      	mov	r0, r3
 800c9b8:	f7fe ffb2 	bl	800b920 <USBH_LL_Disconnect>
}
 800c9bc:	bf00      	nop
 800c9be:	3708      	adds	r7, #8
 800c9c0:	46bd      	mov	sp, r7
 800c9c2:	bd80      	pop	{r7, pc}

0800c9c4 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800c9c4:	b480      	push	{r7}
 800c9c6:	b083      	sub	sp, #12
 800c9c8:	af00      	add	r7, sp, #0
 800c9ca:	6078      	str	r0, [r7, #4]
 800c9cc:	460b      	mov	r3, r1
 800c9ce:	70fb      	strb	r3, [r7, #3]
 800c9d0:	4613      	mov	r3, r2
 800c9d2:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800c9d4:	bf00      	nop
 800c9d6:	370c      	adds	r7, #12
 800c9d8:	46bd      	mov	sp, r7
 800c9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9de:	4770      	bx	lr

0800c9e0 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c9e0:	b580      	push	{r7, lr}
 800c9e2:	b082      	sub	sp, #8
 800c9e4:	af00      	add	r7, sp, #0
 800c9e6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800c9ee:	4618      	mov	r0, r3
 800c9f0:	f7fe ff5f 	bl	800b8b2 <USBH_LL_PortEnabled>
}
 800c9f4:	bf00      	nop
 800c9f6:	3708      	adds	r7, #8
 800c9f8:	46bd      	mov	sp, r7
 800c9fa:	bd80      	pop	{r7, pc}

0800c9fc <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c9fc:	b580      	push	{r7, lr}
 800c9fe:	b082      	sub	sp, #8
 800ca00:	af00      	add	r7, sp, #0
 800ca02:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800ca0a:	4618      	mov	r0, r3
 800ca0c:	f7fe ff5f 	bl	800b8ce <USBH_LL_PortDisabled>
}
 800ca10:	bf00      	nop
 800ca12:	3708      	adds	r7, #8
 800ca14:	46bd      	mov	sp, r7
 800ca16:	bd80      	pop	{r7, pc}

0800ca18 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800ca18:	b580      	push	{r7, lr}
 800ca1a:	b082      	sub	sp, #8
 800ca1c:	af00      	add	r7, sp, #0
 800ca1e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800ca26:	2b01      	cmp	r3, #1
 800ca28:	d12a      	bne.n	800ca80 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800ca2a:	4a18      	ldr	r2, [pc, #96]	@ (800ca8c <USBH_LL_Init+0x74>)
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	4a15      	ldr	r2, [pc, #84]	@ (800ca8c <USBH_LL_Init+0x74>)
 800ca36:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800ca3a:	4b14      	ldr	r3, [pc, #80]	@ (800ca8c <USBH_LL_Init+0x74>)
 800ca3c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800ca40:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800ca42:	4b12      	ldr	r3, [pc, #72]	@ (800ca8c <USBH_LL_Init+0x74>)
 800ca44:	2208      	movs	r2, #8
 800ca46:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800ca48:	4b10      	ldr	r3, [pc, #64]	@ (800ca8c <USBH_LL_Init+0x74>)
 800ca4a:	2201      	movs	r2, #1
 800ca4c:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800ca4e:	4b0f      	ldr	r3, [pc, #60]	@ (800ca8c <USBH_LL_Init+0x74>)
 800ca50:	2200      	movs	r2, #0
 800ca52:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800ca54:	4b0d      	ldr	r3, [pc, #52]	@ (800ca8c <USBH_LL_Init+0x74>)
 800ca56:	2202      	movs	r2, #2
 800ca58:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ca5a:	4b0c      	ldr	r3, [pc, #48]	@ (800ca8c <USBH_LL_Init+0x74>)
 800ca5c:	2200      	movs	r2, #0
 800ca5e:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800ca60:	480a      	ldr	r0, [pc, #40]	@ (800ca8c <USBH_LL_Init+0x74>)
 800ca62:	f7f6 fa08 	bl	8002e76 <HAL_HCD_Init>
 800ca66:	4603      	mov	r3, r0
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d001      	beq.n	800ca70 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800ca6c:	f7f5 fad4 	bl	8002018 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800ca70:	4806      	ldr	r0, [pc, #24]	@ (800ca8c <USBH_LL_Init+0x74>)
 800ca72:	f7f6 fe45 	bl	8003700 <HAL_HCD_GetCurrentFrame>
 800ca76:	4603      	mov	r3, r0
 800ca78:	4619      	mov	r1, r3
 800ca7a:	6878      	ldr	r0, [r7, #4]
 800ca7c:	f7fe fee0 	bl	800b840 <USBH_LL_SetTimer>
  }

  return USBH_OK;
 800ca80:	2300      	movs	r3, #0
}
 800ca82:	4618      	mov	r0, r3
 800ca84:	3708      	adds	r7, #8
 800ca86:	46bd      	mov	sp, r7
 800ca88:	bd80      	pop	{r7, pc}
 800ca8a:	bf00      	nop
 800ca8c:	200007e4 	.word	0x200007e4

0800ca90 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800ca90:	b580      	push	{r7, lr}
 800ca92:	b084      	sub	sp, #16
 800ca94:	af00      	add	r7, sp, #0
 800ca96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ca98:	2300      	movs	r3, #0
 800ca9a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ca9c:	2300      	movs	r3, #0
 800ca9e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800caa6:	4618      	mov	r0, r3
 800caa8:	f7f6 fdb2 	bl	8003610 <HAL_HCD_Start>
 800caac:	4603      	mov	r3, r0
 800caae:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800cab0:	7bfb      	ldrb	r3, [r7, #15]
 800cab2:	4618      	mov	r0, r3
 800cab4:	f000 f94c 	bl	800cd50 <USBH_Get_USB_Status>
 800cab8:	4603      	mov	r3, r0
 800caba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cabc:	7bbb      	ldrb	r3, [r7, #14]
}
 800cabe:	4618      	mov	r0, r3
 800cac0:	3710      	adds	r7, #16
 800cac2:	46bd      	mov	sp, r7
 800cac4:	bd80      	pop	{r7, pc}

0800cac6 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800cac6:	b580      	push	{r7, lr}
 800cac8:	b084      	sub	sp, #16
 800caca:	af00      	add	r7, sp, #0
 800cacc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cace:	2300      	movs	r3, #0
 800cad0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800cad2:	2300      	movs	r3, #0
 800cad4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800cadc:	4618      	mov	r0, r3
 800cade:	f7f6 fdba 	bl	8003656 <HAL_HCD_Stop>
 800cae2:	4603      	mov	r3, r0
 800cae4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800cae6:	7bfb      	ldrb	r3, [r7, #15]
 800cae8:	4618      	mov	r0, r3
 800caea:	f000 f931 	bl	800cd50 <USBH_Get_USB_Status>
 800caee:	4603      	mov	r3, r0
 800caf0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800caf2:	7bbb      	ldrb	r3, [r7, #14]
}
 800caf4:	4618      	mov	r0, r3
 800caf6:	3710      	adds	r7, #16
 800caf8:	46bd      	mov	sp, r7
 800cafa:	bd80      	pop	{r7, pc}

0800cafc <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800cafc:	b580      	push	{r7, lr}
 800cafe:	b084      	sub	sp, #16
 800cb00:	af00      	add	r7, sp, #0
 800cb02:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800cb04:	2301      	movs	r3, #1
 800cb06:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800cb0e:	4618      	mov	r0, r3
 800cb10:	f7f6 fe04 	bl	800371c <HAL_HCD_GetCurrentSpeed>
 800cb14:	4603      	mov	r3, r0
 800cb16:	2b02      	cmp	r3, #2
 800cb18:	d00c      	beq.n	800cb34 <USBH_LL_GetSpeed+0x38>
 800cb1a:	2b02      	cmp	r3, #2
 800cb1c:	d80d      	bhi.n	800cb3a <USBH_LL_GetSpeed+0x3e>
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d002      	beq.n	800cb28 <USBH_LL_GetSpeed+0x2c>
 800cb22:	2b01      	cmp	r3, #1
 800cb24:	d003      	beq.n	800cb2e <USBH_LL_GetSpeed+0x32>
 800cb26:	e008      	b.n	800cb3a <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800cb28:	2300      	movs	r3, #0
 800cb2a:	73fb      	strb	r3, [r7, #15]
    break;
 800cb2c:	e008      	b.n	800cb40 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800cb2e:	2301      	movs	r3, #1
 800cb30:	73fb      	strb	r3, [r7, #15]
    break;
 800cb32:	e005      	b.n	800cb40 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800cb34:	2302      	movs	r3, #2
 800cb36:	73fb      	strb	r3, [r7, #15]
    break;
 800cb38:	e002      	b.n	800cb40 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800cb3a:	2301      	movs	r3, #1
 800cb3c:	73fb      	strb	r3, [r7, #15]
    break;
 800cb3e:	bf00      	nop
  }
  return  speed;
 800cb40:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb42:	4618      	mov	r0, r3
 800cb44:	3710      	adds	r7, #16
 800cb46:	46bd      	mov	sp, r7
 800cb48:	bd80      	pop	{r7, pc}

0800cb4a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800cb4a:	b580      	push	{r7, lr}
 800cb4c:	b084      	sub	sp, #16
 800cb4e:	af00      	add	r7, sp, #0
 800cb50:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cb52:	2300      	movs	r3, #0
 800cb54:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800cb56:	2300      	movs	r3, #0
 800cb58:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800cb60:	4618      	mov	r0, r3
 800cb62:	f7f6 fd95 	bl	8003690 <HAL_HCD_ResetPort>
 800cb66:	4603      	mov	r3, r0
 800cb68:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800cb6a:	7bfb      	ldrb	r3, [r7, #15]
 800cb6c:	4618      	mov	r0, r3
 800cb6e:	f000 f8ef 	bl	800cd50 <USBH_Get_USB_Status>
 800cb72:	4603      	mov	r3, r0
 800cb74:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cb76:	7bbb      	ldrb	r3, [r7, #14]
}
 800cb78:	4618      	mov	r0, r3
 800cb7a:	3710      	adds	r7, #16
 800cb7c:	46bd      	mov	sp, r7
 800cb7e:	bd80      	pop	{r7, pc}

0800cb80 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800cb80:	b580      	push	{r7, lr}
 800cb82:	b082      	sub	sp, #8
 800cb84:	af00      	add	r7, sp, #0
 800cb86:	6078      	str	r0, [r7, #4]
 800cb88:	460b      	mov	r3, r1
 800cb8a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800cb92:	78fa      	ldrb	r2, [r7, #3]
 800cb94:	4611      	mov	r1, r2
 800cb96:	4618      	mov	r0, r3
 800cb98:	f7f6 fd9d 	bl	80036d6 <HAL_HCD_HC_GetXferCount>
 800cb9c:	4603      	mov	r3, r0
}
 800cb9e:	4618      	mov	r0, r3
 800cba0:	3708      	adds	r7, #8
 800cba2:	46bd      	mov	sp, r7
 800cba4:	bd80      	pop	{r7, pc}

0800cba6 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 800cba6:	b590      	push	{r4, r7, lr}
 800cba8:	b089      	sub	sp, #36	@ 0x24
 800cbaa:	af04      	add	r7, sp, #16
 800cbac:	6078      	str	r0, [r7, #4]
 800cbae:	4608      	mov	r0, r1
 800cbb0:	4611      	mov	r1, r2
 800cbb2:	461a      	mov	r2, r3
 800cbb4:	4603      	mov	r3, r0
 800cbb6:	70fb      	strb	r3, [r7, #3]
 800cbb8:	460b      	mov	r3, r1
 800cbba:	70bb      	strb	r3, [r7, #2]
 800cbbc:	4613      	mov	r3, r2
 800cbbe:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cbc0:	2300      	movs	r3, #0
 800cbc2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800cbc4:	2300      	movs	r3, #0
 800cbc6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800cbce:	787c      	ldrb	r4, [r7, #1]
 800cbd0:	78ba      	ldrb	r2, [r7, #2]
 800cbd2:	78f9      	ldrb	r1, [r7, #3]
 800cbd4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cbd6:	9302      	str	r3, [sp, #8]
 800cbd8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800cbdc:	9301      	str	r3, [sp, #4]
 800cbde:	f897 3020 	ldrb.w	r3, [r7, #32]
 800cbe2:	9300      	str	r3, [sp, #0]
 800cbe4:	4623      	mov	r3, r4
 800cbe6:	f7f6 f9ad 	bl	8002f44 <HAL_HCD_HC_Init>
 800cbea:	4603      	mov	r3, r0
 800cbec:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800cbee:	7bfb      	ldrb	r3, [r7, #15]
 800cbf0:	4618      	mov	r0, r3
 800cbf2:	f000 f8ad 	bl	800cd50 <USBH_Get_USB_Status>
 800cbf6:	4603      	mov	r3, r0
 800cbf8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cbfa:	7bbb      	ldrb	r3, [r7, #14]
}
 800cbfc:	4618      	mov	r0, r3
 800cbfe:	3714      	adds	r7, #20
 800cc00:	46bd      	mov	sp, r7
 800cc02:	bd90      	pop	{r4, r7, pc}

0800cc04 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800cc04:	b480      	push	{r7}
 800cc06:	b083      	sub	sp, #12
 800cc08:	af00      	add	r7, sp, #0
 800cc0a:	6078      	str	r0, [r7, #4]
 800cc0c:	460b      	mov	r3, r1
 800cc0e:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 800cc10:	2300      	movs	r3, #0
}
 800cc12:	4618      	mov	r0, r3
 800cc14:	370c      	adds	r7, #12
 800cc16:	46bd      	mov	sp, r7
 800cc18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc1c:	4770      	bx	lr

0800cc1e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800cc1e:	b590      	push	{r4, r7, lr}
 800cc20:	b089      	sub	sp, #36	@ 0x24
 800cc22:	af04      	add	r7, sp, #16
 800cc24:	6078      	str	r0, [r7, #4]
 800cc26:	4608      	mov	r0, r1
 800cc28:	4611      	mov	r1, r2
 800cc2a:	461a      	mov	r2, r3
 800cc2c:	4603      	mov	r3, r0
 800cc2e:	70fb      	strb	r3, [r7, #3]
 800cc30:	460b      	mov	r3, r1
 800cc32:	70bb      	strb	r3, [r7, #2]
 800cc34:	4613      	mov	r3, r2
 800cc36:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cc38:	2300      	movs	r3, #0
 800cc3a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800cc3c:	2300      	movs	r3, #0
 800cc3e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800cc46:	787c      	ldrb	r4, [r7, #1]
 800cc48:	78ba      	ldrb	r2, [r7, #2]
 800cc4a:	78f9      	ldrb	r1, [r7, #3]
 800cc4c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800cc50:	9303      	str	r3, [sp, #12]
 800cc52:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cc54:	9302      	str	r3, [sp, #8]
 800cc56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc58:	9301      	str	r3, [sp, #4]
 800cc5a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800cc5e:	9300      	str	r3, [sp, #0]
 800cc60:	4623      	mov	r3, r4
 800cc62:	f7f6 fa27 	bl	80030b4 <HAL_HCD_HC_SubmitRequest>
 800cc66:	4603      	mov	r3, r0
 800cc68:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800cc6a:	7bfb      	ldrb	r3, [r7, #15]
 800cc6c:	4618      	mov	r0, r3
 800cc6e:	f000 f86f 	bl	800cd50 <USBH_Get_USB_Status>
 800cc72:	4603      	mov	r3, r0
 800cc74:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cc76:	7bbb      	ldrb	r3, [r7, #14]
}
 800cc78:	4618      	mov	r0, r3
 800cc7a:	3714      	adds	r7, #20
 800cc7c:	46bd      	mov	sp, r7
 800cc7e:	bd90      	pop	{r4, r7, pc}

0800cc80 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800cc80:	b580      	push	{r7, lr}
 800cc82:	b082      	sub	sp, #8
 800cc84:	af00      	add	r7, sp, #0
 800cc86:	6078      	str	r0, [r7, #4]
 800cc88:	460b      	mov	r3, r1
 800cc8a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800cc92:	78fa      	ldrb	r2, [r7, #3]
 800cc94:	4611      	mov	r1, r2
 800cc96:	4618      	mov	r0, r3
 800cc98:	f7f6 fd08 	bl	80036ac <HAL_HCD_HC_GetURBState>
 800cc9c:	4603      	mov	r3, r0
}
 800cc9e:	4618      	mov	r0, r3
 800cca0:	3708      	adds	r7, #8
 800cca2:	46bd      	mov	sp, r7
 800cca4:	bd80      	pop	{r7, pc}

0800cca6 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800cca6:	b580      	push	{r7, lr}
 800cca8:	b082      	sub	sp, #8
 800ccaa:	af00      	add	r7, sp, #0
 800ccac:	6078      	str	r0, [r7, #4]
 800ccae:	460b      	mov	r3, r1
 800ccb0:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800ccb8:	2b01      	cmp	r3, #1
 800ccba:	d103      	bne.n	800ccc4 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800ccbc:	78fb      	ldrb	r3, [r7, #3]
 800ccbe:	4618      	mov	r0, r3
 800ccc0:	f000 f872 	bl	800cda8 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800ccc4:	20c8      	movs	r0, #200	@ 0xc8
 800ccc6:	f7f5 fd59 	bl	800277c <HAL_Delay>
  return USBH_OK;
 800ccca:	2300      	movs	r3, #0
}
 800cccc:	4618      	mov	r0, r3
 800ccce:	3708      	adds	r7, #8
 800ccd0:	46bd      	mov	sp, r7
 800ccd2:	bd80      	pop	{r7, pc}

0800ccd4 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800ccd4:	b480      	push	{r7}
 800ccd6:	b085      	sub	sp, #20
 800ccd8:	af00      	add	r7, sp, #0
 800ccda:	6078      	str	r0, [r7, #4]
 800ccdc:	460b      	mov	r3, r1
 800ccde:	70fb      	strb	r3, [r7, #3]
 800cce0:	4613      	mov	r3, r2
 800cce2:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800ccea:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800ccec:	78fa      	ldrb	r2, [r7, #3]
 800ccee:	68f9      	ldr	r1, [r7, #12]
 800ccf0:	4613      	mov	r3, r2
 800ccf2:	011b      	lsls	r3, r3, #4
 800ccf4:	1a9b      	subs	r3, r3, r2
 800ccf6:	009b      	lsls	r3, r3, #2
 800ccf8:	440b      	add	r3, r1
 800ccfa:	3317      	adds	r3, #23
 800ccfc:	781b      	ldrb	r3, [r3, #0]
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d00a      	beq.n	800cd18 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800cd02:	78fa      	ldrb	r2, [r7, #3]
 800cd04:	68f9      	ldr	r1, [r7, #12]
 800cd06:	4613      	mov	r3, r2
 800cd08:	011b      	lsls	r3, r3, #4
 800cd0a:	1a9b      	subs	r3, r3, r2
 800cd0c:	009b      	lsls	r3, r3, #2
 800cd0e:	440b      	add	r3, r1
 800cd10:	333c      	adds	r3, #60	@ 0x3c
 800cd12:	78ba      	ldrb	r2, [r7, #2]
 800cd14:	701a      	strb	r2, [r3, #0]
 800cd16:	e009      	b.n	800cd2c <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800cd18:	78fa      	ldrb	r2, [r7, #3]
 800cd1a:	68f9      	ldr	r1, [r7, #12]
 800cd1c:	4613      	mov	r3, r2
 800cd1e:	011b      	lsls	r3, r3, #4
 800cd20:	1a9b      	subs	r3, r3, r2
 800cd22:	009b      	lsls	r3, r3, #2
 800cd24:	440b      	add	r3, r1
 800cd26:	333d      	adds	r3, #61	@ 0x3d
 800cd28:	78ba      	ldrb	r2, [r7, #2]
 800cd2a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800cd2c:	2300      	movs	r3, #0
}
 800cd2e:	4618      	mov	r0, r3
 800cd30:	3714      	adds	r7, #20
 800cd32:	46bd      	mov	sp, r7
 800cd34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd38:	4770      	bx	lr

0800cd3a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800cd3a:	b580      	push	{r7, lr}
 800cd3c:	b082      	sub	sp, #8
 800cd3e:	af00      	add	r7, sp, #0
 800cd40:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800cd42:	6878      	ldr	r0, [r7, #4]
 800cd44:	f7f5 fd1a 	bl	800277c <HAL_Delay>
}
 800cd48:	bf00      	nop
 800cd4a:	3708      	adds	r7, #8
 800cd4c:	46bd      	mov	sp, r7
 800cd4e:	bd80      	pop	{r7, pc}

0800cd50 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800cd50:	b480      	push	{r7}
 800cd52:	b085      	sub	sp, #20
 800cd54:	af00      	add	r7, sp, #0
 800cd56:	4603      	mov	r3, r0
 800cd58:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800cd5a:	2300      	movs	r3, #0
 800cd5c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800cd5e:	79fb      	ldrb	r3, [r7, #7]
 800cd60:	2b03      	cmp	r3, #3
 800cd62:	d817      	bhi.n	800cd94 <USBH_Get_USB_Status+0x44>
 800cd64:	a201      	add	r2, pc, #4	@ (adr r2, 800cd6c <USBH_Get_USB_Status+0x1c>)
 800cd66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd6a:	bf00      	nop
 800cd6c:	0800cd7d 	.word	0x0800cd7d
 800cd70:	0800cd83 	.word	0x0800cd83
 800cd74:	0800cd89 	.word	0x0800cd89
 800cd78:	0800cd8f 	.word	0x0800cd8f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800cd7c:	2300      	movs	r3, #0
 800cd7e:	73fb      	strb	r3, [r7, #15]
    break;
 800cd80:	e00b      	b.n	800cd9a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800cd82:	2302      	movs	r3, #2
 800cd84:	73fb      	strb	r3, [r7, #15]
    break;
 800cd86:	e008      	b.n	800cd9a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800cd88:	2301      	movs	r3, #1
 800cd8a:	73fb      	strb	r3, [r7, #15]
    break;
 800cd8c:	e005      	b.n	800cd9a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800cd8e:	2302      	movs	r3, #2
 800cd90:	73fb      	strb	r3, [r7, #15]
    break;
 800cd92:	e002      	b.n	800cd9a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800cd94:	2302      	movs	r3, #2
 800cd96:	73fb      	strb	r3, [r7, #15]
    break;
 800cd98:	bf00      	nop
  }
  return usb_status;
 800cd9a:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd9c:	4618      	mov	r0, r3
 800cd9e:	3714      	adds	r7, #20
 800cda0:	46bd      	mov	sp, r7
 800cda2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda6:	4770      	bx	lr

0800cda8 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800cda8:	b580      	push	{r7, lr}
 800cdaa:	b084      	sub	sp, #16
 800cdac:	af00      	add	r7, sp, #0
 800cdae:	4603      	mov	r3, r0
 800cdb0:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800cdb2:	79fb      	ldrb	r3, [r7, #7]
 800cdb4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800cdb6:	79fb      	ldrb	r3, [r7, #7]
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d102      	bne.n	800cdc2 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800cdbc:	2300      	movs	r3, #0
 800cdbe:	73fb      	strb	r3, [r7, #15]
 800cdc0:	e001      	b.n	800cdc6 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800cdc2:	2301      	movs	r3, #1
 800cdc4:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800cdc6:	7bfb      	ldrb	r3, [r7, #15]
 800cdc8:	461a      	mov	r2, r3
 800cdca:	2101      	movs	r1, #1
 800cdcc:	4803      	ldr	r0, [pc, #12]	@ (800cddc <MX_DriverVbusFS+0x34>)
 800cdce:	f7f6 f839 	bl	8002e44 <HAL_GPIO_WritePin>
}
 800cdd2:	bf00      	nop
 800cdd4:	3710      	adds	r7, #16
 800cdd6:	46bd      	mov	sp, r7
 800cdd8:	bd80      	pop	{r7, pc}
 800cdda:	bf00      	nop
 800cddc:	40020800 	.word	0x40020800

0800cde0 <atoi>:
 800cde0:	220a      	movs	r2, #10
 800cde2:	2100      	movs	r1, #0
 800cde4:	f000 be68 	b.w	800dab8 <strtol>

0800cde8 <__cvt>:
 800cde8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cdec:	ec57 6b10 	vmov	r6, r7, d0
 800cdf0:	2f00      	cmp	r7, #0
 800cdf2:	460c      	mov	r4, r1
 800cdf4:	4619      	mov	r1, r3
 800cdf6:	463b      	mov	r3, r7
 800cdf8:	bfbb      	ittet	lt
 800cdfa:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800cdfe:	461f      	movlt	r7, r3
 800ce00:	2300      	movge	r3, #0
 800ce02:	232d      	movlt	r3, #45	@ 0x2d
 800ce04:	700b      	strb	r3, [r1, #0]
 800ce06:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ce08:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800ce0c:	4691      	mov	r9, r2
 800ce0e:	f023 0820 	bic.w	r8, r3, #32
 800ce12:	bfbc      	itt	lt
 800ce14:	4632      	movlt	r2, r6
 800ce16:	4616      	movlt	r6, r2
 800ce18:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ce1c:	d005      	beq.n	800ce2a <__cvt+0x42>
 800ce1e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800ce22:	d100      	bne.n	800ce26 <__cvt+0x3e>
 800ce24:	3401      	adds	r4, #1
 800ce26:	2102      	movs	r1, #2
 800ce28:	e000      	b.n	800ce2c <__cvt+0x44>
 800ce2a:	2103      	movs	r1, #3
 800ce2c:	ab03      	add	r3, sp, #12
 800ce2e:	9301      	str	r3, [sp, #4]
 800ce30:	ab02      	add	r3, sp, #8
 800ce32:	9300      	str	r3, [sp, #0]
 800ce34:	ec47 6b10 	vmov	d0, r6, r7
 800ce38:	4653      	mov	r3, sl
 800ce3a:	4622      	mov	r2, r4
 800ce3c:	f000 ff38 	bl	800dcb0 <_dtoa_r>
 800ce40:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800ce44:	4605      	mov	r5, r0
 800ce46:	d119      	bne.n	800ce7c <__cvt+0x94>
 800ce48:	f019 0f01 	tst.w	r9, #1
 800ce4c:	d00e      	beq.n	800ce6c <__cvt+0x84>
 800ce4e:	eb00 0904 	add.w	r9, r0, r4
 800ce52:	2200      	movs	r2, #0
 800ce54:	2300      	movs	r3, #0
 800ce56:	4630      	mov	r0, r6
 800ce58:	4639      	mov	r1, r7
 800ce5a:	f7f3 fe35 	bl	8000ac8 <__aeabi_dcmpeq>
 800ce5e:	b108      	cbz	r0, 800ce64 <__cvt+0x7c>
 800ce60:	f8cd 900c 	str.w	r9, [sp, #12]
 800ce64:	2230      	movs	r2, #48	@ 0x30
 800ce66:	9b03      	ldr	r3, [sp, #12]
 800ce68:	454b      	cmp	r3, r9
 800ce6a:	d31e      	bcc.n	800ceaa <__cvt+0xc2>
 800ce6c:	9b03      	ldr	r3, [sp, #12]
 800ce6e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ce70:	1b5b      	subs	r3, r3, r5
 800ce72:	4628      	mov	r0, r5
 800ce74:	6013      	str	r3, [r2, #0]
 800ce76:	b004      	add	sp, #16
 800ce78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ce7c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ce80:	eb00 0904 	add.w	r9, r0, r4
 800ce84:	d1e5      	bne.n	800ce52 <__cvt+0x6a>
 800ce86:	7803      	ldrb	r3, [r0, #0]
 800ce88:	2b30      	cmp	r3, #48	@ 0x30
 800ce8a:	d10a      	bne.n	800cea2 <__cvt+0xba>
 800ce8c:	2200      	movs	r2, #0
 800ce8e:	2300      	movs	r3, #0
 800ce90:	4630      	mov	r0, r6
 800ce92:	4639      	mov	r1, r7
 800ce94:	f7f3 fe18 	bl	8000ac8 <__aeabi_dcmpeq>
 800ce98:	b918      	cbnz	r0, 800cea2 <__cvt+0xba>
 800ce9a:	f1c4 0401 	rsb	r4, r4, #1
 800ce9e:	f8ca 4000 	str.w	r4, [sl]
 800cea2:	f8da 3000 	ldr.w	r3, [sl]
 800cea6:	4499      	add	r9, r3
 800cea8:	e7d3      	b.n	800ce52 <__cvt+0x6a>
 800ceaa:	1c59      	adds	r1, r3, #1
 800ceac:	9103      	str	r1, [sp, #12]
 800ceae:	701a      	strb	r2, [r3, #0]
 800ceb0:	e7d9      	b.n	800ce66 <__cvt+0x7e>

0800ceb2 <__exponent>:
 800ceb2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ceb4:	2900      	cmp	r1, #0
 800ceb6:	bfba      	itte	lt
 800ceb8:	4249      	neglt	r1, r1
 800ceba:	232d      	movlt	r3, #45	@ 0x2d
 800cebc:	232b      	movge	r3, #43	@ 0x2b
 800cebe:	2909      	cmp	r1, #9
 800cec0:	7002      	strb	r2, [r0, #0]
 800cec2:	7043      	strb	r3, [r0, #1]
 800cec4:	dd29      	ble.n	800cf1a <__exponent+0x68>
 800cec6:	f10d 0307 	add.w	r3, sp, #7
 800ceca:	461d      	mov	r5, r3
 800cecc:	270a      	movs	r7, #10
 800cece:	461a      	mov	r2, r3
 800ced0:	fbb1 f6f7 	udiv	r6, r1, r7
 800ced4:	fb07 1416 	mls	r4, r7, r6, r1
 800ced8:	3430      	adds	r4, #48	@ 0x30
 800ceda:	f802 4c01 	strb.w	r4, [r2, #-1]
 800cede:	460c      	mov	r4, r1
 800cee0:	2c63      	cmp	r4, #99	@ 0x63
 800cee2:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800cee6:	4631      	mov	r1, r6
 800cee8:	dcf1      	bgt.n	800cece <__exponent+0x1c>
 800ceea:	3130      	adds	r1, #48	@ 0x30
 800ceec:	1e94      	subs	r4, r2, #2
 800ceee:	f803 1c01 	strb.w	r1, [r3, #-1]
 800cef2:	1c41      	adds	r1, r0, #1
 800cef4:	4623      	mov	r3, r4
 800cef6:	42ab      	cmp	r3, r5
 800cef8:	d30a      	bcc.n	800cf10 <__exponent+0x5e>
 800cefa:	f10d 0309 	add.w	r3, sp, #9
 800cefe:	1a9b      	subs	r3, r3, r2
 800cf00:	42ac      	cmp	r4, r5
 800cf02:	bf88      	it	hi
 800cf04:	2300      	movhi	r3, #0
 800cf06:	3302      	adds	r3, #2
 800cf08:	4403      	add	r3, r0
 800cf0a:	1a18      	subs	r0, r3, r0
 800cf0c:	b003      	add	sp, #12
 800cf0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cf10:	f813 6b01 	ldrb.w	r6, [r3], #1
 800cf14:	f801 6f01 	strb.w	r6, [r1, #1]!
 800cf18:	e7ed      	b.n	800cef6 <__exponent+0x44>
 800cf1a:	2330      	movs	r3, #48	@ 0x30
 800cf1c:	3130      	adds	r1, #48	@ 0x30
 800cf1e:	7083      	strb	r3, [r0, #2]
 800cf20:	70c1      	strb	r1, [r0, #3]
 800cf22:	1d03      	adds	r3, r0, #4
 800cf24:	e7f1      	b.n	800cf0a <__exponent+0x58>
	...

0800cf28 <_printf_float>:
 800cf28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf2c:	b08d      	sub	sp, #52	@ 0x34
 800cf2e:	460c      	mov	r4, r1
 800cf30:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800cf34:	4616      	mov	r6, r2
 800cf36:	461f      	mov	r7, r3
 800cf38:	4605      	mov	r5, r0
 800cf3a:	f000 fe2b 	bl	800db94 <_localeconv_r>
 800cf3e:	6803      	ldr	r3, [r0, #0]
 800cf40:	9304      	str	r3, [sp, #16]
 800cf42:	4618      	mov	r0, r3
 800cf44:	f7f3 f994 	bl	8000270 <strlen>
 800cf48:	2300      	movs	r3, #0
 800cf4a:	930a      	str	r3, [sp, #40]	@ 0x28
 800cf4c:	f8d8 3000 	ldr.w	r3, [r8]
 800cf50:	9005      	str	r0, [sp, #20]
 800cf52:	3307      	adds	r3, #7
 800cf54:	f023 0307 	bic.w	r3, r3, #7
 800cf58:	f103 0208 	add.w	r2, r3, #8
 800cf5c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800cf60:	f8d4 b000 	ldr.w	fp, [r4]
 800cf64:	f8c8 2000 	str.w	r2, [r8]
 800cf68:	e9d3 8900 	ldrd	r8, r9, [r3]
 800cf6c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800cf70:	9307      	str	r3, [sp, #28]
 800cf72:	f8cd 8018 	str.w	r8, [sp, #24]
 800cf76:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800cf7a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cf7e:	4b9c      	ldr	r3, [pc, #624]	@ (800d1f0 <_printf_float+0x2c8>)
 800cf80:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800cf84:	f7f3 fdd2 	bl	8000b2c <__aeabi_dcmpun>
 800cf88:	bb70      	cbnz	r0, 800cfe8 <_printf_float+0xc0>
 800cf8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cf8e:	4b98      	ldr	r3, [pc, #608]	@ (800d1f0 <_printf_float+0x2c8>)
 800cf90:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800cf94:	f7f3 fdac 	bl	8000af0 <__aeabi_dcmple>
 800cf98:	bb30      	cbnz	r0, 800cfe8 <_printf_float+0xc0>
 800cf9a:	2200      	movs	r2, #0
 800cf9c:	2300      	movs	r3, #0
 800cf9e:	4640      	mov	r0, r8
 800cfa0:	4649      	mov	r1, r9
 800cfa2:	f7f3 fd9b 	bl	8000adc <__aeabi_dcmplt>
 800cfa6:	b110      	cbz	r0, 800cfae <_printf_float+0x86>
 800cfa8:	232d      	movs	r3, #45	@ 0x2d
 800cfaa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cfae:	4a91      	ldr	r2, [pc, #580]	@ (800d1f4 <_printf_float+0x2cc>)
 800cfb0:	4b91      	ldr	r3, [pc, #580]	@ (800d1f8 <_printf_float+0x2d0>)
 800cfb2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800cfb6:	bf8c      	ite	hi
 800cfb8:	4690      	movhi	r8, r2
 800cfba:	4698      	movls	r8, r3
 800cfbc:	2303      	movs	r3, #3
 800cfbe:	6123      	str	r3, [r4, #16]
 800cfc0:	f02b 0304 	bic.w	r3, fp, #4
 800cfc4:	6023      	str	r3, [r4, #0]
 800cfc6:	f04f 0900 	mov.w	r9, #0
 800cfca:	9700      	str	r7, [sp, #0]
 800cfcc:	4633      	mov	r3, r6
 800cfce:	aa0b      	add	r2, sp, #44	@ 0x2c
 800cfd0:	4621      	mov	r1, r4
 800cfd2:	4628      	mov	r0, r5
 800cfd4:	f000 fa84 	bl	800d4e0 <_printf_common>
 800cfd8:	3001      	adds	r0, #1
 800cfda:	f040 808d 	bne.w	800d0f8 <_printf_float+0x1d0>
 800cfde:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cfe2:	b00d      	add	sp, #52	@ 0x34
 800cfe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cfe8:	4642      	mov	r2, r8
 800cfea:	464b      	mov	r3, r9
 800cfec:	4640      	mov	r0, r8
 800cfee:	4649      	mov	r1, r9
 800cff0:	f7f3 fd9c 	bl	8000b2c <__aeabi_dcmpun>
 800cff4:	b140      	cbz	r0, 800d008 <_printf_float+0xe0>
 800cff6:	464b      	mov	r3, r9
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	bfbc      	itt	lt
 800cffc:	232d      	movlt	r3, #45	@ 0x2d
 800cffe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800d002:	4a7e      	ldr	r2, [pc, #504]	@ (800d1fc <_printf_float+0x2d4>)
 800d004:	4b7e      	ldr	r3, [pc, #504]	@ (800d200 <_printf_float+0x2d8>)
 800d006:	e7d4      	b.n	800cfb2 <_printf_float+0x8a>
 800d008:	6863      	ldr	r3, [r4, #4]
 800d00a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800d00e:	9206      	str	r2, [sp, #24]
 800d010:	1c5a      	adds	r2, r3, #1
 800d012:	d13b      	bne.n	800d08c <_printf_float+0x164>
 800d014:	2306      	movs	r3, #6
 800d016:	6063      	str	r3, [r4, #4]
 800d018:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800d01c:	2300      	movs	r3, #0
 800d01e:	6022      	str	r2, [r4, #0]
 800d020:	9303      	str	r3, [sp, #12]
 800d022:	ab0a      	add	r3, sp, #40	@ 0x28
 800d024:	e9cd a301 	strd	sl, r3, [sp, #4]
 800d028:	ab09      	add	r3, sp, #36	@ 0x24
 800d02a:	9300      	str	r3, [sp, #0]
 800d02c:	6861      	ldr	r1, [r4, #4]
 800d02e:	ec49 8b10 	vmov	d0, r8, r9
 800d032:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800d036:	4628      	mov	r0, r5
 800d038:	f7ff fed6 	bl	800cde8 <__cvt>
 800d03c:	9b06      	ldr	r3, [sp, #24]
 800d03e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d040:	2b47      	cmp	r3, #71	@ 0x47
 800d042:	4680      	mov	r8, r0
 800d044:	d129      	bne.n	800d09a <_printf_float+0x172>
 800d046:	1cc8      	adds	r0, r1, #3
 800d048:	db02      	blt.n	800d050 <_printf_float+0x128>
 800d04a:	6863      	ldr	r3, [r4, #4]
 800d04c:	4299      	cmp	r1, r3
 800d04e:	dd41      	ble.n	800d0d4 <_printf_float+0x1ac>
 800d050:	f1aa 0a02 	sub.w	sl, sl, #2
 800d054:	fa5f fa8a 	uxtb.w	sl, sl
 800d058:	3901      	subs	r1, #1
 800d05a:	4652      	mov	r2, sl
 800d05c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800d060:	9109      	str	r1, [sp, #36]	@ 0x24
 800d062:	f7ff ff26 	bl	800ceb2 <__exponent>
 800d066:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d068:	1813      	adds	r3, r2, r0
 800d06a:	2a01      	cmp	r2, #1
 800d06c:	4681      	mov	r9, r0
 800d06e:	6123      	str	r3, [r4, #16]
 800d070:	dc02      	bgt.n	800d078 <_printf_float+0x150>
 800d072:	6822      	ldr	r2, [r4, #0]
 800d074:	07d2      	lsls	r2, r2, #31
 800d076:	d501      	bpl.n	800d07c <_printf_float+0x154>
 800d078:	3301      	adds	r3, #1
 800d07a:	6123      	str	r3, [r4, #16]
 800d07c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800d080:	2b00      	cmp	r3, #0
 800d082:	d0a2      	beq.n	800cfca <_printf_float+0xa2>
 800d084:	232d      	movs	r3, #45	@ 0x2d
 800d086:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d08a:	e79e      	b.n	800cfca <_printf_float+0xa2>
 800d08c:	9a06      	ldr	r2, [sp, #24]
 800d08e:	2a47      	cmp	r2, #71	@ 0x47
 800d090:	d1c2      	bne.n	800d018 <_printf_float+0xf0>
 800d092:	2b00      	cmp	r3, #0
 800d094:	d1c0      	bne.n	800d018 <_printf_float+0xf0>
 800d096:	2301      	movs	r3, #1
 800d098:	e7bd      	b.n	800d016 <_printf_float+0xee>
 800d09a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d09e:	d9db      	bls.n	800d058 <_printf_float+0x130>
 800d0a0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800d0a4:	d118      	bne.n	800d0d8 <_printf_float+0x1b0>
 800d0a6:	2900      	cmp	r1, #0
 800d0a8:	6863      	ldr	r3, [r4, #4]
 800d0aa:	dd0b      	ble.n	800d0c4 <_printf_float+0x19c>
 800d0ac:	6121      	str	r1, [r4, #16]
 800d0ae:	b913      	cbnz	r3, 800d0b6 <_printf_float+0x18e>
 800d0b0:	6822      	ldr	r2, [r4, #0]
 800d0b2:	07d0      	lsls	r0, r2, #31
 800d0b4:	d502      	bpl.n	800d0bc <_printf_float+0x194>
 800d0b6:	3301      	adds	r3, #1
 800d0b8:	440b      	add	r3, r1
 800d0ba:	6123      	str	r3, [r4, #16]
 800d0bc:	65a1      	str	r1, [r4, #88]	@ 0x58
 800d0be:	f04f 0900 	mov.w	r9, #0
 800d0c2:	e7db      	b.n	800d07c <_printf_float+0x154>
 800d0c4:	b913      	cbnz	r3, 800d0cc <_printf_float+0x1a4>
 800d0c6:	6822      	ldr	r2, [r4, #0]
 800d0c8:	07d2      	lsls	r2, r2, #31
 800d0ca:	d501      	bpl.n	800d0d0 <_printf_float+0x1a8>
 800d0cc:	3302      	adds	r3, #2
 800d0ce:	e7f4      	b.n	800d0ba <_printf_float+0x192>
 800d0d0:	2301      	movs	r3, #1
 800d0d2:	e7f2      	b.n	800d0ba <_printf_float+0x192>
 800d0d4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800d0d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d0da:	4299      	cmp	r1, r3
 800d0dc:	db05      	blt.n	800d0ea <_printf_float+0x1c2>
 800d0de:	6823      	ldr	r3, [r4, #0]
 800d0e0:	6121      	str	r1, [r4, #16]
 800d0e2:	07d8      	lsls	r0, r3, #31
 800d0e4:	d5ea      	bpl.n	800d0bc <_printf_float+0x194>
 800d0e6:	1c4b      	adds	r3, r1, #1
 800d0e8:	e7e7      	b.n	800d0ba <_printf_float+0x192>
 800d0ea:	2900      	cmp	r1, #0
 800d0ec:	bfd4      	ite	le
 800d0ee:	f1c1 0202 	rsble	r2, r1, #2
 800d0f2:	2201      	movgt	r2, #1
 800d0f4:	4413      	add	r3, r2
 800d0f6:	e7e0      	b.n	800d0ba <_printf_float+0x192>
 800d0f8:	6823      	ldr	r3, [r4, #0]
 800d0fa:	055a      	lsls	r2, r3, #21
 800d0fc:	d407      	bmi.n	800d10e <_printf_float+0x1e6>
 800d0fe:	6923      	ldr	r3, [r4, #16]
 800d100:	4642      	mov	r2, r8
 800d102:	4631      	mov	r1, r6
 800d104:	4628      	mov	r0, r5
 800d106:	47b8      	blx	r7
 800d108:	3001      	adds	r0, #1
 800d10a:	d12b      	bne.n	800d164 <_printf_float+0x23c>
 800d10c:	e767      	b.n	800cfde <_printf_float+0xb6>
 800d10e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d112:	f240 80dd 	bls.w	800d2d0 <_printf_float+0x3a8>
 800d116:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d11a:	2200      	movs	r2, #0
 800d11c:	2300      	movs	r3, #0
 800d11e:	f7f3 fcd3 	bl	8000ac8 <__aeabi_dcmpeq>
 800d122:	2800      	cmp	r0, #0
 800d124:	d033      	beq.n	800d18e <_printf_float+0x266>
 800d126:	4a37      	ldr	r2, [pc, #220]	@ (800d204 <_printf_float+0x2dc>)
 800d128:	2301      	movs	r3, #1
 800d12a:	4631      	mov	r1, r6
 800d12c:	4628      	mov	r0, r5
 800d12e:	47b8      	blx	r7
 800d130:	3001      	adds	r0, #1
 800d132:	f43f af54 	beq.w	800cfde <_printf_float+0xb6>
 800d136:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800d13a:	4543      	cmp	r3, r8
 800d13c:	db02      	blt.n	800d144 <_printf_float+0x21c>
 800d13e:	6823      	ldr	r3, [r4, #0]
 800d140:	07d8      	lsls	r0, r3, #31
 800d142:	d50f      	bpl.n	800d164 <_printf_float+0x23c>
 800d144:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d148:	4631      	mov	r1, r6
 800d14a:	4628      	mov	r0, r5
 800d14c:	47b8      	blx	r7
 800d14e:	3001      	adds	r0, #1
 800d150:	f43f af45 	beq.w	800cfde <_printf_float+0xb6>
 800d154:	f04f 0900 	mov.w	r9, #0
 800d158:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800d15c:	f104 0a1a 	add.w	sl, r4, #26
 800d160:	45c8      	cmp	r8, r9
 800d162:	dc09      	bgt.n	800d178 <_printf_float+0x250>
 800d164:	6823      	ldr	r3, [r4, #0]
 800d166:	079b      	lsls	r3, r3, #30
 800d168:	f100 8103 	bmi.w	800d372 <_printf_float+0x44a>
 800d16c:	68e0      	ldr	r0, [r4, #12]
 800d16e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d170:	4298      	cmp	r0, r3
 800d172:	bfb8      	it	lt
 800d174:	4618      	movlt	r0, r3
 800d176:	e734      	b.n	800cfe2 <_printf_float+0xba>
 800d178:	2301      	movs	r3, #1
 800d17a:	4652      	mov	r2, sl
 800d17c:	4631      	mov	r1, r6
 800d17e:	4628      	mov	r0, r5
 800d180:	47b8      	blx	r7
 800d182:	3001      	adds	r0, #1
 800d184:	f43f af2b 	beq.w	800cfde <_printf_float+0xb6>
 800d188:	f109 0901 	add.w	r9, r9, #1
 800d18c:	e7e8      	b.n	800d160 <_printf_float+0x238>
 800d18e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d190:	2b00      	cmp	r3, #0
 800d192:	dc39      	bgt.n	800d208 <_printf_float+0x2e0>
 800d194:	4a1b      	ldr	r2, [pc, #108]	@ (800d204 <_printf_float+0x2dc>)
 800d196:	2301      	movs	r3, #1
 800d198:	4631      	mov	r1, r6
 800d19a:	4628      	mov	r0, r5
 800d19c:	47b8      	blx	r7
 800d19e:	3001      	adds	r0, #1
 800d1a0:	f43f af1d 	beq.w	800cfde <_printf_float+0xb6>
 800d1a4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800d1a8:	ea59 0303 	orrs.w	r3, r9, r3
 800d1ac:	d102      	bne.n	800d1b4 <_printf_float+0x28c>
 800d1ae:	6823      	ldr	r3, [r4, #0]
 800d1b0:	07d9      	lsls	r1, r3, #31
 800d1b2:	d5d7      	bpl.n	800d164 <_printf_float+0x23c>
 800d1b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d1b8:	4631      	mov	r1, r6
 800d1ba:	4628      	mov	r0, r5
 800d1bc:	47b8      	blx	r7
 800d1be:	3001      	adds	r0, #1
 800d1c0:	f43f af0d 	beq.w	800cfde <_printf_float+0xb6>
 800d1c4:	f04f 0a00 	mov.w	sl, #0
 800d1c8:	f104 0b1a 	add.w	fp, r4, #26
 800d1cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d1ce:	425b      	negs	r3, r3
 800d1d0:	4553      	cmp	r3, sl
 800d1d2:	dc01      	bgt.n	800d1d8 <_printf_float+0x2b0>
 800d1d4:	464b      	mov	r3, r9
 800d1d6:	e793      	b.n	800d100 <_printf_float+0x1d8>
 800d1d8:	2301      	movs	r3, #1
 800d1da:	465a      	mov	r2, fp
 800d1dc:	4631      	mov	r1, r6
 800d1de:	4628      	mov	r0, r5
 800d1e0:	47b8      	blx	r7
 800d1e2:	3001      	adds	r0, #1
 800d1e4:	f43f aefb 	beq.w	800cfde <_printf_float+0xb6>
 800d1e8:	f10a 0a01 	add.w	sl, sl, #1
 800d1ec:	e7ee      	b.n	800d1cc <_printf_float+0x2a4>
 800d1ee:	bf00      	nop
 800d1f0:	7fefffff 	.word	0x7fefffff
 800d1f4:	0800fc40 	.word	0x0800fc40
 800d1f8:	0800fc3c 	.word	0x0800fc3c
 800d1fc:	0800fc48 	.word	0x0800fc48
 800d200:	0800fc44 	.word	0x0800fc44
 800d204:	0800fc4c 	.word	0x0800fc4c
 800d208:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d20a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d20e:	4553      	cmp	r3, sl
 800d210:	bfa8      	it	ge
 800d212:	4653      	movge	r3, sl
 800d214:	2b00      	cmp	r3, #0
 800d216:	4699      	mov	r9, r3
 800d218:	dc36      	bgt.n	800d288 <_printf_float+0x360>
 800d21a:	f04f 0b00 	mov.w	fp, #0
 800d21e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d222:	f104 021a 	add.w	r2, r4, #26
 800d226:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d228:	9306      	str	r3, [sp, #24]
 800d22a:	eba3 0309 	sub.w	r3, r3, r9
 800d22e:	455b      	cmp	r3, fp
 800d230:	dc31      	bgt.n	800d296 <_printf_float+0x36e>
 800d232:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d234:	459a      	cmp	sl, r3
 800d236:	dc3a      	bgt.n	800d2ae <_printf_float+0x386>
 800d238:	6823      	ldr	r3, [r4, #0]
 800d23a:	07da      	lsls	r2, r3, #31
 800d23c:	d437      	bmi.n	800d2ae <_printf_float+0x386>
 800d23e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d240:	ebaa 0903 	sub.w	r9, sl, r3
 800d244:	9b06      	ldr	r3, [sp, #24]
 800d246:	ebaa 0303 	sub.w	r3, sl, r3
 800d24a:	4599      	cmp	r9, r3
 800d24c:	bfa8      	it	ge
 800d24e:	4699      	movge	r9, r3
 800d250:	f1b9 0f00 	cmp.w	r9, #0
 800d254:	dc33      	bgt.n	800d2be <_printf_float+0x396>
 800d256:	f04f 0800 	mov.w	r8, #0
 800d25a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d25e:	f104 0b1a 	add.w	fp, r4, #26
 800d262:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d264:	ebaa 0303 	sub.w	r3, sl, r3
 800d268:	eba3 0309 	sub.w	r3, r3, r9
 800d26c:	4543      	cmp	r3, r8
 800d26e:	f77f af79 	ble.w	800d164 <_printf_float+0x23c>
 800d272:	2301      	movs	r3, #1
 800d274:	465a      	mov	r2, fp
 800d276:	4631      	mov	r1, r6
 800d278:	4628      	mov	r0, r5
 800d27a:	47b8      	blx	r7
 800d27c:	3001      	adds	r0, #1
 800d27e:	f43f aeae 	beq.w	800cfde <_printf_float+0xb6>
 800d282:	f108 0801 	add.w	r8, r8, #1
 800d286:	e7ec      	b.n	800d262 <_printf_float+0x33a>
 800d288:	4642      	mov	r2, r8
 800d28a:	4631      	mov	r1, r6
 800d28c:	4628      	mov	r0, r5
 800d28e:	47b8      	blx	r7
 800d290:	3001      	adds	r0, #1
 800d292:	d1c2      	bne.n	800d21a <_printf_float+0x2f2>
 800d294:	e6a3      	b.n	800cfde <_printf_float+0xb6>
 800d296:	2301      	movs	r3, #1
 800d298:	4631      	mov	r1, r6
 800d29a:	4628      	mov	r0, r5
 800d29c:	9206      	str	r2, [sp, #24]
 800d29e:	47b8      	blx	r7
 800d2a0:	3001      	adds	r0, #1
 800d2a2:	f43f ae9c 	beq.w	800cfde <_printf_float+0xb6>
 800d2a6:	9a06      	ldr	r2, [sp, #24]
 800d2a8:	f10b 0b01 	add.w	fp, fp, #1
 800d2ac:	e7bb      	b.n	800d226 <_printf_float+0x2fe>
 800d2ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d2b2:	4631      	mov	r1, r6
 800d2b4:	4628      	mov	r0, r5
 800d2b6:	47b8      	blx	r7
 800d2b8:	3001      	adds	r0, #1
 800d2ba:	d1c0      	bne.n	800d23e <_printf_float+0x316>
 800d2bc:	e68f      	b.n	800cfde <_printf_float+0xb6>
 800d2be:	9a06      	ldr	r2, [sp, #24]
 800d2c0:	464b      	mov	r3, r9
 800d2c2:	4442      	add	r2, r8
 800d2c4:	4631      	mov	r1, r6
 800d2c6:	4628      	mov	r0, r5
 800d2c8:	47b8      	blx	r7
 800d2ca:	3001      	adds	r0, #1
 800d2cc:	d1c3      	bne.n	800d256 <_printf_float+0x32e>
 800d2ce:	e686      	b.n	800cfde <_printf_float+0xb6>
 800d2d0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d2d4:	f1ba 0f01 	cmp.w	sl, #1
 800d2d8:	dc01      	bgt.n	800d2de <_printf_float+0x3b6>
 800d2da:	07db      	lsls	r3, r3, #31
 800d2dc:	d536      	bpl.n	800d34c <_printf_float+0x424>
 800d2de:	2301      	movs	r3, #1
 800d2e0:	4642      	mov	r2, r8
 800d2e2:	4631      	mov	r1, r6
 800d2e4:	4628      	mov	r0, r5
 800d2e6:	47b8      	blx	r7
 800d2e8:	3001      	adds	r0, #1
 800d2ea:	f43f ae78 	beq.w	800cfde <_printf_float+0xb6>
 800d2ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d2f2:	4631      	mov	r1, r6
 800d2f4:	4628      	mov	r0, r5
 800d2f6:	47b8      	blx	r7
 800d2f8:	3001      	adds	r0, #1
 800d2fa:	f43f ae70 	beq.w	800cfde <_printf_float+0xb6>
 800d2fe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d302:	2200      	movs	r2, #0
 800d304:	2300      	movs	r3, #0
 800d306:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800d30a:	f7f3 fbdd 	bl	8000ac8 <__aeabi_dcmpeq>
 800d30e:	b9c0      	cbnz	r0, 800d342 <_printf_float+0x41a>
 800d310:	4653      	mov	r3, sl
 800d312:	f108 0201 	add.w	r2, r8, #1
 800d316:	4631      	mov	r1, r6
 800d318:	4628      	mov	r0, r5
 800d31a:	47b8      	blx	r7
 800d31c:	3001      	adds	r0, #1
 800d31e:	d10c      	bne.n	800d33a <_printf_float+0x412>
 800d320:	e65d      	b.n	800cfde <_printf_float+0xb6>
 800d322:	2301      	movs	r3, #1
 800d324:	465a      	mov	r2, fp
 800d326:	4631      	mov	r1, r6
 800d328:	4628      	mov	r0, r5
 800d32a:	47b8      	blx	r7
 800d32c:	3001      	adds	r0, #1
 800d32e:	f43f ae56 	beq.w	800cfde <_printf_float+0xb6>
 800d332:	f108 0801 	add.w	r8, r8, #1
 800d336:	45d0      	cmp	r8, sl
 800d338:	dbf3      	blt.n	800d322 <_printf_float+0x3fa>
 800d33a:	464b      	mov	r3, r9
 800d33c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d340:	e6df      	b.n	800d102 <_printf_float+0x1da>
 800d342:	f04f 0800 	mov.w	r8, #0
 800d346:	f104 0b1a 	add.w	fp, r4, #26
 800d34a:	e7f4      	b.n	800d336 <_printf_float+0x40e>
 800d34c:	2301      	movs	r3, #1
 800d34e:	4642      	mov	r2, r8
 800d350:	e7e1      	b.n	800d316 <_printf_float+0x3ee>
 800d352:	2301      	movs	r3, #1
 800d354:	464a      	mov	r2, r9
 800d356:	4631      	mov	r1, r6
 800d358:	4628      	mov	r0, r5
 800d35a:	47b8      	blx	r7
 800d35c:	3001      	adds	r0, #1
 800d35e:	f43f ae3e 	beq.w	800cfde <_printf_float+0xb6>
 800d362:	f108 0801 	add.w	r8, r8, #1
 800d366:	68e3      	ldr	r3, [r4, #12]
 800d368:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d36a:	1a5b      	subs	r3, r3, r1
 800d36c:	4543      	cmp	r3, r8
 800d36e:	dcf0      	bgt.n	800d352 <_printf_float+0x42a>
 800d370:	e6fc      	b.n	800d16c <_printf_float+0x244>
 800d372:	f04f 0800 	mov.w	r8, #0
 800d376:	f104 0919 	add.w	r9, r4, #25
 800d37a:	e7f4      	b.n	800d366 <_printf_float+0x43e>

0800d37c <malloc>:
 800d37c:	4b02      	ldr	r3, [pc, #8]	@ (800d388 <malloc+0xc>)
 800d37e:	4601      	mov	r1, r0
 800d380:	6818      	ldr	r0, [r3, #0]
 800d382:	f000 b82d 	b.w	800d3e0 <_malloc_r>
 800d386:	bf00      	nop
 800d388:	20000054 	.word	0x20000054

0800d38c <free>:
 800d38c:	4b02      	ldr	r3, [pc, #8]	@ (800d398 <free+0xc>)
 800d38e:	4601      	mov	r1, r0
 800d390:	6818      	ldr	r0, [r3, #0]
 800d392:	f001 ba5d 	b.w	800e850 <_free_r>
 800d396:	bf00      	nop
 800d398:	20000054 	.word	0x20000054

0800d39c <sbrk_aligned>:
 800d39c:	b570      	push	{r4, r5, r6, lr}
 800d39e:	4e0f      	ldr	r6, [pc, #60]	@ (800d3dc <sbrk_aligned+0x40>)
 800d3a0:	460c      	mov	r4, r1
 800d3a2:	6831      	ldr	r1, [r6, #0]
 800d3a4:	4605      	mov	r5, r0
 800d3a6:	b911      	cbnz	r1, 800d3ae <sbrk_aligned+0x12>
 800d3a8:	f000 fbb6 	bl	800db18 <_sbrk_r>
 800d3ac:	6030      	str	r0, [r6, #0]
 800d3ae:	4621      	mov	r1, r4
 800d3b0:	4628      	mov	r0, r5
 800d3b2:	f000 fbb1 	bl	800db18 <_sbrk_r>
 800d3b6:	1c43      	adds	r3, r0, #1
 800d3b8:	d103      	bne.n	800d3c2 <sbrk_aligned+0x26>
 800d3ba:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800d3be:	4620      	mov	r0, r4
 800d3c0:	bd70      	pop	{r4, r5, r6, pc}
 800d3c2:	1cc4      	adds	r4, r0, #3
 800d3c4:	f024 0403 	bic.w	r4, r4, #3
 800d3c8:	42a0      	cmp	r0, r4
 800d3ca:	d0f8      	beq.n	800d3be <sbrk_aligned+0x22>
 800d3cc:	1a21      	subs	r1, r4, r0
 800d3ce:	4628      	mov	r0, r5
 800d3d0:	f000 fba2 	bl	800db18 <_sbrk_r>
 800d3d4:	3001      	adds	r0, #1
 800d3d6:	d1f2      	bne.n	800d3be <sbrk_aligned+0x22>
 800d3d8:	e7ef      	b.n	800d3ba <sbrk_aligned+0x1e>
 800d3da:	bf00      	nop
 800d3dc:	20000bc4 	.word	0x20000bc4

0800d3e0 <_malloc_r>:
 800d3e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d3e4:	1ccd      	adds	r5, r1, #3
 800d3e6:	f025 0503 	bic.w	r5, r5, #3
 800d3ea:	3508      	adds	r5, #8
 800d3ec:	2d0c      	cmp	r5, #12
 800d3ee:	bf38      	it	cc
 800d3f0:	250c      	movcc	r5, #12
 800d3f2:	2d00      	cmp	r5, #0
 800d3f4:	4606      	mov	r6, r0
 800d3f6:	db01      	blt.n	800d3fc <_malloc_r+0x1c>
 800d3f8:	42a9      	cmp	r1, r5
 800d3fa:	d904      	bls.n	800d406 <_malloc_r+0x26>
 800d3fc:	230c      	movs	r3, #12
 800d3fe:	6033      	str	r3, [r6, #0]
 800d400:	2000      	movs	r0, #0
 800d402:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d406:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d4dc <_malloc_r+0xfc>
 800d40a:	f000 fa2b 	bl	800d864 <__malloc_lock>
 800d40e:	f8d8 3000 	ldr.w	r3, [r8]
 800d412:	461c      	mov	r4, r3
 800d414:	bb44      	cbnz	r4, 800d468 <_malloc_r+0x88>
 800d416:	4629      	mov	r1, r5
 800d418:	4630      	mov	r0, r6
 800d41a:	f7ff ffbf 	bl	800d39c <sbrk_aligned>
 800d41e:	1c43      	adds	r3, r0, #1
 800d420:	4604      	mov	r4, r0
 800d422:	d158      	bne.n	800d4d6 <_malloc_r+0xf6>
 800d424:	f8d8 4000 	ldr.w	r4, [r8]
 800d428:	4627      	mov	r7, r4
 800d42a:	2f00      	cmp	r7, #0
 800d42c:	d143      	bne.n	800d4b6 <_malloc_r+0xd6>
 800d42e:	2c00      	cmp	r4, #0
 800d430:	d04b      	beq.n	800d4ca <_malloc_r+0xea>
 800d432:	6823      	ldr	r3, [r4, #0]
 800d434:	4639      	mov	r1, r7
 800d436:	4630      	mov	r0, r6
 800d438:	eb04 0903 	add.w	r9, r4, r3
 800d43c:	f000 fb6c 	bl	800db18 <_sbrk_r>
 800d440:	4581      	cmp	r9, r0
 800d442:	d142      	bne.n	800d4ca <_malloc_r+0xea>
 800d444:	6821      	ldr	r1, [r4, #0]
 800d446:	1a6d      	subs	r5, r5, r1
 800d448:	4629      	mov	r1, r5
 800d44a:	4630      	mov	r0, r6
 800d44c:	f7ff ffa6 	bl	800d39c <sbrk_aligned>
 800d450:	3001      	adds	r0, #1
 800d452:	d03a      	beq.n	800d4ca <_malloc_r+0xea>
 800d454:	6823      	ldr	r3, [r4, #0]
 800d456:	442b      	add	r3, r5
 800d458:	6023      	str	r3, [r4, #0]
 800d45a:	f8d8 3000 	ldr.w	r3, [r8]
 800d45e:	685a      	ldr	r2, [r3, #4]
 800d460:	bb62      	cbnz	r2, 800d4bc <_malloc_r+0xdc>
 800d462:	f8c8 7000 	str.w	r7, [r8]
 800d466:	e00f      	b.n	800d488 <_malloc_r+0xa8>
 800d468:	6822      	ldr	r2, [r4, #0]
 800d46a:	1b52      	subs	r2, r2, r5
 800d46c:	d420      	bmi.n	800d4b0 <_malloc_r+0xd0>
 800d46e:	2a0b      	cmp	r2, #11
 800d470:	d917      	bls.n	800d4a2 <_malloc_r+0xc2>
 800d472:	1961      	adds	r1, r4, r5
 800d474:	42a3      	cmp	r3, r4
 800d476:	6025      	str	r5, [r4, #0]
 800d478:	bf18      	it	ne
 800d47a:	6059      	strne	r1, [r3, #4]
 800d47c:	6863      	ldr	r3, [r4, #4]
 800d47e:	bf08      	it	eq
 800d480:	f8c8 1000 	streq.w	r1, [r8]
 800d484:	5162      	str	r2, [r4, r5]
 800d486:	604b      	str	r3, [r1, #4]
 800d488:	4630      	mov	r0, r6
 800d48a:	f000 f9f1 	bl	800d870 <__malloc_unlock>
 800d48e:	f104 000b 	add.w	r0, r4, #11
 800d492:	1d23      	adds	r3, r4, #4
 800d494:	f020 0007 	bic.w	r0, r0, #7
 800d498:	1ac2      	subs	r2, r0, r3
 800d49a:	bf1c      	itt	ne
 800d49c:	1a1b      	subne	r3, r3, r0
 800d49e:	50a3      	strne	r3, [r4, r2]
 800d4a0:	e7af      	b.n	800d402 <_malloc_r+0x22>
 800d4a2:	6862      	ldr	r2, [r4, #4]
 800d4a4:	42a3      	cmp	r3, r4
 800d4a6:	bf0c      	ite	eq
 800d4a8:	f8c8 2000 	streq.w	r2, [r8]
 800d4ac:	605a      	strne	r2, [r3, #4]
 800d4ae:	e7eb      	b.n	800d488 <_malloc_r+0xa8>
 800d4b0:	4623      	mov	r3, r4
 800d4b2:	6864      	ldr	r4, [r4, #4]
 800d4b4:	e7ae      	b.n	800d414 <_malloc_r+0x34>
 800d4b6:	463c      	mov	r4, r7
 800d4b8:	687f      	ldr	r7, [r7, #4]
 800d4ba:	e7b6      	b.n	800d42a <_malloc_r+0x4a>
 800d4bc:	461a      	mov	r2, r3
 800d4be:	685b      	ldr	r3, [r3, #4]
 800d4c0:	42a3      	cmp	r3, r4
 800d4c2:	d1fb      	bne.n	800d4bc <_malloc_r+0xdc>
 800d4c4:	2300      	movs	r3, #0
 800d4c6:	6053      	str	r3, [r2, #4]
 800d4c8:	e7de      	b.n	800d488 <_malloc_r+0xa8>
 800d4ca:	230c      	movs	r3, #12
 800d4cc:	6033      	str	r3, [r6, #0]
 800d4ce:	4630      	mov	r0, r6
 800d4d0:	f000 f9ce 	bl	800d870 <__malloc_unlock>
 800d4d4:	e794      	b.n	800d400 <_malloc_r+0x20>
 800d4d6:	6005      	str	r5, [r0, #0]
 800d4d8:	e7d6      	b.n	800d488 <_malloc_r+0xa8>
 800d4da:	bf00      	nop
 800d4dc:	20000bc8 	.word	0x20000bc8

0800d4e0 <_printf_common>:
 800d4e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d4e4:	4616      	mov	r6, r2
 800d4e6:	4698      	mov	r8, r3
 800d4e8:	688a      	ldr	r2, [r1, #8]
 800d4ea:	690b      	ldr	r3, [r1, #16]
 800d4ec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d4f0:	4293      	cmp	r3, r2
 800d4f2:	bfb8      	it	lt
 800d4f4:	4613      	movlt	r3, r2
 800d4f6:	6033      	str	r3, [r6, #0]
 800d4f8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d4fc:	4607      	mov	r7, r0
 800d4fe:	460c      	mov	r4, r1
 800d500:	b10a      	cbz	r2, 800d506 <_printf_common+0x26>
 800d502:	3301      	adds	r3, #1
 800d504:	6033      	str	r3, [r6, #0]
 800d506:	6823      	ldr	r3, [r4, #0]
 800d508:	0699      	lsls	r1, r3, #26
 800d50a:	bf42      	ittt	mi
 800d50c:	6833      	ldrmi	r3, [r6, #0]
 800d50e:	3302      	addmi	r3, #2
 800d510:	6033      	strmi	r3, [r6, #0]
 800d512:	6825      	ldr	r5, [r4, #0]
 800d514:	f015 0506 	ands.w	r5, r5, #6
 800d518:	d106      	bne.n	800d528 <_printf_common+0x48>
 800d51a:	f104 0a19 	add.w	sl, r4, #25
 800d51e:	68e3      	ldr	r3, [r4, #12]
 800d520:	6832      	ldr	r2, [r6, #0]
 800d522:	1a9b      	subs	r3, r3, r2
 800d524:	42ab      	cmp	r3, r5
 800d526:	dc26      	bgt.n	800d576 <_printf_common+0x96>
 800d528:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d52c:	6822      	ldr	r2, [r4, #0]
 800d52e:	3b00      	subs	r3, #0
 800d530:	bf18      	it	ne
 800d532:	2301      	movne	r3, #1
 800d534:	0692      	lsls	r2, r2, #26
 800d536:	d42b      	bmi.n	800d590 <_printf_common+0xb0>
 800d538:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d53c:	4641      	mov	r1, r8
 800d53e:	4638      	mov	r0, r7
 800d540:	47c8      	blx	r9
 800d542:	3001      	adds	r0, #1
 800d544:	d01e      	beq.n	800d584 <_printf_common+0xa4>
 800d546:	6823      	ldr	r3, [r4, #0]
 800d548:	6922      	ldr	r2, [r4, #16]
 800d54a:	f003 0306 	and.w	r3, r3, #6
 800d54e:	2b04      	cmp	r3, #4
 800d550:	bf02      	ittt	eq
 800d552:	68e5      	ldreq	r5, [r4, #12]
 800d554:	6833      	ldreq	r3, [r6, #0]
 800d556:	1aed      	subeq	r5, r5, r3
 800d558:	68a3      	ldr	r3, [r4, #8]
 800d55a:	bf0c      	ite	eq
 800d55c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d560:	2500      	movne	r5, #0
 800d562:	4293      	cmp	r3, r2
 800d564:	bfc4      	itt	gt
 800d566:	1a9b      	subgt	r3, r3, r2
 800d568:	18ed      	addgt	r5, r5, r3
 800d56a:	2600      	movs	r6, #0
 800d56c:	341a      	adds	r4, #26
 800d56e:	42b5      	cmp	r5, r6
 800d570:	d11a      	bne.n	800d5a8 <_printf_common+0xc8>
 800d572:	2000      	movs	r0, #0
 800d574:	e008      	b.n	800d588 <_printf_common+0xa8>
 800d576:	2301      	movs	r3, #1
 800d578:	4652      	mov	r2, sl
 800d57a:	4641      	mov	r1, r8
 800d57c:	4638      	mov	r0, r7
 800d57e:	47c8      	blx	r9
 800d580:	3001      	adds	r0, #1
 800d582:	d103      	bne.n	800d58c <_printf_common+0xac>
 800d584:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d588:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d58c:	3501      	adds	r5, #1
 800d58e:	e7c6      	b.n	800d51e <_printf_common+0x3e>
 800d590:	18e1      	adds	r1, r4, r3
 800d592:	1c5a      	adds	r2, r3, #1
 800d594:	2030      	movs	r0, #48	@ 0x30
 800d596:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d59a:	4422      	add	r2, r4
 800d59c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d5a0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d5a4:	3302      	adds	r3, #2
 800d5a6:	e7c7      	b.n	800d538 <_printf_common+0x58>
 800d5a8:	2301      	movs	r3, #1
 800d5aa:	4622      	mov	r2, r4
 800d5ac:	4641      	mov	r1, r8
 800d5ae:	4638      	mov	r0, r7
 800d5b0:	47c8      	blx	r9
 800d5b2:	3001      	adds	r0, #1
 800d5b4:	d0e6      	beq.n	800d584 <_printf_common+0xa4>
 800d5b6:	3601      	adds	r6, #1
 800d5b8:	e7d9      	b.n	800d56e <_printf_common+0x8e>
	...

0800d5bc <_printf_i>:
 800d5bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d5c0:	7e0f      	ldrb	r7, [r1, #24]
 800d5c2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d5c4:	2f78      	cmp	r7, #120	@ 0x78
 800d5c6:	4691      	mov	r9, r2
 800d5c8:	4680      	mov	r8, r0
 800d5ca:	460c      	mov	r4, r1
 800d5cc:	469a      	mov	sl, r3
 800d5ce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d5d2:	d807      	bhi.n	800d5e4 <_printf_i+0x28>
 800d5d4:	2f62      	cmp	r7, #98	@ 0x62
 800d5d6:	d80a      	bhi.n	800d5ee <_printf_i+0x32>
 800d5d8:	2f00      	cmp	r7, #0
 800d5da:	f000 80d1 	beq.w	800d780 <_printf_i+0x1c4>
 800d5de:	2f58      	cmp	r7, #88	@ 0x58
 800d5e0:	f000 80b8 	beq.w	800d754 <_printf_i+0x198>
 800d5e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d5e8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d5ec:	e03a      	b.n	800d664 <_printf_i+0xa8>
 800d5ee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d5f2:	2b15      	cmp	r3, #21
 800d5f4:	d8f6      	bhi.n	800d5e4 <_printf_i+0x28>
 800d5f6:	a101      	add	r1, pc, #4	@ (adr r1, 800d5fc <_printf_i+0x40>)
 800d5f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d5fc:	0800d655 	.word	0x0800d655
 800d600:	0800d669 	.word	0x0800d669
 800d604:	0800d5e5 	.word	0x0800d5e5
 800d608:	0800d5e5 	.word	0x0800d5e5
 800d60c:	0800d5e5 	.word	0x0800d5e5
 800d610:	0800d5e5 	.word	0x0800d5e5
 800d614:	0800d669 	.word	0x0800d669
 800d618:	0800d5e5 	.word	0x0800d5e5
 800d61c:	0800d5e5 	.word	0x0800d5e5
 800d620:	0800d5e5 	.word	0x0800d5e5
 800d624:	0800d5e5 	.word	0x0800d5e5
 800d628:	0800d767 	.word	0x0800d767
 800d62c:	0800d693 	.word	0x0800d693
 800d630:	0800d721 	.word	0x0800d721
 800d634:	0800d5e5 	.word	0x0800d5e5
 800d638:	0800d5e5 	.word	0x0800d5e5
 800d63c:	0800d789 	.word	0x0800d789
 800d640:	0800d5e5 	.word	0x0800d5e5
 800d644:	0800d693 	.word	0x0800d693
 800d648:	0800d5e5 	.word	0x0800d5e5
 800d64c:	0800d5e5 	.word	0x0800d5e5
 800d650:	0800d729 	.word	0x0800d729
 800d654:	6833      	ldr	r3, [r6, #0]
 800d656:	1d1a      	adds	r2, r3, #4
 800d658:	681b      	ldr	r3, [r3, #0]
 800d65a:	6032      	str	r2, [r6, #0]
 800d65c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d660:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d664:	2301      	movs	r3, #1
 800d666:	e09c      	b.n	800d7a2 <_printf_i+0x1e6>
 800d668:	6833      	ldr	r3, [r6, #0]
 800d66a:	6820      	ldr	r0, [r4, #0]
 800d66c:	1d19      	adds	r1, r3, #4
 800d66e:	6031      	str	r1, [r6, #0]
 800d670:	0606      	lsls	r6, r0, #24
 800d672:	d501      	bpl.n	800d678 <_printf_i+0xbc>
 800d674:	681d      	ldr	r5, [r3, #0]
 800d676:	e003      	b.n	800d680 <_printf_i+0xc4>
 800d678:	0645      	lsls	r5, r0, #25
 800d67a:	d5fb      	bpl.n	800d674 <_printf_i+0xb8>
 800d67c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d680:	2d00      	cmp	r5, #0
 800d682:	da03      	bge.n	800d68c <_printf_i+0xd0>
 800d684:	232d      	movs	r3, #45	@ 0x2d
 800d686:	426d      	negs	r5, r5
 800d688:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d68c:	4858      	ldr	r0, [pc, #352]	@ (800d7f0 <_printf_i+0x234>)
 800d68e:	230a      	movs	r3, #10
 800d690:	e011      	b.n	800d6b6 <_printf_i+0xfa>
 800d692:	6821      	ldr	r1, [r4, #0]
 800d694:	6833      	ldr	r3, [r6, #0]
 800d696:	0608      	lsls	r0, r1, #24
 800d698:	f853 5b04 	ldr.w	r5, [r3], #4
 800d69c:	d402      	bmi.n	800d6a4 <_printf_i+0xe8>
 800d69e:	0649      	lsls	r1, r1, #25
 800d6a0:	bf48      	it	mi
 800d6a2:	b2ad      	uxthmi	r5, r5
 800d6a4:	2f6f      	cmp	r7, #111	@ 0x6f
 800d6a6:	4852      	ldr	r0, [pc, #328]	@ (800d7f0 <_printf_i+0x234>)
 800d6a8:	6033      	str	r3, [r6, #0]
 800d6aa:	bf14      	ite	ne
 800d6ac:	230a      	movne	r3, #10
 800d6ae:	2308      	moveq	r3, #8
 800d6b0:	2100      	movs	r1, #0
 800d6b2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d6b6:	6866      	ldr	r6, [r4, #4]
 800d6b8:	60a6      	str	r6, [r4, #8]
 800d6ba:	2e00      	cmp	r6, #0
 800d6bc:	db05      	blt.n	800d6ca <_printf_i+0x10e>
 800d6be:	6821      	ldr	r1, [r4, #0]
 800d6c0:	432e      	orrs	r6, r5
 800d6c2:	f021 0104 	bic.w	r1, r1, #4
 800d6c6:	6021      	str	r1, [r4, #0]
 800d6c8:	d04b      	beq.n	800d762 <_printf_i+0x1a6>
 800d6ca:	4616      	mov	r6, r2
 800d6cc:	fbb5 f1f3 	udiv	r1, r5, r3
 800d6d0:	fb03 5711 	mls	r7, r3, r1, r5
 800d6d4:	5dc7      	ldrb	r7, [r0, r7]
 800d6d6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d6da:	462f      	mov	r7, r5
 800d6dc:	42bb      	cmp	r3, r7
 800d6de:	460d      	mov	r5, r1
 800d6e0:	d9f4      	bls.n	800d6cc <_printf_i+0x110>
 800d6e2:	2b08      	cmp	r3, #8
 800d6e4:	d10b      	bne.n	800d6fe <_printf_i+0x142>
 800d6e6:	6823      	ldr	r3, [r4, #0]
 800d6e8:	07df      	lsls	r7, r3, #31
 800d6ea:	d508      	bpl.n	800d6fe <_printf_i+0x142>
 800d6ec:	6923      	ldr	r3, [r4, #16]
 800d6ee:	6861      	ldr	r1, [r4, #4]
 800d6f0:	4299      	cmp	r1, r3
 800d6f2:	bfde      	ittt	le
 800d6f4:	2330      	movle	r3, #48	@ 0x30
 800d6f6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d6fa:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800d6fe:	1b92      	subs	r2, r2, r6
 800d700:	6122      	str	r2, [r4, #16]
 800d702:	f8cd a000 	str.w	sl, [sp]
 800d706:	464b      	mov	r3, r9
 800d708:	aa03      	add	r2, sp, #12
 800d70a:	4621      	mov	r1, r4
 800d70c:	4640      	mov	r0, r8
 800d70e:	f7ff fee7 	bl	800d4e0 <_printf_common>
 800d712:	3001      	adds	r0, #1
 800d714:	d14a      	bne.n	800d7ac <_printf_i+0x1f0>
 800d716:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d71a:	b004      	add	sp, #16
 800d71c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d720:	6823      	ldr	r3, [r4, #0]
 800d722:	f043 0320 	orr.w	r3, r3, #32
 800d726:	6023      	str	r3, [r4, #0]
 800d728:	4832      	ldr	r0, [pc, #200]	@ (800d7f4 <_printf_i+0x238>)
 800d72a:	2778      	movs	r7, #120	@ 0x78
 800d72c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d730:	6823      	ldr	r3, [r4, #0]
 800d732:	6831      	ldr	r1, [r6, #0]
 800d734:	061f      	lsls	r7, r3, #24
 800d736:	f851 5b04 	ldr.w	r5, [r1], #4
 800d73a:	d402      	bmi.n	800d742 <_printf_i+0x186>
 800d73c:	065f      	lsls	r7, r3, #25
 800d73e:	bf48      	it	mi
 800d740:	b2ad      	uxthmi	r5, r5
 800d742:	6031      	str	r1, [r6, #0]
 800d744:	07d9      	lsls	r1, r3, #31
 800d746:	bf44      	itt	mi
 800d748:	f043 0320 	orrmi.w	r3, r3, #32
 800d74c:	6023      	strmi	r3, [r4, #0]
 800d74e:	b11d      	cbz	r5, 800d758 <_printf_i+0x19c>
 800d750:	2310      	movs	r3, #16
 800d752:	e7ad      	b.n	800d6b0 <_printf_i+0xf4>
 800d754:	4826      	ldr	r0, [pc, #152]	@ (800d7f0 <_printf_i+0x234>)
 800d756:	e7e9      	b.n	800d72c <_printf_i+0x170>
 800d758:	6823      	ldr	r3, [r4, #0]
 800d75a:	f023 0320 	bic.w	r3, r3, #32
 800d75e:	6023      	str	r3, [r4, #0]
 800d760:	e7f6      	b.n	800d750 <_printf_i+0x194>
 800d762:	4616      	mov	r6, r2
 800d764:	e7bd      	b.n	800d6e2 <_printf_i+0x126>
 800d766:	6833      	ldr	r3, [r6, #0]
 800d768:	6825      	ldr	r5, [r4, #0]
 800d76a:	6961      	ldr	r1, [r4, #20]
 800d76c:	1d18      	adds	r0, r3, #4
 800d76e:	6030      	str	r0, [r6, #0]
 800d770:	062e      	lsls	r6, r5, #24
 800d772:	681b      	ldr	r3, [r3, #0]
 800d774:	d501      	bpl.n	800d77a <_printf_i+0x1be>
 800d776:	6019      	str	r1, [r3, #0]
 800d778:	e002      	b.n	800d780 <_printf_i+0x1c4>
 800d77a:	0668      	lsls	r0, r5, #25
 800d77c:	d5fb      	bpl.n	800d776 <_printf_i+0x1ba>
 800d77e:	8019      	strh	r1, [r3, #0]
 800d780:	2300      	movs	r3, #0
 800d782:	6123      	str	r3, [r4, #16]
 800d784:	4616      	mov	r6, r2
 800d786:	e7bc      	b.n	800d702 <_printf_i+0x146>
 800d788:	6833      	ldr	r3, [r6, #0]
 800d78a:	1d1a      	adds	r2, r3, #4
 800d78c:	6032      	str	r2, [r6, #0]
 800d78e:	681e      	ldr	r6, [r3, #0]
 800d790:	6862      	ldr	r2, [r4, #4]
 800d792:	2100      	movs	r1, #0
 800d794:	4630      	mov	r0, r6
 800d796:	f7f2 fd1b 	bl	80001d0 <memchr>
 800d79a:	b108      	cbz	r0, 800d7a0 <_printf_i+0x1e4>
 800d79c:	1b80      	subs	r0, r0, r6
 800d79e:	6060      	str	r0, [r4, #4]
 800d7a0:	6863      	ldr	r3, [r4, #4]
 800d7a2:	6123      	str	r3, [r4, #16]
 800d7a4:	2300      	movs	r3, #0
 800d7a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d7aa:	e7aa      	b.n	800d702 <_printf_i+0x146>
 800d7ac:	6923      	ldr	r3, [r4, #16]
 800d7ae:	4632      	mov	r2, r6
 800d7b0:	4649      	mov	r1, r9
 800d7b2:	4640      	mov	r0, r8
 800d7b4:	47d0      	blx	sl
 800d7b6:	3001      	adds	r0, #1
 800d7b8:	d0ad      	beq.n	800d716 <_printf_i+0x15a>
 800d7ba:	6823      	ldr	r3, [r4, #0]
 800d7bc:	079b      	lsls	r3, r3, #30
 800d7be:	d413      	bmi.n	800d7e8 <_printf_i+0x22c>
 800d7c0:	68e0      	ldr	r0, [r4, #12]
 800d7c2:	9b03      	ldr	r3, [sp, #12]
 800d7c4:	4298      	cmp	r0, r3
 800d7c6:	bfb8      	it	lt
 800d7c8:	4618      	movlt	r0, r3
 800d7ca:	e7a6      	b.n	800d71a <_printf_i+0x15e>
 800d7cc:	2301      	movs	r3, #1
 800d7ce:	4632      	mov	r2, r6
 800d7d0:	4649      	mov	r1, r9
 800d7d2:	4640      	mov	r0, r8
 800d7d4:	47d0      	blx	sl
 800d7d6:	3001      	adds	r0, #1
 800d7d8:	d09d      	beq.n	800d716 <_printf_i+0x15a>
 800d7da:	3501      	adds	r5, #1
 800d7dc:	68e3      	ldr	r3, [r4, #12]
 800d7de:	9903      	ldr	r1, [sp, #12]
 800d7e0:	1a5b      	subs	r3, r3, r1
 800d7e2:	42ab      	cmp	r3, r5
 800d7e4:	dcf2      	bgt.n	800d7cc <_printf_i+0x210>
 800d7e6:	e7eb      	b.n	800d7c0 <_printf_i+0x204>
 800d7e8:	2500      	movs	r5, #0
 800d7ea:	f104 0619 	add.w	r6, r4, #25
 800d7ee:	e7f5      	b.n	800d7dc <_printf_i+0x220>
 800d7f0:	0800fc4e 	.word	0x0800fc4e
 800d7f4:	0800fc5f 	.word	0x0800fc5f

0800d7f8 <sniprintf>:
 800d7f8:	b40c      	push	{r2, r3}
 800d7fa:	b530      	push	{r4, r5, lr}
 800d7fc:	4b18      	ldr	r3, [pc, #96]	@ (800d860 <sniprintf+0x68>)
 800d7fe:	1e0c      	subs	r4, r1, #0
 800d800:	681d      	ldr	r5, [r3, #0]
 800d802:	b09d      	sub	sp, #116	@ 0x74
 800d804:	da08      	bge.n	800d818 <sniprintf+0x20>
 800d806:	238b      	movs	r3, #139	@ 0x8b
 800d808:	602b      	str	r3, [r5, #0]
 800d80a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d80e:	b01d      	add	sp, #116	@ 0x74
 800d810:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d814:	b002      	add	sp, #8
 800d816:	4770      	bx	lr
 800d818:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800d81c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800d820:	f04f 0300 	mov.w	r3, #0
 800d824:	931b      	str	r3, [sp, #108]	@ 0x6c
 800d826:	bf14      	ite	ne
 800d828:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800d82c:	4623      	moveq	r3, r4
 800d82e:	9304      	str	r3, [sp, #16]
 800d830:	9307      	str	r3, [sp, #28]
 800d832:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d836:	9002      	str	r0, [sp, #8]
 800d838:	9006      	str	r0, [sp, #24]
 800d83a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d83e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800d840:	ab21      	add	r3, sp, #132	@ 0x84
 800d842:	a902      	add	r1, sp, #8
 800d844:	4628      	mov	r0, r5
 800d846:	9301      	str	r3, [sp, #4]
 800d848:	f001 f8a8 	bl	800e99c <_svfiprintf_r>
 800d84c:	1c43      	adds	r3, r0, #1
 800d84e:	bfbc      	itt	lt
 800d850:	238b      	movlt	r3, #139	@ 0x8b
 800d852:	602b      	strlt	r3, [r5, #0]
 800d854:	2c00      	cmp	r4, #0
 800d856:	d0da      	beq.n	800d80e <sniprintf+0x16>
 800d858:	9b02      	ldr	r3, [sp, #8]
 800d85a:	2200      	movs	r2, #0
 800d85c:	701a      	strb	r2, [r3, #0]
 800d85e:	e7d6      	b.n	800d80e <sniprintf+0x16>
 800d860:	20000054 	.word	0x20000054

0800d864 <__malloc_lock>:
 800d864:	4801      	ldr	r0, [pc, #4]	@ (800d86c <__malloc_lock+0x8>)
 800d866:	f000 b992 	b.w	800db8e <__retarget_lock_acquire_recursive>
 800d86a:	bf00      	nop
 800d86c:	20000d08 	.word	0x20000d08

0800d870 <__malloc_unlock>:
 800d870:	4801      	ldr	r0, [pc, #4]	@ (800d878 <__malloc_unlock+0x8>)
 800d872:	f000 b98d 	b.w	800db90 <__retarget_lock_release_recursive>
 800d876:	bf00      	nop
 800d878:	20000d08 	.word	0x20000d08

0800d87c <std>:
 800d87c:	2300      	movs	r3, #0
 800d87e:	b510      	push	{r4, lr}
 800d880:	4604      	mov	r4, r0
 800d882:	e9c0 3300 	strd	r3, r3, [r0]
 800d886:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d88a:	6083      	str	r3, [r0, #8]
 800d88c:	8181      	strh	r1, [r0, #12]
 800d88e:	6643      	str	r3, [r0, #100]	@ 0x64
 800d890:	81c2      	strh	r2, [r0, #14]
 800d892:	6183      	str	r3, [r0, #24]
 800d894:	4619      	mov	r1, r3
 800d896:	2208      	movs	r2, #8
 800d898:	305c      	adds	r0, #92	@ 0x5c
 800d89a:	f000 f935 	bl	800db08 <memset>
 800d89e:	4b0d      	ldr	r3, [pc, #52]	@ (800d8d4 <std+0x58>)
 800d8a0:	6263      	str	r3, [r4, #36]	@ 0x24
 800d8a2:	4b0d      	ldr	r3, [pc, #52]	@ (800d8d8 <std+0x5c>)
 800d8a4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d8a6:	4b0d      	ldr	r3, [pc, #52]	@ (800d8dc <std+0x60>)
 800d8a8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d8aa:	4b0d      	ldr	r3, [pc, #52]	@ (800d8e0 <std+0x64>)
 800d8ac:	6323      	str	r3, [r4, #48]	@ 0x30
 800d8ae:	4b0d      	ldr	r3, [pc, #52]	@ (800d8e4 <std+0x68>)
 800d8b0:	6224      	str	r4, [r4, #32]
 800d8b2:	429c      	cmp	r4, r3
 800d8b4:	d006      	beq.n	800d8c4 <std+0x48>
 800d8b6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d8ba:	4294      	cmp	r4, r2
 800d8bc:	d002      	beq.n	800d8c4 <std+0x48>
 800d8be:	33d0      	adds	r3, #208	@ 0xd0
 800d8c0:	429c      	cmp	r4, r3
 800d8c2:	d105      	bne.n	800d8d0 <std+0x54>
 800d8c4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d8c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d8cc:	f000 b95e 	b.w	800db8c <__retarget_lock_init_recursive>
 800d8d0:	bd10      	pop	{r4, pc}
 800d8d2:	bf00      	nop
 800d8d4:	0800f3e1 	.word	0x0800f3e1
 800d8d8:	0800f403 	.word	0x0800f403
 800d8dc:	0800f43b 	.word	0x0800f43b
 800d8e0:	0800f45f 	.word	0x0800f45f
 800d8e4:	20000bcc 	.word	0x20000bcc

0800d8e8 <stdio_exit_handler>:
 800d8e8:	4a02      	ldr	r2, [pc, #8]	@ (800d8f4 <stdio_exit_handler+0xc>)
 800d8ea:	4903      	ldr	r1, [pc, #12]	@ (800d8f8 <stdio_exit_handler+0x10>)
 800d8ec:	4803      	ldr	r0, [pc, #12]	@ (800d8fc <stdio_exit_handler+0x14>)
 800d8ee:	f000 b8ed 	b.w	800dacc <_fwalk_sglue>
 800d8f2:	bf00      	nop
 800d8f4:	20000048 	.word	0x20000048
 800d8f8:	0800ec9d 	.word	0x0800ec9d
 800d8fc:	20000058 	.word	0x20000058

0800d900 <cleanup_stdio>:
 800d900:	6841      	ldr	r1, [r0, #4]
 800d902:	4b0c      	ldr	r3, [pc, #48]	@ (800d934 <cleanup_stdio+0x34>)
 800d904:	4299      	cmp	r1, r3
 800d906:	b510      	push	{r4, lr}
 800d908:	4604      	mov	r4, r0
 800d90a:	d001      	beq.n	800d910 <cleanup_stdio+0x10>
 800d90c:	f001 f9c6 	bl	800ec9c <_fflush_r>
 800d910:	68a1      	ldr	r1, [r4, #8]
 800d912:	4b09      	ldr	r3, [pc, #36]	@ (800d938 <cleanup_stdio+0x38>)
 800d914:	4299      	cmp	r1, r3
 800d916:	d002      	beq.n	800d91e <cleanup_stdio+0x1e>
 800d918:	4620      	mov	r0, r4
 800d91a:	f001 f9bf 	bl	800ec9c <_fflush_r>
 800d91e:	68e1      	ldr	r1, [r4, #12]
 800d920:	4b06      	ldr	r3, [pc, #24]	@ (800d93c <cleanup_stdio+0x3c>)
 800d922:	4299      	cmp	r1, r3
 800d924:	d004      	beq.n	800d930 <cleanup_stdio+0x30>
 800d926:	4620      	mov	r0, r4
 800d928:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d92c:	f001 b9b6 	b.w	800ec9c <_fflush_r>
 800d930:	bd10      	pop	{r4, pc}
 800d932:	bf00      	nop
 800d934:	20000bcc 	.word	0x20000bcc
 800d938:	20000c34 	.word	0x20000c34
 800d93c:	20000c9c 	.word	0x20000c9c

0800d940 <global_stdio_init.part.0>:
 800d940:	b510      	push	{r4, lr}
 800d942:	4b0b      	ldr	r3, [pc, #44]	@ (800d970 <global_stdio_init.part.0+0x30>)
 800d944:	4c0b      	ldr	r4, [pc, #44]	@ (800d974 <global_stdio_init.part.0+0x34>)
 800d946:	4a0c      	ldr	r2, [pc, #48]	@ (800d978 <global_stdio_init.part.0+0x38>)
 800d948:	601a      	str	r2, [r3, #0]
 800d94a:	4620      	mov	r0, r4
 800d94c:	2200      	movs	r2, #0
 800d94e:	2104      	movs	r1, #4
 800d950:	f7ff ff94 	bl	800d87c <std>
 800d954:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d958:	2201      	movs	r2, #1
 800d95a:	2109      	movs	r1, #9
 800d95c:	f7ff ff8e 	bl	800d87c <std>
 800d960:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d964:	2202      	movs	r2, #2
 800d966:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d96a:	2112      	movs	r1, #18
 800d96c:	f7ff bf86 	b.w	800d87c <std>
 800d970:	20000d04 	.word	0x20000d04
 800d974:	20000bcc 	.word	0x20000bcc
 800d978:	0800d8e9 	.word	0x0800d8e9

0800d97c <__sfp_lock_acquire>:
 800d97c:	4801      	ldr	r0, [pc, #4]	@ (800d984 <__sfp_lock_acquire+0x8>)
 800d97e:	f000 b906 	b.w	800db8e <__retarget_lock_acquire_recursive>
 800d982:	bf00      	nop
 800d984:	20000d09 	.word	0x20000d09

0800d988 <__sfp_lock_release>:
 800d988:	4801      	ldr	r0, [pc, #4]	@ (800d990 <__sfp_lock_release+0x8>)
 800d98a:	f000 b901 	b.w	800db90 <__retarget_lock_release_recursive>
 800d98e:	bf00      	nop
 800d990:	20000d09 	.word	0x20000d09

0800d994 <__sinit>:
 800d994:	b510      	push	{r4, lr}
 800d996:	4604      	mov	r4, r0
 800d998:	f7ff fff0 	bl	800d97c <__sfp_lock_acquire>
 800d99c:	6a23      	ldr	r3, [r4, #32]
 800d99e:	b11b      	cbz	r3, 800d9a8 <__sinit+0x14>
 800d9a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d9a4:	f7ff bff0 	b.w	800d988 <__sfp_lock_release>
 800d9a8:	4b04      	ldr	r3, [pc, #16]	@ (800d9bc <__sinit+0x28>)
 800d9aa:	6223      	str	r3, [r4, #32]
 800d9ac:	4b04      	ldr	r3, [pc, #16]	@ (800d9c0 <__sinit+0x2c>)
 800d9ae:	681b      	ldr	r3, [r3, #0]
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d1f5      	bne.n	800d9a0 <__sinit+0xc>
 800d9b4:	f7ff ffc4 	bl	800d940 <global_stdio_init.part.0>
 800d9b8:	e7f2      	b.n	800d9a0 <__sinit+0xc>
 800d9ba:	bf00      	nop
 800d9bc:	0800d901 	.word	0x0800d901
 800d9c0:	20000d04 	.word	0x20000d04

0800d9c4 <_strtol_l.isra.0>:
 800d9c4:	2b24      	cmp	r3, #36	@ 0x24
 800d9c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d9ca:	4686      	mov	lr, r0
 800d9cc:	4690      	mov	r8, r2
 800d9ce:	d801      	bhi.n	800d9d4 <_strtol_l.isra.0+0x10>
 800d9d0:	2b01      	cmp	r3, #1
 800d9d2:	d106      	bne.n	800d9e2 <_strtol_l.isra.0+0x1e>
 800d9d4:	f000 f8b0 	bl	800db38 <__errno>
 800d9d8:	2316      	movs	r3, #22
 800d9da:	6003      	str	r3, [r0, #0]
 800d9dc:	2000      	movs	r0, #0
 800d9de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d9e2:	4834      	ldr	r0, [pc, #208]	@ (800dab4 <_strtol_l.isra.0+0xf0>)
 800d9e4:	460d      	mov	r5, r1
 800d9e6:	462a      	mov	r2, r5
 800d9e8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d9ec:	5d06      	ldrb	r6, [r0, r4]
 800d9ee:	f016 0608 	ands.w	r6, r6, #8
 800d9f2:	d1f8      	bne.n	800d9e6 <_strtol_l.isra.0+0x22>
 800d9f4:	2c2d      	cmp	r4, #45	@ 0x2d
 800d9f6:	d110      	bne.n	800da1a <_strtol_l.isra.0+0x56>
 800d9f8:	782c      	ldrb	r4, [r5, #0]
 800d9fa:	2601      	movs	r6, #1
 800d9fc:	1c95      	adds	r5, r2, #2
 800d9fe:	f033 0210 	bics.w	r2, r3, #16
 800da02:	d115      	bne.n	800da30 <_strtol_l.isra.0+0x6c>
 800da04:	2c30      	cmp	r4, #48	@ 0x30
 800da06:	d10d      	bne.n	800da24 <_strtol_l.isra.0+0x60>
 800da08:	782a      	ldrb	r2, [r5, #0]
 800da0a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800da0e:	2a58      	cmp	r2, #88	@ 0x58
 800da10:	d108      	bne.n	800da24 <_strtol_l.isra.0+0x60>
 800da12:	786c      	ldrb	r4, [r5, #1]
 800da14:	3502      	adds	r5, #2
 800da16:	2310      	movs	r3, #16
 800da18:	e00a      	b.n	800da30 <_strtol_l.isra.0+0x6c>
 800da1a:	2c2b      	cmp	r4, #43	@ 0x2b
 800da1c:	bf04      	itt	eq
 800da1e:	782c      	ldrbeq	r4, [r5, #0]
 800da20:	1c95      	addeq	r5, r2, #2
 800da22:	e7ec      	b.n	800d9fe <_strtol_l.isra.0+0x3a>
 800da24:	2b00      	cmp	r3, #0
 800da26:	d1f6      	bne.n	800da16 <_strtol_l.isra.0+0x52>
 800da28:	2c30      	cmp	r4, #48	@ 0x30
 800da2a:	bf14      	ite	ne
 800da2c:	230a      	movne	r3, #10
 800da2e:	2308      	moveq	r3, #8
 800da30:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800da34:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800da38:	2200      	movs	r2, #0
 800da3a:	fbbc f9f3 	udiv	r9, ip, r3
 800da3e:	4610      	mov	r0, r2
 800da40:	fb03 ca19 	mls	sl, r3, r9, ip
 800da44:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800da48:	2f09      	cmp	r7, #9
 800da4a:	d80f      	bhi.n	800da6c <_strtol_l.isra.0+0xa8>
 800da4c:	463c      	mov	r4, r7
 800da4e:	42a3      	cmp	r3, r4
 800da50:	dd1b      	ble.n	800da8a <_strtol_l.isra.0+0xc6>
 800da52:	1c57      	adds	r7, r2, #1
 800da54:	d007      	beq.n	800da66 <_strtol_l.isra.0+0xa2>
 800da56:	4581      	cmp	r9, r0
 800da58:	d314      	bcc.n	800da84 <_strtol_l.isra.0+0xc0>
 800da5a:	d101      	bne.n	800da60 <_strtol_l.isra.0+0x9c>
 800da5c:	45a2      	cmp	sl, r4
 800da5e:	db11      	blt.n	800da84 <_strtol_l.isra.0+0xc0>
 800da60:	fb00 4003 	mla	r0, r0, r3, r4
 800da64:	2201      	movs	r2, #1
 800da66:	f815 4b01 	ldrb.w	r4, [r5], #1
 800da6a:	e7eb      	b.n	800da44 <_strtol_l.isra.0+0x80>
 800da6c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800da70:	2f19      	cmp	r7, #25
 800da72:	d801      	bhi.n	800da78 <_strtol_l.isra.0+0xb4>
 800da74:	3c37      	subs	r4, #55	@ 0x37
 800da76:	e7ea      	b.n	800da4e <_strtol_l.isra.0+0x8a>
 800da78:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800da7c:	2f19      	cmp	r7, #25
 800da7e:	d804      	bhi.n	800da8a <_strtol_l.isra.0+0xc6>
 800da80:	3c57      	subs	r4, #87	@ 0x57
 800da82:	e7e4      	b.n	800da4e <_strtol_l.isra.0+0x8a>
 800da84:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800da88:	e7ed      	b.n	800da66 <_strtol_l.isra.0+0xa2>
 800da8a:	1c53      	adds	r3, r2, #1
 800da8c:	d108      	bne.n	800daa0 <_strtol_l.isra.0+0xdc>
 800da8e:	2322      	movs	r3, #34	@ 0x22
 800da90:	f8ce 3000 	str.w	r3, [lr]
 800da94:	4660      	mov	r0, ip
 800da96:	f1b8 0f00 	cmp.w	r8, #0
 800da9a:	d0a0      	beq.n	800d9de <_strtol_l.isra.0+0x1a>
 800da9c:	1e69      	subs	r1, r5, #1
 800da9e:	e006      	b.n	800daae <_strtol_l.isra.0+0xea>
 800daa0:	b106      	cbz	r6, 800daa4 <_strtol_l.isra.0+0xe0>
 800daa2:	4240      	negs	r0, r0
 800daa4:	f1b8 0f00 	cmp.w	r8, #0
 800daa8:	d099      	beq.n	800d9de <_strtol_l.isra.0+0x1a>
 800daaa:	2a00      	cmp	r2, #0
 800daac:	d1f6      	bne.n	800da9c <_strtol_l.isra.0+0xd8>
 800daae:	f8c8 1000 	str.w	r1, [r8]
 800dab2:	e794      	b.n	800d9de <_strtol_l.isra.0+0x1a>
 800dab4:	0800fdae 	.word	0x0800fdae

0800dab8 <strtol>:
 800dab8:	4613      	mov	r3, r2
 800daba:	460a      	mov	r2, r1
 800dabc:	4601      	mov	r1, r0
 800dabe:	4802      	ldr	r0, [pc, #8]	@ (800dac8 <strtol+0x10>)
 800dac0:	6800      	ldr	r0, [r0, #0]
 800dac2:	f7ff bf7f 	b.w	800d9c4 <_strtol_l.isra.0>
 800dac6:	bf00      	nop
 800dac8:	20000054 	.word	0x20000054

0800dacc <_fwalk_sglue>:
 800dacc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dad0:	4607      	mov	r7, r0
 800dad2:	4688      	mov	r8, r1
 800dad4:	4614      	mov	r4, r2
 800dad6:	2600      	movs	r6, #0
 800dad8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800dadc:	f1b9 0901 	subs.w	r9, r9, #1
 800dae0:	d505      	bpl.n	800daee <_fwalk_sglue+0x22>
 800dae2:	6824      	ldr	r4, [r4, #0]
 800dae4:	2c00      	cmp	r4, #0
 800dae6:	d1f7      	bne.n	800dad8 <_fwalk_sglue+0xc>
 800dae8:	4630      	mov	r0, r6
 800daea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800daee:	89ab      	ldrh	r3, [r5, #12]
 800daf0:	2b01      	cmp	r3, #1
 800daf2:	d907      	bls.n	800db04 <_fwalk_sglue+0x38>
 800daf4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800daf8:	3301      	adds	r3, #1
 800dafa:	d003      	beq.n	800db04 <_fwalk_sglue+0x38>
 800dafc:	4629      	mov	r1, r5
 800dafe:	4638      	mov	r0, r7
 800db00:	47c0      	blx	r8
 800db02:	4306      	orrs	r6, r0
 800db04:	3568      	adds	r5, #104	@ 0x68
 800db06:	e7e9      	b.n	800dadc <_fwalk_sglue+0x10>

0800db08 <memset>:
 800db08:	4402      	add	r2, r0
 800db0a:	4603      	mov	r3, r0
 800db0c:	4293      	cmp	r3, r2
 800db0e:	d100      	bne.n	800db12 <memset+0xa>
 800db10:	4770      	bx	lr
 800db12:	f803 1b01 	strb.w	r1, [r3], #1
 800db16:	e7f9      	b.n	800db0c <memset+0x4>

0800db18 <_sbrk_r>:
 800db18:	b538      	push	{r3, r4, r5, lr}
 800db1a:	4d06      	ldr	r5, [pc, #24]	@ (800db34 <_sbrk_r+0x1c>)
 800db1c:	2300      	movs	r3, #0
 800db1e:	4604      	mov	r4, r0
 800db20:	4608      	mov	r0, r1
 800db22:	602b      	str	r3, [r5, #0]
 800db24:	f7f4 fd46 	bl	80025b4 <_sbrk>
 800db28:	1c43      	adds	r3, r0, #1
 800db2a:	d102      	bne.n	800db32 <_sbrk_r+0x1a>
 800db2c:	682b      	ldr	r3, [r5, #0]
 800db2e:	b103      	cbz	r3, 800db32 <_sbrk_r+0x1a>
 800db30:	6023      	str	r3, [r4, #0]
 800db32:	bd38      	pop	{r3, r4, r5, pc}
 800db34:	20000d0c 	.word	0x20000d0c

0800db38 <__errno>:
 800db38:	4b01      	ldr	r3, [pc, #4]	@ (800db40 <__errno+0x8>)
 800db3a:	6818      	ldr	r0, [r3, #0]
 800db3c:	4770      	bx	lr
 800db3e:	bf00      	nop
 800db40:	20000054 	.word	0x20000054

0800db44 <__libc_init_array>:
 800db44:	b570      	push	{r4, r5, r6, lr}
 800db46:	4d0d      	ldr	r5, [pc, #52]	@ (800db7c <__libc_init_array+0x38>)
 800db48:	4c0d      	ldr	r4, [pc, #52]	@ (800db80 <__libc_init_array+0x3c>)
 800db4a:	1b64      	subs	r4, r4, r5
 800db4c:	10a4      	asrs	r4, r4, #2
 800db4e:	2600      	movs	r6, #0
 800db50:	42a6      	cmp	r6, r4
 800db52:	d109      	bne.n	800db68 <__libc_init_array+0x24>
 800db54:	4d0b      	ldr	r5, [pc, #44]	@ (800db84 <__libc_init_array+0x40>)
 800db56:	4c0c      	ldr	r4, [pc, #48]	@ (800db88 <__libc_init_array+0x44>)
 800db58:	f002 f832 	bl	800fbc0 <_init>
 800db5c:	1b64      	subs	r4, r4, r5
 800db5e:	10a4      	asrs	r4, r4, #2
 800db60:	2600      	movs	r6, #0
 800db62:	42a6      	cmp	r6, r4
 800db64:	d105      	bne.n	800db72 <__libc_init_array+0x2e>
 800db66:	bd70      	pop	{r4, r5, r6, pc}
 800db68:	f855 3b04 	ldr.w	r3, [r5], #4
 800db6c:	4798      	blx	r3
 800db6e:	3601      	adds	r6, #1
 800db70:	e7ee      	b.n	800db50 <__libc_init_array+0xc>
 800db72:	f855 3b04 	ldr.w	r3, [r5], #4
 800db76:	4798      	blx	r3
 800db78:	3601      	adds	r6, #1
 800db7a:	e7f2      	b.n	800db62 <__libc_init_array+0x1e>
 800db7c:	0800ffb8 	.word	0x0800ffb8
 800db80:	0800ffb8 	.word	0x0800ffb8
 800db84:	0800ffb8 	.word	0x0800ffb8
 800db88:	0800ffbc 	.word	0x0800ffbc

0800db8c <__retarget_lock_init_recursive>:
 800db8c:	4770      	bx	lr

0800db8e <__retarget_lock_acquire_recursive>:
 800db8e:	4770      	bx	lr

0800db90 <__retarget_lock_release_recursive>:
 800db90:	4770      	bx	lr
	...

0800db94 <_localeconv_r>:
 800db94:	4800      	ldr	r0, [pc, #0]	@ (800db98 <_localeconv_r+0x4>)
 800db96:	4770      	bx	lr
 800db98:	20000194 	.word	0x20000194

0800db9c <quorem>:
 800db9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dba0:	6903      	ldr	r3, [r0, #16]
 800dba2:	690c      	ldr	r4, [r1, #16]
 800dba4:	42a3      	cmp	r3, r4
 800dba6:	4607      	mov	r7, r0
 800dba8:	db7e      	blt.n	800dca8 <quorem+0x10c>
 800dbaa:	3c01      	subs	r4, #1
 800dbac:	f101 0814 	add.w	r8, r1, #20
 800dbb0:	00a3      	lsls	r3, r4, #2
 800dbb2:	f100 0514 	add.w	r5, r0, #20
 800dbb6:	9300      	str	r3, [sp, #0]
 800dbb8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dbbc:	9301      	str	r3, [sp, #4]
 800dbbe:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800dbc2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800dbc6:	3301      	adds	r3, #1
 800dbc8:	429a      	cmp	r2, r3
 800dbca:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800dbce:	fbb2 f6f3 	udiv	r6, r2, r3
 800dbd2:	d32e      	bcc.n	800dc32 <quorem+0x96>
 800dbd4:	f04f 0a00 	mov.w	sl, #0
 800dbd8:	46c4      	mov	ip, r8
 800dbda:	46ae      	mov	lr, r5
 800dbdc:	46d3      	mov	fp, sl
 800dbde:	f85c 3b04 	ldr.w	r3, [ip], #4
 800dbe2:	b298      	uxth	r0, r3
 800dbe4:	fb06 a000 	mla	r0, r6, r0, sl
 800dbe8:	0c02      	lsrs	r2, r0, #16
 800dbea:	0c1b      	lsrs	r3, r3, #16
 800dbec:	fb06 2303 	mla	r3, r6, r3, r2
 800dbf0:	f8de 2000 	ldr.w	r2, [lr]
 800dbf4:	b280      	uxth	r0, r0
 800dbf6:	b292      	uxth	r2, r2
 800dbf8:	1a12      	subs	r2, r2, r0
 800dbfa:	445a      	add	r2, fp
 800dbfc:	f8de 0000 	ldr.w	r0, [lr]
 800dc00:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dc04:	b29b      	uxth	r3, r3
 800dc06:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800dc0a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800dc0e:	b292      	uxth	r2, r2
 800dc10:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800dc14:	45e1      	cmp	r9, ip
 800dc16:	f84e 2b04 	str.w	r2, [lr], #4
 800dc1a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800dc1e:	d2de      	bcs.n	800dbde <quorem+0x42>
 800dc20:	9b00      	ldr	r3, [sp, #0]
 800dc22:	58eb      	ldr	r3, [r5, r3]
 800dc24:	b92b      	cbnz	r3, 800dc32 <quorem+0x96>
 800dc26:	9b01      	ldr	r3, [sp, #4]
 800dc28:	3b04      	subs	r3, #4
 800dc2a:	429d      	cmp	r5, r3
 800dc2c:	461a      	mov	r2, r3
 800dc2e:	d32f      	bcc.n	800dc90 <quorem+0xf4>
 800dc30:	613c      	str	r4, [r7, #16]
 800dc32:	4638      	mov	r0, r7
 800dc34:	f001 facc 	bl	800f1d0 <__mcmp>
 800dc38:	2800      	cmp	r0, #0
 800dc3a:	db25      	blt.n	800dc88 <quorem+0xec>
 800dc3c:	4629      	mov	r1, r5
 800dc3e:	2000      	movs	r0, #0
 800dc40:	f858 2b04 	ldr.w	r2, [r8], #4
 800dc44:	f8d1 c000 	ldr.w	ip, [r1]
 800dc48:	fa1f fe82 	uxth.w	lr, r2
 800dc4c:	fa1f f38c 	uxth.w	r3, ip
 800dc50:	eba3 030e 	sub.w	r3, r3, lr
 800dc54:	4403      	add	r3, r0
 800dc56:	0c12      	lsrs	r2, r2, #16
 800dc58:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800dc5c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800dc60:	b29b      	uxth	r3, r3
 800dc62:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dc66:	45c1      	cmp	r9, r8
 800dc68:	f841 3b04 	str.w	r3, [r1], #4
 800dc6c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800dc70:	d2e6      	bcs.n	800dc40 <quorem+0xa4>
 800dc72:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800dc76:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dc7a:	b922      	cbnz	r2, 800dc86 <quorem+0xea>
 800dc7c:	3b04      	subs	r3, #4
 800dc7e:	429d      	cmp	r5, r3
 800dc80:	461a      	mov	r2, r3
 800dc82:	d30b      	bcc.n	800dc9c <quorem+0x100>
 800dc84:	613c      	str	r4, [r7, #16]
 800dc86:	3601      	adds	r6, #1
 800dc88:	4630      	mov	r0, r6
 800dc8a:	b003      	add	sp, #12
 800dc8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc90:	6812      	ldr	r2, [r2, #0]
 800dc92:	3b04      	subs	r3, #4
 800dc94:	2a00      	cmp	r2, #0
 800dc96:	d1cb      	bne.n	800dc30 <quorem+0x94>
 800dc98:	3c01      	subs	r4, #1
 800dc9a:	e7c6      	b.n	800dc2a <quorem+0x8e>
 800dc9c:	6812      	ldr	r2, [r2, #0]
 800dc9e:	3b04      	subs	r3, #4
 800dca0:	2a00      	cmp	r2, #0
 800dca2:	d1ef      	bne.n	800dc84 <quorem+0xe8>
 800dca4:	3c01      	subs	r4, #1
 800dca6:	e7ea      	b.n	800dc7e <quorem+0xe2>
 800dca8:	2000      	movs	r0, #0
 800dcaa:	e7ee      	b.n	800dc8a <quorem+0xee>
 800dcac:	0000      	movs	r0, r0
	...

0800dcb0 <_dtoa_r>:
 800dcb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcb4:	69c7      	ldr	r7, [r0, #28]
 800dcb6:	b097      	sub	sp, #92	@ 0x5c
 800dcb8:	ed8d 0b04 	vstr	d0, [sp, #16]
 800dcbc:	ec55 4b10 	vmov	r4, r5, d0
 800dcc0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800dcc2:	9107      	str	r1, [sp, #28]
 800dcc4:	4681      	mov	r9, r0
 800dcc6:	920c      	str	r2, [sp, #48]	@ 0x30
 800dcc8:	9311      	str	r3, [sp, #68]	@ 0x44
 800dcca:	b97f      	cbnz	r7, 800dcec <_dtoa_r+0x3c>
 800dccc:	2010      	movs	r0, #16
 800dcce:	f7ff fb55 	bl	800d37c <malloc>
 800dcd2:	4602      	mov	r2, r0
 800dcd4:	f8c9 001c 	str.w	r0, [r9, #28]
 800dcd8:	b920      	cbnz	r0, 800dce4 <_dtoa_r+0x34>
 800dcda:	4ba9      	ldr	r3, [pc, #676]	@ (800df80 <_dtoa_r+0x2d0>)
 800dcdc:	21ef      	movs	r1, #239	@ 0xef
 800dcde:	48a9      	ldr	r0, [pc, #676]	@ (800df84 <_dtoa_r+0x2d4>)
 800dce0:	f001 fc5e 	bl	800f5a0 <__assert_func>
 800dce4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800dce8:	6007      	str	r7, [r0, #0]
 800dcea:	60c7      	str	r7, [r0, #12]
 800dcec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800dcf0:	6819      	ldr	r1, [r3, #0]
 800dcf2:	b159      	cbz	r1, 800dd0c <_dtoa_r+0x5c>
 800dcf4:	685a      	ldr	r2, [r3, #4]
 800dcf6:	604a      	str	r2, [r1, #4]
 800dcf8:	2301      	movs	r3, #1
 800dcfa:	4093      	lsls	r3, r2
 800dcfc:	608b      	str	r3, [r1, #8]
 800dcfe:	4648      	mov	r0, r9
 800dd00:	f001 f834 	bl	800ed6c <_Bfree>
 800dd04:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800dd08:	2200      	movs	r2, #0
 800dd0a:	601a      	str	r2, [r3, #0]
 800dd0c:	1e2b      	subs	r3, r5, #0
 800dd0e:	bfb9      	ittee	lt
 800dd10:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800dd14:	9305      	strlt	r3, [sp, #20]
 800dd16:	2300      	movge	r3, #0
 800dd18:	6033      	strge	r3, [r6, #0]
 800dd1a:	9f05      	ldr	r7, [sp, #20]
 800dd1c:	4b9a      	ldr	r3, [pc, #616]	@ (800df88 <_dtoa_r+0x2d8>)
 800dd1e:	bfbc      	itt	lt
 800dd20:	2201      	movlt	r2, #1
 800dd22:	6032      	strlt	r2, [r6, #0]
 800dd24:	43bb      	bics	r3, r7
 800dd26:	d112      	bne.n	800dd4e <_dtoa_r+0x9e>
 800dd28:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800dd2a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800dd2e:	6013      	str	r3, [r2, #0]
 800dd30:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800dd34:	4323      	orrs	r3, r4
 800dd36:	f000 855a 	beq.w	800e7ee <_dtoa_r+0xb3e>
 800dd3a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800dd3c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800df9c <_dtoa_r+0x2ec>
 800dd40:	2b00      	cmp	r3, #0
 800dd42:	f000 855c 	beq.w	800e7fe <_dtoa_r+0xb4e>
 800dd46:	f10a 0303 	add.w	r3, sl, #3
 800dd4a:	f000 bd56 	b.w	800e7fa <_dtoa_r+0xb4a>
 800dd4e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800dd52:	2200      	movs	r2, #0
 800dd54:	ec51 0b17 	vmov	r0, r1, d7
 800dd58:	2300      	movs	r3, #0
 800dd5a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800dd5e:	f7f2 feb3 	bl	8000ac8 <__aeabi_dcmpeq>
 800dd62:	4680      	mov	r8, r0
 800dd64:	b158      	cbz	r0, 800dd7e <_dtoa_r+0xce>
 800dd66:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800dd68:	2301      	movs	r3, #1
 800dd6a:	6013      	str	r3, [r2, #0]
 800dd6c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800dd6e:	b113      	cbz	r3, 800dd76 <_dtoa_r+0xc6>
 800dd70:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800dd72:	4b86      	ldr	r3, [pc, #536]	@ (800df8c <_dtoa_r+0x2dc>)
 800dd74:	6013      	str	r3, [r2, #0]
 800dd76:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800dfa0 <_dtoa_r+0x2f0>
 800dd7a:	f000 bd40 	b.w	800e7fe <_dtoa_r+0xb4e>
 800dd7e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800dd82:	aa14      	add	r2, sp, #80	@ 0x50
 800dd84:	a915      	add	r1, sp, #84	@ 0x54
 800dd86:	4648      	mov	r0, r9
 800dd88:	f001 fad2 	bl	800f330 <__d2b>
 800dd8c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800dd90:	9002      	str	r0, [sp, #8]
 800dd92:	2e00      	cmp	r6, #0
 800dd94:	d078      	beq.n	800de88 <_dtoa_r+0x1d8>
 800dd96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dd98:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800dd9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dda0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dda4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800dda8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800ddac:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800ddb0:	4619      	mov	r1, r3
 800ddb2:	2200      	movs	r2, #0
 800ddb4:	4b76      	ldr	r3, [pc, #472]	@ (800df90 <_dtoa_r+0x2e0>)
 800ddb6:	f7f2 fa67 	bl	8000288 <__aeabi_dsub>
 800ddba:	a36b      	add	r3, pc, #428	@ (adr r3, 800df68 <_dtoa_r+0x2b8>)
 800ddbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddc0:	f7f2 fc1a 	bl	80005f8 <__aeabi_dmul>
 800ddc4:	a36a      	add	r3, pc, #424	@ (adr r3, 800df70 <_dtoa_r+0x2c0>)
 800ddc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddca:	f7f2 fa5f 	bl	800028c <__adddf3>
 800ddce:	4604      	mov	r4, r0
 800ddd0:	4630      	mov	r0, r6
 800ddd2:	460d      	mov	r5, r1
 800ddd4:	f7f2 fba6 	bl	8000524 <__aeabi_i2d>
 800ddd8:	a367      	add	r3, pc, #412	@ (adr r3, 800df78 <_dtoa_r+0x2c8>)
 800ddda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddde:	f7f2 fc0b 	bl	80005f8 <__aeabi_dmul>
 800dde2:	4602      	mov	r2, r0
 800dde4:	460b      	mov	r3, r1
 800dde6:	4620      	mov	r0, r4
 800dde8:	4629      	mov	r1, r5
 800ddea:	f7f2 fa4f 	bl	800028c <__adddf3>
 800ddee:	4604      	mov	r4, r0
 800ddf0:	460d      	mov	r5, r1
 800ddf2:	f7f2 feb1 	bl	8000b58 <__aeabi_d2iz>
 800ddf6:	2200      	movs	r2, #0
 800ddf8:	4607      	mov	r7, r0
 800ddfa:	2300      	movs	r3, #0
 800ddfc:	4620      	mov	r0, r4
 800ddfe:	4629      	mov	r1, r5
 800de00:	f7f2 fe6c 	bl	8000adc <__aeabi_dcmplt>
 800de04:	b140      	cbz	r0, 800de18 <_dtoa_r+0x168>
 800de06:	4638      	mov	r0, r7
 800de08:	f7f2 fb8c 	bl	8000524 <__aeabi_i2d>
 800de0c:	4622      	mov	r2, r4
 800de0e:	462b      	mov	r3, r5
 800de10:	f7f2 fe5a 	bl	8000ac8 <__aeabi_dcmpeq>
 800de14:	b900      	cbnz	r0, 800de18 <_dtoa_r+0x168>
 800de16:	3f01      	subs	r7, #1
 800de18:	2f16      	cmp	r7, #22
 800de1a:	d852      	bhi.n	800dec2 <_dtoa_r+0x212>
 800de1c:	4b5d      	ldr	r3, [pc, #372]	@ (800df94 <_dtoa_r+0x2e4>)
 800de1e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800de22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de26:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800de2a:	f7f2 fe57 	bl	8000adc <__aeabi_dcmplt>
 800de2e:	2800      	cmp	r0, #0
 800de30:	d049      	beq.n	800dec6 <_dtoa_r+0x216>
 800de32:	3f01      	subs	r7, #1
 800de34:	2300      	movs	r3, #0
 800de36:	9310      	str	r3, [sp, #64]	@ 0x40
 800de38:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800de3a:	1b9b      	subs	r3, r3, r6
 800de3c:	1e5a      	subs	r2, r3, #1
 800de3e:	bf45      	ittet	mi
 800de40:	f1c3 0301 	rsbmi	r3, r3, #1
 800de44:	9300      	strmi	r3, [sp, #0]
 800de46:	2300      	movpl	r3, #0
 800de48:	2300      	movmi	r3, #0
 800de4a:	9206      	str	r2, [sp, #24]
 800de4c:	bf54      	ite	pl
 800de4e:	9300      	strpl	r3, [sp, #0]
 800de50:	9306      	strmi	r3, [sp, #24]
 800de52:	2f00      	cmp	r7, #0
 800de54:	db39      	blt.n	800deca <_dtoa_r+0x21a>
 800de56:	9b06      	ldr	r3, [sp, #24]
 800de58:	970d      	str	r7, [sp, #52]	@ 0x34
 800de5a:	443b      	add	r3, r7
 800de5c:	9306      	str	r3, [sp, #24]
 800de5e:	2300      	movs	r3, #0
 800de60:	9308      	str	r3, [sp, #32]
 800de62:	9b07      	ldr	r3, [sp, #28]
 800de64:	2b09      	cmp	r3, #9
 800de66:	d863      	bhi.n	800df30 <_dtoa_r+0x280>
 800de68:	2b05      	cmp	r3, #5
 800de6a:	bfc4      	itt	gt
 800de6c:	3b04      	subgt	r3, #4
 800de6e:	9307      	strgt	r3, [sp, #28]
 800de70:	9b07      	ldr	r3, [sp, #28]
 800de72:	f1a3 0302 	sub.w	r3, r3, #2
 800de76:	bfcc      	ite	gt
 800de78:	2400      	movgt	r4, #0
 800de7a:	2401      	movle	r4, #1
 800de7c:	2b03      	cmp	r3, #3
 800de7e:	d863      	bhi.n	800df48 <_dtoa_r+0x298>
 800de80:	e8df f003 	tbb	[pc, r3]
 800de84:	2b375452 	.word	0x2b375452
 800de88:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800de8c:	441e      	add	r6, r3
 800de8e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800de92:	2b20      	cmp	r3, #32
 800de94:	bfc1      	itttt	gt
 800de96:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800de9a:	409f      	lslgt	r7, r3
 800de9c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800dea0:	fa24 f303 	lsrgt.w	r3, r4, r3
 800dea4:	bfd6      	itet	le
 800dea6:	f1c3 0320 	rsble	r3, r3, #32
 800deaa:	ea47 0003 	orrgt.w	r0, r7, r3
 800deae:	fa04 f003 	lslle.w	r0, r4, r3
 800deb2:	f7f2 fb27 	bl	8000504 <__aeabi_ui2d>
 800deb6:	2201      	movs	r2, #1
 800deb8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800debc:	3e01      	subs	r6, #1
 800debe:	9212      	str	r2, [sp, #72]	@ 0x48
 800dec0:	e776      	b.n	800ddb0 <_dtoa_r+0x100>
 800dec2:	2301      	movs	r3, #1
 800dec4:	e7b7      	b.n	800de36 <_dtoa_r+0x186>
 800dec6:	9010      	str	r0, [sp, #64]	@ 0x40
 800dec8:	e7b6      	b.n	800de38 <_dtoa_r+0x188>
 800deca:	9b00      	ldr	r3, [sp, #0]
 800decc:	1bdb      	subs	r3, r3, r7
 800dece:	9300      	str	r3, [sp, #0]
 800ded0:	427b      	negs	r3, r7
 800ded2:	9308      	str	r3, [sp, #32]
 800ded4:	2300      	movs	r3, #0
 800ded6:	930d      	str	r3, [sp, #52]	@ 0x34
 800ded8:	e7c3      	b.n	800de62 <_dtoa_r+0x1b2>
 800deda:	2301      	movs	r3, #1
 800dedc:	9309      	str	r3, [sp, #36]	@ 0x24
 800dede:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dee0:	eb07 0b03 	add.w	fp, r7, r3
 800dee4:	f10b 0301 	add.w	r3, fp, #1
 800dee8:	2b01      	cmp	r3, #1
 800deea:	9303      	str	r3, [sp, #12]
 800deec:	bfb8      	it	lt
 800deee:	2301      	movlt	r3, #1
 800def0:	e006      	b.n	800df00 <_dtoa_r+0x250>
 800def2:	2301      	movs	r3, #1
 800def4:	9309      	str	r3, [sp, #36]	@ 0x24
 800def6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800def8:	2b00      	cmp	r3, #0
 800defa:	dd28      	ble.n	800df4e <_dtoa_r+0x29e>
 800defc:	469b      	mov	fp, r3
 800defe:	9303      	str	r3, [sp, #12]
 800df00:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800df04:	2100      	movs	r1, #0
 800df06:	2204      	movs	r2, #4
 800df08:	f102 0514 	add.w	r5, r2, #20
 800df0c:	429d      	cmp	r5, r3
 800df0e:	d926      	bls.n	800df5e <_dtoa_r+0x2ae>
 800df10:	6041      	str	r1, [r0, #4]
 800df12:	4648      	mov	r0, r9
 800df14:	f000 feea 	bl	800ecec <_Balloc>
 800df18:	4682      	mov	sl, r0
 800df1a:	2800      	cmp	r0, #0
 800df1c:	d142      	bne.n	800dfa4 <_dtoa_r+0x2f4>
 800df1e:	4b1e      	ldr	r3, [pc, #120]	@ (800df98 <_dtoa_r+0x2e8>)
 800df20:	4602      	mov	r2, r0
 800df22:	f240 11af 	movw	r1, #431	@ 0x1af
 800df26:	e6da      	b.n	800dcde <_dtoa_r+0x2e>
 800df28:	2300      	movs	r3, #0
 800df2a:	e7e3      	b.n	800def4 <_dtoa_r+0x244>
 800df2c:	2300      	movs	r3, #0
 800df2e:	e7d5      	b.n	800dedc <_dtoa_r+0x22c>
 800df30:	2401      	movs	r4, #1
 800df32:	2300      	movs	r3, #0
 800df34:	9307      	str	r3, [sp, #28]
 800df36:	9409      	str	r4, [sp, #36]	@ 0x24
 800df38:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800df3c:	2200      	movs	r2, #0
 800df3e:	f8cd b00c 	str.w	fp, [sp, #12]
 800df42:	2312      	movs	r3, #18
 800df44:	920c      	str	r2, [sp, #48]	@ 0x30
 800df46:	e7db      	b.n	800df00 <_dtoa_r+0x250>
 800df48:	2301      	movs	r3, #1
 800df4a:	9309      	str	r3, [sp, #36]	@ 0x24
 800df4c:	e7f4      	b.n	800df38 <_dtoa_r+0x288>
 800df4e:	f04f 0b01 	mov.w	fp, #1
 800df52:	f8cd b00c 	str.w	fp, [sp, #12]
 800df56:	465b      	mov	r3, fp
 800df58:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800df5c:	e7d0      	b.n	800df00 <_dtoa_r+0x250>
 800df5e:	3101      	adds	r1, #1
 800df60:	0052      	lsls	r2, r2, #1
 800df62:	e7d1      	b.n	800df08 <_dtoa_r+0x258>
 800df64:	f3af 8000 	nop.w
 800df68:	636f4361 	.word	0x636f4361
 800df6c:	3fd287a7 	.word	0x3fd287a7
 800df70:	8b60c8b3 	.word	0x8b60c8b3
 800df74:	3fc68a28 	.word	0x3fc68a28
 800df78:	509f79fb 	.word	0x509f79fb
 800df7c:	3fd34413 	.word	0x3fd34413
 800df80:	0800fc7d 	.word	0x0800fc7d
 800df84:	0800fc94 	.word	0x0800fc94
 800df88:	7ff00000 	.word	0x7ff00000
 800df8c:	0800fc4d 	.word	0x0800fc4d
 800df90:	3ff80000 	.word	0x3ff80000
 800df94:	0800fee8 	.word	0x0800fee8
 800df98:	0800fcec 	.word	0x0800fcec
 800df9c:	0800fc79 	.word	0x0800fc79
 800dfa0:	0800fc4c 	.word	0x0800fc4c
 800dfa4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800dfa8:	6018      	str	r0, [r3, #0]
 800dfaa:	9b03      	ldr	r3, [sp, #12]
 800dfac:	2b0e      	cmp	r3, #14
 800dfae:	f200 80a1 	bhi.w	800e0f4 <_dtoa_r+0x444>
 800dfb2:	2c00      	cmp	r4, #0
 800dfb4:	f000 809e 	beq.w	800e0f4 <_dtoa_r+0x444>
 800dfb8:	2f00      	cmp	r7, #0
 800dfba:	dd33      	ble.n	800e024 <_dtoa_r+0x374>
 800dfbc:	4b9c      	ldr	r3, [pc, #624]	@ (800e230 <_dtoa_r+0x580>)
 800dfbe:	f007 020f 	and.w	r2, r7, #15
 800dfc2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dfc6:	ed93 7b00 	vldr	d7, [r3]
 800dfca:	05f8      	lsls	r0, r7, #23
 800dfcc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800dfd0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800dfd4:	d516      	bpl.n	800e004 <_dtoa_r+0x354>
 800dfd6:	4b97      	ldr	r3, [pc, #604]	@ (800e234 <_dtoa_r+0x584>)
 800dfd8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dfdc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800dfe0:	f7f2 fc34 	bl	800084c <__aeabi_ddiv>
 800dfe4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dfe8:	f004 040f 	and.w	r4, r4, #15
 800dfec:	2603      	movs	r6, #3
 800dfee:	4d91      	ldr	r5, [pc, #580]	@ (800e234 <_dtoa_r+0x584>)
 800dff0:	b954      	cbnz	r4, 800e008 <_dtoa_r+0x358>
 800dff2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800dff6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dffa:	f7f2 fc27 	bl	800084c <__aeabi_ddiv>
 800dffe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e002:	e028      	b.n	800e056 <_dtoa_r+0x3a6>
 800e004:	2602      	movs	r6, #2
 800e006:	e7f2      	b.n	800dfee <_dtoa_r+0x33e>
 800e008:	07e1      	lsls	r1, r4, #31
 800e00a:	d508      	bpl.n	800e01e <_dtoa_r+0x36e>
 800e00c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e010:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e014:	f7f2 faf0 	bl	80005f8 <__aeabi_dmul>
 800e018:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e01c:	3601      	adds	r6, #1
 800e01e:	1064      	asrs	r4, r4, #1
 800e020:	3508      	adds	r5, #8
 800e022:	e7e5      	b.n	800dff0 <_dtoa_r+0x340>
 800e024:	f000 80af 	beq.w	800e186 <_dtoa_r+0x4d6>
 800e028:	427c      	negs	r4, r7
 800e02a:	4b81      	ldr	r3, [pc, #516]	@ (800e230 <_dtoa_r+0x580>)
 800e02c:	4d81      	ldr	r5, [pc, #516]	@ (800e234 <_dtoa_r+0x584>)
 800e02e:	f004 020f 	and.w	r2, r4, #15
 800e032:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e03a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e03e:	f7f2 fadb 	bl	80005f8 <__aeabi_dmul>
 800e042:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e046:	1124      	asrs	r4, r4, #4
 800e048:	2300      	movs	r3, #0
 800e04a:	2602      	movs	r6, #2
 800e04c:	2c00      	cmp	r4, #0
 800e04e:	f040 808f 	bne.w	800e170 <_dtoa_r+0x4c0>
 800e052:	2b00      	cmp	r3, #0
 800e054:	d1d3      	bne.n	800dffe <_dtoa_r+0x34e>
 800e056:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e058:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	f000 8094 	beq.w	800e18a <_dtoa_r+0x4da>
 800e062:	4b75      	ldr	r3, [pc, #468]	@ (800e238 <_dtoa_r+0x588>)
 800e064:	2200      	movs	r2, #0
 800e066:	4620      	mov	r0, r4
 800e068:	4629      	mov	r1, r5
 800e06a:	f7f2 fd37 	bl	8000adc <__aeabi_dcmplt>
 800e06e:	2800      	cmp	r0, #0
 800e070:	f000 808b 	beq.w	800e18a <_dtoa_r+0x4da>
 800e074:	9b03      	ldr	r3, [sp, #12]
 800e076:	2b00      	cmp	r3, #0
 800e078:	f000 8087 	beq.w	800e18a <_dtoa_r+0x4da>
 800e07c:	f1bb 0f00 	cmp.w	fp, #0
 800e080:	dd34      	ble.n	800e0ec <_dtoa_r+0x43c>
 800e082:	4620      	mov	r0, r4
 800e084:	4b6d      	ldr	r3, [pc, #436]	@ (800e23c <_dtoa_r+0x58c>)
 800e086:	2200      	movs	r2, #0
 800e088:	4629      	mov	r1, r5
 800e08a:	f7f2 fab5 	bl	80005f8 <__aeabi_dmul>
 800e08e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e092:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800e096:	3601      	adds	r6, #1
 800e098:	465c      	mov	r4, fp
 800e09a:	4630      	mov	r0, r6
 800e09c:	f7f2 fa42 	bl	8000524 <__aeabi_i2d>
 800e0a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e0a4:	f7f2 faa8 	bl	80005f8 <__aeabi_dmul>
 800e0a8:	4b65      	ldr	r3, [pc, #404]	@ (800e240 <_dtoa_r+0x590>)
 800e0aa:	2200      	movs	r2, #0
 800e0ac:	f7f2 f8ee 	bl	800028c <__adddf3>
 800e0b0:	4605      	mov	r5, r0
 800e0b2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800e0b6:	2c00      	cmp	r4, #0
 800e0b8:	d16a      	bne.n	800e190 <_dtoa_r+0x4e0>
 800e0ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e0be:	4b61      	ldr	r3, [pc, #388]	@ (800e244 <_dtoa_r+0x594>)
 800e0c0:	2200      	movs	r2, #0
 800e0c2:	f7f2 f8e1 	bl	8000288 <__aeabi_dsub>
 800e0c6:	4602      	mov	r2, r0
 800e0c8:	460b      	mov	r3, r1
 800e0ca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e0ce:	462a      	mov	r2, r5
 800e0d0:	4633      	mov	r3, r6
 800e0d2:	f7f2 fd21 	bl	8000b18 <__aeabi_dcmpgt>
 800e0d6:	2800      	cmp	r0, #0
 800e0d8:	f040 8298 	bne.w	800e60c <_dtoa_r+0x95c>
 800e0dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e0e0:	462a      	mov	r2, r5
 800e0e2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800e0e6:	f7f2 fcf9 	bl	8000adc <__aeabi_dcmplt>
 800e0ea:	bb38      	cbnz	r0, 800e13c <_dtoa_r+0x48c>
 800e0ec:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800e0f0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800e0f4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e0f6:	2b00      	cmp	r3, #0
 800e0f8:	f2c0 8157 	blt.w	800e3aa <_dtoa_r+0x6fa>
 800e0fc:	2f0e      	cmp	r7, #14
 800e0fe:	f300 8154 	bgt.w	800e3aa <_dtoa_r+0x6fa>
 800e102:	4b4b      	ldr	r3, [pc, #300]	@ (800e230 <_dtoa_r+0x580>)
 800e104:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e108:	ed93 7b00 	vldr	d7, [r3]
 800e10c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e10e:	2b00      	cmp	r3, #0
 800e110:	ed8d 7b00 	vstr	d7, [sp]
 800e114:	f280 80e5 	bge.w	800e2e2 <_dtoa_r+0x632>
 800e118:	9b03      	ldr	r3, [sp, #12]
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	f300 80e1 	bgt.w	800e2e2 <_dtoa_r+0x632>
 800e120:	d10c      	bne.n	800e13c <_dtoa_r+0x48c>
 800e122:	4b48      	ldr	r3, [pc, #288]	@ (800e244 <_dtoa_r+0x594>)
 800e124:	2200      	movs	r2, #0
 800e126:	ec51 0b17 	vmov	r0, r1, d7
 800e12a:	f7f2 fa65 	bl	80005f8 <__aeabi_dmul>
 800e12e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e132:	f7f2 fce7 	bl	8000b04 <__aeabi_dcmpge>
 800e136:	2800      	cmp	r0, #0
 800e138:	f000 8266 	beq.w	800e608 <_dtoa_r+0x958>
 800e13c:	2400      	movs	r4, #0
 800e13e:	4625      	mov	r5, r4
 800e140:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e142:	4656      	mov	r6, sl
 800e144:	ea6f 0803 	mvn.w	r8, r3
 800e148:	2700      	movs	r7, #0
 800e14a:	4621      	mov	r1, r4
 800e14c:	4648      	mov	r0, r9
 800e14e:	f000 fe0d 	bl	800ed6c <_Bfree>
 800e152:	2d00      	cmp	r5, #0
 800e154:	f000 80bd 	beq.w	800e2d2 <_dtoa_r+0x622>
 800e158:	b12f      	cbz	r7, 800e166 <_dtoa_r+0x4b6>
 800e15a:	42af      	cmp	r7, r5
 800e15c:	d003      	beq.n	800e166 <_dtoa_r+0x4b6>
 800e15e:	4639      	mov	r1, r7
 800e160:	4648      	mov	r0, r9
 800e162:	f000 fe03 	bl	800ed6c <_Bfree>
 800e166:	4629      	mov	r1, r5
 800e168:	4648      	mov	r0, r9
 800e16a:	f000 fdff 	bl	800ed6c <_Bfree>
 800e16e:	e0b0      	b.n	800e2d2 <_dtoa_r+0x622>
 800e170:	07e2      	lsls	r2, r4, #31
 800e172:	d505      	bpl.n	800e180 <_dtoa_r+0x4d0>
 800e174:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e178:	f7f2 fa3e 	bl	80005f8 <__aeabi_dmul>
 800e17c:	3601      	adds	r6, #1
 800e17e:	2301      	movs	r3, #1
 800e180:	1064      	asrs	r4, r4, #1
 800e182:	3508      	adds	r5, #8
 800e184:	e762      	b.n	800e04c <_dtoa_r+0x39c>
 800e186:	2602      	movs	r6, #2
 800e188:	e765      	b.n	800e056 <_dtoa_r+0x3a6>
 800e18a:	9c03      	ldr	r4, [sp, #12]
 800e18c:	46b8      	mov	r8, r7
 800e18e:	e784      	b.n	800e09a <_dtoa_r+0x3ea>
 800e190:	4b27      	ldr	r3, [pc, #156]	@ (800e230 <_dtoa_r+0x580>)
 800e192:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e194:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e198:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e19c:	4454      	add	r4, sl
 800e19e:	2900      	cmp	r1, #0
 800e1a0:	d054      	beq.n	800e24c <_dtoa_r+0x59c>
 800e1a2:	4929      	ldr	r1, [pc, #164]	@ (800e248 <_dtoa_r+0x598>)
 800e1a4:	2000      	movs	r0, #0
 800e1a6:	f7f2 fb51 	bl	800084c <__aeabi_ddiv>
 800e1aa:	4633      	mov	r3, r6
 800e1ac:	462a      	mov	r2, r5
 800e1ae:	f7f2 f86b 	bl	8000288 <__aeabi_dsub>
 800e1b2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e1b6:	4656      	mov	r6, sl
 800e1b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e1bc:	f7f2 fccc 	bl	8000b58 <__aeabi_d2iz>
 800e1c0:	4605      	mov	r5, r0
 800e1c2:	f7f2 f9af 	bl	8000524 <__aeabi_i2d>
 800e1c6:	4602      	mov	r2, r0
 800e1c8:	460b      	mov	r3, r1
 800e1ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e1ce:	f7f2 f85b 	bl	8000288 <__aeabi_dsub>
 800e1d2:	3530      	adds	r5, #48	@ 0x30
 800e1d4:	4602      	mov	r2, r0
 800e1d6:	460b      	mov	r3, r1
 800e1d8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e1dc:	f806 5b01 	strb.w	r5, [r6], #1
 800e1e0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e1e4:	f7f2 fc7a 	bl	8000adc <__aeabi_dcmplt>
 800e1e8:	2800      	cmp	r0, #0
 800e1ea:	d172      	bne.n	800e2d2 <_dtoa_r+0x622>
 800e1ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e1f0:	4911      	ldr	r1, [pc, #68]	@ (800e238 <_dtoa_r+0x588>)
 800e1f2:	2000      	movs	r0, #0
 800e1f4:	f7f2 f848 	bl	8000288 <__aeabi_dsub>
 800e1f8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e1fc:	f7f2 fc6e 	bl	8000adc <__aeabi_dcmplt>
 800e200:	2800      	cmp	r0, #0
 800e202:	f040 80b4 	bne.w	800e36e <_dtoa_r+0x6be>
 800e206:	42a6      	cmp	r6, r4
 800e208:	f43f af70 	beq.w	800e0ec <_dtoa_r+0x43c>
 800e20c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e210:	4b0a      	ldr	r3, [pc, #40]	@ (800e23c <_dtoa_r+0x58c>)
 800e212:	2200      	movs	r2, #0
 800e214:	f7f2 f9f0 	bl	80005f8 <__aeabi_dmul>
 800e218:	4b08      	ldr	r3, [pc, #32]	@ (800e23c <_dtoa_r+0x58c>)
 800e21a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e21e:	2200      	movs	r2, #0
 800e220:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e224:	f7f2 f9e8 	bl	80005f8 <__aeabi_dmul>
 800e228:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e22c:	e7c4      	b.n	800e1b8 <_dtoa_r+0x508>
 800e22e:	bf00      	nop
 800e230:	0800fee8 	.word	0x0800fee8
 800e234:	0800fec0 	.word	0x0800fec0
 800e238:	3ff00000 	.word	0x3ff00000
 800e23c:	40240000 	.word	0x40240000
 800e240:	401c0000 	.word	0x401c0000
 800e244:	40140000 	.word	0x40140000
 800e248:	3fe00000 	.word	0x3fe00000
 800e24c:	4631      	mov	r1, r6
 800e24e:	4628      	mov	r0, r5
 800e250:	f7f2 f9d2 	bl	80005f8 <__aeabi_dmul>
 800e254:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e258:	9413      	str	r4, [sp, #76]	@ 0x4c
 800e25a:	4656      	mov	r6, sl
 800e25c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e260:	f7f2 fc7a 	bl	8000b58 <__aeabi_d2iz>
 800e264:	4605      	mov	r5, r0
 800e266:	f7f2 f95d 	bl	8000524 <__aeabi_i2d>
 800e26a:	4602      	mov	r2, r0
 800e26c:	460b      	mov	r3, r1
 800e26e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e272:	f7f2 f809 	bl	8000288 <__aeabi_dsub>
 800e276:	3530      	adds	r5, #48	@ 0x30
 800e278:	f806 5b01 	strb.w	r5, [r6], #1
 800e27c:	4602      	mov	r2, r0
 800e27e:	460b      	mov	r3, r1
 800e280:	42a6      	cmp	r6, r4
 800e282:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e286:	f04f 0200 	mov.w	r2, #0
 800e28a:	d124      	bne.n	800e2d6 <_dtoa_r+0x626>
 800e28c:	4baf      	ldr	r3, [pc, #700]	@ (800e54c <_dtoa_r+0x89c>)
 800e28e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e292:	f7f1 fffb 	bl	800028c <__adddf3>
 800e296:	4602      	mov	r2, r0
 800e298:	460b      	mov	r3, r1
 800e29a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e29e:	f7f2 fc3b 	bl	8000b18 <__aeabi_dcmpgt>
 800e2a2:	2800      	cmp	r0, #0
 800e2a4:	d163      	bne.n	800e36e <_dtoa_r+0x6be>
 800e2a6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e2aa:	49a8      	ldr	r1, [pc, #672]	@ (800e54c <_dtoa_r+0x89c>)
 800e2ac:	2000      	movs	r0, #0
 800e2ae:	f7f1 ffeb 	bl	8000288 <__aeabi_dsub>
 800e2b2:	4602      	mov	r2, r0
 800e2b4:	460b      	mov	r3, r1
 800e2b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e2ba:	f7f2 fc0f 	bl	8000adc <__aeabi_dcmplt>
 800e2be:	2800      	cmp	r0, #0
 800e2c0:	f43f af14 	beq.w	800e0ec <_dtoa_r+0x43c>
 800e2c4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800e2c6:	1e73      	subs	r3, r6, #1
 800e2c8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e2ca:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e2ce:	2b30      	cmp	r3, #48	@ 0x30
 800e2d0:	d0f8      	beq.n	800e2c4 <_dtoa_r+0x614>
 800e2d2:	4647      	mov	r7, r8
 800e2d4:	e03b      	b.n	800e34e <_dtoa_r+0x69e>
 800e2d6:	4b9e      	ldr	r3, [pc, #632]	@ (800e550 <_dtoa_r+0x8a0>)
 800e2d8:	f7f2 f98e 	bl	80005f8 <__aeabi_dmul>
 800e2dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e2e0:	e7bc      	b.n	800e25c <_dtoa_r+0x5ac>
 800e2e2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e2e6:	4656      	mov	r6, sl
 800e2e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e2ec:	4620      	mov	r0, r4
 800e2ee:	4629      	mov	r1, r5
 800e2f0:	f7f2 faac 	bl	800084c <__aeabi_ddiv>
 800e2f4:	f7f2 fc30 	bl	8000b58 <__aeabi_d2iz>
 800e2f8:	4680      	mov	r8, r0
 800e2fa:	f7f2 f913 	bl	8000524 <__aeabi_i2d>
 800e2fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e302:	f7f2 f979 	bl	80005f8 <__aeabi_dmul>
 800e306:	4602      	mov	r2, r0
 800e308:	460b      	mov	r3, r1
 800e30a:	4620      	mov	r0, r4
 800e30c:	4629      	mov	r1, r5
 800e30e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e312:	f7f1 ffb9 	bl	8000288 <__aeabi_dsub>
 800e316:	f806 4b01 	strb.w	r4, [r6], #1
 800e31a:	9d03      	ldr	r5, [sp, #12]
 800e31c:	eba6 040a 	sub.w	r4, r6, sl
 800e320:	42a5      	cmp	r5, r4
 800e322:	4602      	mov	r2, r0
 800e324:	460b      	mov	r3, r1
 800e326:	d133      	bne.n	800e390 <_dtoa_r+0x6e0>
 800e328:	f7f1 ffb0 	bl	800028c <__adddf3>
 800e32c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e330:	4604      	mov	r4, r0
 800e332:	460d      	mov	r5, r1
 800e334:	f7f2 fbf0 	bl	8000b18 <__aeabi_dcmpgt>
 800e338:	b9c0      	cbnz	r0, 800e36c <_dtoa_r+0x6bc>
 800e33a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e33e:	4620      	mov	r0, r4
 800e340:	4629      	mov	r1, r5
 800e342:	f7f2 fbc1 	bl	8000ac8 <__aeabi_dcmpeq>
 800e346:	b110      	cbz	r0, 800e34e <_dtoa_r+0x69e>
 800e348:	f018 0f01 	tst.w	r8, #1
 800e34c:	d10e      	bne.n	800e36c <_dtoa_r+0x6bc>
 800e34e:	9902      	ldr	r1, [sp, #8]
 800e350:	4648      	mov	r0, r9
 800e352:	f000 fd0b 	bl	800ed6c <_Bfree>
 800e356:	2300      	movs	r3, #0
 800e358:	7033      	strb	r3, [r6, #0]
 800e35a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e35c:	3701      	adds	r7, #1
 800e35e:	601f      	str	r7, [r3, #0]
 800e360:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e362:	2b00      	cmp	r3, #0
 800e364:	f000 824b 	beq.w	800e7fe <_dtoa_r+0xb4e>
 800e368:	601e      	str	r6, [r3, #0]
 800e36a:	e248      	b.n	800e7fe <_dtoa_r+0xb4e>
 800e36c:	46b8      	mov	r8, r7
 800e36e:	4633      	mov	r3, r6
 800e370:	461e      	mov	r6, r3
 800e372:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e376:	2a39      	cmp	r2, #57	@ 0x39
 800e378:	d106      	bne.n	800e388 <_dtoa_r+0x6d8>
 800e37a:	459a      	cmp	sl, r3
 800e37c:	d1f8      	bne.n	800e370 <_dtoa_r+0x6c0>
 800e37e:	2230      	movs	r2, #48	@ 0x30
 800e380:	f108 0801 	add.w	r8, r8, #1
 800e384:	f88a 2000 	strb.w	r2, [sl]
 800e388:	781a      	ldrb	r2, [r3, #0]
 800e38a:	3201      	adds	r2, #1
 800e38c:	701a      	strb	r2, [r3, #0]
 800e38e:	e7a0      	b.n	800e2d2 <_dtoa_r+0x622>
 800e390:	4b6f      	ldr	r3, [pc, #444]	@ (800e550 <_dtoa_r+0x8a0>)
 800e392:	2200      	movs	r2, #0
 800e394:	f7f2 f930 	bl	80005f8 <__aeabi_dmul>
 800e398:	2200      	movs	r2, #0
 800e39a:	2300      	movs	r3, #0
 800e39c:	4604      	mov	r4, r0
 800e39e:	460d      	mov	r5, r1
 800e3a0:	f7f2 fb92 	bl	8000ac8 <__aeabi_dcmpeq>
 800e3a4:	2800      	cmp	r0, #0
 800e3a6:	d09f      	beq.n	800e2e8 <_dtoa_r+0x638>
 800e3a8:	e7d1      	b.n	800e34e <_dtoa_r+0x69e>
 800e3aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e3ac:	2a00      	cmp	r2, #0
 800e3ae:	f000 80ea 	beq.w	800e586 <_dtoa_r+0x8d6>
 800e3b2:	9a07      	ldr	r2, [sp, #28]
 800e3b4:	2a01      	cmp	r2, #1
 800e3b6:	f300 80cd 	bgt.w	800e554 <_dtoa_r+0x8a4>
 800e3ba:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e3bc:	2a00      	cmp	r2, #0
 800e3be:	f000 80c1 	beq.w	800e544 <_dtoa_r+0x894>
 800e3c2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e3c6:	9c08      	ldr	r4, [sp, #32]
 800e3c8:	9e00      	ldr	r6, [sp, #0]
 800e3ca:	9a00      	ldr	r2, [sp, #0]
 800e3cc:	441a      	add	r2, r3
 800e3ce:	9200      	str	r2, [sp, #0]
 800e3d0:	9a06      	ldr	r2, [sp, #24]
 800e3d2:	2101      	movs	r1, #1
 800e3d4:	441a      	add	r2, r3
 800e3d6:	4648      	mov	r0, r9
 800e3d8:	9206      	str	r2, [sp, #24]
 800e3da:	f000 fd7b 	bl	800eed4 <__i2b>
 800e3de:	4605      	mov	r5, r0
 800e3e0:	b166      	cbz	r6, 800e3fc <_dtoa_r+0x74c>
 800e3e2:	9b06      	ldr	r3, [sp, #24]
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	dd09      	ble.n	800e3fc <_dtoa_r+0x74c>
 800e3e8:	42b3      	cmp	r3, r6
 800e3ea:	9a00      	ldr	r2, [sp, #0]
 800e3ec:	bfa8      	it	ge
 800e3ee:	4633      	movge	r3, r6
 800e3f0:	1ad2      	subs	r2, r2, r3
 800e3f2:	9200      	str	r2, [sp, #0]
 800e3f4:	9a06      	ldr	r2, [sp, #24]
 800e3f6:	1af6      	subs	r6, r6, r3
 800e3f8:	1ad3      	subs	r3, r2, r3
 800e3fa:	9306      	str	r3, [sp, #24]
 800e3fc:	9b08      	ldr	r3, [sp, #32]
 800e3fe:	b30b      	cbz	r3, 800e444 <_dtoa_r+0x794>
 800e400:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e402:	2b00      	cmp	r3, #0
 800e404:	f000 80c6 	beq.w	800e594 <_dtoa_r+0x8e4>
 800e408:	2c00      	cmp	r4, #0
 800e40a:	f000 80c0 	beq.w	800e58e <_dtoa_r+0x8de>
 800e40e:	4629      	mov	r1, r5
 800e410:	4622      	mov	r2, r4
 800e412:	4648      	mov	r0, r9
 800e414:	f000 fe16 	bl	800f044 <__pow5mult>
 800e418:	9a02      	ldr	r2, [sp, #8]
 800e41a:	4601      	mov	r1, r0
 800e41c:	4605      	mov	r5, r0
 800e41e:	4648      	mov	r0, r9
 800e420:	f000 fd6e 	bl	800ef00 <__multiply>
 800e424:	9902      	ldr	r1, [sp, #8]
 800e426:	4680      	mov	r8, r0
 800e428:	4648      	mov	r0, r9
 800e42a:	f000 fc9f 	bl	800ed6c <_Bfree>
 800e42e:	9b08      	ldr	r3, [sp, #32]
 800e430:	1b1b      	subs	r3, r3, r4
 800e432:	9308      	str	r3, [sp, #32]
 800e434:	f000 80b1 	beq.w	800e59a <_dtoa_r+0x8ea>
 800e438:	9a08      	ldr	r2, [sp, #32]
 800e43a:	4641      	mov	r1, r8
 800e43c:	4648      	mov	r0, r9
 800e43e:	f000 fe01 	bl	800f044 <__pow5mult>
 800e442:	9002      	str	r0, [sp, #8]
 800e444:	2101      	movs	r1, #1
 800e446:	4648      	mov	r0, r9
 800e448:	f000 fd44 	bl	800eed4 <__i2b>
 800e44c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e44e:	4604      	mov	r4, r0
 800e450:	2b00      	cmp	r3, #0
 800e452:	f000 81d8 	beq.w	800e806 <_dtoa_r+0xb56>
 800e456:	461a      	mov	r2, r3
 800e458:	4601      	mov	r1, r0
 800e45a:	4648      	mov	r0, r9
 800e45c:	f000 fdf2 	bl	800f044 <__pow5mult>
 800e460:	9b07      	ldr	r3, [sp, #28]
 800e462:	2b01      	cmp	r3, #1
 800e464:	4604      	mov	r4, r0
 800e466:	f300 809f 	bgt.w	800e5a8 <_dtoa_r+0x8f8>
 800e46a:	9b04      	ldr	r3, [sp, #16]
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	f040 8097 	bne.w	800e5a0 <_dtoa_r+0x8f0>
 800e472:	9b05      	ldr	r3, [sp, #20]
 800e474:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e478:	2b00      	cmp	r3, #0
 800e47a:	f040 8093 	bne.w	800e5a4 <_dtoa_r+0x8f4>
 800e47e:	9b05      	ldr	r3, [sp, #20]
 800e480:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e484:	0d1b      	lsrs	r3, r3, #20
 800e486:	051b      	lsls	r3, r3, #20
 800e488:	b133      	cbz	r3, 800e498 <_dtoa_r+0x7e8>
 800e48a:	9b00      	ldr	r3, [sp, #0]
 800e48c:	3301      	adds	r3, #1
 800e48e:	9300      	str	r3, [sp, #0]
 800e490:	9b06      	ldr	r3, [sp, #24]
 800e492:	3301      	adds	r3, #1
 800e494:	9306      	str	r3, [sp, #24]
 800e496:	2301      	movs	r3, #1
 800e498:	9308      	str	r3, [sp, #32]
 800e49a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	f000 81b8 	beq.w	800e812 <_dtoa_r+0xb62>
 800e4a2:	6923      	ldr	r3, [r4, #16]
 800e4a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e4a8:	6918      	ldr	r0, [r3, #16]
 800e4aa:	f000 fcc7 	bl	800ee3c <__hi0bits>
 800e4ae:	f1c0 0020 	rsb	r0, r0, #32
 800e4b2:	9b06      	ldr	r3, [sp, #24]
 800e4b4:	4418      	add	r0, r3
 800e4b6:	f010 001f 	ands.w	r0, r0, #31
 800e4ba:	f000 8082 	beq.w	800e5c2 <_dtoa_r+0x912>
 800e4be:	f1c0 0320 	rsb	r3, r0, #32
 800e4c2:	2b04      	cmp	r3, #4
 800e4c4:	dd73      	ble.n	800e5ae <_dtoa_r+0x8fe>
 800e4c6:	9b00      	ldr	r3, [sp, #0]
 800e4c8:	f1c0 001c 	rsb	r0, r0, #28
 800e4cc:	4403      	add	r3, r0
 800e4ce:	9300      	str	r3, [sp, #0]
 800e4d0:	9b06      	ldr	r3, [sp, #24]
 800e4d2:	4403      	add	r3, r0
 800e4d4:	4406      	add	r6, r0
 800e4d6:	9306      	str	r3, [sp, #24]
 800e4d8:	9b00      	ldr	r3, [sp, #0]
 800e4da:	2b00      	cmp	r3, #0
 800e4dc:	dd05      	ble.n	800e4ea <_dtoa_r+0x83a>
 800e4de:	9902      	ldr	r1, [sp, #8]
 800e4e0:	461a      	mov	r2, r3
 800e4e2:	4648      	mov	r0, r9
 800e4e4:	f000 fe08 	bl	800f0f8 <__lshift>
 800e4e8:	9002      	str	r0, [sp, #8]
 800e4ea:	9b06      	ldr	r3, [sp, #24]
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	dd05      	ble.n	800e4fc <_dtoa_r+0x84c>
 800e4f0:	4621      	mov	r1, r4
 800e4f2:	461a      	mov	r2, r3
 800e4f4:	4648      	mov	r0, r9
 800e4f6:	f000 fdff 	bl	800f0f8 <__lshift>
 800e4fa:	4604      	mov	r4, r0
 800e4fc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e4fe:	2b00      	cmp	r3, #0
 800e500:	d061      	beq.n	800e5c6 <_dtoa_r+0x916>
 800e502:	9802      	ldr	r0, [sp, #8]
 800e504:	4621      	mov	r1, r4
 800e506:	f000 fe63 	bl	800f1d0 <__mcmp>
 800e50a:	2800      	cmp	r0, #0
 800e50c:	da5b      	bge.n	800e5c6 <_dtoa_r+0x916>
 800e50e:	2300      	movs	r3, #0
 800e510:	9902      	ldr	r1, [sp, #8]
 800e512:	220a      	movs	r2, #10
 800e514:	4648      	mov	r0, r9
 800e516:	f000 fc4b 	bl	800edb0 <__multadd>
 800e51a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e51c:	9002      	str	r0, [sp, #8]
 800e51e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800e522:	2b00      	cmp	r3, #0
 800e524:	f000 8177 	beq.w	800e816 <_dtoa_r+0xb66>
 800e528:	4629      	mov	r1, r5
 800e52a:	2300      	movs	r3, #0
 800e52c:	220a      	movs	r2, #10
 800e52e:	4648      	mov	r0, r9
 800e530:	f000 fc3e 	bl	800edb0 <__multadd>
 800e534:	f1bb 0f00 	cmp.w	fp, #0
 800e538:	4605      	mov	r5, r0
 800e53a:	dc6f      	bgt.n	800e61c <_dtoa_r+0x96c>
 800e53c:	9b07      	ldr	r3, [sp, #28]
 800e53e:	2b02      	cmp	r3, #2
 800e540:	dc49      	bgt.n	800e5d6 <_dtoa_r+0x926>
 800e542:	e06b      	b.n	800e61c <_dtoa_r+0x96c>
 800e544:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e546:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e54a:	e73c      	b.n	800e3c6 <_dtoa_r+0x716>
 800e54c:	3fe00000 	.word	0x3fe00000
 800e550:	40240000 	.word	0x40240000
 800e554:	9b03      	ldr	r3, [sp, #12]
 800e556:	1e5c      	subs	r4, r3, #1
 800e558:	9b08      	ldr	r3, [sp, #32]
 800e55a:	42a3      	cmp	r3, r4
 800e55c:	db09      	blt.n	800e572 <_dtoa_r+0x8c2>
 800e55e:	1b1c      	subs	r4, r3, r4
 800e560:	9b03      	ldr	r3, [sp, #12]
 800e562:	2b00      	cmp	r3, #0
 800e564:	f6bf af30 	bge.w	800e3c8 <_dtoa_r+0x718>
 800e568:	9b00      	ldr	r3, [sp, #0]
 800e56a:	9a03      	ldr	r2, [sp, #12]
 800e56c:	1a9e      	subs	r6, r3, r2
 800e56e:	2300      	movs	r3, #0
 800e570:	e72b      	b.n	800e3ca <_dtoa_r+0x71a>
 800e572:	9b08      	ldr	r3, [sp, #32]
 800e574:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e576:	9408      	str	r4, [sp, #32]
 800e578:	1ae3      	subs	r3, r4, r3
 800e57a:	441a      	add	r2, r3
 800e57c:	9e00      	ldr	r6, [sp, #0]
 800e57e:	9b03      	ldr	r3, [sp, #12]
 800e580:	920d      	str	r2, [sp, #52]	@ 0x34
 800e582:	2400      	movs	r4, #0
 800e584:	e721      	b.n	800e3ca <_dtoa_r+0x71a>
 800e586:	9c08      	ldr	r4, [sp, #32]
 800e588:	9e00      	ldr	r6, [sp, #0]
 800e58a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800e58c:	e728      	b.n	800e3e0 <_dtoa_r+0x730>
 800e58e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800e592:	e751      	b.n	800e438 <_dtoa_r+0x788>
 800e594:	9a08      	ldr	r2, [sp, #32]
 800e596:	9902      	ldr	r1, [sp, #8]
 800e598:	e750      	b.n	800e43c <_dtoa_r+0x78c>
 800e59a:	f8cd 8008 	str.w	r8, [sp, #8]
 800e59e:	e751      	b.n	800e444 <_dtoa_r+0x794>
 800e5a0:	2300      	movs	r3, #0
 800e5a2:	e779      	b.n	800e498 <_dtoa_r+0x7e8>
 800e5a4:	9b04      	ldr	r3, [sp, #16]
 800e5a6:	e777      	b.n	800e498 <_dtoa_r+0x7e8>
 800e5a8:	2300      	movs	r3, #0
 800e5aa:	9308      	str	r3, [sp, #32]
 800e5ac:	e779      	b.n	800e4a2 <_dtoa_r+0x7f2>
 800e5ae:	d093      	beq.n	800e4d8 <_dtoa_r+0x828>
 800e5b0:	9a00      	ldr	r2, [sp, #0]
 800e5b2:	331c      	adds	r3, #28
 800e5b4:	441a      	add	r2, r3
 800e5b6:	9200      	str	r2, [sp, #0]
 800e5b8:	9a06      	ldr	r2, [sp, #24]
 800e5ba:	441a      	add	r2, r3
 800e5bc:	441e      	add	r6, r3
 800e5be:	9206      	str	r2, [sp, #24]
 800e5c0:	e78a      	b.n	800e4d8 <_dtoa_r+0x828>
 800e5c2:	4603      	mov	r3, r0
 800e5c4:	e7f4      	b.n	800e5b0 <_dtoa_r+0x900>
 800e5c6:	9b03      	ldr	r3, [sp, #12]
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	46b8      	mov	r8, r7
 800e5cc:	dc20      	bgt.n	800e610 <_dtoa_r+0x960>
 800e5ce:	469b      	mov	fp, r3
 800e5d0:	9b07      	ldr	r3, [sp, #28]
 800e5d2:	2b02      	cmp	r3, #2
 800e5d4:	dd1e      	ble.n	800e614 <_dtoa_r+0x964>
 800e5d6:	f1bb 0f00 	cmp.w	fp, #0
 800e5da:	f47f adb1 	bne.w	800e140 <_dtoa_r+0x490>
 800e5de:	4621      	mov	r1, r4
 800e5e0:	465b      	mov	r3, fp
 800e5e2:	2205      	movs	r2, #5
 800e5e4:	4648      	mov	r0, r9
 800e5e6:	f000 fbe3 	bl	800edb0 <__multadd>
 800e5ea:	4601      	mov	r1, r0
 800e5ec:	4604      	mov	r4, r0
 800e5ee:	9802      	ldr	r0, [sp, #8]
 800e5f0:	f000 fdee 	bl	800f1d0 <__mcmp>
 800e5f4:	2800      	cmp	r0, #0
 800e5f6:	f77f ada3 	ble.w	800e140 <_dtoa_r+0x490>
 800e5fa:	4656      	mov	r6, sl
 800e5fc:	2331      	movs	r3, #49	@ 0x31
 800e5fe:	f806 3b01 	strb.w	r3, [r6], #1
 800e602:	f108 0801 	add.w	r8, r8, #1
 800e606:	e59f      	b.n	800e148 <_dtoa_r+0x498>
 800e608:	9c03      	ldr	r4, [sp, #12]
 800e60a:	46b8      	mov	r8, r7
 800e60c:	4625      	mov	r5, r4
 800e60e:	e7f4      	b.n	800e5fa <_dtoa_r+0x94a>
 800e610:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800e614:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e616:	2b00      	cmp	r3, #0
 800e618:	f000 8101 	beq.w	800e81e <_dtoa_r+0xb6e>
 800e61c:	2e00      	cmp	r6, #0
 800e61e:	dd05      	ble.n	800e62c <_dtoa_r+0x97c>
 800e620:	4629      	mov	r1, r5
 800e622:	4632      	mov	r2, r6
 800e624:	4648      	mov	r0, r9
 800e626:	f000 fd67 	bl	800f0f8 <__lshift>
 800e62a:	4605      	mov	r5, r0
 800e62c:	9b08      	ldr	r3, [sp, #32]
 800e62e:	2b00      	cmp	r3, #0
 800e630:	d05c      	beq.n	800e6ec <_dtoa_r+0xa3c>
 800e632:	6869      	ldr	r1, [r5, #4]
 800e634:	4648      	mov	r0, r9
 800e636:	f000 fb59 	bl	800ecec <_Balloc>
 800e63a:	4606      	mov	r6, r0
 800e63c:	b928      	cbnz	r0, 800e64a <_dtoa_r+0x99a>
 800e63e:	4b82      	ldr	r3, [pc, #520]	@ (800e848 <_dtoa_r+0xb98>)
 800e640:	4602      	mov	r2, r0
 800e642:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e646:	f7ff bb4a 	b.w	800dcde <_dtoa_r+0x2e>
 800e64a:	692a      	ldr	r2, [r5, #16]
 800e64c:	3202      	adds	r2, #2
 800e64e:	0092      	lsls	r2, r2, #2
 800e650:	f105 010c 	add.w	r1, r5, #12
 800e654:	300c      	adds	r0, #12
 800e656:	f000 ff95 	bl	800f584 <memcpy>
 800e65a:	2201      	movs	r2, #1
 800e65c:	4631      	mov	r1, r6
 800e65e:	4648      	mov	r0, r9
 800e660:	f000 fd4a 	bl	800f0f8 <__lshift>
 800e664:	f10a 0301 	add.w	r3, sl, #1
 800e668:	9300      	str	r3, [sp, #0]
 800e66a:	eb0a 030b 	add.w	r3, sl, fp
 800e66e:	9308      	str	r3, [sp, #32]
 800e670:	9b04      	ldr	r3, [sp, #16]
 800e672:	f003 0301 	and.w	r3, r3, #1
 800e676:	462f      	mov	r7, r5
 800e678:	9306      	str	r3, [sp, #24]
 800e67a:	4605      	mov	r5, r0
 800e67c:	9b00      	ldr	r3, [sp, #0]
 800e67e:	9802      	ldr	r0, [sp, #8]
 800e680:	4621      	mov	r1, r4
 800e682:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800e686:	f7ff fa89 	bl	800db9c <quorem>
 800e68a:	4603      	mov	r3, r0
 800e68c:	3330      	adds	r3, #48	@ 0x30
 800e68e:	9003      	str	r0, [sp, #12]
 800e690:	4639      	mov	r1, r7
 800e692:	9802      	ldr	r0, [sp, #8]
 800e694:	9309      	str	r3, [sp, #36]	@ 0x24
 800e696:	f000 fd9b 	bl	800f1d0 <__mcmp>
 800e69a:	462a      	mov	r2, r5
 800e69c:	9004      	str	r0, [sp, #16]
 800e69e:	4621      	mov	r1, r4
 800e6a0:	4648      	mov	r0, r9
 800e6a2:	f000 fdb1 	bl	800f208 <__mdiff>
 800e6a6:	68c2      	ldr	r2, [r0, #12]
 800e6a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e6aa:	4606      	mov	r6, r0
 800e6ac:	bb02      	cbnz	r2, 800e6f0 <_dtoa_r+0xa40>
 800e6ae:	4601      	mov	r1, r0
 800e6b0:	9802      	ldr	r0, [sp, #8]
 800e6b2:	f000 fd8d 	bl	800f1d0 <__mcmp>
 800e6b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e6b8:	4602      	mov	r2, r0
 800e6ba:	4631      	mov	r1, r6
 800e6bc:	4648      	mov	r0, r9
 800e6be:	920c      	str	r2, [sp, #48]	@ 0x30
 800e6c0:	9309      	str	r3, [sp, #36]	@ 0x24
 800e6c2:	f000 fb53 	bl	800ed6c <_Bfree>
 800e6c6:	9b07      	ldr	r3, [sp, #28]
 800e6c8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e6ca:	9e00      	ldr	r6, [sp, #0]
 800e6cc:	ea42 0103 	orr.w	r1, r2, r3
 800e6d0:	9b06      	ldr	r3, [sp, #24]
 800e6d2:	4319      	orrs	r1, r3
 800e6d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e6d6:	d10d      	bne.n	800e6f4 <_dtoa_r+0xa44>
 800e6d8:	2b39      	cmp	r3, #57	@ 0x39
 800e6da:	d027      	beq.n	800e72c <_dtoa_r+0xa7c>
 800e6dc:	9a04      	ldr	r2, [sp, #16]
 800e6de:	2a00      	cmp	r2, #0
 800e6e0:	dd01      	ble.n	800e6e6 <_dtoa_r+0xa36>
 800e6e2:	9b03      	ldr	r3, [sp, #12]
 800e6e4:	3331      	adds	r3, #49	@ 0x31
 800e6e6:	f88b 3000 	strb.w	r3, [fp]
 800e6ea:	e52e      	b.n	800e14a <_dtoa_r+0x49a>
 800e6ec:	4628      	mov	r0, r5
 800e6ee:	e7b9      	b.n	800e664 <_dtoa_r+0x9b4>
 800e6f0:	2201      	movs	r2, #1
 800e6f2:	e7e2      	b.n	800e6ba <_dtoa_r+0xa0a>
 800e6f4:	9904      	ldr	r1, [sp, #16]
 800e6f6:	2900      	cmp	r1, #0
 800e6f8:	db04      	blt.n	800e704 <_dtoa_r+0xa54>
 800e6fa:	9807      	ldr	r0, [sp, #28]
 800e6fc:	4301      	orrs	r1, r0
 800e6fe:	9806      	ldr	r0, [sp, #24]
 800e700:	4301      	orrs	r1, r0
 800e702:	d120      	bne.n	800e746 <_dtoa_r+0xa96>
 800e704:	2a00      	cmp	r2, #0
 800e706:	ddee      	ble.n	800e6e6 <_dtoa_r+0xa36>
 800e708:	9902      	ldr	r1, [sp, #8]
 800e70a:	9300      	str	r3, [sp, #0]
 800e70c:	2201      	movs	r2, #1
 800e70e:	4648      	mov	r0, r9
 800e710:	f000 fcf2 	bl	800f0f8 <__lshift>
 800e714:	4621      	mov	r1, r4
 800e716:	9002      	str	r0, [sp, #8]
 800e718:	f000 fd5a 	bl	800f1d0 <__mcmp>
 800e71c:	2800      	cmp	r0, #0
 800e71e:	9b00      	ldr	r3, [sp, #0]
 800e720:	dc02      	bgt.n	800e728 <_dtoa_r+0xa78>
 800e722:	d1e0      	bne.n	800e6e6 <_dtoa_r+0xa36>
 800e724:	07da      	lsls	r2, r3, #31
 800e726:	d5de      	bpl.n	800e6e6 <_dtoa_r+0xa36>
 800e728:	2b39      	cmp	r3, #57	@ 0x39
 800e72a:	d1da      	bne.n	800e6e2 <_dtoa_r+0xa32>
 800e72c:	2339      	movs	r3, #57	@ 0x39
 800e72e:	f88b 3000 	strb.w	r3, [fp]
 800e732:	4633      	mov	r3, r6
 800e734:	461e      	mov	r6, r3
 800e736:	3b01      	subs	r3, #1
 800e738:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e73c:	2a39      	cmp	r2, #57	@ 0x39
 800e73e:	d04e      	beq.n	800e7de <_dtoa_r+0xb2e>
 800e740:	3201      	adds	r2, #1
 800e742:	701a      	strb	r2, [r3, #0]
 800e744:	e501      	b.n	800e14a <_dtoa_r+0x49a>
 800e746:	2a00      	cmp	r2, #0
 800e748:	dd03      	ble.n	800e752 <_dtoa_r+0xaa2>
 800e74a:	2b39      	cmp	r3, #57	@ 0x39
 800e74c:	d0ee      	beq.n	800e72c <_dtoa_r+0xa7c>
 800e74e:	3301      	adds	r3, #1
 800e750:	e7c9      	b.n	800e6e6 <_dtoa_r+0xa36>
 800e752:	9a00      	ldr	r2, [sp, #0]
 800e754:	9908      	ldr	r1, [sp, #32]
 800e756:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e75a:	428a      	cmp	r2, r1
 800e75c:	d028      	beq.n	800e7b0 <_dtoa_r+0xb00>
 800e75e:	9902      	ldr	r1, [sp, #8]
 800e760:	2300      	movs	r3, #0
 800e762:	220a      	movs	r2, #10
 800e764:	4648      	mov	r0, r9
 800e766:	f000 fb23 	bl	800edb0 <__multadd>
 800e76a:	42af      	cmp	r7, r5
 800e76c:	9002      	str	r0, [sp, #8]
 800e76e:	f04f 0300 	mov.w	r3, #0
 800e772:	f04f 020a 	mov.w	r2, #10
 800e776:	4639      	mov	r1, r7
 800e778:	4648      	mov	r0, r9
 800e77a:	d107      	bne.n	800e78c <_dtoa_r+0xadc>
 800e77c:	f000 fb18 	bl	800edb0 <__multadd>
 800e780:	4607      	mov	r7, r0
 800e782:	4605      	mov	r5, r0
 800e784:	9b00      	ldr	r3, [sp, #0]
 800e786:	3301      	adds	r3, #1
 800e788:	9300      	str	r3, [sp, #0]
 800e78a:	e777      	b.n	800e67c <_dtoa_r+0x9cc>
 800e78c:	f000 fb10 	bl	800edb0 <__multadd>
 800e790:	4629      	mov	r1, r5
 800e792:	4607      	mov	r7, r0
 800e794:	2300      	movs	r3, #0
 800e796:	220a      	movs	r2, #10
 800e798:	4648      	mov	r0, r9
 800e79a:	f000 fb09 	bl	800edb0 <__multadd>
 800e79e:	4605      	mov	r5, r0
 800e7a0:	e7f0      	b.n	800e784 <_dtoa_r+0xad4>
 800e7a2:	f1bb 0f00 	cmp.w	fp, #0
 800e7a6:	bfcc      	ite	gt
 800e7a8:	465e      	movgt	r6, fp
 800e7aa:	2601      	movle	r6, #1
 800e7ac:	4456      	add	r6, sl
 800e7ae:	2700      	movs	r7, #0
 800e7b0:	9902      	ldr	r1, [sp, #8]
 800e7b2:	9300      	str	r3, [sp, #0]
 800e7b4:	2201      	movs	r2, #1
 800e7b6:	4648      	mov	r0, r9
 800e7b8:	f000 fc9e 	bl	800f0f8 <__lshift>
 800e7bc:	4621      	mov	r1, r4
 800e7be:	9002      	str	r0, [sp, #8]
 800e7c0:	f000 fd06 	bl	800f1d0 <__mcmp>
 800e7c4:	2800      	cmp	r0, #0
 800e7c6:	dcb4      	bgt.n	800e732 <_dtoa_r+0xa82>
 800e7c8:	d102      	bne.n	800e7d0 <_dtoa_r+0xb20>
 800e7ca:	9b00      	ldr	r3, [sp, #0]
 800e7cc:	07db      	lsls	r3, r3, #31
 800e7ce:	d4b0      	bmi.n	800e732 <_dtoa_r+0xa82>
 800e7d0:	4633      	mov	r3, r6
 800e7d2:	461e      	mov	r6, r3
 800e7d4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e7d8:	2a30      	cmp	r2, #48	@ 0x30
 800e7da:	d0fa      	beq.n	800e7d2 <_dtoa_r+0xb22>
 800e7dc:	e4b5      	b.n	800e14a <_dtoa_r+0x49a>
 800e7de:	459a      	cmp	sl, r3
 800e7e0:	d1a8      	bne.n	800e734 <_dtoa_r+0xa84>
 800e7e2:	2331      	movs	r3, #49	@ 0x31
 800e7e4:	f108 0801 	add.w	r8, r8, #1
 800e7e8:	f88a 3000 	strb.w	r3, [sl]
 800e7ec:	e4ad      	b.n	800e14a <_dtoa_r+0x49a>
 800e7ee:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e7f0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800e84c <_dtoa_r+0xb9c>
 800e7f4:	b11b      	cbz	r3, 800e7fe <_dtoa_r+0xb4e>
 800e7f6:	f10a 0308 	add.w	r3, sl, #8
 800e7fa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e7fc:	6013      	str	r3, [r2, #0]
 800e7fe:	4650      	mov	r0, sl
 800e800:	b017      	add	sp, #92	@ 0x5c
 800e802:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e806:	9b07      	ldr	r3, [sp, #28]
 800e808:	2b01      	cmp	r3, #1
 800e80a:	f77f ae2e 	ble.w	800e46a <_dtoa_r+0x7ba>
 800e80e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e810:	9308      	str	r3, [sp, #32]
 800e812:	2001      	movs	r0, #1
 800e814:	e64d      	b.n	800e4b2 <_dtoa_r+0x802>
 800e816:	f1bb 0f00 	cmp.w	fp, #0
 800e81a:	f77f aed9 	ble.w	800e5d0 <_dtoa_r+0x920>
 800e81e:	4656      	mov	r6, sl
 800e820:	9802      	ldr	r0, [sp, #8]
 800e822:	4621      	mov	r1, r4
 800e824:	f7ff f9ba 	bl	800db9c <quorem>
 800e828:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800e82c:	f806 3b01 	strb.w	r3, [r6], #1
 800e830:	eba6 020a 	sub.w	r2, r6, sl
 800e834:	4593      	cmp	fp, r2
 800e836:	ddb4      	ble.n	800e7a2 <_dtoa_r+0xaf2>
 800e838:	9902      	ldr	r1, [sp, #8]
 800e83a:	2300      	movs	r3, #0
 800e83c:	220a      	movs	r2, #10
 800e83e:	4648      	mov	r0, r9
 800e840:	f000 fab6 	bl	800edb0 <__multadd>
 800e844:	9002      	str	r0, [sp, #8]
 800e846:	e7eb      	b.n	800e820 <_dtoa_r+0xb70>
 800e848:	0800fcec 	.word	0x0800fcec
 800e84c:	0800fc70 	.word	0x0800fc70

0800e850 <_free_r>:
 800e850:	b538      	push	{r3, r4, r5, lr}
 800e852:	4605      	mov	r5, r0
 800e854:	2900      	cmp	r1, #0
 800e856:	d041      	beq.n	800e8dc <_free_r+0x8c>
 800e858:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e85c:	1f0c      	subs	r4, r1, #4
 800e85e:	2b00      	cmp	r3, #0
 800e860:	bfb8      	it	lt
 800e862:	18e4      	addlt	r4, r4, r3
 800e864:	f7fe fffe 	bl	800d864 <__malloc_lock>
 800e868:	4a1d      	ldr	r2, [pc, #116]	@ (800e8e0 <_free_r+0x90>)
 800e86a:	6813      	ldr	r3, [r2, #0]
 800e86c:	b933      	cbnz	r3, 800e87c <_free_r+0x2c>
 800e86e:	6063      	str	r3, [r4, #4]
 800e870:	6014      	str	r4, [r2, #0]
 800e872:	4628      	mov	r0, r5
 800e874:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e878:	f7fe bffa 	b.w	800d870 <__malloc_unlock>
 800e87c:	42a3      	cmp	r3, r4
 800e87e:	d908      	bls.n	800e892 <_free_r+0x42>
 800e880:	6820      	ldr	r0, [r4, #0]
 800e882:	1821      	adds	r1, r4, r0
 800e884:	428b      	cmp	r3, r1
 800e886:	bf01      	itttt	eq
 800e888:	6819      	ldreq	r1, [r3, #0]
 800e88a:	685b      	ldreq	r3, [r3, #4]
 800e88c:	1809      	addeq	r1, r1, r0
 800e88e:	6021      	streq	r1, [r4, #0]
 800e890:	e7ed      	b.n	800e86e <_free_r+0x1e>
 800e892:	461a      	mov	r2, r3
 800e894:	685b      	ldr	r3, [r3, #4]
 800e896:	b10b      	cbz	r3, 800e89c <_free_r+0x4c>
 800e898:	42a3      	cmp	r3, r4
 800e89a:	d9fa      	bls.n	800e892 <_free_r+0x42>
 800e89c:	6811      	ldr	r1, [r2, #0]
 800e89e:	1850      	adds	r0, r2, r1
 800e8a0:	42a0      	cmp	r0, r4
 800e8a2:	d10b      	bne.n	800e8bc <_free_r+0x6c>
 800e8a4:	6820      	ldr	r0, [r4, #0]
 800e8a6:	4401      	add	r1, r0
 800e8a8:	1850      	adds	r0, r2, r1
 800e8aa:	4283      	cmp	r3, r0
 800e8ac:	6011      	str	r1, [r2, #0]
 800e8ae:	d1e0      	bne.n	800e872 <_free_r+0x22>
 800e8b0:	6818      	ldr	r0, [r3, #0]
 800e8b2:	685b      	ldr	r3, [r3, #4]
 800e8b4:	6053      	str	r3, [r2, #4]
 800e8b6:	4408      	add	r0, r1
 800e8b8:	6010      	str	r0, [r2, #0]
 800e8ba:	e7da      	b.n	800e872 <_free_r+0x22>
 800e8bc:	d902      	bls.n	800e8c4 <_free_r+0x74>
 800e8be:	230c      	movs	r3, #12
 800e8c0:	602b      	str	r3, [r5, #0]
 800e8c2:	e7d6      	b.n	800e872 <_free_r+0x22>
 800e8c4:	6820      	ldr	r0, [r4, #0]
 800e8c6:	1821      	adds	r1, r4, r0
 800e8c8:	428b      	cmp	r3, r1
 800e8ca:	bf04      	itt	eq
 800e8cc:	6819      	ldreq	r1, [r3, #0]
 800e8ce:	685b      	ldreq	r3, [r3, #4]
 800e8d0:	6063      	str	r3, [r4, #4]
 800e8d2:	bf04      	itt	eq
 800e8d4:	1809      	addeq	r1, r1, r0
 800e8d6:	6021      	streq	r1, [r4, #0]
 800e8d8:	6054      	str	r4, [r2, #4]
 800e8da:	e7ca      	b.n	800e872 <_free_r+0x22>
 800e8dc:	bd38      	pop	{r3, r4, r5, pc}
 800e8de:	bf00      	nop
 800e8e0:	20000bc8 	.word	0x20000bc8

0800e8e4 <__ssputs_r>:
 800e8e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e8e8:	688e      	ldr	r6, [r1, #8]
 800e8ea:	461f      	mov	r7, r3
 800e8ec:	42be      	cmp	r6, r7
 800e8ee:	680b      	ldr	r3, [r1, #0]
 800e8f0:	4682      	mov	sl, r0
 800e8f2:	460c      	mov	r4, r1
 800e8f4:	4690      	mov	r8, r2
 800e8f6:	d82d      	bhi.n	800e954 <__ssputs_r+0x70>
 800e8f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e8fc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e900:	d026      	beq.n	800e950 <__ssputs_r+0x6c>
 800e902:	6965      	ldr	r5, [r4, #20]
 800e904:	6909      	ldr	r1, [r1, #16]
 800e906:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e90a:	eba3 0901 	sub.w	r9, r3, r1
 800e90e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e912:	1c7b      	adds	r3, r7, #1
 800e914:	444b      	add	r3, r9
 800e916:	106d      	asrs	r5, r5, #1
 800e918:	429d      	cmp	r5, r3
 800e91a:	bf38      	it	cc
 800e91c:	461d      	movcc	r5, r3
 800e91e:	0553      	lsls	r3, r2, #21
 800e920:	d527      	bpl.n	800e972 <__ssputs_r+0x8e>
 800e922:	4629      	mov	r1, r5
 800e924:	f7fe fd5c 	bl	800d3e0 <_malloc_r>
 800e928:	4606      	mov	r6, r0
 800e92a:	b360      	cbz	r0, 800e986 <__ssputs_r+0xa2>
 800e92c:	6921      	ldr	r1, [r4, #16]
 800e92e:	464a      	mov	r2, r9
 800e930:	f000 fe28 	bl	800f584 <memcpy>
 800e934:	89a3      	ldrh	r3, [r4, #12]
 800e936:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e93a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e93e:	81a3      	strh	r3, [r4, #12]
 800e940:	6126      	str	r6, [r4, #16]
 800e942:	6165      	str	r5, [r4, #20]
 800e944:	444e      	add	r6, r9
 800e946:	eba5 0509 	sub.w	r5, r5, r9
 800e94a:	6026      	str	r6, [r4, #0]
 800e94c:	60a5      	str	r5, [r4, #8]
 800e94e:	463e      	mov	r6, r7
 800e950:	42be      	cmp	r6, r7
 800e952:	d900      	bls.n	800e956 <__ssputs_r+0x72>
 800e954:	463e      	mov	r6, r7
 800e956:	6820      	ldr	r0, [r4, #0]
 800e958:	4632      	mov	r2, r6
 800e95a:	4641      	mov	r1, r8
 800e95c:	f000 fdb1 	bl	800f4c2 <memmove>
 800e960:	68a3      	ldr	r3, [r4, #8]
 800e962:	1b9b      	subs	r3, r3, r6
 800e964:	60a3      	str	r3, [r4, #8]
 800e966:	6823      	ldr	r3, [r4, #0]
 800e968:	4433      	add	r3, r6
 800e96a:	6023      	str	r3, [r4, #0]
 800e96c:	2000      	movs	r0, #0
 800e96e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e972:	462a      	mov	r2, r5
 800e974:	f000 fd77 	bl	800f466 <_realloc_r>
 800e978:	4606      	mov	r6, r0
 800e97a:	2800      	cmp	r0, #0
 800e97c:	d1e0      	bne.n	800e940 <__ssputs_r+0x5c>
 800e97e:	6921      	ldr	r1, [r4, #16]
 800e980:	4650      	mov	r0, sl
 800e982:	f7ff ff65 	bl	800e850 <_free_r>
 800e986:	230c      	movs	r3, #12
 800e988:	f8ca 3000 	str.w	r3, [sl]
 800e98c:	89a3      	ldrh	r3, [r4, #12]
 800e98e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e992:	81a3      	strh	r3, [r4, #12]
 800e994:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e998:	e7e9      	b.n	800e96e <__ssputs_r+0x8a>
	...

0800e99c <_svfiprintf_r>:
 800e99c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9a0:	4698      	mov	r8, r3
 800e9a2:	898b      	ldrh	r3, [r1, #12]
 800e9a4:	061b      	lsls	r3, r3, #24
 800e9a6:	b09d      	sub	sp, #116	@ 0x74
 800e9a8:	4607      	mov	r7, r0
 800e9aa:	460d      	mov	r5, r1
 800e9ac:	4614      	mov	r4, r2
 800e9ae:	d510      	bpl.n	800e9d2 <_svfiprintf_r+0x36>
 800e9b0:	690b      	ldr	r3, [r1, #16]
 800e9b2:	b973      	cbnz	r3, 800e9d2 <_svfiprintf_r+0x36>
 800e9b4:	2140      	movs	r1, #64	@ 0x40
 800e9b6:	f7fe fd13 	bl	800d3e0 <_malloc_r>
 800e9ba:	6028      	str	r0, [r5, #0]
 800e9bc:	6128      	str	r0, [r5, #16]
 800e9be:	b930      	cbnz	r0, 800e9ce <_svfiprintf_r+0x32>
 800e9c0:	230c      	movs	r3, #12
 800e9c2:	603b      	str	r3, [r7, #0]
 800e9c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e9c8:	b01d      	add	sp, #116	@ 0x74
 800e9ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9ce:	2340      	movs	r3, #64	@ 0x40
 800e9d0:	616b      	str	r3, [r5, #20]
 800e9d2:	2300      	movs	r3, #0
 800e9d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800e9d6:	2320      	movs	r3, #32
 800e9d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e9dc:	f8cd 800c 	str.w	r8, [sp, #12]
 800e9e0:	2330      	movs	r3, #48	@ 0x30
 800e9e2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800eb80 <_svfiprintf_r+0x1e4>
 800e9e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e9ea:	f04f 0901 	mov.w	r9, #1
 800e9ee:	4623      	mov	r3, r4
 800e9f0:	469a      	mov	sl, r3
 800e9f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e9f6:	b10a      	cbz	r2, 800e9fc <_svfiprintf_r+0x60>
 800e9f8:	2a25      	cmp	r2, #37	@ 0x25
 800e9fa:	d1f9      	bne.n	800e9f0 <_svfiprintf_r+0x54>
 800e9fc:	ebba 0b04 	subs.w	fp, sl, r4
 800ea00:	d00b      	beq.n	800ea1a <_svfiprintf_r+0x7e>
 800ea02:	465b      	mov	r3, fp
 800ea04:	4622      	mov	r2, r4
 800ea06:	4629      	mov	r1, r5
 800ea08:	4638      	mov	r0, r7
 800ea0a:	f7ff ff6b 	bl	800e8e4 <__ssputs_r>
 800ea0e:	3001      	adds	r0, #1
 800ea10:	f000 80a7 	beq.w	800eb62 <_svfiprintf_r+0x1c6>
 800ea14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ea16:	445a      	add	r2, fp
 800ea18:	9209      	str	r2, [sp, #36]	@ 0x24
 800ea1a:	f89a 3000 	ldrb.w	r3, [sl]
 800ea1e:	2b00      	cmp	r3, #0
 800ea20:	f000 809f 	beq.w	800eb62 <_svfiprintf_r+0x1c6>
 800ea24:	2300      	movs	r3, #0
 800ea26:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ea2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ea2e:	f10a 0a01 	add.w	sl, sl, #1
 800ea32:	9304      	str	r3, [sp, #16]
 800ea34:	9307      	str	r3, [sp, #28]
 800ea36:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ea3a:	931a      	str	r3, [sp, #104]	@ 0x68
 800ea3c:	4654      	mov	r4, sl
 800ea3e:	2205      	movs	r2, #5
 800ea40:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ea44:	484e      	ldr	r0, [pc, #312]	@ (800eb80 <_svfiprintf_r+0x1e4>)
 800ea46:	f7f1 fbc3 	bl	80001d0 <memchr>
 800ea4a:	9a04      	ldr	r2, [sp, #16]
 800ea4c:	b9d8      	cbnz	r0, 800ea86 <_svfiprintf_r+0xea>
 800ea4e:	06d0      	lsls	r0, r2, #27
 800ea50:	bf44      	itt	mi
 800ea52:	2320      	movmi	r3, #32
 800ea54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ea58:	0711      	lsls	r1, r2, #28
 800ea5a:	bf44      	itt	mi
 800ea5c:	232b      	movmi	r3, #43	@ 0x2b
 800ea5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ea62:	f89a 3000 	ldrb.w	r3, [sl]
 800ea66:	2b2a      	cmp	r3, #42	@ 0x2a
 800ea68:	d015      	beq.n	800ea96 <_svfiprintf_r+0xfa>
 800ea6a:	9a07      	ldr	r2, [sp, #28]
 800ea6c:	4654      	mov	r4, sl
 800ea6e:	2000      	movs	r0, #0
 800ea70:	f04f 0c0a 	mov.w	ip, #10
 800ea74:	4621      	mov	r1, r4
 800ea76:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ea7a:	3b30      	subs	r3, #48	@ 0x30
 800ea7c:	2b09      	cmp	r3, #9
 800ea7e:	d94b      	bls.n	800eb18 <_svfiprintf_r+0x17c>
 800ea80:	b1b0      	cbz	r0, 800eab0 <_svfiprintf_r+0x114>
 800ea82:	9207      	str	r2, [sp, #28]
 800ea84:	e014      	b.n	800eab0 <_svfiprintf_r+0x114>
 800ea86:	eba0 0308 	sub.w	r3, r0, r8
 800ea8a:	fa09 f303 	lsl.w	r3, r9, r3
 800ea8e:	4313      	orrs	r3, r2
 800ea90:	9304      	str	r3, [sp, #16]
 800ea92:	46a2      	mov	sl, r4
 800ea94:	e7d2      	b.n	800ea3c <_svfiprintf_r+0xa0>
 800ea96:	9b03      	ldr	r3, [sp, #12]
 800ea98:	1d19      	adds	r1, r3, #4
 800ea9a:	681b      	ldr	r3, [r3, #0]
 800ea9c:	9103      	str	r1, [sp, #12]
 800ea9e:	2b00      	cmp	r3, #0
 800eaa0:	bfbb      	ittet	lt
 800eaa2:	425b      	neglt	r3, r3
 800eaa4:	f042 0202 	orrlt.w	r2, r2, #2
 800eaa8:	9307      	strge	r3, [sp, #28]
 800eaaa:	9307      	strlt	r3, [sp, #28]
 800eaac:	bfb8      	it	lt
 800eaae:	9204      	strlt	r2, [sp, #16]
 800eab0:	7823      	ldrb	r3, [r4, #0]
 800eab2:	2b2e      	cmp	r3, #46	@ 0x2e
 800eab4:	d10a      	bne.n	800eacc <_svfiprintf_r+0x130>
 800eab6:	7863      	ldrb	r3, [r4, #1]
 800eab8:	2b2a      	cmp	r3, #42	@ 0x2a
 800eaba:	d132      	bne.n	800eb22 <_svfiprintf_r+0x186>
 800eabc:	9b03      	ldr	r3, [sp, #12]
 800eabe:	1d1a      	adds	r2, r3, #4
 800eac0:	681b      	ldr	r3, [r3, #0]
 800eac2:	9203      	str	r2, [sp, #12]
 800eac4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800eac8:	3402      	adds	r4, #2
 800eaca:	9305      	str	r3, [sp, #20]
 800eacc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800eb90 <_svfiprintf_r+0x1f4>
 800ead0:	7821      	ldrb	r1, [r4, #0]
 800ead2:	2203      	movs	r2, #3
 800ead4:	4650      	mov	r0, sl
 800ead6:	f7f1 fb7b 	bl	80001d0 <memchr>
 800eada:	b138      	cbz	r0, 800eaec <_svfiprintf_r+0x150>
 800eadc:	9b04      	ldr	r3, [sp, #16]
 800eade:	eba0 000a 	sub.w	r0, r0, sl
 800eae2:	2240      	movs	r2, #64	@ 0x40
 800eae4:	4082      	lsls	r2, r0
 800eae6:	4313      	orrs	r3, r2
 800eae8:	3401      	adds	r4, #1
 800eaea:	9304      	str	r3, [sp, #16]
 800eaec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eaf0:	4824      	ldr	r0, [pc, #144]	@ (800eb84 <_svfiprintf_r+0x1e8>)
 800eaf2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800eaf6:	2206      	movs	r2, #6
 800eaf8:	f7f1 fb6a 	bl	80001d0 <memchr>
 800eafc:	2800      	cmp	r0, #0
 800eafe:	d036      	beq.n	800eb6e <_svfiprintf_r+0x1d2>
 800eb00:	4b21      	ldr	r3, [pc, #132]	@ (800eb88 <_svfiprintf_r+0x1ec>)
 800eb02:	bb1b      	cbnz	r3, 800eb4c <_svfiprintf_r+0x1b0>
 800eb04:	9b03      	ldr	r3, [sp, #12]
 800eb06:	3307      	adds	r3, #7
 800eb08:	f023 0307 	bic.w	r3, r3, #7
 800eb0c:	3308      	adds	r3, #8
 800eb0e:	9303      	str	r3, [sp, #12]
 800eb10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eb12:	4433      	add	r3, r6
 800eb14:	9309      	str	r3, [sp, #36]	@ 0x24
 800eb16:	e76a      	b.n	800e9ee <_svfiprintf_r+0x52>
 800eb18:	fb0c 3202 	mla	r2, ip, r2, r3
 800eb1c:	460c      	mov	r4, r1
 800eb1e:	2001      	movs	r0, #1
 800eb20:	e7a8      	b.n	800ea74 <_svfiprintf_r+0xd8>
 800eb22:	2300      	movs	r3, #0
 800eb24:	3401      	adds	r4, #1
 800eb26:	9305      	str	r3, [sp, #20]
 800eb28:	4619      	mov	r1, r3
 800eb2a:	f04f 0c0a 	mov.w	ip, #10
 800eb2e:	4620      	mov	r0, r4
 800eb30:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eb34:	3a30      	subs	r2, #48	@ 0x30
 800eb36:	2a09      	cmp	r2, #9
 800eb38:	d903      	bls.n	800eb42 <_svfiprintf_r+0x1a6>
 800eb3a:	2b00      	cmp	r3, #0
 800eb3c:	d0c6      	beq.n	800eacc <_svfiprintf_r+0x130>
 800eb3e:	9105      	str	r1, [sp, #20]
 800eb40:	e7c4      	b.n	800eacc <_svfiprintf_r+0x130>
 800eb42:	fb0c 2101 	mla	r1, ip, r1, r2
 800eb46:	4604      	mov	r4, r0
 800eb48:	2301      	movs	r3, #1
 800eb4a:	e7f0      	b.n	800eb2e <_svfiprintf_r+0x192>
 800eb4c:	ab03      	add	r3, sp, #12
 800eb4e:	9300      	str	r3, [sp, #0]
 800eb50:	462a      	mov	r2, r5
 800eb52:	4b0e      	ldr	r3, [pc, #56]	@ (800eb8c <_svfiprintf_r+0x1f0>)
 800eb54:	a904      	add	r1, sp, #16
 800eb56:	4638      	mov	r0, r7
 800eb58:	f7fe f9e6 	bl	800cf28 <_printf_float>
 800eb5c:	1c42      	adds	r2, r0, #1
 800eb5e:	4606      	mov	r6, r0
 800eb60:	d1d6      	bne.n	800eb10 <_svfiprintf_r+0x174>
 800eb62:	89ab      	ldrh	r3, [r5, #12]
 800eb64:	065b      	lsls	r3, r3, #25
 800eb66:	f53f af2d 	bmi.w	800e9c4 <_svfiprintf_r+0x28>
 800eb6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800eb6c:	e72c      	b.n	800e9c8 <_svfiprintf_r+0x2c>
 800eb6e:	ab03      	add	r3, sp, #12
 800eb70:	9300      	str	r3, [sp, #0]
 800eb72:	462a      	mov	r2, r5
 800eb74:	4b05      	ldr	r3, [pc, #20]	@ (800eb8c <_svfiprintf_r+0x1f0>)
 800eb76:	a904      	add	r1, sp, #16
 800eb78:	4638      	mov	r0, r7
 800eb7a:	f7fe fd1f 	bl	800d5bc <_printf_i>
 800eb7e:	e7ed      	b.n	800eb5c <_svfiprintf_r+0x1c0>
 800eb80:	0800fcfd 	.word	0x0800fcfd
 800eb84:	0800fd07 	.word	0x0800fd07
 800eb88:	0800cf29 	.word	0x0800cf29
 800eb8c:	0800e8e5 	.word	0x0800e8e5
 800eb90:	0800fd03 	.word	0x0800fd03

0800eb94 <__sflush_r>:
 800eb94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800eb98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb9c:	0716      	lsls	r6, r2, #28
 800eb9e:	4605      	mov	r5, r0
 800eba0:	460c      	mov	r4, r1
 800eba2:	d454      	bmi.n	800ec4e <__sflush_r+0xba>
 800eba4:	684b      	ldr	r3, [r1, #4]
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	dc02      	bgt.n	800ebb0 <__sflush_r+0x1c>
 800ebaa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ebac:	2b00      	cmp	r3, #0
 800ebae:	dd48      	ble.n	800ec42 <__sflush_r+0xae>
 800ebb0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ebb2:	2e00      	cmp	r6, #0
 800ebb4:	d045      	beq.n	800ec42 <__sflush_r+0xae>
 800ebb6:	2300      	movs	r3, #0
 800ebb8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ebbc:	682f      	ldr	r7, [r5, #0]
 800ebbe:	6a21      	ldr	r1, [r4, #32]
 800ebc0:	602b      	str	r3, [r5, #0]
 800ebc2:	d030      	beq.n	800ec26 <__sflush_r+0x92>
 800ebc4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ebc6:	89a3      	ldrh	r3, [r4, #12]
 800ebc8:	0759      	lsls	r1, r3, #29
 800ebca:	d505      	bpl.n	800ebd8 <__sflush_r+0x44>
 800ebcc:	6863      	ldr	r3, [r4, #4]
 800ebce:	1ad2      	subs	r2, r2, r3
 800ebd0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ebd2:	b10b      	cbz	r3, 800ebd8 <__sflush_r+0x44>
 800ebd4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ebd6:	1ad2      	subs	r2, r2, r3
 800ebd8:	2300      	movs	r3, #0
 800ebda:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ebdc:	6a21      	ldr	r1, [r4, #32]
 800ebde:	4628      	mov	r0, r5
 800ebe0:	47b0      	blx	r6
 800ebe2:	1c43      	adds	r3, r0, #1
 800ebe4:	89a3      	ldrh	r3, [r4, #12]
 800ebe6:	d106      	bne.n	800ebf6 <__sflush_r+0x62>
 800ebe8:	6829      	ldr	r1, [r5, #0]
 800ebea:	291d      	cmp	r1, #29
 800ebec:	d82b      	bhi.n	800ec46 <__sflush_r+0xb2>
 800ebee:	4a2a      	ldr	r2, [pc, #168]	@ (800ec98 <__sflush_r+0x104>)
 800ebf0:	40ca      	lsrs	r2, r1
 800ebf2:	07d6      	lsls	r6, r2, #31
 800ebf4:	d527      	bpl.n	800ec46 <__sflush_r+0xb2>
 800ebf6:	2200      	movs	r2, #0
 800ebf8:	6062      	str	r2, [r4, #4]
 800ebfa:	04d9      	lsls	r1, r3, #19
 800ebfc:	6922      	ldr	r2, [r4, #16]
 800ebfe:	6022      	str	r2, [r4, #0]
 800ec00:	d504      	bpl.n	800ec0c <__sflush_r+0x78>
 800ec02:	1c42      	adds	r2, r0, #1
 800ec04:	d101      	bne.n	800ec0a <__sflush_r+0x76>
 800ec06:	682b      	ldr	r3, [r5, #0]
 800ec08:	b903      	cbnz	r3, 800ec0c <__sflush_r+0x78>
 800ec0a:	6560      	str	r0, [r4, #84]	@ 0x54
 800ec0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ec0e:	602f      	str	r7, [r5, #0]
 800ec10:	b1b9      	cbz	r1, 800ec42 <__sflush_r+0xae>
 800ec12:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ec16:	4299      	cmp	r1, r3
 800ec18:	d002      	beq.n	800ec20 <__sflush_r+0x8c>
 800ec1a:	4628      	mov	r0, r5
 800ec1c:	f7ff fe18 	bl	800e850 <_free_r>
 800ec20:	2300      	movs	r3, #0
 800ec22:	6363      	str	r3, [r4, #52]	@ 0x34
 800ec24:	e00d      	b.n	800ec42 <__sflush_r+0xae>
 800ec26:	2301      	movs	r3, #1
 800ec28:	4628      	mov	r0, r5
 800ec2a:	47b0      	blx	r6
 800ec2c:	4602      	mov	r2, r0
 800ec2e:	1c50      	adds	r0, r2, #1
 800ec30:	d1c9      	bne.n	800ebc6 <__sflush_r+0x32>
 800ec32:	682b      	ldr	r3, [r5, #0]
 800ec34:	2b00      	cmp	r3, #0
 800ec36:	d0c6      	beq.n	800ebc6 <__sflush_r+0x32>
 800ec38:	2b1d      	cmp	r3, #29
 800ec3a:	d001      	beq.n	800ec40 <__sflush_r+0xac>
 800ec3c:	2b16      	cmp	r3, #22
 800ec3e:	d11e      	bne.n	800ec7e <__sflush_r+0xea>
 800ec40:	602f      	str	r7, [r5, #0]
 800ec42:	2000      	movs	r0, #0
 800ec44:	e022      	b.n	800ec8c <__sflush_r+0xf8>
 800ec46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ec4a:	b21b      	sxth	r3, r3
 800ec4c:	e01b      	b.n	800ec86 <__sflush_r+0xf2>
 800ec4e:	690f      	ldr	r7, [r1, #16]
 800ec50:	2f00      	cmp	r7, #0
 800ec52:	d0f6      	beq.n	800ec42 <__sflush_r+0xae>
 800ec54:	0793      	lsls	r3, r2, #30
 800ec56:	680e      	ldr	r6, [r1, #0]
 800ec58:	bf08      	it	eq
 800ec5a:	694b      	ldreq	r3, [r1, #20]
 800ec5c:	600f      	str	r7, [r1, #0]
 800ec5e:	bf18      	it	ne
 800ec60:	2300      	movne	r3, #0
 800ec62:	eba6 0807 	sub.w	r8, r6, r7
 800ec66:	608b      	str	r3, [r1, #8]
 800ec68:	f1b8 0f00 	cmp.w	r8, #0
 800ec6c:	dde9      	ble.n	800ec42 <__sflush_r+0xae>
 800ec6e:	6a21      	ldr	r1, [r4, #32]
 800ec70:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ec72:	4643      	mov	r3, r8
 800ec74:	463a      	mov	r2, r7
 800ec76:	4628      	mov	r0, r5
 800ec78:	47b0      	blx	r6
 800ec7a:	2800      	cmp	r0, #0
 800ec7c:	dc08      	bgt.n	800ec90 <__sflush_r+0xfc>
 800ec7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ec82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ec86:	81a3      	strh	r3, [r4, #12]
 800ec88:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ec8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec90:	4407      	add	r7, r0
 800ec92:	eba8 0800 	sub.w	r8, r8, r0
 800ec96:	e7e7      	b.n	800ec68 <__sflush_r+0xd4>
 800ec98:	20400001 	.word	0x20400001

0800ec9c <_fflush_r>:
 800ec9c:	b538      	push	{r3, r4, r5, lr}
 800ec9e:	690b      	ldr	r3, [r1, #16]
 800eca0:	4605      	mov	r5, r0
 800eca2:	460c      	mov	r4, r1
 800eca4:	b913      	cbnz	r3, 800ecac <_fflush_r+0x10>
 800eca6:	2500      	movs	r5, #0
 800eca8:	4628      	mov	r0, r5
 800ecaa:	bd38      	pop	{r3, r4, r5, pc}
 800ecac:	b118      	cbz	r0, 800ecb6 <_fflush_r+0x1a>
 800ecae:	6a03      	ldr	r3, [r0, #32]
 800ecb0:	b90b      	cbnz	r3, 800ecb6 <_fflush_r+0x1a>
 800ecb2:	f7fe fe6f 	bl	800d994 <__sinit>
 800ecb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ecba:	2b00      	cmp	r3, #0
 800ecbc:	d0f3      	beq.n	800eca6 <_fflush_r+0xa>
 800ecbe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ecc0:	07d0      	lsls	r0, r2, #31
 800ecc2:	d404      	bmi.n	800ecce <_fflush_r+0x32>
 800ecc4:	0599      	lsls	r1, r3, #22
 800ecc6:	d402      	bmi.n	800ecce <_fflush_r+0x32>
 800ecc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ecca:	f7fe ff60 	bl	800db8e <__retarget_lock_acquire_recursive>
 800ecce:	4628      	mov	r0, r5
 800ecd0:	4621      	mov	r1, r4
 800ecd2:	f7ff ff5f 	bl	800eb94 <__sflush_r>
 800ecd6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ecd8:	07da      	lsls	r2, r3, #31
 800ecda:	4605      	mov	r5, r0
 800ecdc:	d4e4      	bmi.n	800eca8 <_fflush_r+0xc>
 800ecde:	89a3      	ldrh	r3, [r4, #12]
 800ece0:	059b      	lsls	r3, r3, #22
 800ece2:	d4e1      	bmi.n	800eca8 <_fflush_r+0xc>
 800ece4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ece6:	f7fe ff53 	bl	800db90 <__retarget_lock_release_recursive>
 800ecea:	e7dd      	b.n	800eca8 <_fflush_r+0xc>

0800ecec <_Balloc>:
 800ecec:	b570      	push	{r4, r5, r6, lr}
 800ecee:	69c6      	ldr	r6, [r0, #28]
 800ecf0:	4604      	mov	r4, r0
 800ecf2:	460d      	mov	r5, r1
 800ecf4:	b976      	cbnz	r6, 800ed14 <_Balloc+0x28>
 800ecf6:	2010      	movs	r0, #16
 800ecf8:	f7fe fb40 	bl	800d37c <malloc>
 800ecfc:	4602      	mov	r2, r0
 800ecfe:	61e0      	str	r0, [r4, #28]
 800ed00:	b920      	cbnz	r0, 800ed0c <_Balloc+0x20>
 800ed02:	4b18      	ldr	r3, [pc, #96]	@ (800ed64 <_Balloc+0x78>)
 800ed04:	4818      	ldr	r0, [pc, #96]	@ (800ed68 <_Balloc+0x7c>)
 800ed06:	216b      	movs	r1, #107	@ 0x6b
 800ed08:	f000 fc4a 	bl	800f5a0 <__assert_func>
 800ed0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ed10:	6006      	str	r6, [r0, #0]
 800ed12:	60c6      	str	r6, [r0, #12]
 800ed14:	69e6      	ldr	r6, [r4, #28]
 800ed16:	68f3      	ldr	r3, [r6, #12]
 800ed18:	b183      	cbz	r3, 800ed3c <_Balloc+0x50>
 800ed1a:	69e3      	ldr	r3, [r4, #28]
 800ed1c:	68db      	ldr	r3, [r3, #12]
 800ed1e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ed22:	b9b8      	cbnz	r0, 800ed54 <_Balloc+0x68>
 800ed24:	2101      	movs	r1, #1
 800ed26:	fa01 f605 	lsl.w	r6, r1, r5
 800ed2a:	1d72      	adds	r2, r6, #5
 800ed2c:	0092      	lsls	r2, r2, #2
 800ed2e:	4620      	mov	r0, r4
 800ed30:	f000 fc54 	bl	800f5dc <_calloc_r>
 800ed34:	b160      	cbz	r0, 800ed50 <_Balloc+0x64>
 800ed36:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ed3a:	e00e      	b.n	800ed5a <_Balloc+0x6e>
 800ed3c:	2221      	movs	r2, #33	@ 0x21
 800ed3e:	2104      	movs	r1, #4
 800ed40:	4620      	mov	r0, r4
 800ed42:	f000 fc4b 	bl	800f5dc <_calloc_r>
 800ed46:	69e3      	ldr	r3, [r4, #28]
 800ed48:	60f0      	str	r0, [r6, #12]
 800ed4a:	68db      	ldr	r3, [r3, #12]
 800ed4c:	2b00      	cmp	r3, #0
 800ed4e:	d1e4      	bne.n	800ed1a <_Balloc+0x2e>
 800ed50:	2000      	movs	r0, #0
 800ed52:	bd70      	pop	{r4, r5, r6, pc}
 800ed54:	6802      	ldr	r2, [r0, #0]
 800ed56:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ed5a:	2300      	movs	r3, #0
 800ed5c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ed60:	e7f7      	b.n	800ed52 <_Balloc+0x66>
 800ed62:	bf00      	nop
 800ed64:	0800fc7d 	.word	0x0800fc7d
 800ed68:	0800fd0e 	.word	0x0800fd0e

0800ed6c <_Bfree>:
 800ed6c:	b570      	push	{r4, r5, r6, lr}
 800ed6e:	69c6      	ldr	r6, [r0, #28]
 800ed70:	4605      	mov	r5, r0
 800ed72:	460c      	mov	r4, r1
 800ed74:	b976      	cbnz	r6, 800ed94 <_Bfree+0x28>
 800ed76:	2010      	movs	r0, #16
 800ed78:	f7fe fb00 	bl	800d37c <malloc>
 800ed7c:	4602      	mov	r2, r0
 800ed7e:	61e8      	str	r0, [r5, #28]
 800ed80:	b920      	cbnz	r0, 800ed8c <_Bfree+0x20>
 800ed82:	4b09      	ldr	r3, [pc, #36]	@ (800eda8 <_Bfree+0x3c>)
 800ed84:	4809      	ldr	r0, [pc, #36]	@ (800edac <_Bfree+0x40>)
 800ed86:	218f      	movs	r1, #143	@ 0x8f
 800ed88:	f000 fc0a 	bl	800f5a0 <__assert_func>
 800ed8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ed90:	6006      	str	r6, [r0, #0]
 800ed92:	60c6      	str	r6, [r0, #12]
 800ed94:	b13c      	cbz	r4, 800eda6 <_Bfree+0x3a>
 800ed96:	69eb      	ldr	r3, [r5, #28]
 800ed98:	6862      	ldr	r2, [r4, #4]
 800ed9a:	68db      	ldr	r3, [r3, #12]
 800ed9c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800eda0:	6021      	str	r1, [r4, #0]
 800eda2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800eda6:	bd70      	pop	{r4, r5, r6, pc}
 800eda8:	0800fc7d 	.word	0x0800fc7d
 800edac:	0800fd0e 	.word	0x0800fd0e

0800edb0 <__multadd>:
 800edb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800edb4:	690d      	ldr	r5, [r1, #16]
 800edb6:	4607      	mov	r7, r0
 800edb8:	460c      	mov	r4, r1
 800edba:	461e      	mov	r6, r3
 800edbc:	f101 0c14 	add.w	ip, r1, #20
 800edc0:	2000      	movs	r0, #0
 800edc2:	f8dc 3000 	ldr.w	r3, [ip]
 800edc6:	b299      	uxth	r1, r3
 800edc8:	fb02 6101 	mla	r1, r2, r1, r6
 800edcc:	0c1e      	lsrs	r6, r3, #16
 800edce:	0c0b      	lsrs	r3, r1, #16
 800edd0:	fb02 3306 	mla	r3, r2, r6, r3
 800edd4:	b289      	uxth	r1, r1
 800edd6:	3001      	adds	r0, #1
 800edd8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800eddc:	4285      	cmp	r5, r0
 800edde:	f84c 1b04 	str.w	r1, [ip], #4
 800ede2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ede6:	dcec      	bgt.n	800edc2 <__multadd+0x12>
 800ede8:	b30e      	cbz	r6, 800ee2e <__multadd+0x7e>
 800edea:	68a3      	ldr	r3, [r4, #8]
 800edec:	42ab      	cmp	r3, r5
 800edee:	dc19      	bgt.n	800ee24 <__multadd+0x74>
 800edf0:	6861      	ldr	r1, [r4, #4]
 800edf2:	4638      	mov	r0, r7
 800edf4:	3101      	adds	r1, #1
 800edf6:	f7ff ff79 	bl	800ecec <_Balloc>
 800edfa:	4680      	mov	r8, r0
 800edfc:	b928      	cbnz	r0, 800ee0a <__multadd+0x5a>
 800edfe:	4602      	mov	r2, r0
 800ee00:	4b0c      	ldr	r3, [pc, #48]	@ (800ee34 <__multadd+0x84>)
 800ee02:	480d      	ldr	r0, [pc, #52]	@ (800ee38 <__multadd+0x88>)
 800ee04:	21ba      	movs	r1, #186	@ 0xba
 800ee06:	f000 fbcb 	bl	800f5a0 <__assert_func>
 800ee0a:	6922      	ldr	r2, [r4, #16]
 800ee0c:	3202      	adds	r2, #2
 800ee0e:	f104 010c 	add.w	r1, r4, #12
 800ee12:	0092      	lsls	r2, r2, #2
 800ee14:	300c      	adds	r0, #12
 800ee16:	f000 fbb5 	bl	800f584 <memcpy>
 800ee1a:	4621      	mov	r1, r4
 800ee1c:	4638      	mov	r0, r7
 800ee1e:	f7ff ffa5 	bl	800ed6c <_Bfree>
 800ee22:	4644      	mov	r4, r8
 800ee24:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ee28:	3501      	adds	r5, #1
 800ee2a:	615e      	str	r6, [r3, #20]
 800ee2c:	6125      	str	r5, [r4, #16]
 800ee2e:	4620      	mov	r0, r4
 800ee30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ee34:	0800fcec 	.word	0x0800fcec
 800ee38:	0800fd0e 	.word	0x0800fd0e

0800ee3c <__hi0bits>:
 800ee3c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ee40:	4603      	mov	r3, r0
 800ee42:	bf36      	itet	cc
 800ee44:	0403      	lslcc	r3, r0, #16
 800ee46:	2000      	movcs	r0, #0
 800ee48:	2010      	movcc	r0, #16
 800ee4a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ee4e:	bf3c      	itt	cc
 800ee50:	021b      	lslcc	r3, r3, #8
 800ee52:	3008      	addcc	r0, #8
 800ee54:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ee58:	bf3c      	itt	cc
 800ee5a:	011b      	lslcc	r3, r3, #4
 800ee5c:	3004      	addcc	r0, #4
 800ee5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ee62:	bf3c      	itt	cc
 800ee64:	009b      	lslcc	r3, r3, #2
 800ee66:	3002      	addcc	r0, #2
 800ee68:	2b00      	cmp	r3, #0
 800ee6a:	db05      	blt.n	800ee78 <__hi0bits+0x3c>
 800ee6c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ee70:	f100 0001 	add.w	r0, r0, #1
 800ee74:	bf08      	it	eq
 800ee76:	2020      	moveq	r0, #32
 800ee78:	4770      	bx	lr

0800ee7a <__lo0bits>:
 800ee7a:	6803      	ldr	r3, [r0, #0]
 800ee7c:	4602      	mov	r2, r0
 800ee7e:	f013 0007 	ands.w	r0, r3, #7
 800ee82:	d00b      	beq.n	800ee9c <__lo0bits+0x22>
 800ee84:	07d9      	lsls	r1, r3, #31
 800ee86:	d421      	bmi.n	800eecc <__lo0bits+0x52>
 800ee88:	0798      	lsls	r0, r3, #30
 800ee8a:	bf49      	itett	mi
 800ee8c:	085b      	lsrmi	r3, r3, #1
 800ee8e:	089b      	lsrpl	r3, r3, #2
 800ee90:	2001      	movmi	r0, #1
 800ee92:	6013      	strmi	r3, [r2, #0]
 800ee94:	bf5c      	itt	pl
 800ee96:	6013      	strpl	r3, [r2, #0]
 800ee98:	2002      	movpl	r0, #2
 800ee9a:	4770      	bx	lr
 800ee9c:	b299      	uxth	r1, r3
 800ee9e:	b909      	cbnz	r1, 800eea4 <__lo0bits+0x2a>
 800eea0:	0c1b      	lsrs	r3, r3, #16
 800eea2:	2010      	movs	r0, #16
 800eea4:	b2d9      	uxtb	r1, r3
 800eea6:	b909      	cbnz	r1, 800eeac <__lo0bits+0x32>
 800eea8:	3008      	adds	r0, #8
 800eeaa:	0a1b      	lsrs	r3, r3, #8
 800eeac:	0719      	lsls	r1, r3, #28
 800eeae:	bf04      	itt	eq
 800eeb0:	091b      	lsreq	r3, r3, #4
 800eeb2:	3004      	addeq	r0, #4
 800eeb4:	0799      	lsls	r1, r3, #30
 800eeb6:	bf04      	itt	eq
 800eeb8:	089b      	lsreq	r3, r3, #2
 800eeba:	3002      	addeq	r0, #2
 800eebc:	07d9      	lsls	r1, r3, #31
 800eebe:	d403      	bmi.n	800eec8 <__lo0bits+0x4e>
 800eec0:	085b      	lsrs	r3, r3, #1
 800eec2:	f100 0001 	add.w	r0, r0, #1
 800eec6:	d003      	beq.n	800eed0 <__lo0bits+0x56>
 800eec8:	6013      	str	r3, [r2, #0]
 800eeca:	4770      	bx	lr
 800eecc:	2000      	movs	r0, #0
 800eece:	4770      	bx	lr
 800eed0:	2020      	movs	r0, #32
 800eed2:	4770      	bx	lr

0800eed4 <__i2b>:
 800eed4:	b510      	push	{r4, lr}
 800eed6:	460c      	mov	r4, r1
 800eed8:	2101      	movs	r1, #1
 800eeda:	f7ff ff07 	bl	800ecec <_Balloc>
 800eede:	4602      	mov	r2, r0
 800eee0:	b928      	cbnz	r0, 800eeee <__i2b+0x1a>
 800eee2:	4b05      	ldr	r3, [pc, #20]	@ (800eef8 <__i2b+0x24>)
 800eee4:	4805      	ldr	r0, [pc, #20]	@ (800eefc <__i2b+0x28>)
 800eee6:	f240 1145 	movw	r1, #325	@ 0x145
 800eeea:	f000 fb59 	bl	800f5a0 <__assert_func>
 800eeee:	2301      	movs	r3, #1
 800eef0:	6144      	str	r4, [r0, #20]
 800eef2:	6103      	str	r3, [r0, #16]
 800eef4:	bd10      	pop	{r4, pc}
 800eef6:	bf00      	nop
 800eef8:	0800fcec 	.word	0x0800fcec
 800eefc:	0800fd0e 	.word	0x0800fd0e

0800ef00 <__multiply>:
 800ef00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef04:	4617      	mov	r7, r2
 800ef06:	690a      	ldr	r2, [r1, #16]
 800ef08:	693b      	ldr	r3, [r7, #16]
 800ef0a:	429a      	cmp	r2, r3
 800ef0c:	bfa8      	it	ge
 800ef0e:	463b      	movge	r3, r7
 800ef10:	4689      	mov	r9, r1
 800ef12:	bfa4      	itt	ge
 800ef14:	460f      	movge	r7, r1
 800ef16:	4699      	movge	r9, r3
 800ef18:	693d      	ldr	r5, [r7, #16]
 800ef1a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ef1e:	68bb      	ldr	r3, [r7, #8]
 800ef20:	6879      	ldr	r1, [r7, #4]
 800ef22:	eb05 060a 	add.w	r6, r5, sl
 800ef26:	42b3      	cmp	r3, r6
 800ef28:	b085      	sub	sp, #20
 800ef2a:	bfb8      	it	lt
 800ef2c:	3101      	addlt	r1, #1
 800ef2e:	f7ff fedd 	bl	800ecec <_Balloc>
 800ef32:	b930      	cbnz	r0, 800ef42 <__multiply+0x42>
 800ef34:	4602      	mov	r2, r0
 800ef36:	4b41      	ldr	r3, [pc, #260]	@ (800f03c <__multiply+0x13c>)
 800ef38:	4841      	ldr	r0, [pc, #260]	@ (800f040 <__multiply+0x140>)
 800ef3a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ef3e:	f000 fb2f 	bl	800f5a0 <__assert_func>
 800ef42:	f100 0414 	add.w	r4, r0, #20
 800ef46:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ef4a:	4623      	mov	r3, r4
 800ef4c:	2200      	movs	r2, #0
 800ef4e:	4573      	cmp	r3, lr
 800ef50:	d320      	bcc.n	800ef94 <__multiply+0x94>
 800ef52:	f107 0814 	add.w	r8, r7, #20
 800ef56:	f109 0114 	add.w	r1, r9, #20
 800ef5a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ef5e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ef62:	9302      	str	r3, [sp, #8]
 800ef64:	1beb      	subs	r3, r5, r7
 800ef66:	3b15      	subs	r3, #21
 800ef68:	f023 0303 	bic.w	r3, r3, #3
 800ef6c:	3304      	adds	r3, #4
 800ef6e:	3715      	adds	r7, #21
 800ef70:	42bd      	cmp	r5, r7
 800ef72:	bf38      	it	cc
 800ef74:	2304      	movcc	r3, #4
 800ef76:	9301      	str	r3, [sp, #4]
 800ef78:	9b02      	ldr	r3, [sp, #8]
 800ef7a:	9103      	str	r1, [sp, #12]
 800ef7c:	428b      	cmp	r3, r1
 800ef7e:	d80c      	bhi.n	800ef9a <__multiply+0x9a>
 800ef80:	2e00      	cmp	r6, #0
 800ef82:	dd03      	ble.n	800ef8c <__multiply+0x8c>
 800ef84:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ef88:	2b00      	cmp	r3, #0
 800ef8a:	d055      	beq.n	800f038 <__multiply+0x138>
 800ef8c:	6106      	str	r6, [r0, #16]
 800ef8e:	b005      	add	sp, #20
 800ef90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef94:	f843 2b04 	str.w	r2, [r3], #4
 800ef98:	e7d9      	b.n	800ef4e <__multiply+0x4e>
 800ef9a:	f8b1 a000 	ldrh.w	sl, [r1]
 800ef9e:	f1ba 0f00 	cmp.w	sl, #0
 800efa2:	d01f      	beq.n	800efe4 <__multiply+0xe4>
 800efa4:	46c4      	mov	ip, r8
 800efa6:	46a1      	mov	r9, r4
 800efa8:	2700      	movs	r7, #0
 800efaa:	f85c 2b04 	ldr.w	r2, [ip], #4
 800efae:	f8d9 3000 	ldr.w	r3, [r9]
 800efb2:	fa1f fb82 	uxth.w	fp, r2
 800efb6:	b29b      	uxth	r3, r3
 800efb8:	fb0a 330b 	mla	r3, sl, fp, r3
 800efbc:	443b      	add	r3, r7
 800efbe:	f8d9 7000 	ldr.w	r7, [r9]
 800efc2:	0c12      	lsrs	r2, r2, #16
 800efc4:	0c3f      	lsrs	r7, r7, #16
 800efc6:	fb0a 7202 	mla	r2, sl, r2, r7
 800efca:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800efce:	b29b      	uxth	r3, r3
 800efd0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800efd4:	4565      	cmp	r5, ip
 800efd6:	f849 3b04 	str.w	r3, [r9], #4
 800efda:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800efde:	d8e4      	bhi.n	800efaa <__multiply+0xaa>
 800efe0:	9b01      	ldr	r3, [sp, #4]
 800efe2:	50e7      	str	r7, [r4, r3]
 800efe4:	9b03      	ldr	r3, [sp, #12]
 800efe6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800efea:	3104      	adds	r1, #4
 800efec:	f1b9 0f00 	cmp.w	r9, #0
 800eff0:	d020      	beq.n	800f034 <__multiply+0x134>
 800eff2:	6823      	ldr	r3, [r4, #0]
 800eff4:	4647      	mov	r7, r8
 800eff6:	46a4      	mov	ip, r4
 800eff8:	f04f 0a00 	mov.w	sl, #0
 800effc:	f8b7 b000 	ldrh.w	fp, [r7]
 800f000:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800f004:	fb09 220b 	mla	r2, r9, fp, r2
 800f008:	4452      	add	r2, sl
 800f00a:	b29b      	uxth	r3, r3
 800f00c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f010:	f84c 3b04 	str.w	r3, [ip], #4
 800f014:	f857 3b04 	ldr.w	r3, [r7], #4
 800f018:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f01c:	f8bc 3000 	ldrh.w	r3, [ip]
 800f020:	fb09 330a 	mla	r3, r9, sl, r3
 800f024:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800f028:	42bd      	cmp	r5, r7
 800f02a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f02e:	d8e5      	bhi.n	800effc <__multiply+0xfc>
 800f030:	9a01      	ldr	r2, [sp, #4]
 800f032:	50a3      	str	r3, [r4, r2]
 800f034:	3404      	adds	r4, #4
 800f036:	e79f      	b.n	800ef78 <__multiply+0x78>
 800f038:	3e01      	subs	r6, #1
 800f03a:	e7a1      	b.n	800ef80 <__multiply+0x80>
 800f03c:	0800fcec 	.word	0x0800fcec
 800f040:	0800fd0e 	.word	0x0800fd0e

0800f044 <__pow5mult>:
 800f044:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f048:	4615      	mov	r5, r2
 800f04a:	f012 0203 	ands.w	r2, r2, #3
 800f04e:	4607      	mov	r7, r0
 800f050:	460e      	mov	r6, r1
 800f052:	d007      	beq.n	800f064 <__pow5mult+0x20>
 800f054:	4c25      	ldr	r4, [pc, #148]	@ (800f0ec <__pow5mult+0xa8>)
 800f056:	3a01      	subs	r2, #1
 800f058:	2300      	movs	r3, #0
 800f05a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f05e:	f7ff fea7 	bl	800edb0 <__multadd>
 800f062:	4606      	mov	r6, r0
 800f064:	10ad      	asrs	r5, r5, #2
 800f066:	d03d      	beq.n	800f0e4 <__pow5mult+0xa0>
 800f068:	69fc      	ldr	r4, [r7, #28]
 800f06a:	b97c      	cbnz	r4, 800f08c <__pow5mult+0x48>
 800f06c:	2010      	movs	r0, #16
 800f06e:	f7fe f985 	bl	800d37c <malloc>
 800f072:	4602      	mov	r2, r0
 800f074:	61f8      	str	r0, [r7, #28]
 800f076:	b928      	cbnz	r0, 800f084 <__pow5mult+0x40>
 800f078:	4b1d      	ldr	r3, [pc, #116]	@ (800f0f0 <__pow5mult+0xac>)
 800f07a:	481e      	ldr	r0, [pc, #120]	@ (800f0f4 <__pow5mult+0xb0>)
 800f07c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800f080:	f000 fa8e 	bl	800f5a0 <__assert_func>
 800f084:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f088:	6004      	str	r4, [r0, #0]
 800f08a:	60c4      	str	r4, [r0, #12]
 800f08c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800f090:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f094:	b94c      	cbnz	r4, 800f0aa <__pow5mult+0x66>
 800f096:	f240 2171 	movw	r1, #625	@ 0x271
 800f09a:	4638      	mov	r0, r7
 800f09c:	f7ff ff1a 	bl	800eed4 <__i2b>
 800f0a0:	2300      	movs	r3, #0
 800f0a2:	f8c8 0008 	str.w	r0, [r8, #8]
 800f0a6:	4604      	mov	r4, r0
 800f0a8:	6003      	str	r3, [r0, #0]
 800f0aa:	f04f 0900 	mov.w	r9, #0
 800f0ae:	07eb      	lsls	r3, r5, #31
 800f0b0:	d50a      	bpl.n	800f0c8 <__pow5mult+0x84>
 800f0b2:	4631      	mov	r1, r6
 800f0b4:	4622      	mov	r2, r4
 800f0b6:	4638      	mov	r0, r7
 800f0b8:	f7ff ff22 	bl	800ef00 <__multiply>
 800f0bc:	4631      	mov	r1, r6
 800f0be:	4680      	mov	r8, r0
 800f0c0:	4638      	mov	r0, r7
 800f0c2:	f7ff fe53 	bl	800ed6c <_Bfree>
 800f0c6:	4646      	mov	r6, r8
 800f0c8:	106d      	asrs	r5, r5, #1
 800f0ca:	d00b      	beq.n	800f0e4 <__pow5mult+0xa0>
 800f0cc:	6820      	ldr	r0, [r4, #0]
 800f0ce:	b938      	cbnz	r0, 800f0e0 <__pow5mult+0x9c>
 800f0d0:	4622      	mov	r2, r4
 800f0d2:	4621      	mov	r1, r4
 800f0d4:	4638      	mov	r0, r7
 800f0d6:	f7ff ff13 	bl	800ef00 <__multiply>
 800f0da:	6020      	str	r0, [r4, #0]
 800f0dc:	f8c0 9000 	str.w	r9, [r0]
 800f0e0:	4604      	mov	r4, r0
 800f0e2:	e7e4      	b.n	800f0ae <__pow5mult+0x6a>
 800f0e4:	4630      	mov	r0, r6
 800f0e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f0ea:	bf00      	nop
 800f0ec:	0800feb0 	.word	0x0800feb0
 800f0f0:	0800fc7d 	.word	0x0800fc7d
 800f0f4:	0800fd0e 	.word	0x0800fd0e

0800f0f8 <__lshift>:
 800f0f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f0fc:	460c      	mov	r4, r1
 800f0fe:	6849      	ldr	r1, [r1, #4]
 800f100:	6923      	ldr	r3, [r4, #16]
 800f102:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f106:	68a3      	ldr	r3, [r4, #8]
 800f108:	4607      	mov	r7, r0
 800f10a:	4691      	mov	r9, r2
 800f10c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f110:	f108 0601 	add.w	r6, r8, #1
 800f114:	42b3      	cmp	r3, r6
 800f116:	db0b      	blt.n	800f130 <__lshift+0x38>
 800f118:	4638      	mov	r0, r7
 800f11a:	f7ff fde7 	bl	800ecec <_Balloc>
 800f11e:	4605      	mov	r5, r0
 800f120:	b948      	cbnz	r0, 800f136 <__lshift+0x3e>
 800f122:	4602      	mov	r2, r0
 800f124:	4b28      	ldr	r3, [pc, #160]	@ (800f1c8 <__lshift+0xd0>)
 800f126:	4829      	ldr	r0, [pc, #164]	@ (800f1cc <__lshift+0xd4>)
 800f128:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f12c:	f000 fa38 	bl	800f5a0 <__assert_func>
 800f130:	3101      	adds	r1, #1
 800f132:	005b      	lsls	r3, r3, #1
 800f134:	e7ee      	b.n	800f114 <__lshift+0x1c>
 800f136:	2300      	movs	r3, #0
 800f138:	f100 0114 	add.w	r1, r0, #20
 800f13c:	f100 0210 	add.w	r2, r0, #16
 800f140:	4618      	mov	r0, r3
 800f142:	4553      	cmp	r3, sl
 800f144:	db33      	blt.n	800f1ae <__lshift+0xb6>
 800f146:	6920      	ldr	r0, [r4, #16]
 800f148:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f14c:	f104 0314 	add.w	r3, r4, #20
 800f150:	f019 091f 	ands.w	r9, r9, #31
 800f154:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f158:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f15c:	d02b      	beq.n	800f1b6 <__lshift+0xbe>
 800f15e:	f1c9 0e20 	rsb	lr, r9, #32
 800f162:	468a      	mov	sl, r1
 800f164:	2200      	movs	r2, #0
 800f166:	6818      	ldr	r0, [r3, #0]
 800f168:	fa00 f009 	lsl.w	r0, r0, r9
 800f16c:	4310      	orrs	r0, r2
 800f16e:	f84a 0b04 	str.w	r0, [sl], #4
 800f172:	f853 2b04 	ldr.w	r2, [r3], #4
 800f176:	459c      	cmp	ip, r3
 800f178:	fa22 f20e 	lsr.w	r2, r2, lr
 800f17c:	d8f3      	bhi.n	800f166 <__lshift+0x6e>
 800f17e:	ebac 0304 	sub.w	r3, ip, r4
 800f182:	3b15      	subs	r3, #21
 800f184:	f023 0303 	bic.w	r3, r3, #3
 800f188:	3304      	adds	r3, #4
 800f18a:	f104 0015 	add.w	r0, r4, #21
 800f18e:	4560      	cmp	r0, ip
 800f190:	bf88      	it	hi
 800f192:	2304      	movhi	r3, #4
 800f194:	50ca      	str	r2, [r1, r3]
 800f196:	b10a      	cbz	r2, 800f19c <__lshift+0xa4>
 800f198:	f108 0602 	add.w	r6, r8, #2
 800f19c:	3e01      	subs	r6, #1
 800f19e:	4638      	mov	r0, r7
 800f1a0:	612e      	str	r6, [r5, #16]
 800f1a2:	4621      	mov	r1, r4
 800f1a4:	f7ff fde2 	bl	800ed6c <_Bfree>
 800f1a8:	4628      	mov	r0, r5
 800f1aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f1ae:	f842 0f04 	str.w	r0, [r2, #4]!
 800f1b2:	3301      	adds	r3, #1
 800f1b4:	e7c5      	b.n	800f142 <__lshift+0x4a>
 800f1b6:	3904      	subs	r1, #4
 800f1b8:	f853 2b04 	ldr.w	r2, [r3], #4
 800f1bc:	f841 2f04 	str.w	r2, [r1, #4]!
 800f1c0:	459c      	cmp	ip, r3
 800f1c2:	d8f9      	bhi.n	800f1b8 <__lshift+0xc0>
 800f1c4:	e7ea      	b.n	800f19c <__lshift+0xa4>
 800f1c6:	bf00      	nop
 800f1c8:	0800fcec 	.word	0x0800fcec
 800f1cc:	0800fd0e 	.word	0x0800fd0e

0800f1d0 <__mcmp>:
 800f1d0:	690a      	ldr	r2, [r1, #16]
 800f1d2:	4603      	mov	r3, r0
 800f1d4:	6900      	ldr	r0, [r0, #16]
 800f1d6:	1a80      	subs	r0, r0, r2
 800f1d8:	b530      	push	{r4, r5, lr}
 800f1da:	d10e      	bne.n	800f1fa <__mcmp+0x2a>
 800f1dc:	3314      	adds	r3, #20
 800f1de:	3114      	adds	r1, #20
 800f1e0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f1e4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f1e8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f1ec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f1f0:	4295      	cmp	r5, r2
 800f1f2:	d003      	beq.n	800f1fc <__mcmp+0x2c>
 800f1f4:	d205      	bcs.n	800f202 <__mcmp+0x32>
 800f1f6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f1fa:	bd30      	pop	{r4, r5, pc}
 800f1fc:	42a3      	cmp	r3, r4
 800f1fe:	d3f3      	bcc.n	800f1e8 <__mcmp+0x18>
 800f200:	e7fb      	b.n	800f1fa <__mcmp+0x2a>
 800f202:	2001      	movs	r0, #1
 800f204:	e7f9      	b.n	800f1fa <__mcmp+0x2a>
	...

0800f208 <__mdiff>:
 800f208:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f20c:	4689      	mov	r9, r1
 800f20e:	4606      	mov	r6, r0
 800f210:	4611      	mov	r1, r2
 800f212:	4648      	mov	r0, r9
 800f214:	4614      	mov	r4, r2
 800f216:	f7ff ffdb 	bl	800f1d0 <__mcmp>
 800f21a:	1e05      	subs	r5, r0, #0
 800f21c:	d112      	bne.n	800f244 <__mdiff+0x3c>
 800f21e:	4629      	mov	r1, r5
 800f220:	4630      	mov	r0, r6
 800f222:	f7ff fd63 	bl	800ecec <_Balloc>
 800f226:	4602      	mov	r2, r0
 800f228:	b928      	cbnz	r0, 800f236 <__mdiff+0x2e>
 800f22a:	4b3f      	ldr	r3, [pc, #252]	@ (800f328 <__mdiff+0x120>)
 800f22c:	f240 2137 	movw	r1, #567	@ 0x237
 800f230:	483e      	ldr	r0, [pc, #248]	@ (800f32c <__mdiff+0x124>)
 800f232:	f000 f9b5 	bl	800f5a0 <__assert_func>
 800f236:	2301      	movs	r3, #1
 800f238:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f23c:	4610      	mov	r0, r2
 800f23e:	b003      	add	sp, #12
 800f240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f244:	bfbc      	itt	lt
 800f246:	464b      	movlt	r3, r9
 800f248:	46a1      	movlt	r9, r4
 800f24a:	4630      	mov	r0, r6
 800f24c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f250:	bfba      	itte	lt
 800f252:	461c      	movlt	r4, r3
 800f254:	2501      	movlt	r5, #1
 800f256:	2500      	movge	r5, #0
 800f258:	f7ff fd48 	bl	800ecec <_Balloc>
 800f25c:	4602      	mov	r2, r0
 800f25e:	b918      	cbnz	r0, 800f268 <__mdiff+0x60>
 800f260:	4b31      	ldr	r3, [pc, #196]	@ (800f328 <__mdiff+0x120>)
 800f262:	f240 2145 	movw	r1, #581	@ 0x245
 800f266:	e7e3      	b.n	800f230 <__mdiff+0x28>
 800f268:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f26c:	6926      	ldr	r6, [r4, #16]
 800f26e:	60c5      	str	r5, [r0, #12]
 800f270:	f109 0310 	add.w	r3, r9, #16
 800f274:	f109 0514 	add.w	r5, r9, #20
 800f278:	f104 0e14 	add.w	lr, r4, #20
 800f27c:	f100 0b14 	add.w	fp, r0, #20
 800f280:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f284:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f288:	9301      	str	r3, [sp, #4]
 800f28a:	46d9      	mov	r9, fp
 800f28c:	f04f 0c00 	mov.w	ip, #0
 800f290:	9b01      	ldr	r3, [sp, #4]
 800f292:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f296:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f29a:	9301      	str	r3, [sp, #4]
 800f29c:	fa1f f38a 	uxth.w	r3, sl
 800f2a0:	4619      	mov	r1, r3
 800f2a2:	b283      	uxth	r3, r0
 800f2a4:	1acb      	subs	r3, r1, r3
 800f2a6:	0c00      	lsrs	r0, r0, #16
 800f2a8:	4463      	add	r3, ip
 800f2aa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f2ae:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f2b2:	b29b      	uxth	r3, r3
 800f2b4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f2b8:	4576      	cmp	r6, lr
 800f2ba:	f849 3b04 	str.w	r3, [r9], #4
 800f2be:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f2c2:	d8e5      	bhi.n	800f290 <__mdiff+0x88>
 800f2c4:	1b33      	subs	r3, r6, r4
 800f2c6:	3b15      	subs	r3, #21
 800f2c8:	f023 0303 	bic.w	r3, r3, #3
 800f2cc:	3415      	adds	r4, #21
 800f2ce:	3304      	adds	r3, #4
 800f2d0:	42a6      	cmp	r6, r4
 800f2d2:	bf38      	it	cc
 800f2d4:	2304      	movcc	r3, #4
 800f2d6:	441d      	add	r5, r3
 800f2d8:	445b      	add	r3, fp
 800f2da:	461e      	mov	r6, r3
 800f2dc:	462c      	mov	r4, r5
 800f2de:	4544      	cmp	r4, r8
 800f2e0:	d30e      	bcc.n	800f300 <__mdiff+0xf8>
 800f2e2:	f108 0103 	add.w	r1, r8, #3
 800f2e6:	1b49      	subs	r1, r1, r5
 800f2e8:	f021 0103 	bic.w	r1, r1, #3
 800f2ec:	3d03      	subs	r5, #3
 800f2ee:	45a8      	cmp	r8, r5
 800f2f0:	bf38      	it	cc
 800f2f2:	2100      	movcc	r1, #0
 800f2f4:	440b      	add	r3, r1
 800f2f6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f2fa:	b191      	cbz	r1, 800f322 <__mdiff+0x11a>
 800f2fc:	6117      	str	r7, [r2, #16]
 800f2fe:	e79d      	b.n	800f23c <__mdiff+0x34>
 800f300:	f854 1b04 	ldr.w	r1, [r4], #4
 800f304:	46e6      	mov	lr, ip
 800f306:	0c08      	lsrs	r0, r1, #16
 800f308:	fa1c fc81 	uxtah	ip, ip, r1
 800f30c:	4471      	add	r1, lr
 800f30e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f312:	b289      	uxth	r1, r1
 800f314:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f318:	f846 1b04 	str.w	r1, [r6], #4
 800f31c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f320:	e7dd      	b.n	800f2de <__mdiff+0xd6>
 800f322:	3f01      	subs	r7, #1
 800f324:	e7e7      	b.n	800f2f6 <__mdiff+0xee>
 800f326:	bf00      	nop
 800f328:	0800fcec 	.word	0x0800fcec
 800f32c:	0800fd0e 	.word	0x0800fd0e

0800f330 <__d2b>:
 800f330:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f334:	460f      	mov	r7, r1
 800f336:	2101      	movs	r1, #1
 800f338:	ec59 8b10 	vmov	r8, r9, d0
 800f33c:	4616      	mov	r6, r2
 800f33e:	f7ff fcd5 	bl	800ecec <_Balloc>
 800f342:	4604      	mov	r4, r0
 800f344:	b930      	cbnz	r0, 800f354 <__d2b+0x24>
 800f346:	4602      	mov	r2, r0
 800f348:	4b23      	ldr	r3, [pc, #140]	@ (800f3d8 <__d2b+0xa8>)
 800f34a:	4824      	ldr	r0, [pc, #144]	@ (800f3dc <__d2b+0xac>)
 800f34c:	f240 310f 	movw	r1, #783	@ 0x30f
 800f350:	f000 f926 	bl	800f5a0 <__assert_func>
 800f354:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f358:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f35c:	b10d      	cbz	r5, 800f362 <__d2b+0x32>
 800f35e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f362:	9301      	str	r3, [sp, #4]
 800f364:	f1b8 0300 	subs.w	r3, r8, #0
 800f368:	d023      	beq.n	800f3b2 <__d2b+0x82>
 800f36a:	4668      	mov	r0, sp
 800f36c:	9300      	str	r3, [sp, #0]
 800f36e:	f7ff fd84 	bl	800ee7a <__lo0bits>
 800f372:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f376:	b1d0      	cbz	r0, 800f3ae <__d2b+0x7e>
 800f378:	f1c0 0320 	rsb	r3, r0, #32
 800f37c:	fa02 f303 	lsl.w	r3, r2, r3
 800f380:	430b      	orrs	r3, r1
 800f382:	40c2      	lsrs	r2, r0
 800f384:	6163      	str	r3, [r4, #20]
 800f386:	9201      	str	r2, [sp, #4]
 800f388:	9b01      	ldr	r3, [sp, #4]
 800f38a:	61a3      	str	r3, [r4, #24]
 800f38c:	2b00      	cmp	r3, #0
 800f38e:	bf0c      	ite	eq
 800f390:	2201      	moveq	r2, #1
 800f392:	2202      	movne	r2, #2
 800f394:	6122      	str	r2, [r4, #16]
 800f396:	b1a5      	cbz	r5, 800f3c2 <__d2b+0x92>
 800f398:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f39c:	4405      	add	r5, r0
 800f39e:	603d      	str	r5, [r7, #0]
 800f3a0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f3a4:	6030      	str	r0, [r6, #0]
 800f3a6:	4620      	mov	r0, r4
 800f3a8:	b003      	add	sp, #12
 800f3aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f3ae:	6161      	str	r1, [r4, #20]
 800f3b0:	e7ea      	b.n	800f388 <__d2b+0x58>
 800f3b2:	a801      	add	r0, sp, #4
 800f3b4:	f7ff fd61 	bl	800ee7a <__lo0bits>
 800f3b8:	9b01      	ldr	r3, [sp, #4]
 800f3ba:	6163      	str	r3, [r4, #20]
 800f3bc:	3020      	adds	r0, #32
 800f3be:	2201      	movs	r2, #1
 800f3c0:	e7e8      	b.n	800f394 <__d2b+0x64>
 800f3c2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f3c6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f3ca:	6038      	str	r0, [r7, #0]
 800f3cc:	6918      	ldr	r0, [r3, #16]
 800f3ce:	f7ff fd35 	bl	800ee3c <__hi0bits>
 800f3d2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f3d6:	e7e5      	b.n	800f3a4 <__d2b+0x74>
 800f3d8:	0800fcec 	.word	0x0800fcec
 800f3dc:	0800fd0e 	.word	0x0800fd0e

0800f3e0 <__sread>:
 800f3e0:	b510      	push	{r4, lr}
 800f3e2:	460c      	mov	r4, r1
 800f3e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f3e8:	f000 f898 	bl	800f51c <_read_r>
 800f3ec:	2800      	cmp	r0, #0
 800f3ee:	bfab      	itete	ge
 800f3f0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800f3f2:	89a3      	ldrhlt	r3, [r4, #12]
 800f3f4:	181b      	addge	r3, r3, r0
 800f3f6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800f3fa:	bfac      	ite	ge
 800f3fc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800f3fe:	81a3      	strhlt	r3, [r4, #12]
 800f400:	bd10      	pop	{r4, pc}

0800f402 <__swrite>:
 800f402:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f406:	461f      	mov	r7, r3
 800f408:	898b      	ldrh	r3, [r1, #12]
 800f40a:	05db      	lsls	r3, r3, #23
 800f40c:	4605      	mov	r5, r0
 800f40e:	460c      	mov	r4, r1
 800f410:	4616      	mov	r6, r2
 800f412:	d505      	bpl.n	800f420 <__swrite+0x1e>
 800f414:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f418:	2302      	movs	r3, #2
 800f41a:	2200      	movs	r2, #0
 800f41c:	f000 f86c 	bl	800f4f8 <_lseek_r>
 800f420:	89a3      	ldrh	r3, [r4, #12]
 800f422:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f426:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f42a:	81a3      	strh	r3, [r4, #12]
 800f42c:	4632      	mov	r2, r6
 800f42e:	463b      	mov	r3, r7
 800f430:	4628      	mov	r0, r5
 800f432:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f436:	f000 b883 	b.w	800f540 <_write_r>

0800f43a <__sseek>:
 800f43a:	b510      	push	{r4, lr}
 800f43c:	460c      	mov	r4, r1
 800f43e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f442:	f000 f859 	bl	800f4f8 <_lseek_r>
 800f446:	1c43      	adds	r3, r0, #1
 800f448:	89a3      	ldrh	r3, [r4, #12]
 800f44a:	bf15      	itete	ne
 800f44c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800f44e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800f452:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800f456:	81a3      	strheq	r3, [r4, #12]
 800f458:	bf18      	it	ne
 800f45a:	81a3      	strhne	r3, [r4, #12]
 800f45c:	bd10      	pop	{r4, pc}

0800f45e <__sclose>:
 800f45e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f462:	f000 b87f 	b.w	800f564 <_close_r>

0800f466 <_realloc_r>:
 800f466:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f46a:	4607      	mov	r7, r0
 800f46c:	4614      	mov	r4, r2
 800f46e:	460d      	mov	r5, r1
 800f470:	b921      	cbnz	r1, 800f47c <_realloc_r+0x16>
 800f472:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f476:	4611      	mov	r1, r2
 800f478:	f7fd bfb2 	b.w	800d3e0 <_malloc_r>
 800f47c:	b92a      	cbnz	r2, 800f48a <_realloc_r+0x24>
 800f47e:	f7ff f9e7 	bl	800e850 <_free_r>
 800f482:	4625      	mov	r5, r4
 800f484:	4628      	mov	r0, r5
 800f486:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f48a:	f000 f8cd 	bl	800f628 <_malloc_usable_size_r>
 800f48e:	4284      	cmp	r4, r0
 800f490:	4606      	mov	r6, r0
 800f492:	d802      	bhi.n	800f49a <_realloc_r+0x34>
 800f494:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f498:	d8f4      	bhi.n	800f484 <_realloc_r+0x1e>
 800f49a:	4621      	mov	r1, r4
 800f49c:	4638      	mov	r0, r7
 800f49e:	f7fd ff9f 	bl	800d3e0 <_malloc_r>
 800f4a2:	4680      	mov	r8, r0
 800f4a4:	b908      	cbnz	r0, 800f4aa <_realloc_r+0x44>
 800f4a6:	4645      	mov	r5, r8
 800f4a8:	e7ec      	b.n	800f484 <_realloc_r+0x1e>
 800f4aa:	42b4      	cmp	r4, r6
 800f4ac:	4622      	mov	r2, r4
 800f4ae:	4629      	mov	r1, r5
 800f4b0:	bf28      	it	cs
 800f4b2:	4632      	movcs	r2, r6
 800f4b4:	f000 f866 	bl	800f584 <memcpy>
 800f4b8:	4629      	mov	r1, r5
 800f4ba:	4638      	mov	r0, r7
 800f4bc:	f7ff f9c8 	bl	800e850 <_free_r>
 800f4c0:	e7f1      	b.n	800f4a6 <_realloc_r+0x40>

0800f4c2 <memmove>:
 800f4c2:	4288      	cmp	r0, r1
 800f4c4:	b510      	push	{r4, lr}
 800f4c6:	eb01 0402 	add.w	r4, r1, r2
 800f4ca:	d902      	bls.n	800f4d2 <memmove+0x10>
 800f4cc:	4284      	cmp	r4, r0
 800f4ce:	4623      	mov	r3, r4
 800f4d0:	d807      	bhi.n	800f4e2 <memmove+0x20>
 800f4d2:	1e43      	subs	r3, r0, #1
 800f4d4:	42a1      	cmp	r1, r4
 800f4d6:	d008      	beq.n	800f4ea <memmove+0x28>
 800f4d8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f4dc:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f4e0:	e7f8      	b.n	800f4d4 <memmove+0x12>
 800f4e2:	4402      	add	r2, r0
 800f4e4:	4601      	mov	r1, r0
 800f4e6:	428a      	cmp	r2, r1
 800f4e8:	d100      	bne.n	800f4ec <memmove+0x2a>
 800f4ea:	bd10      	pop	{r4, pc}
 800f4ec:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f4f0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f4f4:	e7f7      	b.n	800f4e6 <memmove+0x24>
	...

0800f4f8 <_lseek_r>:
 800f4f8:	b538      	push	{r3, r4, r5, lr}
 800f4fa:	4d07      	ldr	r5, [pc, #28]	@ (800f518 <_lseek_r+0x20>)
 800f4fc:	4604      	mov	r4, r0
 800f4fe:	4608      	mov	r0, r1
 800f500:	4611      	mov	r1, r2
 800f502:	2200      	movs	r2, #0
 800f504:	602a      	str	r2, [r5, #0]
 800f506:	461a      	mov	r2, r3
 800f508:	f7f3 f847 	bl	800259a <_lseek>
 800f50c:	1c43      	adds	r3, r0, #1
 800f50e:	d102      	bne.n	800f516 <_lseek_r+0x1e>
 800f510:	682b      	ldr	r3, [r5, #0]
 800f512:	b103      	cbz	r3, 800f516 <_lseek_r+0x1e>
 800f514:	6023      	str	r3, [r4, #0]
 800f516:	bd38      	pop	{r3, r4, r5, pc}
 800f518:	20000d0c 	.word	0x20000d0c

0800f51c <_read_r>:
 800f51c:	b538      	push	{r3, r4, r5, lr}
 800f51e:	4d07      	ldr	r5, [pc, #28]	@ (800f53c <_read_r+0x20>)
 800f520:	4604      	mov	r4, r0
 800f522:	4608      	mov	r0, r1
 800f524:	4611      	mov	r1, r2
 800f526:	2200      	movs	r2, #0
 800f528:	602a      	str	r2, [r5, #0]
 800f52a:	461a      	mov	r2, r3
 800f52c:	f7f2 ffd5 	bl	80024da <_read>
 800f530:	1c43      	adds	r3, r0, #1
 800f532:	d102      	bne.n	800f53a <_read_r+0x1e>
 800f534:	682b      	ldr	r3, [r5, #0]
 800f536:	b103      	cbz	r3, 800f53a <_read_r+0x1e>
 800f538:	6023      	str	r3, [r4, #0]
 800f53a:	bd38      	pop	{r3, r4, r5, pc}
 800f53c:	20000d0c 	.word	0x20000d0c

0800f540 <_write_r>:
 800f540:	b538      	push	{r3, r4, r5, lr}
 800f542:	4d07      	ldr	r5, [pc, #28]	@ (800f560 <_write_r+0x20>)
 800f544:	4604      	mov	r4, r0
 800f546:	4608      	mov	r0, r1
 800f548:	4611      	mov	r1, r2
 800f54a:	2200      	movs	r2, #0
 800f54c:	602a      	str	r2, [r5, #0]
 800f54e:	461a      	mov	r2, r3
 800f550:	f7f2 ffe0 	bl	8002514 <_write>
 800f554:	1c43      	adds	r3, r0, #1
 800f556:	d102      	bne.n	800f55e <_write_r+0x1e>
 800f558:	682b      	ldr	r3, [r5, #0]
 800f55a:	b103      	cbz	r3, 800f55e <_write_r+0x1e>
 800f55c:	6023      	str	r3, [r4, #0]
 800f55e:	bd38      	pop	{r3, r4, r5, pc}
 800f560:	20000d0c 	.word	0x20000d0c

0800f564 <_close_r>:
 800f564:	b538      	push	{r3, r4, r5, lr}
 800f566:	4d06      	ldr	r5, [pc, #24]	@ (800f580 <_close_r+0x1c>)
 800f568:	2300      	movs	r3, #0
 800f56a:	4604      	mov	r4, r0
 800f56c:	4608      	mov	r0, r1
 800f56e:	602b      	str	r3, [r5, #0]
 800f570:	f7f2 ffec 	bl	800254c <_close>
 800f574:	1c43      	adds	r3, r0, #1
 800f576:	d102      	bne.n	800f57e <_close_r+0x1a>
 800f578:	682b      	ldr	r3, [r5, #0]
 800f57a:	b103      	cbz	r3, 800f57e <_close_r+0x1a>
 800f57c:	6023      	str	r3, [r4, #0]
 800f57e:	bd38      	pop	{r3, r4, r5, pc}
 800f580:	20000d0c 	.word	0x20000d0c

0800f584 <memcpy>:
 800f584:	440a      	add	r2, r1
 800f586:	4291      	cmp	r1, r2
 800f588:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800f58c:	d100      	bne.n	800f590 <memcpy+0xc>
 800f58e:	4770      	bx	lr
 800f590:	b510      	push	{r4, lr}
 800f592:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f596:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f59a:	4291      	cmp	r1, r2
 800f59c:	d1f9      	bne.n	800f592 <memcpy+0xe>
 800f59e:	bd10      	pop	{r4, pc}

0800f5a0 <__assert_func>:
 800f5a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f5a2:	4614      	mov	r4, r2
 800f5a4:	461a      	mov	r2, r3
 800f5a6:	4b09      	ldr	r3, [pc, #36]	@ (800f5cc <__assert_func+0x2c>)
 800f5a8:	681b      	ldr	r3, [r3, #0]
 800f5aa:	4605      	mov	r5, r0
 800f5ac:	68d8      	ldr	r0, [r3, #12]
 800f5ae:	b14c      	cbz	r4, 800f5c4 <__assert_func+0x24>
 800f5b0:	4b07      	ldr	r3, [pc, #28]	@ (800f5d0 <__assert_func+0x30>)
 800f5b2:	9100      	str	r1, [sp, #0]
 800f5b4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f5b8:	4906      	ldr	r1, [pc, #24]	@ (800f5d4 <__assert_func+0x34>)
 800f5ba:	462b      	mov	r3, r5
 800f5bc:	f000 f83c 	bl	800f638 <fiprintf>
 800f5c0:	f000 f859 	bl	800f676 <abort>
 800f5c4:	4b04      	ldr	r3, [pc, #16]	@ (800f5d8 <__assert_func+0x38>)
 800f5c6:	461c      	mov	r4, r3
 800f5c8:	e7f3      	b.n	800f5b2 <__assert_func+0x12>
 800f5ca:	bf00      	nop
 800f5cc:	20000054 	.word	0x20000054
 800f5d0:	0800fd71 	.word	0x0800fd71
 800f5d4:	0800fd7e 	.word	0x0800fd7e
 800f5d8:	0800fdac 	.word	0x0800fdac

0800f5dc <_calloc_r>:
 800f5dc:	b570      	push	{r4, r5, r6, lr}
 800f5de:	fba1 5402 	umull	r5, r4, r1, r2
 800f5e2:	b934      	cbnz	r4, 800f5f2 <_calloc_r+0x16>
 800f5e4:	4629      	mov	r1, r5
 800f5e6:	f7fd fefb 	bl	800d3e0 <_malloc_r>
 800f5ea:	4606      	mov	r6, r0
 800f5ec:	b928      	cbnz	r0, 800f5fa <_calloc_r+0x1e>
 800f5ee:	4630      	mov	r0, r6
 800f5f0:	bd70      	pop	{r4, r5, r6, pc}
 800f5f2:	220c      	movs	r2, #12
 800f5f4:	6002      	str	r2, [r0, #0]
 800f5f6:	2600      	movs	r6, #0
 800f5f8:	e7f9      	b.n	800f5ee <_calloc_r+0x12>
 800f5fa:	462a      	mov	r2, r5
 800f5fc:	4621      	mov	r1, r4
 800f5fe:	f7fe fa83 	bl	800db08 <memset>
 800f602:	e7f4      	b.n	800f5ee <_calloc_r+0x12>

0800f604 <__ascii_mbtowc>:
 800f604:	b082      	sub	sp, #8
 800f606:	b901      	cbnz	r1, 800f60a <__ascii_mbtowc+0x6>
 800f608:	a901      	add	r1, sp, #4
 800f60a:	b142      	cbz	r2, 800f61e <__ascii_mbtowc+0x1a>
 800f60c:	b14b      	cbz	r3, 800f622 <__ascii_mbtowc+0x1e>
 800f60e:	7813      	ldrb	r3, [r2, #0]
 800f610:	600b      	str	r3, [r1, #0]
 800f612:	7812      	ldrb	r2, [r2, #0]
 800f614:	1e10      	subs	r0, r2, #0
 800f616:	bf18      	it	ne
 800f618:	2001      	movne	r0, #1
 800f61a:	b002      	add	sp, #8
 800f61c:	4770      	bx	lr
 800f61e:	4610      	mov	r0, r2
 800f620:	e7fb      	b.n	800f61a <__ascii_mbtowc+0x16>
 800f622:	f06f 0001 	mvn.w	r0, #1
 800f626:	e7f8      	b.n	800f61a <__ascii_mbtowc+0x16>

0800f628 <_malloc_usable_size_r>:
 800f628:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f62c:	1f18      	subs	r0, r3, #4
 800f62e:	2b00      	cmp	r3, #0
 800f630:	bfbc      	itt	lt
 800f632:	580b      	ldrlt	r3, [r1, r0]
 800f634:	18c0      	addlt	r0, r0, r3
 800f636:	4770      	bx	lr

0800f638 <fiprintf>:
 800f638:	b40e      	push	{r1, r2, r3}
 800f63a:	b503      	push	{r0, r1, lr}
 800f63c:	4601      	mov	r1, r0
 800f63e:	ab03      	add	r3, sp, #12
 800f640:	4805      	ldr	r0, [pc, #20]	@ (800f658 <fiprintf+0x20>)
 800f642:	f853 2b04 	ldr.w	r2, [r3], #4
 800f646:	6800      	ldr	r0, [r0, #0]
 800f648:	9301      	str	r3, [sp, #4]
 800f64a:	f000 f845 	bl	800f6d8 <_vfiprintf_r>
 800f64e:	b002      	add	sp, #8
 800f650:	f85d eb04 	ldr.w	lr, [sp], #4
 800f654:	b003      	add	sp, #12
 800f656:	4770      	bx	lr
 800f658:	20000054 	.word	0x20000054

0800f65c <__ascii_wctomb>:
 800f65c:	4603      	mov	r3, r0
 800f65e:	4608      	mov	r0, r1
 800f660:	b141      	cbz	r1, 800f674 <__ascii_wctomb+0x18>
 800f662:	2aff      	cmp	r2, #255	@ 0xff
 800f664:	d904      	bls.n	800f670 <__ascii_wctomb+0x14>
 800f666:	228a      	movs	r2, #138	@ 0x8a
 800f668:	601a      	str	r2, [r3, #0]
 800f66a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f66e:	4770      	bx	lr
 800f670:	700a      	strb	r2, [r1, #0]
 800f672:	2001      	movs	r0, #1
 800f674:	4770      	bx	lr

0800f676 <abort>:
 800f676:	b508      	push	{r3, lr}
 800f678:	2006      	movs	r0, #6
 800f67a:	f000 fa63 	bl	800fb44 <raise>
 800f67e:	2001      	movs	r0, #1
 800f680:	f7f2 ff20 	bl	80024c4 <_exit>

0800f684 <__sfputc_r>:
 800f684:	6893      	ldr	r3, [r2, #8]
 800f686:	3b01      	subs	r3, #1
 800f688:	2b00      	cmp	r3, #0
 800f68a:	b410      	push	{r4}
 800f68c:	6093      	str	r3, [r2, #8]
 800f68e:	da08      	bge.n	800f6a2 <__sfputc_r+0x1e>
 800f690:	6994      	ldr	r4, [r2, #24]
 800f692:	42a3      	cmp	r3, r4
 800f694:	db01      	blt.n	800f69a <__sfputc_r+0x16>
 800f696:	290a      	cmp	r1, #10
 800f698:	d103      	bne.n	800f6a2 <__sfputc_r+0x1e>
 800f69a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f69e:	f000 b933 	b.w	800f908 <__swbuf_r>
 800f6a2:	6813      	ldr	r3, [r2, #0]
 800f6a4:	1c58      	adds	r0, r3, #1
 800f6a6:	6010      	str	r0, [r2, #0]
 800f6a8:	7019      	strb	r1, [r3, #0]
 800f6aa:	4608      	mov	r0, r1
 800f6ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f6b0:	4770      	bx	lr

0800f6b2 <__sfputs_r>:
 800f6b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f6b4:	4606      	mov	r6, r0
 800f6b6:	460f      	mov	r7, r1
 800f6b8:	4614      	mov	r4, r2
 800f6ba:	18d5      	adds	r5, r2, r3
 800f6bc:	42ac      	cmp	r4, r5
 800f6be:	d101      	bne.n	800f6c4 <__sfputs_r+0x12>
 800f6c0:	2000      	movs	r0, #0
 800f6c2:	e007      	b.n	800f6d4 <__sfputs_r+0x22>
 800f6c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f6c8:	463a      	mov	r2, r7
 800f6ca:	4630      	mov	r0, r6
 800f6cc:	f7ff ffda 	bl	800f684 <__sfputc_r>
 800f6d0:	1c43      	adds	r3, r0, #1
 800f6d2:	d1f3      	bne.n	800f6bc <__sfputs_r+0xa>
 800f6d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f6d8 <_vfiprintf_r>:
 800f6d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6dc:	460d      	mov	r5, r1
 800f6de:	b09d      	sub	sp, #116	@ 0x74
 800f6e0:	4614      	mov	r4, r2
 800f6e2:	4698      	mov	r8, r3
 800f6e4:	4606      	mov	r6, r0
 800f6e6:	b118      	cbz	r0, 800f6f0 <_vfiprintf_r+0x18>
 800f6e8:	6a03      	ldr	r3, [r0, #32]
 800f6ea:	b90b      	cbnz	r3, 800f6f0 <_vfiprintf_r+0x18>
 800f6ec:	f7fe f952 	bl	800d994 <__sinit>
 800f6f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f6f2:	07d9      	lsls	r1, r3, #31
 800f6f4:	d405      	bmi.n	800f702 <_vfiprintf_r+0x2a>
 800f6f6:	89ab      	ldrh	r3, [r5, #12]
 800f6f8:	059a      	lsls	r2, r3, #22
 800f6fa:	d402      	bmi.n	800f702 <_vfiprintf_r+0x2a>
 800f6fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f6fe:	f7fe fa46 	bl	800db8e <__retarget_lock_acquire_recursive>
 800f702:	89ab      	ldrh	r3, [r5, #12]
 800f704:	071b      	lsls	r3, r3, #28
 800f706:	d501      	bpl.n	800f70c <_vfiprintf_r+0x34>
 800f708:	692b      	ldr	r3, [r5, #16]
 800f70a:	b99b      	cbnz	r3, 800f734 <_vfiprintf_r+0x5c>
 800f70c:	4629      	mov	r1, r5
 800f70e:	4630      	mov	r0, r6
 800f710:	f000 f938 	bl	800f984 <__swsetup_r>
 800f714:	b170      	cbz	r0, 800f734 <_vfiprintf_r+0x5c>
 800f716:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f718:	07dc      	lsls	r4, r3, #31
 800f71a:	d504      	bpl.n	800f726 <_vfiprintf_r+0x4e>
 800f71c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f720:	b01d      	add	sp, #116	@ 0x74
 800f722:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f726:	89ab      	ldrh	r3, [r5, #12]
 800f728:	0598      	lsls	r0, r3, #22
 800f72a:	d4f7      	bmi.n	800f71c <_vfiprintf_r+0x44>
 800f72c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f72e:	f7fe fa2f 	bl	800db90 <__retarget_lock_release_recursive>
 800f732:	e7f3      	b.n	800f71c <_vfiprintf_r+0x44>
 800f734:	2300      	movs	r3, #0
 800f736:	9309      	str	r3, [sp, #36]	@ 0x24
 800f738:	2320      	movs	r3, #32
 800f73a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f73e:	f8cd 800c 	str.w	r8, [sp, #12]
 800f742:	2330      	movs	r3, #48	@ 0x30
 800f744:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f8f4 <_vfiprintf_r+0x21c>
 800f748:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f74c:	f04f 0901 	mov.w	r9, #1
 800f750:	4623      	mov	r3, r4
 800f752:	469a      	mov	sl, r3
 800f754:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f758:	b10a      	cbz	r2, 800f75e <_vfiprintf_r+0x86>
 800f75a:	2a25      	cmp	r2, #37	@ 0x25
 800f75c:	d1f9      	bne.n	800f752 <_vfiprintf_r+0x7a>
 800f75e:	ebba 0b04 	subs.w	fp, sl, r4
 800f762:	d00b      	beq.n	800f77c <_vfiprintf_r+0xa4>
 800f764:	465b      	mov	r3, fp
 800f766:	4622      	mov	r2, r4
 800f768:	4629      	mov	r1, r5
 800f76a:	4630      	mov	r0, r6
 800f76c:	f7ff ffa1 	bl	800f6b2 <__sfputs_r>
 800f770:	3001      	adds	r0, #1
 800f772:	f000 80a7 	beq.w	800f8c4 <_vfiprintf_r+0x1ec>
 800f776:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f778:	445a      	add	r2, fp
 800f77a:	9209      	str	r2, [sp, #36]	@ 0x24
 800f77c:	f89a 3000 	ldrb.w	r3, [sl]
 800f780:	2b00      	cmp	r3, #0
 800f782:	f000 809f 	beq.w	800f8c4 <_vfiprintf_r+0x1ec>
 800f786:	2300      	movs	r3, #0
 800f788:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f78c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f790:	f10a 0a01 	add.w	sl, sl, #1
 800f794:	9304      	str	r3, [sp, #16]
 800f796:	9307      	str	r3, [sp, #28]
 800f798:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f79c:	931a      	str	r3, [sp, #104]	@ 0x68
 800f79e:	4654      	mov	r4, sl
 800f7a0:	2205      	movs	r2, #5
 800f7a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f7a6:	4853      	ldr	r0, [pc, #332]	@ (800f8f4 <_vfiprintf_r+0x21c>)
 800f7a8:	f7f0 fd12 	bl	80001d0 <memchr>
 800f7ac:	9a04      	ldr	r2, [sp, #16]
 800f7ae:	b9d8      	cbnz	r0, 800f7e8 <_vfiprintf_r+0x110>
 800f7b0:	06d1      	lsls	r1, r2, #27
 800f7b2:	bf44      	itt	mi
 800f7b4:	2320      	movmi	r3, #32
 800f7b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f7ba:	0713      	lsls	r3, r2, #28
 800f7bc:	bf44      	itt	mi
 800f7be:	232b      	movmi	r3, #43	@ 0x2b
 800f7c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f7c4:	f89a 3000 	ldrb.w	r3, [sl]
 800f7c8:	2b2a      	cmp	r3, #42	@ 0x2a
 800f7ca:	d015      	beq.n	800f7f8 <_vfiprintf_r+0x120>
 800f7cc:	9a07      	ldr	r2, [sp, #28]
 800f7ce:	4654      	mov	r4, sl
 800f7d0:	2000      	movs	r0, #0
 800f7d2:	f04f 0c0a 	mov.w	ip, #10
 800f7d6:	4621      	mov	r1, r4
 800f7d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f7dc:	3b30      	subs	r3, #48	@ 0x30
 800f7de:	2b09      	cmp	r3, #9
 800f7e0:	d94b      	bls.n	800f87a <_vfiprintf_r+0x1a2>
 800f7e2:	b1b0      	cbz	r0, 800f812 <_vfiprintf_r+0x13a>
 800f7e4:	9207      	str	r2, [sp, #28]
 800f7e6:	e014      	b.n	800f812 <_vfiprintf_r+0x13a>
 800f7e8:	eba0 0308 	sub.w	r3, r0, r8
 800f7ec:	fa09 f303 	lsl.w	r3, r9, r3
 800f7f0:	4313      	orrs	r3, r2
 800f7f2:	9304      	str	r3, [sp, #16]
 800f7f4:	46a2      	mov	sl, r4
 800f7f6:	e7d2      	b.n	800f79e <_vfiprintf_r+0xc6>
 800f7f8:	9b03      	ldr	r3, [sp, #12]
 800f7fa:	1d19      	adds	r1, r3, #4
 800f7fc:	681b      	ldr	r3, [r3, #0]
 800f7fe:	9103      	str	r1, [sp, #12]
 800f800:	2b00      	cmp	r3, #0
 800f802:	bfbb      	ittet	lt
 800f804:	425b      	neglt	r3, r3
 800f806:	f042 0202 	orrlt.w	r2, r2, #2
 800f80a:	9307      	strge	r3, [sp, #28]
 800f80c:	9307      	strlt	r3, [sp, #28]
 800f80e:	bfb8      	it	lt
 800f810:	9204      	strlt	r2, [sp, #16]
 800f812:	7823      	ldrb	r3, [r4, #0]
 800f814:	2b2e      	cmp	r3, #46	@ 0x2e
 800f816:	d10a      	bne.n	800f82e <_vfiprintf_r+0x156>
 800f818:	7863      	ldrb	r3, [r4, #1]
 800f81a:	2b2a      	cmp	r3, #42	@ 0x2a
 800f81c:	d132      	bne.n	800f884 <_vfiprintf_r+0x1ac>
 800f81e:	9b03      	ldr	r3, [sp, #12]
 800f820:	1d1a      	adds	r2, r3, #4
 800f822:	681b      	ldr	r3, [r3, #0]
 800f824:	9203      	str	r2, [sp, #12]
 800f826:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f82a:	3402      	adds	r4, #2
 800f82c:	9305      	str	r3, [sp, #20]
 800f82e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f904 <_vfiprintf_r+0x22c>
 800f832:	7821      	ldrb	r1, [r4, #0]
 800f834:	2203      	movs	r2, #3
 800f836:	4650      	mov	r0, sl
 800f838:	f7f0 fcca 	bl	80001d0 <memchr>
 800f83c:	b138      	cbz	r0, 800f84e <_vfiprintf_r+0x176>
 800f83e:	9b04      	ldr	r3, [sp, #16]
 800f840:	eba0 000a 	sub.w	r0, r0, sl
 800f844:	2240      	movs	r2, #64	@ 0x40
 800f846:	4082      	lsls	r2, r0
 800f848:	4313      	orrs	r3, r2
 800f84a:	3401      	adds	r4, #1
 800f84c:	9304      	str	r3, [sp, #16]
 800f84e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f852:	4829      	ldr	r0, [pc, #164]	@ (800f8f8 <_vfiprintf_r+0x220>)
 800f854:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f858:	2206      	movs	r2, #6
 800f85a:	f7f0 fcb9 	bl	80001d0 <memchr>
 800f85e:	2800      	cmp	r0, #0
 800f860:	d03f      	beq.n	800f8e2 <_vfiprintf_r+0x20a>
 800f862:	4b26      	ldr	r3, [pc, #152]	@ (800f8fc <_vfiprintf_r+0x224>)
 800f864:	bb1b      	cbnz	r3, 800f8ae <_vfiprintf_r+0x1d6>
 800f866:	9b03      	ldr	r3, [sp, #12]
 800f868:	3307      	adds	r3, #7
 800f86a:	f023 0307 	bic.w	r3, r3, #7
 800f86e:	3308      	adds	r3, #8
 800f870:	9303      	str	r3, [sp, #12]
 800f872:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f874:	443b      	add	r3, r7
 800f876:	9309      	str	r3, [sp, #36]	@ 0x24
 800f878:	e76a      	b.n	800f750 <_vfiprintf_r+0x78>
 800f87a:	fb0c 3202 	mla	r2, ip, r2, r3
 800f87e:	460c      	mov	r4, r1
 800f880:	2001      	movs	r0, #1
 800f882:	e7a8      	b.n	800f7d6 <_vfiprintf_r+0xfe>
 800f884:	2300      	movs	r3, #0
 800f886:	3401      	adds	r4, #1
 800f888:	9305      	str	r3, [sp, #20]
 800f88a:	4619      	mov	r1, r3
 800f88c:	f04f 0c0a 	mov.w	ip, #10
 800f890:	4620      	mov	r0, r4
 800f892:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f896:	3a30      	subs	r2, #48	@ 0x30
 800f898:	2a09      	cmp	r2, #9
 800f89a:	d903      	bls.n	800f8a4 <_vfiprintf_r+0x1cc>
 800f89c:	2b00      	cmp	r3, #0
 800f89e:	d0c6      	beq.n	800f82e <_vfiprintf_r+0x156>
 800f8a0:	9105      	str	r1, [sp, #20]
 800f8a2:	e7c4      	b.n	800f82e <_vfiprintf_r+0x156>
 800f8a4:	fb0c 2101 	mla	r1, ip, r1, r2
 800f8a8:	4604      	mov	r4, r0
 800f8aa:	2301      	movs	r3, #1
 800f8ac:	e7f0      	b.n	800f890 <_vfiprintf_r+0x1b8>
 800f8ae:	ab03      	add	r3, sp, #12
 800f8b0:	9300      	str	r3, [sp, #0]
 800f8b2:	462a      	mov	r2, r5
 800f8b4:	4b12      	ldr	r3, [pc, #72]	@ (800f900 <_vfiprintf_r+0x228>)
 800f8b6:	a904      	add	r1, sp, #16
 800f8b8:	4630      	mov	r0, r6
 800f8ba:	f7fd fb35 	bl	800cf28 <_printf_float>
 800f8be:	4607      	mov	r7, r0
 800f8c0:	1c78      	adds	r0, r7, #1
 800f8c2:	d1d6      	bne.n	800f872 <_vfiprintf_r+0x19a>
 800f8c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f8c6:	07d9      	lsls	r1, r3, #31
 800f8c8:	d405      	bmi.n	800f8d6 <_vfiprintf_r+0x1fe>
 800f8ca:	89ab      	ldrh	r3, [r5, #12]
 800f8cc:	059a      	lsls	r2, r3, #22
 800f8ce:	d402      	bmi.n	800f8d6 <_vfiprintf_r+0x1fe>
 800f8d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f8d2:	f7fe f95d 	bl	800db90 <__retarget_lock_release_recursive>
 800f8d6:	89ab      	ldrh	r3, [r5, #12]
 800f8d8:	065b      	lsls	r3, r3, #25
 800f8da:	f53f af1f 	bmi.w	800f71c <_vfiprintf_r+0x44>
 800f8de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f8e0:	e71e      	b.n	800f720 <_vfiprintf_r+0x48>
 800f8e2:	ab03      	add	r3, sp, #12
 800f8e4:	9300      	str	r3, [sp, #0]
 800f8e6:	462a      	mov	r2, r5
 800f8e8:	4b05      	ldr	r3, [pc, #20]	@ (800f900 <_vfiprintf_r+0x228>)
 800f8ea:	a904      	add	r1, sp, #16
 800f8ec:	4630      	mov	r0, r6
 800f8ee:	f7fd fe65 	bl	800d5bc <_printf_i>
 800f8f2:	e7e4      	b.n	800f8be <_vfiprintf_r+0x1e6>
 800f8f4:	0800fcfd 	.word	0x0800fcfd
 800f8f8:	0800fd07 	.word	0x0800fd07
 800f8fc:	0800cf29 	.word	0x0800cf29
 800f900:	0800f6b3 	.word	0x0800f6b3
 800f904:	0800fd03 	.word	0x0800fd03

0800f908 <__swbuf_r>:
 800f908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f90a:	460e      	mov	r6, r1
 800f90c:	4614      	mov	r4, r2
 800f90e:	4605      	mov	r5, r0
 800f910:	b118      	cbz	r0, 800f91a <__swbuf_r+0x12>
 800f912:	6a03      	ldr	r3, [r0, #32]
 800f914:	b90b      	cbnz	r3, 800f91a <__swbuf_r+0x12>
 800f916:	f7fe f83d 	bl	800d994 <__sinit>
 800f91a:	69a3      	ldr	r3, [r4, #24]
 800f91c:	60a3      	str	r3, [r4, #8]
 800f91e:	89a3      	ldrh	r3, [r4, #12]
 800f920:	071a      	lsls	r2, r3, #28
 800f922:	d501      	bpl.n	800f928 <__swbuf_r+0x20>
 800f924:	6923      	ldr	r3, [r4, #16]
 800f926:	b943      	cbnz	r3, 800f93a <__swbuf_r+0x32>
 800f928:	4621      	mov	r1, r4
 800f92a:	4628      	mov	r0, r5
 800f92c:	f000 f82a 	bl	800f984 <__swsetup_r>
 800f930:	b118      	cbz	r0, 800f93a <__swbuf_r+0x32>
 800f932:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800f936:	4638      	mov	r0, r7
 800f938:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f93a:	6823      	ldr	r3, [r4, #0]
 800f93c:	6922      	ldr	r2, [r4, #16]
 800f93e:	1a98      	subs	r0, r3, r2
 800f940:	6963      	ldr	r3, [r4, #20]
 800f942:	b2f6      	uxtb	r6, r6
 800f944:	4283      	cmp	r3, r0
 800f946:	4637      	mov	r7, r6
 800f948:	dc05      	bgt.n	800f956 <__swbuf_r+0x4e>
 800f94a:	4621      	mov	r1, r4
 800f94c:	4628      	mov	r0, r5
 800f94e:	f7ff f9a5 	bl	800ec9c <_fflush_r>
 800f952:	2800      	cmp	r0, #0
 800f954:	d1ed      	bne.n	800f932 <__swbuf_r+0x2a>
 800f956:	68a3      	ldr	r3, [r4, #8]
 800f958:	3b01      	subs	r3, #1
 800f95a:	60a3      	str	r3, [r4, #8]
 800f95c:	6823      	ldr	r3, [r4, #0]
 800f95e:	1c5a      	adds	r2, r3, #1
 800f960:	6022      	str	r2, [r4, #0]
 800f962:	701e      	strb	r6, [r3, #0]
 800f964:	6962      	ldr	r2, [r4, #20]
 800f966:	1c43      	adds	r3, r0, #1
 800f968:	429a      	cmp	r2, r3
 800f96a:	d004      	beq.n	800f976 <__swbuf_r+0x6e>
 800f96c:	89a3      	ldrh	r3, [r4, #12]
 800f96e:	07db      	lsls	r3, r3, #31
 800f970:	d5e1      	bpl.n	800f936 <__swbuf_r+0x2e>
 800f972:	2e0a      	cmp	r6, #10
 800f974:	d1df      	bne.n	800f936 <__swbuf_r+0x2e>
 800f976:	4621      	mov	r1, r4
 800f978:	4628      	mov	r0, r5
 800f97a:	f7ff f98f 	bl	800ec9c <_fflush_r>
 800f97e:	2800      	cmp	r0, #0
 800f980:	d0d9      	beq.n	800f936 <__swbuf_r+0x2e>
 800f982:	e7d6      	b.n	800f932 <__swbuf_r+0x2a>

0800f984 <__swsetup_r>:
 800f984:	b538      	push	{r3, r4, r5, lr}
 800f986:	4b29      	ldr	r3, [pc, #164]	@ (800fa2c <__swsetup_r+0xa8>)
 800f988:	4605      	mov	r5, r0
 800f98a:	6818      	ldr	r0, [r3, #0]
 800f98c:	460c      	mov	r4, r1
 800f98e:	b118      	cbz	r0, 800f998 <__swsetup_r+0x14>
 800f990:	6a03      	ldr	r3, [r0, #32]
 800f992:	b90b      	cbnz	r3, 800f998 <__swsetup_r+0x14>
 800f994:	f7fd fffe 	bl	800d994 <__sinit>
 800f998:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f99c:	0719      	lsls	r1, r3, #28
 800f99e:	d422      	bmi.n	800f9e6 <__swsetup_r+0x62>
 800f9a0:	06da      	lsls	r2, r3, #27
 800f9a2:	d407      	bmi.n	800f9b4 <__swsetup_r+0x30>
 800f9a4:	2209      	movs	r2, #9
 800f9a6:	602a      	str	r2, [r5, #0]
 800f9a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f9ac:	81a3      	strh	r3, [r4, #12]
 800f9ae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f9b2:	e033      	b.n	800fa1c <__swsetup_r+0x98>
 800f9b4:	0758      	lsls	r0, r3, #29
 800f9b6:	d512      	bpl.n	800f9de <__swsetup_r+0x5a>
 800f9b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f9ba:	b141      	cbz	r1, 800f9ce <__swsetup_r+0x4a>
 800f9bc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f9c0:	4299      	cmp	r1, r3
 800f9c2:	d002      	beq.n	800f9ca <__swsetup_r+0x46>
 800f9c4:	4628      	mov	r0, r5
 800f9c6:	f7fe ff43 	bl	800e850 <_free_r>
 800f9ca:	2300      	movs	r3, #0
 800f9cc:	6363      	str	r3, [r4, #52]	@ 0x34
 800f9ce:	89a3      	ldrh	r3, [r4, #12]
 800f9d0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f9d4:	81a3      	strh	r3, [r4, #12]
 800f9d6:	2300      	movs	r3, #0
 800f9d8:	6063      	str	r3, [r4, #4]
 800f9da:	6923      	ldr	r3, [r4, #16]
 800f9dc:	6023      	str	r3, [r4, #0]
 800f9de:	89a3      	ldrh	r3, [r4, #12]
 800f9e0:	f043 0308 	orr.w	r3, r3, #8
 800f9e4:	81a3      	strh	r3, [r4, #12]
 800f9e6:	6923      	ldr	r3, [r4, #16]
 800f9e8:	b94b      	cbnz	r3, 800f9fe <__swsetup_r+0x7a>
 800f9ea:	89a3      	ldrh	r3, [r4, #12]
 800f9ec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f9f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f9f4:	d003      	beq.n	800f9fe <__swsetup_r+0x7a>
 800f9f6:	4621      	mov	r1, r4
 800f9f8:	4628      	mov	r0, r5
 800f9fa:	f000 f83f 	bl	800fa7c <__smakebuf_r>
 800f9fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fa02:	f013 0201 	ands.w	r2, r3, #1
 800fa06:	d00a      	beq.n	800fa1e <__swsetup_r+0x9a>
 800fa08:	2200      	movs	r2, #0
 800fa0a:	60a2      	str	r2, [r4, #8]
 800fa0c:	6962      	ldr	r2, [r4, #20]
 800fa0e:	4252      	negs	r2, r2
 800fa10:	61a2      	str	r2, [r4, #24]
 800fa12:	6922      	ldr	r2, [r4, #16]
 800fa14:	b942      	cbnz	r2, 800fa28 <__swsetup_r+0xa4>
 800fa16:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800fa1a:	d1c5      	bne.n	800f9a8 <__swsetup_r+0x24>
 800fa1c:	bd38      	pop	{r3, r4, r5, pc}
 800fa1e:	0799      	lsls	r1, r3, #30
 800fa20:	bf58      	it	pl
 800fa22:	6962      	ldrpl	r2, [r4, #20]
 800fa24:	60a2      	str	r2, [r4, #8]
 800fa26:	e7f4      	b.n	800fa12 <__swsetup_r+0x8e>
 800fa28:	2000      	movs	r0, #0
 800fa2a:	e7f7      	b.n	800fa1c <__swsetup_r+0x98>
 800fa2c:	20000054 	.word	0x20000054

0800fa30 <__swhatbuf_r>:
 800fa30:	b570      	push	{r4, r5, r6, lr}
 800fa32:	460c      	mov	r4, r1
 800fa34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa38:	2900      	cmp	r1, #0
 800fa3a:	b096      	sub	sp, #88	@ 0x58
 800fa3c:	4615      	mov	r5, r2
 800fa3e:	461e      	mov	r6, r3
 800fa40:	da0d      	bge.n	800fa5e <__swhatbuf_r+0x2e>
 800fa42:	89a3      	ldrh	r3, [r4, #12]
 800fa44:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800fa48:	f04f 0100 	mov.w	r1, #0
 800fa4c:	bf14      	ite	ne
 800fa4e:	2340      	movne	r3, #64	@ 0x40
 800fa50:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800fa54:	2000      	movs	r0, #0
 800fa56:	6031      	str	r1, [r6, #0]
 800fa58:	602b      	str	r3, [r5, #0]
 800fa5a:	b016      	add	sp, #88	@ 0x58
 800fa5c:	bd70      	pop	{r4, r5, r6, pc}
 800fa5e:	466a      	mov	r2, sp
 800fa60:	f000 f89c 	bl	800fb9c <_fstat_r>
 800fa64:	2800      	cmp	r0, #0
 800fa66:	dbec      	blt.n	800fa42 <__swhatbuf_r+0x12>
 800fa68:	9901      	ldr	r1, [sp, #4]
 800fa6a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800fa6e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800fa72:	4259      	negs	r1, r3
 800fa74:	4159      	adcs	r1, r3
 800fa76:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fa7a:	e7eb      	b.n	800fa54 <__swhatbuf_r+0x24>

0800fa7c <__smakebuf_r>:
 800fa7c:	898b      	ldrh	r3, [r1, #12]
 800fa7e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fa80:	079d      	lsls	r5, r3, #30
 800fa82:	4606      	mov	r6, r0
 800fa84:	460c      	mov	r4, r1
 800fa86:	d507      	bpl.n	800fa98 <__smakebuf_r+0x1c>
 800fa88:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800fa8c:	6023      	str	r3, [r4, #0]
 800fa8e:	6123      	str	r3, [r4, #16]
 800fa90:	2301      	movs	r3, #1
 800fa92:	6163      	str	r3, [r4, #20]
 800fa94:	b003      	add	sp, #12
 800fa96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa98:	ab01      	add	r3, sp, #4
 800fa9a:	466a      	mov	r2, sp
 800fa9c:	f7ff ffc8 	bl	800fa30 <__swhatbuf_r>
 800faa0:	9f00      	ldr	r7, [sp, #0]
 800faa2:	4605      	mov	r5, r0
 800faa4:	4639      	mov	r1, r7
 800faa6:	4630      	mov	r0, r6
 800faa8:	f7fd fc9a 	bl	800d3e0 <_malloc_r>
 800faac:	b948      	cbnz	r0, 800fac2 <__smakebuf_r+0x46>
 800faae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fab2:	059a      	lsls	r2, r3, #22
 800fab4:	d4ee      	bmi.n	800fa94 <__smakebuf_r+0x18>
 800fab6:	f023 0303 	bic.w	r3, r3, #3
 800faba:	f043 0302 	orr.w	r3, r3, #2
 800fabe:	81a3      	strh	r3, [r4, #12]
 800fac0:	e7e2      	b.n	800fa88 <__smakebuf_r+0xc>
 800fac2:	89a3      	ldrh	r3, [r4, #12]
 800fac4:	6020      	str	r0, [r4, #0]
 800fac6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800faca:	81a3      	strh	r3, [r4, #12]
 800facc:	9b01      	ldr	r3, [sp, #4]
 800face:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800fad2:	b15b      	cbz	r3, 800faec <__smakebuf_r+0x70>
 800fad4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fad8:	4630      	mov	r0, r6
 800fada:	f000 f83b 	bl	800fb54 <_isatty_r>
 800fade:	b128      	cbz	r0, 800faec <__smakebuf_r+0x70>
 800fae0:	89a3      	ldrh	r3, [r4, #12]
 800fae2:	f023 0303 	bic.w	r3, r3, #3
 800fae6:	f043 0301 	orr.w	r3, r3, #1
 800faea:	81a3      	strh	r3, [r4, #12]
 800faec:	89a3      	ldrh	r3, [r4, #12]
 800faee:	431d      	orrs	r5, r3
 800faf0:	81a5      	strh	r5, [r4, #12]
 800faf2:	e7cf      	b.n	800fa94 <__smakebuf_r+0x18>

0800faf4 <_raise_r>:
 800faf4:	291f      	cmp	r1, #31
 800faf6:	b538      	push	{r3, r4, r5, lr}
 800faf8:	4605      	mov	r5, r0
 800fafa:	460c      	mov	r4, r1
 800fafc:	d904      	bls.n	800fb08 <_raise_r+0x14>
 800fafe:	2316      	movs	r3, #22
 800fb00:	6003      	str	r3, [r0, #0]
 800fb02:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fb06:	bd38      	pop	{r3, r4, r5, pc}
 800fb08:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800fb0a:	b112      	cbz	r2, 800fb12 <_raise_r+0x1e>
 800fb0c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fb10:	b94b      	cbnz	r3, 800fb26 <_raise_r+0x32>
 800fb12:	4628      	mov	r0, r5
 800fb14:	f000 f840 	bl	800fb98 <_getpid_r>
 800fb18:	4622      	mov	r2, r4
 800fb1a:	4601      	mov	r1, r0
 800fb1c:	4628      	mov	r0, r5
 800fb1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fb22:	f000 b827 	b.w	800fb74 <_kill_r>
 800fb26:	2b01      	cmp	r3, #1
 800fb28:	d00a      	beq.n	800fb40 <_raise_r+0x4c>
 800fb2a:	1c59      	adds	r1, r3, #1
 800fb2c:	d103      	bne.n	800fb36 <_raise_r+0x42>
 800fb2e:	2316      	movs	r3, #22
 800fb30:	6003      	str	r3, [r0, #0]
 800fb32:	2001      	movs	r0, #1
 800fb34:	e7e7      	b.n	800fb06 <_raise_r+0x12>
 800fb36:	2100      	movs	r1, #0
 800fb38:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800fb3c:	4620      	mov	r0, r4
 800fb3e:	4798      	blx	r3
 800fb40:	2000      	movs	r0, #0
 800fb42:	e7e0      	b.n	800fb06 <_raise_r+0x12>

0800fb44 <raise>:
 800fb44:	4b02      	ldr	r3, [pc, #8]	@ (800fb50 <raise+0xc>)
 800fb46:	4601      	mov	r1, r0
 800fb48:	6818      	ldr	r0, [r3, #0]
 800fb4a:	f7ff bfd3 	b.w	800faf4 <_raise_r>
 800fb4e:	bf00      	nop
 800fb50:	20000054 	.word	0x20000054

0800fb54 <_isatty_r>:
 800fb54:	b538      	push	{r3, r4, r5, lr}
 800fb56:	4d06      	ldr	r5, [pc, #24]	@ (800fb70 <_isatty_r+0x1c>)
 800fb58:	2300      	movs	r3, #0
 800fb5a:	4604      	mov	r4, r0
 800fb5c:	4608      	mov	r0, r1
 800fb5e:	602b      	str	r3, [r5, #0]
 800fb60:	f7f2 fd10 	bl	8002584 <_isatty>
 800fb64:	1c43      	adds	r3, r0, #1
 800fb66:	d102      	bne.n	800fb6e <_isatty_r+0x1a>
 800fb68:	682b      	ldr	r3, [r5, #0]
 800fb6a:	b103      	cbz	r3, 800fb6e <_isatty_r+0x1a>
 800fb6c:	6023      	str	r3, [r4, #0]
 800fb6e:	bd38      	pop	{r3, r4, r5, pc}
 800fb70:	20000d0c 	.word	0x20000d0c

0800fb74 <_kill_r>:
 800fb74:	b538      	push	{r3, r4, r5, lr}
 800fb76:	4d07      	ldr	r5, [pc, #28]	@ (800fb94 <_kill_r+0x20>)
 800fb78:	2300      	movs	r3, #0
 800fb7a:	4604      	mov	r4, r0
 800fb7c:	4608      	mov	r0, r1
 800fb7e:	4611      	mov	r1, r2
 800fb80:	602b      	str	r3, [r5, #0]
 800fb82:	f7f2 fc8f 	bl	80024a4 <_kill>
 800fb86:	1c43      	adds	r3, r0, #1
 800fb88:	d102      	bne.n	800fb90 <_kill_r+0x1c>
 800fb8a:	682b      	ldr	r3, [r5, #0]
 800fb8c:	b103      	cbz	r3, 800fb90 <_kill_r+0x1c>
 800fb8e:	6023      	str	r3, [r4, #0]
 800fb90:	bd38      	pop	{r3, r4, r5, pc}
 800fb92:	bf00      	nop
 800fb94:	20000d0c 	.word	0x20000d0c

0800fb98 <_getpid_r>:
 800fb98:	f7f2 bc7c 	b.w	8002494 <_getpid>

0800fb9c <_fstat_r>:
 800fb9c:	b538      	push	{r3, r4, r5, lr}
 800fb9e:	4d07      	ldr	r5, [pc, #28]	@ (800fbbc <_fstat_r+0x20>)
 800fba0:	2300      	movs	r3, #0
 800fba2:	4604      	mov	r4, r0
 800fba4:	4608      	mov	r0, r1
 800fba6:	4611      	mov	r1, r2
 800fba8:	602b      	str	r3, [r5, #0]
 800fbaa:	f7f2 fcdb 	bl	8002564 <_fstat>
 800fbae:	1c43      	adds	r3, r0, #1
 800fbb0:	d102      	bne.n	800fbb8 <_fstat_r+0x1c>
 800fbb2:	682b      	ldr	r3, [r5, #0]
 800fbb4:	b103      	cbz	r3, 800fbb8 <_fstat_r+0x1c>
 800fbb6:	6023      	str	r3, [r4, #0]
 800fbb8:	bd38      	pop	{r3, r4, r5, pc}
 800fbba:	bf00      	nop
 800fbbc:	20000d0c 	.word	0x20000d0c

0800fbc0 <_init>:
 800fbc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fbc2:	bf00      	nop
 800fbc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fbc6:	bc08      	pop	{r3}
 800fbc8:	469e      	mov	lr, r3
 800fbca:	4770      	bx	lr

0800fbcc <_fini>:
 800fbcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fbce:	bf00      	nop
 800fbd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fbd2:	bc08      	pop	{r3}
 800fbd4:	469e      	mov	lr, r3
 800fbd6:	4770      	bx	lr
