{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 05 14:43:02 2011 " "Info: Processing started: Mon Sep 05 14:43:02 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off Display -c Display " "Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off Display -c Display" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Display EP2C5Q208C8 " "Info: Selected device EP2C5Q208C8 for design \"Display\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Info: Device EP2C8Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "51 51 " "Warning: No exact pin location assignment(s) for 51 pins of 51 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[0\] " "Info: Pin out\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { out[0] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 23 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[1\] " "Info: Pin out\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { out[1] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 23 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[2\] " "Info: Pin out\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { out[2] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 23 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[3\] " "Info: Pin out\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { out[3] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 23 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_sel\[0\] " "Info: Pin seg_sel\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { seg_sel[0] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 23 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_sel[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_sel\[1\] " "Info: Pin seg_sel\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { seg_sel[1] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 23 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_sel[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_sel\[2\] " "Info: Pin seg_sel\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { seg_sel[2] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 23 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_sel[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_sel\[3\] " "Info: Pin seg_sel\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { seg_sel[3] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 23 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_sel[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "finish " "Info: Pin finish not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { finish } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 13 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { finish } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_A0\[0\] " "Info: Pin num_A0\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_A0[0] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 8 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_A0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_display " "Info: Pin num_display not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_display } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 12 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_display } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_B1\[0\] " "Info: Pin num_B1\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_B1[0] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 10 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_B1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_A2\[0\] " "Info: Pin num_A2\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_A2[0] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 6 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_A2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_B2\[0\] " "Info: Pin num_B2\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_B2[0] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 9 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_B2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_C2\[0\] " "Info: Pin num_C2\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_C2[0] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 3 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_C2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_C3\[0\] " "Info: Pin num_C3\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_C3[0] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 2 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_C3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_B0\[0\] " "Info: Pin num_B0\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_B0[0] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 11 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_B0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_A1\[0\] " "Info: Pin num_A1\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_A1[0] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 7 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_A1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_C1\[0\] " "Info: Pin num_C1\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_C1[0] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 4 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_C1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_C0\[0\] " "Info: Pin num_C0\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_C0[0] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 5 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_C0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { clk } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 14 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_C3\[1\] " "Info: Pin num_C3\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_C3[1] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 2 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_C3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_A2\[1\] " "Info: Pin num_A2\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_A2[1] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 6 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_A2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_B2\[1\] " "Info: Pin num_B2\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_B2[1] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 9 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_B2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_C2\[1\] " "Info: Pin num_C2\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_C2[1] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 3 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_C2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_A1\[1\] " "Info: Pin num_A1\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_A1[1] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 7 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_A1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_B1\[1\] " "Info: Pin num_B1\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_B1[1] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 10 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_B1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_C1\[1\] " "Info: Pin num_C1\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_C1[1] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 4 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_C1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_A0\[1\] " "Info: Pin num_A0\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_A0[1] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 8 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_A0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_B0\[1\] " "Info: Pin num_B0\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_B0[1] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 11 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_B0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_C0\[1\] " "Info: Pin num_C0\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_C0[1] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 5 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_C0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_A0\[2\] " "Info: Pin num_A0\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_A0[2] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 8 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_A0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_B1\[2\] " "Info: Pin num_B1\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_B1[2] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 10 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_B1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_A2\[2\] " "Info: Pin num_A2\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_A2[2] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 6 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_A2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_B2\[2\] " "Info: Pin num_B2\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_B2[2] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 9 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_B2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_C2\[2\] " "Info: Pin num_C2\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_C2[2] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 3 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_C2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_C3\[2\] " "Info: Pin num_C3\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_C3[2] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 2 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_C3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_B0\[2\] " "Info: Pin num_B0\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_B0[2] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 11 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_B0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_A1\[2\] " "Info: Pin num_A1\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_A1[2] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 7 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_A1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_C1\[2\] " "Info: Pin num_C1\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_C1[2] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 4 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_C1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_C0\[2\] " "Info: Pin num_C0\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_C0[2] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 5 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_C0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_C3\[3\] " "Info: Pin num_C3\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_C3[3] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 2 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_C3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_A2\[3\] " "Info: Pin num_A2\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_A2[3] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 6 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_A2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_B2\[3\] " "Info: Pin num_B2\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_B2[3] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 9 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_B2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_C2\[3\] " "Info: Pin num_C2\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_C2[3] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 3 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_C2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_A1\[3\] " "Info: Pin num_A1\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_A1[3] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 7 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_A1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_B1\[3\] " "Info: Pin num_B1\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_B1[3] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 10 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_B1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_C1\[3\] " "Info: Pin num_C1\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_C1[3] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 4 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_C1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_A0\[3\] " "Info: Pin num_A0\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_A0[3] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 8 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_A0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_B0\[3\] " "Info: Pin num_B0\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_B0[3] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 11 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_B0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_C0\[3\] " "Info: Pin num_C0\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_C0[3] } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 5 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_C0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { clk } } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 14 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "50 unused 3.3V 42 8 0 " "Info: Number of I/O pins in group: 50 (unused VREF, 3.3V VCCIO, 42 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 31 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 36 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register state.S1 register out\[0\]~reg0 -5.111 ns " "Info: Slack time is -5.111 ns between source register \"state.S1\" and destination register \"out\[0\]~reg0\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.736 ns + Largest register register " "Info: + Largest register to register requirement is 0.736 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 12 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns out\[0\]~reg0 3 REG Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'out\[0\]~reg0'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl out[0]~reg0 } "NODE_NAME" } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 14 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 12 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns out\[0\]~reg0 3 REG Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'out\[0\]~reg0'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl out[0]~reg0 } "NODE_NAME" } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 14 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 12 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns state.S1 3 REG Unassigned 5 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'state.S1'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl state.S1 } "NODE_NAME" } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 14 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.494 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 12 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns state.S1 3 REG Unassigned 5 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'state.S1'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl state.S1 } "NODE_NAME" } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 14 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 23 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.847 ns - Longest register register " "Info: - Longest register to register delay is 5.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.S1 1 REG Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'state.S1'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.S1 } "NODE_NAME" } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.651 ns) 0.881 ns out\[0\]~34 2 COMB Unassigned 4 " "Info: 2: + IC(0.230 ns) + CELL(0.651 ns) = 0.881 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'out\[0\]~34'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { state.S1 out[0]~34 } "NODE_NAME" } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 1.692 ns Selector3~2 3 COMB Unassigned 1 " "Info: 3: + IC(0.605 ns) + CELL(0.206 ns) = 1.692 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector3~2'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { out[0]~34 Selector3~2 } "NODE_NAME" } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 2.503 ns Selector3~3 4 COMB Unassigned 1 " "Info: 4: + IC(0.605 ns) + CELL(0.206 ns) = 2.503 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector3~3'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Selector3~2 Selector3~3 } "NODE_NAME" } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 3.314 ns Selector3~9 5 COMB Unassigned 1 " "Info: 5: + IC(0.605 ns) + CELL(0.206 ns) = 3.314 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector3~9'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Selector3~3 Selector3~9 } "NODE_NAME" } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.366 ns) 4.121 ns Selector3~6 6 COMB Unassigned 1 " "Info: 6: + IC(0.441 ns) + CELL(0.366 ns) = 4.121 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector3~6'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { Selector3~9 Selector3~6 } "NODE_NAME" } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.366 ns) 4.928 ns Selector3~7 7 COMB Unassigned 1 " "Info: 7: + IC(0.441 ns) + CELL(0.366 ns) = 4.928 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector3~7'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { Selector3~6 Selector3~7 } "NODE_NAME" } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 5.739 ns Selector3~8 8 COMB Unassigned 1 " "Info: 8: + IC(0.187 ns) + CELL(0.624 ns) = 5.739 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector3~8'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Selector3~7 Selector3~8 } "NODE_NAME" } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.847 ns out\[0\]~reg0 9 REG Unassigned 1 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 5.847 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'out\[0\]~reg0'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Selector3~8 out[0]~reg0 } "NODE_NAME" } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.733 ns ( 46.74 % ) " "Info: Total cell delay = 2.733 ns ( 46.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.114 ns ( 53.26 % ) " "Info: Total interconnect delay = 3.114 ns ( 53.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.847 ns" { state.S1 out[0]~34 Selector3~2 Selector3~3 Selector3~9 Selector3~6 Selector3~7 Selector3~8 out[0]~reg0 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.847 ns" { state.S1 out[0]~34 Selector3~2 Selector3~3 Selector3~9 Selector3~6 Selector3~7 Selector3~8 out[0]~reg0 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.847 ns register register " "Info: Estimated most critical path is register to register delay of 5.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.S1 1 REG LAB_X19_Y13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y13; Fanout = 5; REG Node = 'state.S1'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.S1 } "NODE_NAME" } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.651 ns) 0.881 ns out\[0\]~34 2 COMB LAB_X19_Y13 4 " "Info: 2: + IC(0.230 ns) + CELL(0.651 ns) = 0.881 ns; Loc. = LAB_X19_Y13; Fanout = 4; COMB Node = 'out\[0\]~34'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { state.S1 out[0]~34 } "NODE_NAME" } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 1.692 ns Selector3~2 3 COMB LAB_X19_Y13 1 " "Info: 3: + IC(0.605 ns) + CELL(0.206 ns) = 1.692 ns; Loc. = LAB_X19_Y13; Fanout = 1; COMB Node = 'Selector3~2'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { out[0]~34 Selector3~2 } "NODE_NAME" } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 2.503 ns Selector3~3 4 COMB LAB_X19_Y13 1 " "Info: 4: + IC(0.605 ns) + CELL(0.206 ns) = 2.503 ns; Loc. = LAB_X19_Y13; Fanout = 1; COMB Node = 'Selector3~3'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Selector3~2 Selector3~3 } "NODE_NAME" } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 3.314 ns Selector3~9 5 COMB LAB_X19_Y13 1 " "Info: 5: + IC(0.605 ns) + CELL(0.206 ns) = 3.314 ns; Loc. = LAB_X19_Y13; Fanout = 1; COMB Node = 'Selector3~9'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Selector3~3 Selector3~9 } "NODE_NAME" } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.366 ns) 4.121 ns Selector3~6 6 COMB LAB_X19_Y13 1 " "Info: 6: + IC(0.441 ns) + CELL(0.366 ns) = 4.121 ns; Loc. = LAB_X19_Y13; Fanout = 1; COMB Node = 'Selector3~6'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { Selector3~9 Selector3~6 } "NODE_NAME" } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.366 ns) 4.928 ns Selector3~7 7 COMB LAB_X19_Y13 1 " "Info: 7: + IC(0.441 ns) + CELL(0.366 ns) = 4.928 ns; Loc. = LAB_X19_Y13; Fanout = 1; COMB Node = 'Selector3~7'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { Selector3~6 Selector3~7 } "NODE_NAME" } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 5.739 ns Selector3~8 8 COMB LAB_X19_Y13 1 " "Info: 8: + IC(0.187 ns) + CELL(0.624 ns) = 5.739 ns; Loc. = LAB_X19_Y13; Fanout = 1; COMB Node = 'Selector3~8'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Selector3~7 Selector3~8 } "NODE_NAME" } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.847 ns out\[0\]~reg0 9 REG LAB_X19_Y13 1 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 5.847 ns; Loc. = LAB_X19_Y13; Fanout = 1; REG Node = 'out\[0\]~reg0'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Selector3~8 out[0]~reg0 } "NODE_NAME" } } { "Display.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.v" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.733 ns ( 46.74 % ) " "Info: Total cell delay = 2.733 ns ( 46.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.114 ns ( 53.26 % ) " "Info: Total interconnect delay = 3.114 ns ( 53.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.847 ns" { state.S1 out[0]~34 Selector3~2 Selector3~3 Selector3~9 Selector3~6 Selector3~7 Selector3~8 out[0]~reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[0\] 0 " "Info: Pin \"out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[1\] 0 " "Info: Pin \"out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[2\] 0 " "Info: Pin \"out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[3\] 0 " "Info: Pin \"out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_sel\[0\] 0 " "Info: Pin \"seg_sel\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_sel\[1\] 0 " "Info: Pin \"seg_sel\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_sel\[2\] 0 " "Info: Pin \"seg_sel\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_sel\[3\] 0 " "Info: Pin \"seg_sel\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.fit.smsg " "Info: Generated suppressed messages file E:/Studies/Sophomore/EDA/Summer/Task 2/Display/Display.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 05 14:43:05 2011 " "Info: Processing ended: Mon Sep 05 14:43:05 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
