Fitter report for top_module
Mon May 20 21:51:26 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. Output Pin Default Load For Reported TCO
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Other Routing Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Mon May 20 21:51:26 2019           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; top_module                                      ;
; Top-level Entity Name              ; top_module                                      ;
; Family                             ; Cyclone II                                      ;
; Device                             ; EP2C35F672C6                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 1,296 / 33,216 ( 4 % )                          ;
;     Total combinational functions  ; 1,153 / 33,216 ( 3 % )                          ;
;     Dedicated logic registers      ; 832 / 33,216 ( 3 % )                            ;
; Total registers                    ; 832                                             ;
; Total pins                         ; 90 / 475 ( 19 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 396,288 / 483,840 ( 82 % )                      ;
; Embedded Multiplier 9-bit elements ; 16 / 70 ( 23 % )                                ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                  ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C35F672C6                   ;                                ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                    ;                                ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                       ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To    ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Location ;                ;              ; DRAM_ADDR[0]  ; PIN_T6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[10] ; PIN_Y1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[11] ; PIN_V5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[1]  ; PIN_V4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[2]  ; PIN_V3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[3]  ; PIN_W2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[4]  ; PIN_W1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[5]  ; PIN_U6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[6]  ; PIN_U7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[7]  ; PIN_U5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[8]  ; PIN_W4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[9]  ; PIN_W3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA_0     ; PIN_AE2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA_1     ; PIN_AE3       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CAS_N    ; PIN_AB3       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CKE      ; PIN_AA6       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CLK      ; PIN_AA7       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CS_N     ; PIN_AC3       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[0]    ; PIN_V6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[10]   ; PIN_AB1       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[11]   ; PIN_AA4       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[12]   ; PIN_AA3       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[13]   ; PIN_AC2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[14]   ; PIN_AC1       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[15]   ; PIN_AA5       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[1]    ; PIN_AA2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[2]    ; PIN_AA1       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[3]    ; PIN_Y3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[4]    ; PIN_Y4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[5]    ; PIN_R8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[6]    ; PIN_T8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[7]    ; PIN_V7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[8]    ; PIN_W6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[9]    ; PIN_AB2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_LDQM     ; PIN_AD2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_RAS_N    ; PIN_AB4       ; QSF Assignment ;
; Location ;                ;              ; DRAM_UDQM     ; PIN_Y5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_WE_N     ; PIN_AD3       ; QSF Assignment ;
; Location ;                ;              ; ENET_CLK      ; PIN_B24       ; QSF Assignment ;
; Location ;                ;              ; ENET_CMD      ; PIN_A21       ; QSF Assignment ;
; Location ;                ;              ; ENET_CS_N     ; PIN_A23       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[0]  ; PIN_D17       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[10] ; PIN_C19       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[11] ; PIN_D19       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[12] ; PIN_B19       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[13] ; PIN_A19       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[14] ; PIN_E18       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[15] ; PIN_D18       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[1]  ; PIN_C17       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[2]  ; PIN_B18       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[3]  ; PIN_A18       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[4]  ; PIN_B17       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[5]  ; PIN_A17       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[6]  ; PIN_B16       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[7]  ; PIN_B15       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[8]  ; PIN_B20       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[9]  ; PIN_A20       ; QSF Assignment ;
; Location ;                ;              ; ENET_INT      ; PIN_B21       ; QSF Assignment ;
; Location ;                ;              ; ENET_RD_N     ; PIN_A22       ; QSF Assignment ;
; Location ;                ;              ; ENET_RST_N    ; PIN_B23       ; QSF Assignment ;
; Location ;                ;              ; ENET_WR_N     ; PIN_B22       ; QSF Assignment ;
; Location ;                ;              ; EXT_CLOCK     ; PIN_P26       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[0]    ; PIN_AC18      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[10]   ; PIN_AE17      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[11]   ; PIN_AF17      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[12]   ; PIN_W16       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[13]   ; PIN_W15       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[14]   ; PIN_AC16      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[15]   ; PIN_AD16      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[16]   ; PIN_AE16      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[17]   ; PIN_AC15      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[18]   ; PIN_AB15      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[19]   ; PIN_AA15      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[1]    ; PIN_AB18      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[20]   ; PIN_Y15       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[21]   ; PIN_Y14       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[2]    ; PIN_AE19      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[3]    ; PIN_AF19      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[4]    ; PIN_AE18      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[5]    ; PIN_AF18      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[6]    ; PIN_Y16       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[7]    ; PIN_AA16      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[8]    ; PIN_AD17      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[9]    ; PIN_AC17      ; QSF Assignment ;
; Location ;                ;              ; FL_CE_N       ; PIN_V17       ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[0]      ; PIN_AD19      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[1]      ; PIN_AC19      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[2]      ; PIN_AF20      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[3]      ; PIN_AE20      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[4]      ; PIN_AB20      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[5]      ; PIN_AC20      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[6]      ; PIN_AF21      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[7]      ; PIN_AE21      ; QSF Assignment ;
; Location ;                ;              ; FL_OE_N       ; PIN_W17       ; QSF Assignment ;
; Location ;                ;              ; FL_RST_N      ; PIN_AA18      ; QSF Assignment ;
; Location ;                ;              ; FL_WE_N       ; PIN_AA17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[0]     ; PIN_D25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[10]    ; PIN_N18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[11]    ; PIN_P18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[12]    ; PIN_G23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[13]    ; PIN_G24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[14]    ; PIN_K22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[15]    ; PIN_G25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[16]    ; PIN_H23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[17]    ; PIN_H24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[18]    ; PIN_J23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[19]    ; PIN_J24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[1]     ; PIN_J22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[20]    ; PIN_H25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[21]    ; PIN_H26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[22]    ; PIN_H19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[23]    ; PIN_K18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[24]    ; PIN_K19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[25]    ; PIN_K21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[26]    ; PIN_K23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[27]    ; PIN_K24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[28]    ; PIN_L21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[29]    ; PIN_L20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[2]     ; PIN_E26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[30]    ; PIN_J25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[31]    ; PIN_J26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[32]    ; PIN_L23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[33]    ; PIN_L24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[34]    ; PIN_L25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[35]    ; PIN_L19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[3]     ; PIN_E25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[4]     ; PIN_F24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[5]     ; PIN_F23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[6]     ; PIN_J21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[7]     ; PIN_J20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[8]     ; PIN_F25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[9]     ; PIN_F26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[0]     ; PIN_K25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[10]    ; PIN_N24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[11]    ; PIN_P24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[12]    ; PIN_R25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[13]    ; PIN_R24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[14]    ; PIN_R20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[15]    ; PIN_T22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[16]    ; PIN_T23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[17]    ; PIN_T24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[18]    ; PIN_T25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[19]    ; PIN_T18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[1]     ; PIN_K26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[20]    ; PIN_T21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[21]    ; PIN_T20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[22]    ; PIN_U26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[23]    ; PIN_U25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[24]    ; PIN_U23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[25]    ; PIN_U24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[26]    ; PIN_R19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[27]    ; PIN_T19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[28]    ; PIN_U20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[29]    ; PIN_U21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[2]     ; PIN_M22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[30]    ; PIN_V26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[31]    ; PIN_V25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[32]    ; PIN_V24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[33]    ; PIN_V23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[34]    ; PIN_W25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[35]    ; PIN_W23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[3]     ; PIN_M23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[4]     ; PIN_M19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[5]     ; PIN_M20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[6]     ; PIN_N20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[7]     ; PIN_M21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[8]     ; PIN_M24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[9]     ; PIN_M25       ; QSF Assignment ;
; Location ;                ;              ; IRDA_RXD      ; PIN_AE25      ; QSF Assignment ;
; Location ;                ;              ; IRDA_TXD      ; PIN_AE24      ; QSF Assignment ;
; Location ;                ;              ; LCD_BLON      ; PIN_K2        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[0]   ; PIN_J1        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[1]   ; PIN_J2        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[2]   ; PIN_H1        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[3]   ; PIN_H2        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[4]   ; PIN_J4        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[5]   ; PIN_J3        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[6]   ; PIN_H4        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[7]   ; PIN_H3        ; QSF Assignment ;
; Location ;                ;              ; LCD_EN        ; PIN_K3        ; QSF Assignment ;
; Location ;                ;              ; LCD_ON        ; PIN_L4        ; QSF Assignment ;
; Location ;                ;              ; LCD_RS        ; PIN_K1        ; QSF Assignment ;
; Location ;                ;              ; LCD_RW        ; PIN_K4        ; QSF Assignment ;
; Location ;                ;              ; LEDG[8]       ; PIN_Y12       ; QSF Assignment ;
; Location ;                ;              ; LEDR[10]      ; PIN_AA13      ; QSF Assignment ;
; Location ;                ;              ; LEDR[11]      ; PIN_AC14      ; QSF Assignment ;
; Location ;                ;              ; LEDR[12]      ; PIN_AD15      ; QSF Assignment ;
; Location ;                ;              ; LEDR[13]      ; PIN_AE15      ; QSF Assignment ;
; Location ;                ;              ; LEDR[14]      ; PIN_AF13      ; QSF Assignment ;
; Location ;                ;              ; LEDR[15]      ; PIN_AE13      ; QSF Assignment ;
; Location ;                ;              ; LEDR[16]      ; PIN_AE12      ; QSF Assignment ;
; Location ;                ;              ; LEDR[17]      ; PIN_AD12      ; QSF Assignment ;
; Location ;                ;              ; LEDR[8]       ; PIN_AA14      ; QSF Assignment ;
; Location ;                ;              ; LEDR[9]       ; PIN_Y13       ; QSF Assignment ;
; Location ;                ;              ; OTG_ADDR[0]   ; PIN_K7        ; QSF Assignment ;
; Location ;                ;              ; OTG_ADDR[1]   ; PIN_F2        ; QSF Assignment ;
; Location ;                ;              ; OTG_CS_N      ; PIN_F1        ; QSF Assignment ;
; Location ;                ;              ; OTG_DACK0_N   ; PIN_C2        ; QSF Assignment ;
; Location ;                ;              ; OTG_DACK1_N   ; PIN_B2        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[0]   ; PIN_F4        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[10]  ; PIN_K6        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[11]  ; PIN_K5        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[12]  ; PIN_G4        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[13]  ; PIN_G3        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[14]  ; PIN_J6        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[15]  ; PIN_K8        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[1]   ; PIN_D2        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[2]   ; PIN_D1        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[3]   ; PIN_F7        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[4]   ; PIN_J5        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[5]   ; PIN_J8        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[6]   ; PIN_J7        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[7]   ; PIN_H6        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[8]   ; PIN_E2        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[9]   ; PIN_E1        ; QSF Assignment ;
; Location ;                ;              ; OTG_DREQ0     ; PIN_F6        ; QSF Assignment ;
; Location ;                ;              ; OTG_DREQ1     ; PIN_E5        ; QSF Assignment ;
; Location ;                ;              ; OTG_FSPEED    ; PIN_F3        ; QSF Assignment ;
; Location ;                ;              ; OTG_INT0      ; PIN_B3        ; QSF Assignment ;
; Location ;                ;              ; OTG_INT1      ; PIN_C3        ; QSF Assignment ;
; Location ;                ;              ; OTG_LSPEED    ; PIN_G6        ; QSF Assignment ;
; Location ;                ;              ; OTG_RD_N      ; PIN_G2        ; QSF Assignment ;
; Location ;                ;              ; OTG_RST_N     ; PIN_G5        ; QSF Assignment ;
; Location ;                ;              ; OTG_WR_N      ; PIN_G1        ; QSF Assignment ;
; Location ;                ;              ; PS2_CLK       ; PIN_D26       ; QSF Assignment ;
; Location ;                ;              ; PS2_DAT       ; PIN_C24       ; QSF Assignment ;
; Location ;                ;              ; SD_CLK        ; PIN_AD25      ; QSF Assignment ;
; Location ;                ;              ; SD_CMD        ; PIN_Y21       ; QSF Assignment ;
; Location ;                ;              ; SD_DAT        ; PIN_AD24      ; QSF Assignment ;
; Location ;                ;              ; SD_DAT3       ; PIN_AC23      ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[0]  ; PIN_AE4       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[10] ; PIN_V10       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[11] ; PIN_V9        ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[12] ; PIN_AC7       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[13] ; PIN_W8        ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[14] ; PIN_W10       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[15] ; PIN_Y10       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[16] ; PIN_AB8       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[17] ; PIN_AC8       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[1]  ; PIN_AF4       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[2]  ; PIN_AC5       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[3]  ; PIN_AC6       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[4]  ; PIN_AD4       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[5]  ; PIN_AD5       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[6]  ; PIN_AE5       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[7]  ; PIN_AF5       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[8]  ; PIN_AD6       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[9]  ; PIN_AD7       ; QSF Assignment ;
; Location ;                ;              ; SRAM_CE_N     ; PIN_AC11      ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[0]    ; PIN_AD8       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[10]   ; PIN_AE8       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[11]   ; PIN_AF8       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[12]   ; PIN_W11       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[13]   ; PIN_W12       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[14]   ; PIN_AC9       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[15]   ; PIN_AC10      ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[1]    ; PIN_AE6       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[2]    ; PIN_AF6       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[3]    ; PIN_AA9       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[4]    ; PIN_AA10      ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[5]    ; PIN_AB10      ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[6]    ; PIN_AA11      ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[7]    ; PIN_Y11       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[8]    ; PIN_AE7       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[9]    ; PIN_AF7       ; QSF Assignment ;
; Location ;                ;              ; SRAM_LB_N     ; PIN_AE9       ; QSF Assignment ;
; Location ;                ;              ; SRAM_OE_N     ; PIN_AD10      ; QSF Assignment ;
; Location ;                ;              ; SRAM_UB_N     ; PIN_AF9       ; QSF Assignment ;
; Location ;                ;              ; SRAM_WE_N     ; PIN_AE10      ; QSF Assignment ;
; Location ;                ;              ; SW[10]        ; PIN_N1        ; QSF Assignment ;
; Location ;                ;              ; SW[11]        ; PIN_P1        ; QSF Assignment ;
; Location ;                ;              ; SW[12]        ; PIN_P2        ; QSF Assignment ;
; Location ;                ;              ; SW[13]        ; PIN_T7        ; QSF Assignment ;
; Location ;                ;              ; SW[14]        ; PIN_U3        ; QSF Assignment ;
; Location ;                ;              ; SW[15]        ; PIN_U4        ; QSF Assignment ;
; Location ;                ;              ; SW[16]        ; PIN_V1        ; QSF Assignment ;
; Location ;                ;              ; SW[17]        ; PIN_V2        ; QSF Assignment ;
; Location ;                ;              ; SW[4]         ; PIN_AF14      ; QSF Assignment ;
; Location ;                ;              ; SW[5]         ; PIN_AD13      ; QSF Assignment ;
; Location ;                ;              ; SW[6]         ; PIN_AC13      ; QSF Assignment ;
; Location ;                ;              ; SW[7]         ; PIN_C13       ; QSF Assignment ;
; Location ;                ;              ; SW[8]         ; PIN_B13       ; QSF Assignment ;
; Location ;                ;              ; SW[9]         ; PIN_A13       ; QSF Assignment ;
; Location ;                ;              ; TCK           ; PIN_D14       ; QSF Assignment ;
; Location ;                ;              ; TCS           ; PIN_A14       ; QSF Assignment ;
; Location ;                ;              ; TDI           ; PIN_B14       ; QSF Assignment ;
; Location ;                ;              ; TDO           ; PIN_F14       ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[0]    ; PIN_J9        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[1]    ; PIN_E8        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[2]    ; PIN_H8        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[3]    ; PIN_H10       ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[4]    ; PIN_G9        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[5]    ; PIN_F9        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[6]    ; PIN_D7        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[7]    ; PIN_C7        ; QSF Assignment ;
; Location ;                ;              ; TD_HS         ; PIN_D5        ; QSF Assignment ;
; Location ;                ;              ; TD_RESET      ; PIN_C4        ; QSF Assignment ;
; Location ;                ;              ; TD_VS         ; PIN_K9        ; QSF Assignment ;
; Location ;                ;              ; UART_RXD      ; PIN_C25       ; QSF Assignment ;
; Location ;                ;              ; UART_TXD      ; PIN_B25       ; QSF Assignment ;
; Location ;                ;              ; VGA_BLANK     ; PIN_D6        ; QSF Assignment ;
; Location ;                ;              ; VGA_B[0]      ; PIN_J13       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[1]      ; PIN_J14       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[2]      ; PIN_F12       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[3]      ; PIN_G12       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[4]      ; PIN_J10       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[5]      ; PIN_J11       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[6]      ; PIN_C11       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[7]      ; PIN_B11       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[8]      ; PIN_C12       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[9]      ; PIN_B12       ; QSF Assignment ;
; Location ;                ;              ; VGA_CLK       ; PIN_B8        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[0]      ; PIN_B9        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[1]      ; PIN_A9        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[2]      ; PIN_C10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[3]      ; PIN_D10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[4]      ; PIN_B10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[5]      ; PIN_A10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[6]      ; PIN_G11       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[7]      ; PIN_D11       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[8]      ; PIN_E12       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[9]      ; PIN_D12       ; QSF Assignment ;
; Location ;                ;              ; VGA_HS        ; PIN_A7        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[0]      ; PIN_C8        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[1]      ; PIN_F10       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[2]      ; PIN_G10       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[3]      ; PIN_D9        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[4]      ; PIN_C9        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[5]      ; PIN_A8        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[6]      ; PIN_H11       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[7]      ; PIN_H12       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[8]      ; PIN_F11       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[9]      ; PIN_E10       ; QSF Assignment ;
; Location ;                ;              ; VGA_SYNC      ; PIN_B7        ; QSF Assignment ;
; Location ;                ;              ; VGA_VS        ; PIN_D8        ; QSF Assignment ;
+----------+----------------+--------------+---------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 2291 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 2291 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 2286    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 5       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/hugo/Dropbox/Universidade/TCC/guitar_effects/fpga/Quartus_project_files/output_files/top_module.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 1,296 / 33,216 ( 4 % )     ;
;     -- Combinational with no register       ; 464                        ;
;     -- Register only                        ; 143                        ;
;     -- Combinational with a register        ; 689                        ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 273                        ;
;     -- 3 input functions                    ; 535                        ;
;     -- <=2 input functions                  ; 345                        ;
;     -- Register only                        ; 143                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 588                        ;
;     -- arithmetic mode                      ; 565                        ;
;                                             ;                            ;
; Total registers*                            ; 832 / 34,593 ( 2 % )       ;
;     -- Dedicated logic registers            ; 832 / 33,216 ( 3 % )       ;
;     -- I/O registers                        ; 0 / 1,377 ( 0 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 114 / 2,076 ( 5 % )        ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 90 / 475 ( 19 % )          ;
;     -- Clock pins                           ; 5 / 8 ( 63 % )             ;
;                                             ;                            ;
; Global signals                              ; 5                          ;
; M4Ks                                        ; 99 / 105 ( 94 % )          ;
; Total block memory bits                     ; 396,288 / 483,840 ( 82 % ) ;
; Total block memory implementation bits      ; 456,192 / 483,840 ( 94 % ) ;
; Embedded Multiplier 9-bit elements          ; 16 / 70 ( 23 % )           ;
; PLLs                                        ; 1 / 4 ( 25 % )             ;
; Global clocks                               ; 5 / 16 ( 31 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 3% / 3% / 3%               ;
; Peak interconnect usage (total/H/V)         ; 10% / 9% / 11%             ;
; Maximum fan-out                             ; 875                        ;
; Highest non-global fan-out                  ; 220                        ;
; Total fan-out                               ; 8944                       ;
; Average fan-out                             ; 3.86                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 1296 / 33216 ( 4 % ) ; 0 / 33216 ( 0 % )              ;
;     -- Combinational with no register       ; 464                  ; 0                              ;
;     -- Register only                        ; 143                  ; 0                              ;
;     -- Combinational with a register        ; 689                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 273                  ; 0                              ;
;     -- 3 input functions                    ; 535                  ; 0                              ;
;     -- <=2 input functions                  ; 345                  ; 0                              ;
;     -- Register only                        ; 143                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 588                  ; 0                              ;
;     -- arithmetic mode                      ; 565                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 832                  ; 0                              ;
;     -- Dedicated logic registers            ; 832 / 33216 ( 3 % )  ; 0 / 33216 ( 0 % )              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 114 / 2076 ( 5 % )   ; 0 / 2076 ( 0 % )               ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 90                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 16 / 70 ( 23 % )     ; 0 / 70 ( 0 % )                 ;
; Total memory bits                           ; 396288               ; 0                              ;
; Total RAM block bits                        ; 456192               ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                 ;
; M4K                                         ; 99 / 105 ( 94 % )    ; 0 / 105 ( 0 % )                ;
; Clock control block                         ; 4 / 20 ( 20 % )      ; 1 / 20 ( 5 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 1                    ; 1                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 1                    ; 1                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 9343                 ; 3                              ;
;     -- Registered Connections               ; 4308                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 2                              ;
;     -- hard_block:auto_generated_inst       ; 2                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 11                   ; 1                              ;
;     -- Output Ports                         ; 75                   ; 1                              ;
;     -- Bidir Ports                          ; 4                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                       ;
+------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; AUD_ADCDAT ; B5    ; 3        ; 3            ; 36           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; CLOCK_27   ; D13   ; 3        ; 31           ; 36           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; CLOCK_50   ; N2    ; 2        ; 0            ; 18           ; 0           ; 2                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[0]     ; G26   ; 5        ; 65           ; 27           ; 1           ; 220                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[1]     ; N23   ; 5        ; 65           ; 20           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[2]     ; P23   ; 6        ; 65           ; 18           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[3]     ; W26   ; 6        ; 65           ; 10           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[0]      ; N25   ; 5        ; 65           ; 19           ; 0           ; 98                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[1]      ; N26   ; 5        ; 65           ; 19           ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[2]      ; P25   ; 6        ; 65           ; 19           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[3]      ; AE14  ; 7        ; 33           ; 0            ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                              ;
+------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; AUD_DACDAT ; A4    ; 3        ; 1            ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; AUD_XCK    ; A5    ; 3        ; 3            ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[0]    ; AF10  ; 8        ; 24           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[1]    ; AB12  ; 8        ; 24           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[2]    ; AC12  ; 8        ; 24           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[3]    ; AD11  ; 8        ; 27           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[4]    ; AE11  ; 8        ; 27           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[5]    ; V14   ; 8        ; 27           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[6]    ; V13   ; 8        ; 27           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[0]    ; V20   ; 6        ; 65           ; 3            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[1]    ; V21   ; 6        ; 65           ; 3            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[2]    ; W21   ; 6        ; 65           ; 4            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[3]    ; Y22   ; 6        ; 65           ; 4            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[4]    ; AA24  ; 6        ; 65           ; 4            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[5]    ; AA23  ; 6        ; 65           ; 5            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[6]    ; AB24  ; 6        ; 65           ; 5            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[0]    ; AB23  ; 6        ; 65           ; 5            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[1]    ; V22   ; 6        ; 65           ; 6            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[2]    ; AC25  ; 6        ; 65           ; 6            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[3]    ; AC26  ; 6        ; 65           ; 6            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[4]    ; AB26  ; 6        ; 65           ; 7            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[5]    ; AB25  ; 6        ; 65           ; 7            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[6]    ; Y24   ; 6        ; 65           ; 7            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[0]    ; Y23   ; 6        ; 65           ; 7            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[1]    ; AA25  ; 6        ; 65           ; 8            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[2]    ; AA26  ; 6        ; 65           ; 8            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[3]    ; Y26   ; 6        ; 65           ; 8            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[4]    ; Y25   ; 6        ; 65           ; 8            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[5]    ; U22   ; 6        ; 65           ; 9            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[6]    ; W24   ; 6        ; 65           ; 9            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX4[0]    ; U9    ; 1        ; 0            ; 13           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX4[1]    ; U1    ; 1        ; 0            ; 13           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX4[2]    ; U2    ; 1        ; 0            ; 13           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX4[3]    ; T4    ; 1        ; 0            ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX4[4]    ; R7    ; 1        ; 0            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX4[5]    ; R6    ; 1        ; 0            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX4[6]    ; T3    ; 1        ; 0            ; 15           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX5[0]    ; T2    ; 1        ; 0            ; 15           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX5[1]    ; P6    ; 1        ; 0            ; 15           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX5[2]    ; P7    ; 1        ; 0            ; 15           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX5[3]    ; T9    ; 1        ; 0            ; 16           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX5[4]    ; R5    ; 1        ; 0            ; 16           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX5[5]    ; R4    ; 1        ; 0            ; 16           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX5[6]    ; R3    ; 1        ; 0            ; 17           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX6[0]    ; R2    ; 1        ; 0            ; 17           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX6[1]    ; P4    ; 1        ; 0            ; 17           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX6[2]    ; P3    ; 1        ; 0            ; 17           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX6[3]    ; M2    ; 2        ; 0            ; 23           ; 4           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX6[4]    ; M3    ; 2        ; 0            ; 23           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX6[5]    ; M5    ; 2        ; 0            ; 23           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX6[6]    ; M4    ; 2        ; 0            ; 23           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX7[0]    ; L3    ; 2        ; 0            ; 24           ; 4           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX7[1]    ; L2    ; 2        ; 0            ; 24           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX7[2]    ; L9    ; 2        ; 0            ; 24           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX7[3]    ; L6    ; 2        ; 0            ; 24           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX7[4]    ; L7    ; 2        ; 0            ; 24           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX7[5]    ; P9    ; 2        ; 0            ; 25           ; 4           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX7[6]    ; N9    ; 2        ; 0            ; 25           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; I2C_SCLK   ; A6    ; 3        ; 3            ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDG[0]    ; AE22  ; 7        ; 59           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDG[1]    ; AF22  ; 7        ; 59           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDG[2]    ; W19   ; 7        ; 59           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDG[3]    ; V18   ; 7        ; 59           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDG[4]    ; U18   ; 7        ; 57           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDG[5]    ; U17   ; 7        ; 57           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDG[6]    ; AA20  ; 7        ; 57           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDG[7]    ; Y18   ; 7        ; 57           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[0]    ; AE23  ; 7        ; 63           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[1]    ; AF23  ; 7        ; 63           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[2]    ; AB21  ; 7        ; 63           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[3]    ; AC22  ; 7        ; 63           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[4]    ; AD22  ; 7        ; 61           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[5]    ; AD23  ; 7        ; 61           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[6]    ; AD21  ; 7        ; 61           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[7]    ; AC21  ; 7        ; 61           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source             ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------------------+---------------------+
; AUD_ADCLRCK ; C5    ; 3        ; 1            ; 36           ; 3           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                ; -                   ;
; AUD_BCLK    ; B4    ; 3        ; 1            ; 36           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                ; -                   ;
; AUD_DACLRCK ; C6    ; 3        ; 1            ; 36           ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                ; -                   ;
; I2C_SDAT    ; B6    ; 3        ; 3            ; 36           ; 1           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; avconf:avc|I2C_Controller:u0|SDO ; -                   ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 17 / 64 ( 27 % ) ; 3.3V          ; --           ;
; 2        ; 14 / 59 ( 24 % ) ; 3.3V          ; --           ;
; 3        ; 9 / 56 ( 16 % )  ; 3.3V          ; --           ;
; 4        ; 0 / 58 ( 0 % )   ; 3.3V          ; --           ;
; 5        ; 4 / 65 ( 6 % )   ; 3.3V          ; --           ;
; 6        ; 25 / 59 ( 42 % ) ; 3.3V          ; --           ;
; 7        ; 17 / 58 ( 29 % ) ; 3.3V          ; --           ;
; 8        ; 7 / 56 ( 13 % )  ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A4       ; 484        ; 3        ; AUD_DACDAT                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 482        ; 3        ; AUD_XCK                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 479        ; 3        ; I2C_SCLK                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 465        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 457        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A9       ; 451        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A10      ; 447        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A11      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A13      ; 430        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A14      ; 427        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A16      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A17      ; 412        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A18      ; 406        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A19      ; 394        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ; 390        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A21      ; 382        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A22      ; 379        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A23      ; 378        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A24      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A25      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 107        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA2      ; 106        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA3      ; 117        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA4      ; 116        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA5      ; 120        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA6      ; 130        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA7      ; 129        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA8      ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA9      ; 152        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA10     ; 153        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA11     ; 155        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA12     ; 179        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA13     ; 192        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA14     ; 194        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA15     ; 197        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA16     ; 209        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA17     ; 219        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA18     ; 220        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA19     ;            ;          ; VCCA_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA20     ; 230        ; 7        ; LEDG[6]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA21     ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA23     ; 256        ; 6        ; HEX1[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA24     ; 255        ; 6        ; HEX1[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA25     ; 266        ; 6        ; HEX3[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA26     ; 267        ; 6        ; HEX3[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB1      ; 115        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB2      ; 114        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB3      ; 126        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB4      ; 127        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB5      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB6      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB8      ; 147        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB9      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB10     ; 154        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB11     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB12     ; 171        ; 8        ; HEX0[1]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB13     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB14     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB15     ; 198        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB16     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB17     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB18     ; 215        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB20     ; 225        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB21     ; 242        ; 7        ; LEDR[2]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB22     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB23     ; 258        ; 6        ; HEX2[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB24     ; 257        ; 6        ; HEX1[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB25     ; 263        ; 6        ; HEX2[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB26     ; 262        ; 6        ; HEX2[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC1      ; 119        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC2      ; 118        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC3      ; 128        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC4      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC5      ; 133        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC6      ; 134        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC7      ; 143        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC8      ; 148        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC9      ; 163        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC10     ; 164        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC11     ; 168        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC12     ; 172        ; 8        ; HEX0[2]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC13     ; 185        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC14     ; 191        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC15     ; 199        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC16     ; 202        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC17     ; 207        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC18     ; 216        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC19     ; 222        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC20     ; 226        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC21     ; 237        ; 7        ; LEDR[7]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC22     ; 241        ; 7        ; LEDR[3]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC23     ; 245        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC24     ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AC25     ; 260        ; 6        ; HEX2[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC26     ; 261        ; 6        ; HEX2[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD1      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD2      ; 122        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD3      ; 123        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD4      ; 135        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD5      ; 136        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD6      ; 139        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD7      ; 140        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD8      ; 149        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD9      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD10     ; 167        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD11     ; 173        ; 8        ; HEX0[3]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD12     ; 181        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD13     ; 186        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AD14     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD15     ; 190        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD16     ; 201        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD17     ; 208        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD18     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD19     ; 221        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD20     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD21     ; 238        ; 7        ; LEDR[6]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD22     ; 240        ; 7        ; LEDR[4]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD23     ; 239        ; 7        ; LEDR[5]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD24     ; 249        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD25     ; 248        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD26     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AE1      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AE2      ; 124        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE3      ; 125        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE4      ; 131        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE5      ; 137        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE6      ; 150        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE7      ; 157        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE8      ; 159        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE9      ; 165        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE10     ; 169        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE11     ; 174        ; 8        ; HEX0[4]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE12     ; 182        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE13     ; 183        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE14     ; 188        ; 7        ; SW[3]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE15     ; 189        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE16     ; 200        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE17     ; 206        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE18     ; 212        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE19     ; 214        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE20     ; 224        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE21     ; 228        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE22     ; 236        ; 7        ; LEDG[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE23     ; 244        ; 7        ; LEDR[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE24     ; 247        ; 6        ; ~LVDS150p/nCEO~                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AE25     ; 246        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE26     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF3      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF4      ; 132        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF5      ; 138        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF6      ; 151        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF7      ; 158        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF8      ; 160        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF9      ; 166        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF10     ; 170        ; 8        ; HEX0[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF11     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF12     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF13     ; 184        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF14     ; 187        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AF15     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF16     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF17     ; 205        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF18     ; 211        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF19     ; 213        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF20     ; 223        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF21     ; 227        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF22     ; 235        ; 7        ; LEDG[1]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF23     ; 243        ; 7        ; LEDR[1]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF24     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF25     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ; 2          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B3       ; 3          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B4       ; 483        ; 3        ; AUD_BCLK                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 481        ; 3        ; AUD_ADCDAT                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 480        ; 3        ; I2C_SDAT                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 466        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 458        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B9       ; 452        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B10      ; 448        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 435        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B12      ; 433        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B13      ; 429        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B14      ; 428        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ; 420        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B16      ; 419        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B17      ; 411        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B18      ; 405        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B19      ; 393        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B20      ; 389        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B21      ; 381        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B22      ; 380        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B23      ; 377        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B24      ; 363        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B25      ; 362        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C2       ; 6          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 7          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C4       ; 478        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C5       ; 486        ; 3        ; AUD_ADCLRCK                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C6       ; 485        ; 3        ; AUD_DACLRCK                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ; 468        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C8       ; 463        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C9       ; 459        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C10      ; 450        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C11      ; 436        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C12      ; 434        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C13      ; 431        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 421        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C16      ; 418        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C17      ; 404        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 391        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C20      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C21      ; 375        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C22      ; 374        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C23      ; 373        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C24      ; 360        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C25      ; 361        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C26      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D1       ; 13         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 12         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 1          ; 2        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D5       ; 477        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 467        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D7       ; 469        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D8       ; 464        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 460        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D10      ; 449        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D11      ; 445        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D12      ; 443        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D13      ; 432        ; 3        ; CLOCK_27                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D14      ; 426        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 417        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D16      ; 415        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D17      ; 403        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D18      ; 396        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D19      ; 392        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D20      ; 387        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D21      ; 376        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D22      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D23      ; 369        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D24      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D25      ; 358        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D26      ; 359        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 20         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E2       ; 19         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E3       ; 0          ; 2        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; E4       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 4          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E6       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E8       ; 474        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E10      ; 453        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E12      ; 444        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E13      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 416        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E17      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E18      ; 395        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E20      ; 388        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E21      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E22      ; 370        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E23      ; 365        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E24      ; 364        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E25      ; 355        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E26      ; 356        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 29         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 28         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 10         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F4       ; 11         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F5       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F6       ; 5          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F7       ; 14         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F8       ;            ;          ; GNDA_PLL3                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F9       ; 470        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ; 462        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F11      ; 454        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F12      ; 440        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F13      ; 423        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F14      ; 425        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F15      ; 409        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F16      ; 408        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F17      ; 401        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F18      ; 398        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F19      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F20      ; 372        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 371        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F23      ; 353        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F24      ; 354        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F25      ; 350        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F26      ; 349        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 30         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 31         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ; 24         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G4       ; 23         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G5       ; 8          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ; 9          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G7       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCA_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 471        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G10      ; 461        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G11      ; 446        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G12      ; 439        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G13      ; 422        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G14      ; 424        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G15      ; 410        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G16      ; 407        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G17      ; 402        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G18      ; 397        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G19      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 368        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ; 367        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G23      ; 346        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G24      ; 345        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G25      ; 343        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G26      ; 342        ; 5        ; KEY[0]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 37         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H2       ; 36         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ; 32         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H4       ; 33         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ; 18         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H7       ;            ;          ; VCCD_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ; 473        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H10      ; 472        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H11      ; 456        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H12      ; 455        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ; 414        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H16      ; 413        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H17      ; 400        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H18      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H19      ; 335        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H21      ; 366        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H23      ; 341        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H24      ; 340        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H25      ; 337        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H26      ; 336        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J1       ; 39         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 38         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J3       ; 34         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J4       ; 35         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J5       ; 15         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J6       ; 25         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J7       ; 17         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J8       ; 16         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J9       ; 475        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J10      ; 438        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J11      ; 437        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J12      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J13      ; 442        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J14      ; 441        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J15      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J16      ; 385        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J17      ; 399        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J18      ; 383        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J19      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J20      ; 351        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J21      ; 352        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J22      ; 357        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J23      ; 339        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J24      ; 338        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J25      ; 327        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J26      ; 326        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 42         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 43         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ; 41         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K4       ; 40         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K5       ; 22         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ; 21         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K7       ; 27         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K8       ; 26         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K9       ; 476        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ; 386        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K17      ; 384        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K18      ; 334        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K19      ; 333        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 332        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K22      ; 344        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K23      ; 331        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K24      ; 330        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K25      ; 321        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K26      ; 320        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L2       ; 50         ; 2        ; HEX7[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 51         ; 2        ; HEX7[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 44         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 48         ; 2        ; HEX7[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L7       ; 47         ; 2        ; HEX7[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L8       ; 59         ; 2        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L9       ; 49         ; 2        ; HEX7[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L10      ; 52         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ; 322        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L20      ; 328        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L21      ; 329        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L23      ; 325        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L24      ; 324        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L25      ; 323        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L26      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ; 56         ; 2        ; HEX6[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ; 55         ; 2        ; HEX6[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M4       ; 53         ; 2        ; HEX6[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M5       ; 54         ; 2        ; HEX6[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M6       ; 58         ; 2        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 60         ; 2        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ; 57         ; 2        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M19      ; 317        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M20      ; 316        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M21      ; 314        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M22      ; 319        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M23      ; 318        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M24      ; 313        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M25      ; 312        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N1       ; 65         ; 2        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N2       ; 64         ; 2        ; CLOCK_50                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 62         ; 2        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ; 63         ; 2        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N5       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N6       ; 61         ; 2        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 66         ; 2        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ; 45         ; 2        ; HEX7[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N18      ; 348        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ; 315        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N23      ; 311        ; 5        ; KEY[1]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N24      ; 310        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N25      ; 309        ; 5        ; SW[0]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N26      ; 308        ; 5        ; SW[1]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 68         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P2       ; 67         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P3       ; 69         ; 1        ; HEX6[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P4       ; 70         ; 1        ; HEX6[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P5       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P6       ; 78         ; 1        ; HEX5[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P7       ; 77         ; 1        ; HEX5[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ; 46         ; 2        ; HEX7[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ; 293        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ; 347        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 301        ; 6        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 300        ; 6        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P23      ; 305        ; 6        ; KEY[2]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P24      ; 304        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P25      ; 307        ; 6        ; SW[2]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P26      ; 306        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R2       ; 71         ; 1        ; HEX6[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R3       ; 72         ; 1        ; HEX5[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R4       ; 73         ; 1        ; HEX5[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R5       ; 74         ; 1        ; HEX5[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R6       ; 81         ; 1        ; HEX4[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R7       ; 82         ; 1        ; HEX4[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R8       ; 110        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R9       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ; 294        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R18      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R19      ; 282        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R20      ; 297        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R21      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R22      ; 298        ; 6        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R23      ; 299        ; 6        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R24      ; 302        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R25      ; 303        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T1       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 79         ; 1        ; HEX5[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T3       ; 80         ; 1        ; HEX4[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T4       ; 83         ; 1        ; HEX4[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T6       ; 93         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T7       ; 92         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T8       ; 111        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T9       ; 76         ; 1        ; HEX5[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T10      ; 75         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T17      ; 289        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T18      ; 290        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T19      ; 281        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T20      ; 287        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T21      ; 288        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 296        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T23      ; 295        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T24      ; 292        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T25      ; 291        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T26      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U1       ; 85         ; 1        ; HEX4[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U2       ; 84         ; 1        ; HEX4[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U3       ; 88         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U4       ; 89         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U5       ; 100        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U6       ; 98         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U7       ; 99         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U9       ; 86         ; 1        ; HEX4[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U10      ; 87         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U12      ; 178        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 231        ; 7        ; LEDG[5]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U18      ; 232        ; 7        ; LEDG[4]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ; 280        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U21      ; 279        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 270        ; 6        ; HEX3[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U23      ; 284        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U24      ; 283        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U25      ; 285        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U26      ; 286        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 90         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ; 91         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V3       ; 95         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V4       ; 94         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ; 104        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V6       ; 105        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V7       ; 112        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V8       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V9       ; 142        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V10      ; 141        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V11      ; 177        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V12      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V13      ; 176        ; 8        ; HEX0[6]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V14      ; 175        ; 8        ; HEX0[5]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V15      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V17      ; 218        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V18      ; 233        ; 7        ; LEDG[3]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V19      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V20      ; 251        ; 6        ; HEX1[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V21      ; 252        ; 6        ; HEX1[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V22      ; 259        ; 6        ; HEX2[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V23      ; 275        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V24      ; 276        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V25      ; 277        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V26      ; 278        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W1       ; 97         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 96         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 102        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 101        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W6       ; 113        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; W7       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W8       ; 144        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W9       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W10      ; 145        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W11      ; 161        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W12      ; 162        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W15      ; 203        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W16      ; 204        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W17      ; 217        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W18      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W19      ; 234        ; 7        ; LEDG[2]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W20      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W21      ; 253        ; 6        ; HEX1[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W23      ; 272        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W24      ; 271        ; 6        ; HEX3[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W25      ; 273        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W26      ; 274        ; 6        ; KEY[3]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y1       ; 103        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y2       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y3       ; 108        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y4       ; 109        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y5       ; 121        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y6       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y7       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y8       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 146        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y11      ; 156        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y12      ; 180        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y13      ; 193        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y14      ; 195        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y15      ; 196        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y16      ; 210        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y18      ; 229        ; 7        ; LEDG[7]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y19      ;            ;          ; GNDA_PLL4                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; VCCD_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ; 250        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 254        ; 6        ; HEX1[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y23      ; 265        ; 6        ; HEX3[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y24      ; 264        ; 6        ; HEX2[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y25      ; 269        ; 6        ; HEX3[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y26      ; 268        ; 6        ; HEX3[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                              ;
+----------------------------------+---------------------------------------------------------------------------------------+
; Name                             ; Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|pll ;
+----------------------------------+---------------------------------------------------------------------------------------+
; SDC pin name                     ; Audio_Controller|Audio_Clock|altpll_component|pll                                     ;
; PLL mode                         ; Normal                                                                                ;
; Compensate clock                 ; clock0                                                                                ;
; Compensated input/output pins    ; --                                                                                    ;
; Self reset on gated loss of lock ; Off                                                                                   ;
; Gate lock counter                ; --                                                                                    ;
; Input frequency 0                ; 50.0 MHz                                                                              ;
; Input frequency 1                ; --                                                                                    ;
; Nominal PFD frequency            ; 50.0 MHz                                                                              ;
; Nominal VCO frequency            ; 400.0 MHz                                                                             ;
; VCO post scale K counter         ; 2                                                                                     ;
; VCO multiply                     ; --                                                                                    ;
; VCO divide                       ; --                                                                                    ;
; Freq min lock                    ; 37.5 MHz                                                                              ;
; Freq max lock                    ; 62.5 MHz                                                                              ;
; M VCO Tap                        ; 0                                                                                     ;
; M Initial                        ; 1                                                                                     ;
; M value                          ; 8                                                                                     ;
; N value                          ; 1                                                                                     ;
; Preserve PLL counter order       ; Off                                                                                   ;
; PLL location                     ; PLL_1                                                                                 ;
; Inclk0 signal                    ; CLOCK_50                                                                              ;
; Inclk1 signal                    ; --                                                                                    ;
; Inclk0 signal type               ; Dedicated Pin                                                                         ;
; Inclk1 signal type               ; --                                                                                    ;
+----------------------------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------+---------+---------------+------------+---------+---------+----------------------------------------------------------+
; Name                                                                                    ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Initial ; VCO Tap ; SDC Pin Name                                             ;
+-----------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------+---------+---------------+------------+---------+---------+----------------------------------------------------------+
; Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|_clk0 ; clock0       ; 1    ; 4   ; 12.5 MHz         ; 0 (0 ps)    ; 50/50      ; C0      ; 32            ; 16/16 Even ; 1       ; 0       ; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
+-----------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------+---------+---------------+------------+---------+---------+----------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                    ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                         ; Library Name ;
+---------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_module                                                   ; 1296 (2)    ; 832 (0)                   ; 0 (0)         ; 396288      ; 99   ; 16           ; 0       ; 8         ; 90   ; 0            ; 464 (2)      ; 143 (0)           ; 689 (0)          ; |top_module                                                                                                                                                                                                                                 ; work         ;
;    |Audio_Controller:Audio_Controller|                        ; 299 (4)     ; 201 (4)                   ; 0 (0)         ; 12288       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 98 (0)       ; 8 (0)             ; 193 (4)          ; |top_module|Audio_Controller:Audio_Controller                                                                                                                                                                                               ; work         ;
;       |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 127 (41)    ; 87 (36)                   ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (5)       ; 3 (0)             ; 84 (36)          ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                         ; work         ;
;          |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|  ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 6 (6)            ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                       ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 54 (0)      ; 33 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 2 (0)             ; 31 (0)           ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                          ; work         ;
;             |scfifo:Sync_FIFO|                                ; 54 (0)      ; 33 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 2 (0)             ; 31 (0)           ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; work         ;
;                |scfifo_5041:auto_generated|                   ; 54 (0)      ; 33 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 2 (0)             ; 31 (0)           ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated                                              ; work         ;
;                   |a_dpfifo_on31:dpfifo|                      ; 54 (31)     ; 33 (13)                   ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (18)      ; 2 (2)             ; 31 (11)          ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo                         ; work         ;
;                      |altsyncram_rc81:FIFOram|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram ; work         ;
;                      |cntr_d5b:rd_ptr_msb|                    ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb     ; work         ;
;                      |cntr_e5b:wr_ptr|                        ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr         ; work         ;
;                      |cntr_q57:usedw_counter|                 ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter  ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 22 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 1 (0)             ; 11 (0)           ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                         ; work         ;
;             |scfifo:Sync_FIFO|                                ; 22 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 1 (0)             ; 11 (0)           ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                        ; work         ;
;                |scfifo_5041:auto_generated|                   ; 22 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 1 (0)             ; 11 (0)           ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated                                             ; work         ;
;                   |a_dpfifo_on31:dpfifo|                      ; 22 (14)     ; 12 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (9)       ; 1 (1)             ; 11 (4)           ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo                        ; work         ;
;                      |cntr_q57:usedw_counter|                 ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter ; work         ;
;       |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 162 (57)    ; 104 (38)                  ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (18)      ; 0 (0)             ; 105 (39)         ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                           ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 53 (0)      ; 33 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 33 (0)           ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                           ; work         ;
;             |scfifo:Sync_FIFO|                                ; 53 (0)      ; 33 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 33 (0)           ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; work         ;
;                |scfifo_5041:auto_generated|                   ; 53 (0)      ; 33 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 33 (0)           ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated                                               ; work         ;
;                   |a_dpfifo_on31:dpfifo|                      ; 53 (30)     ; 33 (13)                   ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (17)      ; 0 (0)             ; 33 (13)          ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo                          ; work         ;
;                      |altsyncram_rc81:FIFOram|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram  ; work         ;
;                      |cntr_d5b:rd_ptr_msb|                    ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb      ; work         ;
;                      |cntr_e5b:wr_ptr|                        ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr          ; work         ;
;                      |cntr_q57:usedw_counter|                 ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter   ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 52 (0)      ; 33 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 33 (0)           ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                          ; work         ;
;             |scfifo:Sync_FIFO|                                ; 52 (0)      ; 33 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 33 (0)           ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; work         ;
;                |scfifo_5041:auto_generated|                   ; 52 (0)      ; 33 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 33 (0)           ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated                                              ; work         ;
;                   |a_dpfifo_on31:dpfifo|                      ; 52 (29)     ; 33 (13)                   ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (16)      ; 0 (0)             ; 33 (13)          ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo                         ; work         ;
;                      |altsyncram_rc81:FIFOram|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram ; work         ;
;                      |cntr_d5b:rd_ptr_msb|                    ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb     ; work         ;
;                      |cntr_e5b:wr_ptr|                        ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr         ; work         ;
;                      |cntr_q57:usedw_counter|                 ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter  ; work         ;
;       |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                               ; work         ;
;       |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                          ; work         ;
;       |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_module|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                               ; work         ;
;       |Audio_Clock:Audio_Clock|                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock                                                                                                                                                                       ; work         ;
;          |altpll:altpll_component|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                               ; work         ;
;    |avconf:avc|                                               ; 196 (139)   ; 73 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 123 (95)     ; 8 (0)             ; 65 (44)          ; |top_module|avconf:avc                                                                                                                                                                                                                      ; work         ;
;       |I2C_Controller:u0|                                     ; 57 (57)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 8 (8)             ; 21 (21)          ; |top_module|avconf:avc|I2C_Controller:u0                                                                                                                                                                                                    ; work         ;
;    |delay:my_delay_left|                                      ; 205 (169)   ; 161 (127)                 ; 0 (0)         ; 384000      ; 96   ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (41)      ; 76 (75)           ; 85 (53)          ; |top_module|delay:my_delay_left                                                                                                                                                                                                             ; work         ;
;       |memory:ram_memory|                                     ; 37 (32)     ; 34 (32)                   ; 0 (0)         ; 384000      ; 96   ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 1 (0)             ; 33 (0)           ; |top_module|delay:my_delay_left|memory:ram_memory                                                                                                                                                                                           ; work         ;
;          |dp_memory:ram_memory|                               ; 37 (0)      ; 2 (0)                     ; 0 (0)         ; 384000      ; 96   ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 1 (0)             ; 33 (0)           ; |top_module|delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory                                                                                                                                                                      ; work         ;
;             |altsyncram:altsyncram_component|                 ; 37 (0)      ; 2 (0)                     ; 0 (0)         ; 384000      ; 96   ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 1 (0)             ; 33 (0)           ; |top_module|delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component                                                                                                                                      ; work         ;
;                |altsyncram_gvr1:auto_generated|               ; 37 (2)      ; 2 (2)                     ; 0 (0)         ; 384000      ; 96   ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 1 (1)             ; 33 (1)           ; |top_module|delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated                                                                                                       ; work         ;
;                   |decode_3oa:decode2|                        ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |top_module|delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|decode_3oa:decode2                                                                                    ; work         ;
;                   |mux_0kb:mux3|                              ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |top_module|delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|mux_0kb:mux3                                                                                          ; work         ;
;    |distortion:my_distortion|                                 ; 77 (77)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 31 (31)           ; 33 (33)          ; |top_module|distortion:my_distortion                                                                                                                                                                                                        ; work         ;
;    |filter1:nelson|                                           ; 427 (289)   ; 299 (299)                 ; 0 (0)         ; 0           ; 0    ; 16           ; 0       ; 8         ; 0    ; 0            ; 128 (6)      ; 19 (19)           ; 280 (264)        ; |top_module|filter1:nelson                                                                                                                                                                                                                  ; work         ;
;       |lpm_mult:Mult0|                                        ; 37 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 37 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|filter1:nelson|lpm_mult:Mult0                                                                                                                                                                                                   ; work         ;
;          |mult_j3t:auto_generated|                            ; 37 (37)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 37 (37)      ; 0 (0)             ; 0 (0)            ; |top_module|filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated                                                                                                                                                                           ; work         ;
;       |lpm_mult:Mult1|                                        ; 36 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 36 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|filter1:nelson|lpm_mult:Mult1                                                                                                                                                                                                   ; work         ;
;          |mult_q3t:auto_generated|                            ; 36 (36)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 36 (36)      ; 0 (0)             ; 0 (0)            ; |top_module|filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated                                                                                                                                                                           ; work         ;
;       |lpm_mult:Mult2|                                        ; 34 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 34 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|filter1:nelson|lpm_mult:Mult2                                                                                                                                                                                                   ; work         ;
;          |mult_m3t:auto_generated|                            ; 34 (34)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 34 (34)      ; 0 (0)             ; 0 (0)            ; |top_module|filter1:nelson|lpm_mult:Mult2|mult_m3t:auto_generated                                                                                                                                                                           ; work         ;
;       |lpm_mult:Mult3|                                        ; 31 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 16 (0)           ; |top_module|filter1:nelson|lpm_mult:Mult3                                                                                                                                                                                                   ; work         ;
;          |mult_g3t:auto_generated|                            ; 31 (31)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 16 (16)          ; |top_module|filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated                                                                                                                                                                           ; work         ;
;    |meter_wrapper:comb_192|                                   ; 88 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 32 (0)           ; |top_module|meter_wrapper:comb_192                                                                                                                                                                                                          ; work         ;
;       |hex7seg:disp0|                                         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |top_module|meter_wrapper:comb_192|hex7seg:disp0                                                                                                                                                                                            ; work         ;
;       |hex7seg:disp1|                                         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |top_module|meter_wrapper:comb_192|hex7seg:disp1                                                                                                                                                                                            ; work         ;
;       |hex7seg:disp2|                                         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |top_module|meter_wrapper:comb_192|hex7seg:disp2                                                                                                                                                                                            ; work         ;
;       |hex7seg:disp3|                                         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |top_module|meter_wrapper:comb_192|hex7seg:disp3                                                                                                                                                                                            ; work         ;
;       |hex7seg:disp4|                                         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |top_module|meter_wrapper:comb_192|hex7seg:disp4                                                                                                                                                                                            ; work         ;
;       |hex7seg:disp5|                                         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |top_module|meter_wrapper:comb_192|hex7seg:disp5                                                                                                                                                                                            ; work         ;
;       |hex7seg:disp6|                                         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |top_module|meter_wrapper:comb_192|hex7seg:disp6                                                                                                                                                                                            ; work         ;
;       |hex7seg:disp7|                                         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |top_module|meter_wrapper:comb_192|hex7seg:disp7                                                                                                                                                                                            ; work         ;
;       |meter:meter|                                           ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |top_module|meter_wrapper:comb_192|meter:meter                                                                                                                                                                                              ; work         ;
;    |rst_sync:reset|                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |top_module|rst_sync:reset                                                                                                                                                                                                                  ; work         ;
+---------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                  ;
+-------------+----------+---------------+---------------+-----------------------+-----+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+-------------+----------+---------------+---------------+-----------------------+-----+
; AUD_BCLK    ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; AUD_ADCLRCK ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; AUD_DACLRCK ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; I2C_SDAT    ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; CLOCK_27    ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; KEY[1]      ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; KEY[2]      ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; KEY[3]      ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; AUD_XCK     ; Output   ; --            ; --            ; --                    ; --  ;
; AUD_DACDAT  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[0]     ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[1]     ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[2]     ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[3]     ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[4]     ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[5]     ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[6]     ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[7]     ; Output   ; --            ; --            ; --                    ; --  ;
; LEDG[0]     ; Output   ; --            ; --            ; --                    ; --  ;
; LEDG[1]     ; Output   ; --            ; --            ; --                    ; --  ;
; LEDG[2]     ; Output   ; --            ; --            ; --                    ; --  ;
; LEDG[3]     ; Output   ; --            ; --            ; --                    ; --  ;
; LEDG[4]     ; Output   ; --            ; --            ; --                    ; --  ;
; LEDG[5]     ; Output   ; --            ; --            ; --                    ; --  ;
; LEDG[6]     ; Output   ; --            ; --            ; --                    ; --  ;
; LEDG[7]     ; Output   ; --            ; --            ; --                    ; --  ;
; I2C_SCLK    ; Output   ; --            ; --            ; --                    ; --  ;
; SW[2]       ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SW[3]       ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; HEX0[0]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[1]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[2]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[3]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[4]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[5]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[6]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[0]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[1]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[2]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[3]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[4]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[5]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[6]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[0]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[1]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[2]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[3]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[4]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[5]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[6]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[0]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[1]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[2]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[3]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[4]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[5]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[6]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX4[0]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX4[1]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX4[2]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX4[3]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX4[4]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX4[5]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX4[6]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX5[0]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX5[1]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX5[2]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX5[3]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX5[4]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX5[5]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX5[6]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX6[0]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX6[1]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX6[2]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX6[3]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX6[4]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX6[5]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX6[6]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX7[0]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX7[1]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX7[2]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX7[3]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX7[4]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX7[5]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX7[6]     ; Output   ; --            ; --            ; --                    ; --  ;
; CLOCK_50    ; Input    ; --            ; --            ; --                    ; --  ;
; KEY[0]      ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; SW[0]       ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SW[1]       ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; AUD_ADCDAT  ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
+-------------+----------+---------------+---------------+-----------------------+-----+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                         ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; AUD_BCLK                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk~feeder                                                                                                                                                           ; 1                 ; 6       ;
; AUD_ADCLRCK                                                                                                                                                                                                                                                 ;                   ;         ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk~feeder                                                                                                                                                ; 0                 ; 6       ;
; AUD_DACLRCK                                                                                                                                                                                                                                                 ;                   ;         ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk~feeder                                                                                                                                                ; 0                 ; 6       ;
; I2C_SDAT                                                                                                                                                                                                                                                    ;                   ;         ;
;      - avconf:avc|I2C_Controller:u0|Selector4~0                                                                                                                                                                                                             ; 0                 ; 6       ;
;      - avconf:avc|I2C_Controller:u0|ACK2~2                                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - avconf:avc|I2C_Controller:u0|ACK3~2                                                                                                                                                                                                                  ; 0                 ; 6       ;
; CLOCK_27                                                                                                                                                                                                                                                    ;                   ;         ;
; KEY[1]                                                                                                                                                                                                                                                      ;                   ;         ;
; KEY[2]                                                                                                                                                                                                                                                      ;                   ;         ;
; KEY[3]                                                                                                                                                                                                                                                      ;                   ;         ;
; SW[2]                                                                                                                                                                                                                                                       ;                   ;         ;
; SW[3]                                                                                                                                                                                                                                                       ;                   ;         ;
; CLOCK_50                                                                                                                                                                                                                                                    ;                   ;         ;
; KEY[0]                                                                                                                                                                                                                                                      ;                   ;         ;
;      - avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                             ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|counter_reg_bit4a[6]         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|counter_reg_bit4a[5]         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|counter_reg_bit4a[4]         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|counter_reg_bit4a[3]         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|counter_reg_bit4a[2]         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|counter_reg_bit4a[1]         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|counter_reg_bit4a[0]         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|counter_reg_bit3a[6]  ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|counter_reg_bit3a[5]  ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|counter_reg_bit3a[4]  ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|counter_reg_bit3a[3]  ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|counter_reg_bit3a[2]  ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|counter_reg_bit3a[1]  ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|counter_reg_bit3a[0]  ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|counter_reg_bit2a[5]     ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|counter_reg_bit2a[4]     ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|counter_reg_bit2a[3]     ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|counter_reg_bit2a[2]     ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|counter_reg_bit2a[1]     ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|counter_reg_bit2a[0]     ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|counter_reg_bit4a[6]          ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|counter_reg_bit4a[5]          ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|counter_reg_bit4a[4]          ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|counter_reg_bit4a[3]          ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|counter_reg_bit4a[2]          ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|counter_reg_bit4a[1]          ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|counter_reg_bit4a[0]          ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|counter_reg_bit3a[6]   ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|counter_reg_bit3a[5]   ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|counter_reg_bit3a[4]   ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|counter_reg_bit3a[3]   ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|counter_reg_bit3a[2]   ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|counter_reg_bit3a[1]   ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|counter_reg_bit3a[0]   ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|counter_reg_bit2a[5]      ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|counter_reg_bit2a[4]      ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|counter_reg_bit2a[3]      ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|counter_reg_bit2a[2]      ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|counter_reg_bit2a[1]      ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|counter_reg_bit2a[0]      ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|counter_reg_bit3a[6] ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|counter_reg_bit3a[5] ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|counter_reg_bit3a[4] ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|counter_reg_bit3a[3] ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|counter_reg_bit3a[2] ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|counter_reg_bit3a[1] ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|counter_reg_bit3a[0] ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|counter_reg_bit4a[6]         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|counter_reg_bit4a[5]         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|counter_reg_bit4a[4]         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|counter_reg_bit4a[3]         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|counter_reg_bit4a[2]         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|counter_reg_bit4a[1]         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|counter_reg_bit4a[0]         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|counter_reg_bit3a[6]  ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|counter_reg_bit3a[5]  ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|counter_reg_bit3a[4]  ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|counter_reg_bit3a[3]  ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|counter_reg_bit3a[2]  ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|counter_reg_bit3a[1]  ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|counter_reg_bit3a[0]  ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|counter_reg_bit2a[5]     ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|counter_reg_bit2a[4]     ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|counter_reg_bit2a[3]     ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|counter_reg_bit2a[2]     ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|counter_reg_bit2a[1]     ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|counter_reg_bit2a[0]     ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|audio_in_available                                                                                                                                                                                                 ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                  ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                              ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                                     ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                                      ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                                ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                               ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                                     ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                                    ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                              ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                               ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                              ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                   ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                          ; 1                 ; 6       ;
;      - avconf:avc|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                                                                                                           ; 1                 ; 6       ;
;      - avconf:avc|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                                                                                                           ; 1                 ; 6       ;
;      - avconf:avc|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                                                                                                           ; 1                 ; 6       ;
;      - avconf:avc|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                                                                                                           ; 1                 ; 6       ;
;      - avconf:avc|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                                                                                                           ; 1                 ; 6       ;
;      - avconf:avc|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                                                                                                           ; 1                 ; 6       ;
;      - avconf:avc|mI2C_CLK_DIV[2]                                                                                                                                                                                                                           ; 1                 ; 6       ;
;      - avconf:avc|mI2C_CLK_DIV[3]                                                                                                                                                                                                                           ; 1                 ; 6       ;
;      - avconf:avc|mI2C_CLK_DIV[4]                                                                                                                                                                                                                           ; 1                 ; 6       ;
;      - avconf:avc|mI2C_CLK_DIV[5]                                                                                                                                                                                                                           ; 1                 ; 6       ;
;      - avconf:avc|mI2C_CLK_DIV[6]                                                                                                                                                                                                                           ; 1                 ; 6       ;
;      - avconf:avc|mI2C_CLK_DIV[7]                                                                                                                                                                                                                           ; 1                 ; 6       ;
;      - avconf:avc|mI2C_CLK_DIV[8]                                                                                                                                                                                                                           ; 1                 ; 6       ;
;      - avconf:avc|mI2C_CLK_DIV[9]                                                                                                                                                                                                                           ; 1                 ; 6       ;
;      - avconf:avc|mI2C_CLK_DIV[10]                                                                                                                                                                                                                          ; 1                 ; 6       ;
;      - avconf:avc|mI2C_CLK_DIV[11]                                                                                                                                                                                                                          ; 1                 ; 6       ;
;      - avconf:avc|mI2C_CLK_DIV[12]                                                                                                                                                                                                                          ; 1                 ; 6       ;
;      - avconf:avc|mI2C_CLK_DIV[13]                                                                                                                                                                                                                          ; 1                 ; 6       ;
;      - avconf:avc|mI2C_CLK_DIV[14]                                                                                                                                                                                                                          ; 1                 ; 6       ;
;      - avconf:avc|mI2C_CLK_DIV[15]                                                                                                                                                                                                                          ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[6]                                                                                                                               ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[7]                                                                                                                               ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[6]                                                                                                                              ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                              ; 1                 ; 6       ;
;      - avconf:avc|mI2C_CLK_DIV[1]                                                                                                                                                                                                                           ; 1                 ; 6       ;
;      - avconf:avc|LUT_INDEX[1]                                                                                                                                                                                                                              ; 1                 ; 6       ;
;      - avconf:avc|LUT_INDEX[2]                                                                                                                                                                                                                              ; 1                 ; 6       ;
;      - avconf:avc|LUT_INDEX[3]                                                                                                                                                                                                                              ; 1                 ; 6       ;
;      - avconf:avc|LUT_INDEX[4]                                                                                                                                                                                                                              ; 1                 ; 6       ;
;      - avconf:avc|LUT_INDEX[5]                                                                                                                                                                                                                              ; 1                 ; 6       ;
;      - avconf:avc|mI2C_CLK_DIV[0]                                                                                                                                                                                                                           ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0]                                                                                             ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[1]                                                                                             ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[2]                                                                                             ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[3]                                                                                             ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                             ; 1                 ; 6       ;
;      - avconf:avc|I2C_Controller:u0|SCLK                                                                                                                                                                                                                    ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|serial_audio_out_data~0                                                                                                                                        ; 1                 ; 6       ;
;      - rst_sync:reset|rst_out                                                                                                                                                                                                                               ; 1                 ; 6       ;
;      - avconf:avc|mI2C_GO                                                                                                                                                                                                                                   ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]~33                                                                                                                                       ; 1                 ; 6       ;
;      - rst_sync:reset|rst_meta                                                                                                                                                                                                                              ; 1                 ; 6       ;
;      - avconf:avc|I2C_Controller:u0|END                                                                                                                                                                                                                     ; 1                 ; 6       ;
;      - avconf:avc|mSetup_ST.0010                                                                                                                                                                                                                            ; 1                 ; 6       ;
;      - avconf:avc|mSetup_ST.0001                                                                                                                                                                                                                            ; 1                 ; 6       ;
;      - avconf:avc|I2C_Controller:u0|SDO                                                                                                                                                                                                                     ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff~0                                   ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_will_be_1~2                             ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff~0                                  ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_will_be_1~2                            ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space~0                                                                                                                                 ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space~1                                                                                                                                 ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space~0                                                                                                                                ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space~1                                                                                                                                ; 1                 ; 6       ;
;      - avconf:avc|I2C_Controller:u0|ACK1                                                                                                                                                                                                                    ; 1                 ; 6       ;
;      - avconf:avc|I2C_Controller:u0|ACK2                                                                                                                                                                                                                    ; 1                 ; 6       ;
;      - avconf:avc|I2C_Controller:u0|ACK3                                                                                                                                                                                                                    ; 1                 ; 6       ;
;      - avconf:avc|mSetup_ST.0000                                                                                                                                                                                                                            ; 1                 ; 6       ;
;      - avconf:avc|LUT_INDEX[0]                                                                                                                                                                                                                              ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|_~0                          ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]~0                            ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb~0                                 ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb~1                                 ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|_~0                      ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]~1                            ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]~2                            ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]~3                            ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]~4                            ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]~5                            ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]~6                            ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|_~0                           ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]~0                             ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb~0                                  ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb~1                                  ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|_~0                       ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]~1                             ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]~2                             ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]~3                             ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]~4                             ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]~5                             ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]~6                             ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|_~0                   ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|_~0                  ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|_~0                   ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|_~0                    ; 1                 ; 6       ;
;      - avconf:avc|I2C_Controller:u0|SD[22]~1                                                                                                                                                                                                                ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff~0                                  ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_will_be_1~2                            ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff~0                                 ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_will_be_1~2                           ; 1                 ; 6       ;
;      - avconf:avc|mI2C_DATA[22]~0                                                                                                                                                                                                                           ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~0                                                                                                                                          ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]~1                                                                                                                                       ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|_~0                          ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]~0                            ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb~0                                 ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb~1                                 ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|_~0                      ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]~1                            ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]~2                            ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]~3                            ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]~4                            ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]~5                            ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]~6                            ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~2                                                                                                                                          ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~3                                                                                                                                          ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~4                                                                                                                                          ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~5                                                                                                                                          ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~6                                                                                                                                          ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~7                                                                                                                                          ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~8                                                                                                                                          ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~9                                                                                                                                          ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~10                                                                                                                                         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~11                                                                                                                                         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~12                                                                                                                                         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~13                                                                                                                                         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~14                                                                                                                                         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~15                                                                                                                                         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~16                                                                                                                                         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~17                                                                                                                                         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~18                                                                                                                                         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~19                                                                                                                                         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~20                                                                                                                                         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~21                                                                                                                                         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~22                                                                                                                                         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~23                                                                                                                                         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~24                                                                                                                                         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~25                                                                                                                                         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~26                                                                                                                                         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~27                                                                                                                                         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~28                                                                                                                                         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~29                                                                                                                                         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~30                                                                                                                                         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~31                                                                                                                                         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~32                                                                                                                                         ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]~16                                                                                          ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~36                                                                                                                                          ; 1                 ; 6       ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]~37                                                                                                                                       ; 1                 ; 6       ;
; SW[0]                                                                                                                                                                                                                                                       ;                   ;         ;
; SW[1]                                                                                                                                                                                                                                                       ;                   ;         ;
; AUD_ADCDAT                                                                                                                                                                                                                                                  ;                   ;         ;
;      - Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~0                                                                                                                                          ; 1                 ; 6       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                ; Location           ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]~16                                                                         ; LCCOMB_X28_Y12_N28 ; 6       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]~17                                                                         ; LCCOMB_X28_Y12_N22 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|_~0     ; LCCOMB_X27_Y10_N2  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|_~0         ; LCCOMB_X30_Y12_N0  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|_~0  ; LCCOMB_X30_Y12_N16 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb~1                ; LCCOMB_X30_Y10_N6  ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|_~0 ; LCCOMB_X31_Y10_N20 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|comb~0                                                                                                                                      ; LCCOMB_X28_Y12_N26 ; 17      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]~1                                                                                                                      ; LCCOMB_X28_Y12_N2  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|_~0      ; LCCOMB_X29_Y13_N28 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|_~0          ; LCCOMB_X29_Y10_N24 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|_~0   ; LCCOMB_X29_Y13_N30 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb~1                 ; LCCOMB_X30_Y13_N14 ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|_~0     ; LCCOMB_X27_Y11_N30 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|_~0         ; LCCOMB_X29_Y11_N6  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|_~0  ; LCCOMB_X29_Y11_N8  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb~1                ; LCCOMB_X29_Y10_N2  ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|comb~0                                                                                                                                        ; LCCOMB_X29_Y11_N0  ; 16      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|comb~1                                                                                                                                        ; LCCOMB_X29_Y10_N10 ; 15      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]~33                                                                                                                      ; LCCOMB_X27_Y11_N0  ; 31      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]~37                                                                                                                      ; LCCOMB_X27_Y12_N14 ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|read_left_channel                                                                                                                             ; LCCOMB_X28_Y10_N0  ; 58      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CLOCK_50                                                                                                                                                                                                                            ; PIN_N2             ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CLOCK_50                                                                                                                                                                                                                            ; PIN_N2             ; 875     ; Clock                                 ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; KEY[0]                                                                                                                                                                                                                              ; PIN_G26            ; 220     ; Async. clear, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; SW[0]                                                                                                                                                                                                                               ; PIN_N25            ; 98      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; avconf:avc|I2C_Controller:u0|SD[22]~1                                                                                                                                                                                               ; LCCOMB_X46_Y30_N18 ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]~9                                                                                                                                                                                        ; LCCOMB_X45_Y30_N24 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; avconf:avc|LUT_INDEX[5]~11                                                                                                                                                                                                          ; LCCOMB_X47_Y29_N22 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; avconf:avc|LessThan0~4                                                                                                                                                                                                              ; LCCOMB_X46_Y32_N14 ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; avconf:avc|LessThan1~0                                                                                                                                                                                                              ; LCCOMB_X46_Y29_N22 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; avconf:avc|Mux2~1                                                                                                                                                                                                                   ; LCCOMB_X47_Y29_N28 ; 16      ; Latch enable                          ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                            ; LCFF_X46_Y32_N3    ; 7       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                            ; LCFF_X46_Y32_N3    ; 52      ; Clock                                 ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; avconf:avc|mI2C_DATA[22]~1                                                                                                                                                                                                          ; LCCOMB_X48_Y28_N24 ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; avconf:avc|mI2C_GO                                                                                                                                                                                                                  ; LCFF_X46_Y29_N5    ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|address_reg_b[1]                                                                                          ; LCFF_X27_Y9_N23    ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|decode_3oa:decode2|w_anode812w[2]                                                                         ; LCCOMB_X29_Y9_N2   ; 32      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|decode_3oa:decode2|w_anode825w[2]~0                                                                       ; LCCOMB_X29_Y9_N28  ; 32      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|decode_3oa:decode2|w_anode833w[2]                                                                         ; LCCOMB_X29_Y9_N4   ; 32      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; meter_wrapper:comb_192|meter:meter|LessThan0~62                                                                                                                                                                                     ; LCCOMB_X24_Y12_N30 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; rst_sync:reset|rst_out                                                                                                                                                                                                              ; LCFF_X33_Y10_N1    ; 223     ; Async. clear                          ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; write_audio_out~0                                                                                                                                                                                                                   ; LCCOMB_X29_Y9_N24  ; 60      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                    ; Location           ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+
; Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|_clk0 ; PLL_1              ; 1       ; Global Clock         ; GCLK3            ; --                        ;
; CLOCK_50                                                                                ; PIN_N2             ; 875     ; Global Clock         ; GCLK2            ; --                        ;
; avconf:avc|Mux2~1                                                                       ; LCCOMB_X47_Y29_N28 ; 16      ; Global Clock         ; GCLK11           ; --                        ;
; avconf:avc|mI2C_CTRL_CLK                                                                ; LCFF_X46_Y32_N3    ; 52      ; Global Clock         ; GCLK10           ; --                        ;
; rst_sync:reset|rst_out                                                                  ; LCFF_X33_Y10_N1    ; 223     ; Global Clock         ; GCLK12           ; --                        ;
+-----------------------------------------------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                      ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; KEY[0]                                                                                                                                                                                                                                    ; 220     ;
; delay:my_delay_left|ADDR2[1]                                                                                                                                                                                                              ; 99      ;
; delay:my_delay_left|ADDR2[2]                                                                                                                                                                                                              ; 99      ;
; delay:my_delay_left|ADDR2[3]                                                                                                                                                                                                              ; 99      ;
; delay:my_delay_left|ADDR2[4]                                                                                                                                                                                                              ; 99      ;
; delay:my_delay_left|ADDR2[5]                                                                                                                                                                                                              ; 99      ;
; delay:my_delay_left|ADDR2[6]                                                                                                                                                                                                              ; 99      ;
; delay:my_delay_left|ADDR2[8]                                                                                                                                                                                                              ; 99      ;
; delay:my_delay_left|ADDR2[7]                                                                                                                                                                                                              ; 99      ;
; delay:my_delay_left|ADDR2[9]                                                                                                                                                                                                              ; 99      ;
; delay:my_delay_left|ADDR2[10]                                                                                                                                                                                                             ; 99      ;
; delay:my_delay_left|ADDR2[11]                                                                                                                                                                                                             ; 99      ;
; SW[0]                                                                                                                                                                                                                                     ; 98      ;
; delay:my_delay_left|ADDR2[0]~_wirecell                                                                                                                                                                                                    ; 96      ;
; delay:my_delay_left|ADDR1[11]                                                                                                                                                                                                             ; 96      ;
; delay:my_delay_left|ADDR1[10]                                                                                                                                                                                                             ; 96      ;
; delay:my_delay_left|ADDR1[9]                                                                                                                                                                                                              ; 96      ;
; delay:my_delay_left|ADDR1[8]                                                                                                                                                                                                              ; 96      ;
; delay:my_delay_left|ADDR1[7]                                                                                                                                                                                                              ; 96      ;
; delay:my_delay_left|ADDR1[6]                                                                                                                                                                                                              ; 96      ;
; delay:my_delay_left|ADDR1[5]                                                                                                                                                                                                              ; 96      ;
; delay:my_delay_left|ADDR1[4]                                                                                                                                                                                                              ; 96      ;
; delay:my_delay_left|ADDR1[3]                                                                                                                                                                                                              ; 96      ;
; delay:my_delay_left|ADDR1[2]                                                                                                                                                                                                              ; 96      ;
; delay:my_delay_left|ADDR1[1]                                                                                                                                                                                                              ; 96      ;
; delay:my_delay_left|ADDR1[0]                                                                                                                                                                                                              ; 96      ;
; ~GND                                                                                                                                                                                                                                      ; 71      ;
; write_audio_out~0                                                                                                                                                                                                                         ; 60      ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|read_left_channel                                                                                                                                   ; 58      ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|read_right_channel~0                                                                                                                                ; 58      ;
; avconf:avc|LUT_INDEX[2]                                                                                                                                                                                                                   ; 52      ;
; avconf:avc|LUT_INDEX[3]                                                                                                                                                                                                                   ; 48      ;
; avconf:avc|LUT_INDEX[1]                                                                                                                                                                                                                   ; 46      ;
; avconf:avc|LUT_INDEX[0]                                                                                                                                                                                                                   ; 41      ;
; avconf:avc|LUT_INDEX[5]                                                                                                                                                                                                                   ; 41      ;
; avconf:avc|LUT_INDEX[4]                                                                                                                                                                                                                   ; 40      ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]~1                                                                                                                            ; 32      ;
; delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|decode_3oa:decode2|w_anode833w[2]                                                                               ; 32      ;
; delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|decode_3oa:decode2|w_anode812w[2]                                                                               ; 32      ;
; delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|decode_3oa:decode2|w_anode825w[2]~0                                                                             ; 32      ;
; delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|address_reg_b[1]                                                                                                ; 32      ;
; delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|address_reg_b[0]                                                                                                ; 32      ;
; meter_wrapper:comb_192|meter:meter|LessThan0~62                                                                                                                                                                                           ; 32      ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]~37                                                                                                                            ; 31      ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]~33                                                                                                                            ; 31      ;
; distortion:my_distortion|y[26]~6                                                                                                                                                                                                          ; 30      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                                                                                                ; 23      ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|comb~1                                                                                                                                            ; 22      ;
; avconf:avc|mI2C_DATA[22]~1                                                                                                                                                                                                                ; 17      ;
; avconf:avc|I2C_Controller:u0|SD[22]~1                                                                                                                                                                                                     ; 17      ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|comb~0                                                                                                                                            ; 17      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                                                                                                ; 17      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                                                                                                ; 17      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                                                                                                ; 17      ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|comb~0                                                                                                                                              ; 16      ;
; avconf:avc|LessThan0~4                                                                                                                                                                                                                    ; 16      ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|comb~2                                                                                                                                            ; 15      ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|comb~1                                                                                                                                              ; 15      ;
; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                       ; 13      ;
; Audio_Controller:Audio_Controller|audio_in_available                                                                                                                                                                                      ; 13      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                                                                                                ; 12      ;
; distortion:my_distortion|data_in[31]                                                                                                                                                                                                      ; 11      ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[0]    ; 11      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                                                                                                ; 11      ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[1]    ; 10      ;
; avconf:avc|mI2C_GO                                                                                                                                                                                                                        ; 8       ;
; delay:my_delay_left|Equal0~4                                                                                                                                                                                                              ; 8       ;
; meter_wrapper:comb_192|meter:meter|max[3]                                                                                                                                                                                                 ; 8       ;
; meter_wrapper:comb_192|meter:meter|max[2]                                                                                                                                                                                                 ; 8       ;
; meter_wrapper:comb_192|meter:meter|max[1]                                                                                                                                                                                                 ; 8       ;
; meter_wrapper:comb_192|meter:meter|max[0]                                                                                                                                                                                                 ; 8       ;
; meter_wrapper:comb_192|meter:meter|max[7]                                                                                                                                                                                                 ; 8       ;
; meter_wrapper:comb_192|meter:meter|max[6]                                                                                                                                                                                                 ; 8       ;
; meter_wrapper:comb_192|meter:meter|max[5]                                                                                                                                                                                                 ; 8       ;
; meter_wrapper:comb_192|meter:meter|max[4]                                                                                                                                                                                                 ; 8       ;
; meter_wrapper:comb_192|meter:meter|max[11]                                                                                                                                                                                                ; 8       ;
; meter_wrapper:comb_192|meter:meter|max[10]                                                                                                                                                                                                ; 8       ;
; meter_wrapper:comb_192|meter:meter|max[9]                                                                                                                                                                                                 ; 8       ;
; meter_wrapper:comb_192|meter:meter|max[8]                                                                                                                                                                                                 ; 8       ;
; meter_wrapper:comb_192|meter:meter|max[15]                                                                                                                                                                                                ; 8       ;
; meter_wrapper:comb_192|meter:meter|max[14]                                                                                                                                                                                                ; 8       ;
; meter_wrapper:comb_192|meter:meter|max[13]                                                                                                                                                                                                ; 8       ;
; meter_wrapper:comb_192|meter:meter|max[12]                                                                                                                                                                                                ; 8       ;
; meter_wrapper:comb_192|meter:meter|max[19]                                                                                                                                                                                                ; 8       ;
; meter_wrapper:comb_192|meter:meter|max[18]                                                                                                                                                                                                ; 8       ;
; meter_wrapper:comb_192|meter:meter|max[17]                                                                                                                                                                                                ; 8       ;
; meter_wrapper:comb_192|meter:meter|max[16]                                                                                                                                                                                                ; 8       ;
; meter_wrapper:comb_192|meter:meter|max[23]                                                                                                                                                                                                ; 8       ;
; meter_wrapper:comb_192|meter:meter|max[22]                                                                                                                                                                                                ; 8       ;
; meter_wrapper:comb_192|meter:meter|max[21]                                                                                                                                                                                                ; 8       ;
; meter_wrapper:comb_192|meter:meter|max[20]                                                                                                                                                                                                ; 8       ;
; meter_wrapper:comb_192|meter:meter|max[27]                                                                                                                                                                                                ; 8       ;
; meter_wrapper:comb_192|meter:meter|max[26]                                                                                                                                                                                                ; 8       ;
; meter_wrapper:comb_192|meter:meter|max[25]                                                                                                                                                                                                ; 8       ;
; meter_wrapper:comb_192|meter:meter|max[24]                                                                                                                                                                                                ; 8       ;
; meter_wrapper:comb_192|meter:meter|max[31]                                                                                                                                                                                                ; 8       ;
; meter_wrapper:comb_192|meter:meter|max[30]                                                                                                                                                                                                ; 8       ;
; meter_wrapper:comb_192|meter:meter|max[29]                                                                                                                                                                                                ; 8       ;
; meter_wrapper:comb_192|meter:meter|max[28]                                                                                                                                                                                                ; 8       ;
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|op_1~30                                                                                                                                                                             ; 8       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|_~0               ; 7       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|_~0         ; 7       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|_~0        ; 7       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|_~0       ; 7       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|comb~3                                                                                                                                            ; 7       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|_~0        ; 7       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|_~0                ; 7       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|_~0               ; 7       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]~16                                                                               ; 6       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|_~0           ; 6       ;
; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                            ; 6       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|_~0            ; 6       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|_~0           ; 6       ;
; avconf:avc|LUT_INDEX[5]~11                                                                                                                                                                                                                ; 6       ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]~9                                                                                                                                                                                              ; 6       ;
; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                  ; 6       ;
; filter1:nelson|lpm_mult:Mult2|mult_m3t:auto_generated|op_1~36                                                                                                                                                                             ; 6       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[9]    ; 6       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[10]   ; 6       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[11]   ; 6       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[12]   ; 6       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[2]    ; 6       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[3]    ; 6       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[4]    ; 6       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[5]    ; 6       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[6]    ; 6       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[7]    ; 6       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[8]    ; 6       ;
; filter1:nelson|y[0][33]                                                                                                                                                                                                                   ; 5       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]~17                                                                               ; 5       ;
; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                           ; 5       ;
; avconf:avc|I2C_Controller:u0|END                                                                                                                                                                                                          ; 5       ;
; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                            ; 5       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                           ; 5       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                        ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                         ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                        ; 4       ;
; avconf:avc|I2C_Controller:u0|SDO                                                                                                                                                                                                          ; 4       ;
; avconf:avc|LessThan1~0                                                                                                                                                                                                                    ; 4       ;
; avconf:avc|Mux13~0                                                                                                                                                                                                                        ; 4       ;
; avconf:avc|mSetup_ST.0001                                                                                                                                                                                                                 ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                       ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|always4~0                                                                                                                                           ; 4       ;
; delay:my_delay_left|ADDR2[0]                                                                                                                                                                                                              ; 4       ;
; delay:my_delay_left|ADDR2[12]                                                                                                                                                                                                             ; 4       ;
; delay:my_delay_left|ADDR2[13]                                                                                                                                                                                                             ; 4       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~40                                                                                                                                                                             ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[13]   ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[14]   ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[15]   ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[16]   ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[17]   ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[18]   ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[19]   ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[20]   ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[21]   ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[22]   ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[23]   ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[24]   ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[25]   ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[26]   ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[27]   ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[28]   ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[29]   ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[30]   ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[31]   ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[1]   ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[0]   ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[2]   ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[3]   ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[4]   ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[5]   ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]   ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[1]  ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[0]  ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[2]  ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[3]  ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[4]  ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[5]  ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]  ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6] ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]  ; 4       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                          ; 4       ;
; delay:my_delay_left|y[0]                                                                                                                                                                                                                  ; 4       ;
; delay:my_delay_left|y[1]                                                                                                                                                                                                                  ; 4       ;
; delay:my_delay_left|y[2]                                                                                                                                                                                                                  ; 4       ;
; delay:my_delay_left|y[3]                                                                                                                                                                                                                  ; 4       ;
; delay:my_delay_left|y[4]                                                                                                                                                                                                                  ; 4       ;
; delay:my_delay_left|y[5]                                                                                                                                                                                                                  ; 4       ;
; delay:my_delay_left|y[6]                                                                                                                                                                                                                  ; 4       ;
; delay:my_delay_left|y[7]                                                                                                                                                                                                                  ; 4       ;
; delay:my_delay_left|y[8]                                                                                                                                                                                                                  ; 4       ;
; delay:my_delay_left|y[9]                                                                                                                                                                                                                  ; 4       ;
; delay:my_delay_left|y[10]                                                                                                                                                                                                                 ; 4       ;
; delay:my_delay_left|y[11]                                                                                                                                                                                                                 ; 4       ;
; delay:my_delay_left|y[12]                                                                                                                                                                                                                 ; 4       ;
; delay:my_delay_left|y[13]                                                                                                                                                                                                                 ; 4       ;
; delay:my_delay_left|y[14]                                                                                                                                                                                                                 ; 4       ;
; delay:my_delay_left|y[15]                                                                                                                                                                                                                 ; 4       ;
; delay:my_delay_left|y[16]                                                                                                                                                                                                                 ; 4       ;
; delay:my_delay_left|y[17]                                                                                                                                                                                                                 ; 4       ;
; delay:my_delay_left|y[18]                                                                                                                                                                                                                 ; 4       ;
; delay:my_delay_left|y[19]                                                                                                                                                                                                                 ; 4       ;
; delay:my_delay_left|y[20]                                                                                                                                                                                                                 ; 4       ;
; delay:my_delay_left|y[21]                                                                                                                                                                                                                 ; 4       ;
; delay:my_delay_left|y[22]                                                                                                                                                                                                                 ; 4       ;
; delay:my_delay_left|y[23]                                                                                                                                                                                                                 ; 4       ;
; delay:my_delay_left|y[24]                                                                                                                                                                                                                 ; 4       ;
; delay:my_delay_left|y[25]                                                                                                                                                                                                                 ; 4       ;
; delay:my_delay_left|y[26]                                                                                                                                                                                                                 ; 4       ;
; delay:my_delay_left|y[27]                                                                                                                                                                                                                 ; 4       ;
; delay:my_delay_left|y[29]                                                                                                                                                                                                                 ; 4       ;
; delay:my_delay_left|y[30]                                                                                                                                                                                                                 ; 4       ;
; delay:my_delay_left|y[31]                                                                                                                                                                                                                 ; 4       ;
; delay:my_delay_left|y[28]                                                                                                                                                                                                                 ; 4       ;
; I2C_SDAT~0                                                                                                                                                                                                                                ; 3       ;
; avconf:avc|Mux13~1                                                                                                                                                                                                                        ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                   ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                    ; 3       ;
; delay:my_delay_left|DI[29]                                                                                                                                                                                                                ; 3       ;
; delay:my_delay_left|DI[30]                                                                                                                                                                                                                ; 3       ;
; delay:my_delay_left|DI[31]                                                                                                                                                                                                                ; 3       ;
; delay:my_delay_left|DI[0]                                                                                                                                                                                                                 ; 3       ;
; delay:my_delay_left|DI[1]                                                                                                                                                                                                                 ; 3       ;
; delay:my_delay_left|DI[2]                                                                                                                                                                                                                 ; 3       ;
; delay:my_delay_left|DI[3]                                                                                                                                                                                                                 ; 3       ;
; delay:my_delay_left|DI[4]                                                                                                                                                                                                                 ; 3       ;
; delay:my_delay_left|DI[5]                                                                                                                                                                                                                 ; 3       ;
; delay:my_delay_left|DI[6]                                                                                                                                                                                                                 ; 3       ;
; delay:my_delay_left|DI[7]                                                                                                                                                                                                                 ; 3       ;
; delay:my_delay_left|DI[8]                                                                                                                                                                                                                 ; 3       ;
; delay:my_delay_left|DI[9]                                                                                                                                                                                                                 ; 3       ;
; delay:my_delay_left|DI[10]                                                                                                                                                                                                                ; 3       ;
; delay:my_delay_left|DI[11]                                                                                                                                                                                                                ; 3       ;
; delay:my_delay_left|DI[12]                                                                                                                                                                                                                ; 3       ;
; delay:my_delay_left|DI[13]                                                                                                                                                                                                                ; 3       ;
; delay:my_delay_left|DI[14]                                                                                                                                                                                                                ; 3       ;
; delay:my_delay_left|DI[15]                                                                                                                                                                                                                ; 3       ;
; delay:my_delay_left|DI[16]                                                                                                                                                                                                                ; 3       ;
; delay:my_delay_left|DI[17]                                                                                                                                                                                                                ; 3       ;
; delay:my_delay_left|DI[18]                                                                                                                                                                                                                ; 3       ;
; delay:my_delay_left|DI[19]                                                                                                                                                                                                                ; 3       ;
; delay:my_delay_left|DI[20]                                                                                                                                                                                                                ; 3       ;
; delay:my_delay_left|DI[21]                                                                                                                                                                                                                ; 3       ;
; delay:my_delay_left|DI[22]                                                                                                                                                                                                                ; 3       ;
; delay:my_delay_left|DI[23]                                                                                                                                                                                                                ; 3       ;
; delay:my_delay_left|DI[24]                                                                                                                                                                                                                ; 3       ;
; delay:my_delay_left|DI[25]                                                                                                                                                                                                                ; 3       ;
; delay:my_delay_left|DI[26]                                                                                                                                                                                                                ; 3       ;
; delay:my_delay_left|DI[27]                                                                                                                                                                                                                ; 3       ;
; delay:my_delay_left|DI[28]                                                                                                                                                                                                                ; 3       ;
; delay:my_delay_left|ADDR1[13]                                                                                                                                                                                                             ; 3       ;
; delay:my_delay_left|ADDR1[12]                                                                                                                                                                                                             ; 3       ;
; avconf:avc|I2C_Controller:u0|SD[22]                                                                                                                                                                                                       ; 3       ;
; distortion:my_distortion|data_in[26]                                                                                                                                                                                                      ; 3       ;
; distortion:my_distortion|data_in[27]                                                                                                                                                                                                      ; 3       ;
; distortion:my_distortion|data_in[29]                                                                                                                                                                                                      ; 3       ;
; distortion:my_distortion|data_in[22]                                                                                                                                                                                                      ; 3       ;
; distortion:my_distortion|data_in[23]                                                                                                                                                                                                      ; 3       ;
; distortion:my_distortion|data_in[30]                                                                                                                                                                                                      ; 3       ;
; distortion:my_distortion|data_in[24]                                                                                                                                                                                                      ; 3       ;
; distortion:my_distortion|data_in[25]                                                                                                                                                                                                      ; 3       ;
; distortion:my_distortion|data_in[28]                                                                                                                                                                                                      ; 3       ;
; avconf:avc|I2C_Controller:u0|ACK1                                                                                                                                                                                                         ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                    ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                     ; 3       ;
; distortion:my_distortion|y[0]                                                                                                                                                                                                             ; 3       ;
; distortion:my_distortion|y[1]                                                                                                                                                                                                             ; 3       ;
; distortion:my_distortion|y[2]                                                                                                                                                                                                             ; 3       ;
; distortion:my_distortion|y[3]                                                                                                                                                                                                             ; 3       ;
; distortion:my_distortion|y[4]                                                                                                                                                                                                             ; 3       ;
; distortion:my_distortion|y[5]                                                                                                                                                                                                             ; 3       ;
; distortion:my_distortion|y[6]                                                                                                                                                                                                             ; 3       ;
; distortion:my_distortion|y[7]                                                                                                                                                                                                             ; 3       ;
; distortion:my_distortion|y[8]                                                                                                                                                                                                             ; 3       ;
; distortion:my_distortion|y[9]                                                                                                                                                                                                             ; 3       ;
; distortion:my_distortion|y[10]                                                                                                                                                                                                            ; 3       ;
; distortion:my_distortion|y[11]                                                                                                                                                                                                            ; 3       ;
; distortion:my_distortion|y[12]                                                                                                                                                                                                            ; 3       ;
; distortion:my_distortion|y[13]                                                                                                                                                                                                            ; 3       ;
; distortion:my_distortion|y[14]                                                                                                                                                                                                            ; 3       ;
; distortion:my_distortion|y[15]                                                                                                                                                                                                            ; 3       ;
; distortion:my_distortion|y[16]                                                                                                                                                                                                            ; 3       ;
; distortion:my_distortion|y[17]                                                                                                                                                                                                            ; 3       ;
; distortion:my_distortion|y[18]                                                                                                                                                                                                            ; 3       ;
; distortion:my_distortion|y[19]                                                                                                                                                                                                            ; 3       ;
; distortion:my_distortion|y[20]                                                                                                                                                                                                            ; 3       ;
; distortion:my_distortion|y[21]                                                                                                                                                                                                            ; 3       ;
; distortion:my_distortion|y[22]                                                                                                                                                                                                            ; 3       ;
; distortion:my_distortion|y[23]                                                                                                                                                                                                            ; 3       ;
; distortion:my_distortion|y[24]                                                                                                                                                                                                            ; 3       ;
; distortion:my_distortion|y[25]                                                                                                                                                                                                            ; 3       ;
; distortion:my_distortion|y[26]                                                                                                                                                                                                            ; 3       ;
; distortion:my_distortion|y[27]                                                                                                                                                                                                            ; 3       ;
; distortion:my_distortion|y[29]                                                                                                                                                                                                            ; 3       ;
; distortion:my_distortion|y[30]                                                                                                                                                                                                            ; 3       ;
; distortion:my_distortion|y[31]                                                                                                                                                                                                            ; 3       ;
; distortion:my_distortion|y[28]                                                                                                                                                                                                            ; 3       ;
; avconf:avc|mSetup_ST.0010                                                                                                                                                                                                                 ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges|falling_edge                                                                                                                                                       ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges|last_test_clk                                                                                                                                                      ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                           ; 3       ;
; avconf:avc|I2C_Controller:u0|SCLK                                                                                                                                                                                                         ; 3       ;
; filter1:nelson|y[1][39]                                                                                                                                                                                                                   ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                  ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]     ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[4]     ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[3]     ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[2]     ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[1]     ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[0]     ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[0] ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[1] ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[2] ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[3] ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[4] ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[5] ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[0]  ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[1]  ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[2]  ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[3]  ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[4]  ; 3       ;
; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                   ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[5]  ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                          ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]      ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[4]      ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[3]      ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[2]      ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[1]      ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[0]      ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]     ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[4]     ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[3]     ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[2]     ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[1]     ; 3       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[0]     ; 3       ;
; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                   ; 3       ;
; avconf:avc|mI2C_CLK_DIV[11]                                                                                                                                                                                                               ; 3       ;
; SW[1]                                                                                                                                                                                                                                     ; 2       ;
; avconf:avc|LUT_DATA[14]                                                                                                                                                                                                                   ; 2       ;
; avconf:avc|LUT_DATA[12]                                                                                                                                                                                                                   ; 2       ;
; avconf:avc|LUT_DATA[13]                                                                                                                                                                                                                   ; 2       ;
; avconf:avc|LUT_DATA[15]                                                                                                                                                                                                                   ; 2       ;
; avconf:avc|LUT_DATA[5]                                                                                                                                                                                                                    ; 2       ;
; avconf:avc|LUT_DATA[6]                                                                                                                                                                                                                    ; 2       ;
; avconf:avc|LUT_DATA[3]                                                                                                                                                                                                                    ; 2       ;
; avconf:avc|LUT_DATA[11]                                                                                                                                                                                                                   ; 2       ;
; avconf:avc|LUT_DATA[4]                                                                                                                                                                                                                    ; 2       ;
; avconf:avc|LUT_DATA[10]                                                                                                                                                                                                                   ; 2       ;
; avconf:avc|LUT_DATA[0]                                                                                                                                                                                                                    ; 2       ;
; avconf:avc|LUT_DATA[7]                                                                                                                                                                                                                    ; 2       ;
; avconf:avc|LUT_DATA[1]                                                                                                                                                                                                                    ; 2       ;
; avconf:avc|LUT_DATA[9]                                                                                                                                                                                                                    ; 2       ;
; avconf:avc|LUT_DATA[8]                                                                                                                                                                                                                    ; 2       ;
; avconf:avc|LUT_DATA[2]                                                                                                                                                                                                                    ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[1]                                                                                                                               ; 2       ;
; filter1:nelson|y[2][0]                                                                                                                                                                                                                    ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]~5                                                                                ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                             ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                                                             ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                             ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                             ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                             ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[31]                                                                                                                             ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[30]                                                                                                                             ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[29]                                                                                                                             ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[28]                                                                                                                             ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[27]                                                                                                                             ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[26]                                                                                                                             ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[25]                                                                                                                             ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24]                                                                                                                             ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                             ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                             ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                             ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[20]                                                                                                                             ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                                                                                                             ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2]                                                                                                                              ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[3]                                                                                                                              ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]                                                                                                                              ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                                                                                                              ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                                                                                                              ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                              ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[8]                                                                                                                              ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                              ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                             ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                             ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                             ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                             ; 2       ;
; avconf:avc|Mux14~1                                                                                                                                                                                                                        ; 2       ;
; avconf:avc|Mux14~0                                                                                                                                                                                                                        ; 2       ;
; avconf:avc|Mux3~1                                                                                                                                                                                                                         ; 2       ;
; avconf:avc|Mux3~0                                                                                                                                                                                                                         ; 2       ;
; avconf:avc|Mux12~1                                                                                                                                                                                                                        ; 2       ;
; avconf:avc|Mux12~0                                                                                                                                                                                                                        ; 2       ;
; avconf:avc|Mux11~0                                                                                                                                                                                                                        ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                   ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                   ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                   ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                   ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                   ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                   ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                   ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                              ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_will_be_1~2                ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff~1                      ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                   ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_will_be_1~2                 ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff~1                       ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                    ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff                         ; 2       ;
; distortion:my_distortion|data_in[1]                                                                                                                                                                                                       ; 2       ;
; distortion:my_distortion|data_in[2]                                                                                                                                                                                                       ; 2       ;
; distortion:my_distortion|data_in[3]                                                                                                                                                                                                       ; 2       ;
; distortion:my_distortion|data_in[4]                                                                                                                                                                                                       ; 2       ;
; distortion:my_distortion|data_in[5]                                                                                                                                                                                                       ; 2       ;
; distortion:my_distortion|data_in[6]                                                                                                                                                                                                       ; 2       ;
; distortion:my_distortion|data_in[7]                                                                                                                                                                                                       ; 2       ;
; distortion:my_distortion|data_in[8]                                                                                                                                                                                                       ; 2       ;
; distortion:my_distortion|data_in[9]                                                                                                                                                                                                       ; 2       ;
; distortion:my_distortion|data_in[10]                                                                                                                                                                                                      ; 2       ;
; distortion:my_distortion|data_in[11]                                                                                                                                                                                                      ; 2       ;
; distortion:my_distortion|data_in[12]                                                                                                                                                                                                      ; 2       ;
; distortion:my_distortion|data_in[13]                                                                                                                                                                                                      ; 2       ;
; distortion:my_distortion|data_in[14]                                                                                                                                                                                                      ; 2       ;
; distortion:my_distortion|data_in[15]                                                                                                                                                                                                      ; 2       ;
; distortion:my_distortion|data_in[16]                                                                                                                                                                                                      ; 2       ;
; distortion:my_distortion|data_in[17]                                                                                                                                                                                                      ; 2       ;
; distortion:my_distortion|data_in[18]                                                                                                                                                                                                      ; 2       ;
; distortion:my_distortion|data_in[19]                                                                                                                                                                                                      ; 2       ;
; distortion:my_distortion|data_in[20]                                                                                                                                                                                                      ; 2       ;
; distortion:my_distortion|data_in[21]                                                                                                                                                                                                      ; 2       ;
; distortion:my_distortion|data_in[0]                                                                                                                                                                                                       ; 2       ;
; avconf:avc|mSetup_ST.0000                                                                                                                                                                                                                 ; 2       ;
; avconf:avc|mSetup_ST~12                                                                                                                                                                                                                   ; 2       ;
; avconf:avc|I2C_Controller:u0|ACK3                                                                                                                                                                                                         ; 2       ;
; avconf:avc|I2C_Controller:u0|ACK2                                                                                                                                                                                                         ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_will_be_1~2                 ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff~1                       ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                    ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_will_be_1~2                  ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff~1                        ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                     ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                    ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                    ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                    ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                    ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                    ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                    ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                    ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                   ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                   ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                   ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                   ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                   ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                   ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                   ; 2       ;
; avconf:avc|I2C_Controller:u0|SD[22]~0                                                                                                                                                                                                     ; 2       ;
; avconf:avc|I2C_Controller:u0|SCLK~1                                                                                                                                                                                                       ; 2       ;
; avconf:avc|I2C_Controller:u0|Selector1~0                                                                                                                                                                                                  ; 2       ;
; avconf:avc|LessThan0~3                                                                                                                                                                                                                    ; 2       ;
; avconf:avc|LessThan0~2                                                                                                                                                                                                                    ; 2       ;
; delay:my_delay_left|indicator                                                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|op_1~42                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|op_1~40                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|op_1~38                                                                                                                                                                             ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[3]                                                                                  ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[2]                                                                                  ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[1]                                                                                  ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0]                                                                                  ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|op_1~36                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|op_1~34                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|op_1~32                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|op_1~30                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|op_1~28                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|op_1~26                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|op_1~24                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|op_1~22                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|op_1~20                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|op_1~18                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|op_1~16                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|op_1~14                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|op_1~12                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|op_1~10                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|op_1~8                                                                                                                                                                              ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|op_1~6                                                                                                                                                                              ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|op_1~4                                                                                                                                                                              ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|op_1~2                                                                                                                                                                              ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|op_1~0                                                                                                                                                                              ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|w254w[17]                                                                                                                                                                           ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|w254w[16]                                                                                                                                                                           ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|w254w[15]                                                                                                                                                                           ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|w254w[14]                                                                                                                                                                           ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|w254w[13]                                                                                                                                                                           ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|w254w[12]                                                                                                                                                                           ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|w254w[11]                                                                                                                                                                           ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|w254w[10]                                                                                                                                                                           ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|w254w[9]                                                                                                                                                                            ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|w254w[8]                                                                                                                                                                            ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|w254w[7]                                                                                                                                                                            ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|w254w[6]                                                                                                                                                                            ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|w254w[5]                                                                                                                                                                            ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|w254w[4]                                                                                                                                                                            ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|w254w[3]                                                                                                                                                                            ; 2       ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|w254w[2]                                                                                                                                                                            ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~38                                                                                                                                                                             ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                        ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~36                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~34                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~32                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~30                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~28                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~26                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~24                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~22                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~20                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~18                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~16                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~14                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~12                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~10                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~8                                                                                                                                                                              ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~6                                                                                                                                                                              ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~4                                                                                                                                                                              ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~2                                                                                                                                                                              ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~0                                                                                                                                                                              ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|w248w[17]                                                                                                                                                                           ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|w248w[16]                                                                                                                                                                           ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|w248w[15]                                                                                                                                                                           ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|w248w[14]                                                                                                                                                                           ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|w248w[13]                                                                                                                                                                           ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|w248w[12]                                                                                                                                                                           ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|w248w[11]                                                                                                                                                                           ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|w248w[10]                                                                                                                                                                           ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|w248w[9]                                                                                                                                                                            ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|w248w[8]                                                                                                                                                                            ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|w248w[7]                                                                                                                                                                            ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|w248w[6]                                                                                                                                                                            ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|w248w[5]                                                                                                                                                                            ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|w248w[4]                                                                                                                                                                            ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|w248w[3]                                                                                                                                                                            ; 2       ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|w248w[2]                                                                                                                                                                            ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]         ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[5]         ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[4]         ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[3]         ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[2]         ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[1]         ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[0]         ; 2       ;
; filter1:nelson|lpm_mult:Mult2|mult_m3t:auto_generated|op_1~34                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult2|mult_m3t:auto_generated|op_1~32                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult2|mult_m3t:auto_generated|op_1~30                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult2|mult_m3t:auto_generated|op_1~28                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult2|mult_m3t:auto_generated|op_1~26                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult2|mult_m3t:auto_generated|op_1~24                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult2|mult_m3t:auto_generated|op_1~22                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult2|mult_m3t:auto_generated|op_1~20                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult2|mult_m3t:auto_generated|op_1~18                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult2|mult_m3t:auto_generated|op_1~16                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult2|mult_m3t:auto_generated|op_1~14                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult2|mult_m3t:auto_generated|op_1~12                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult2|mult_m3t:auto_generated|op_1~10                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult2|mult_m3t:auto_generated|op_1~8                                                                                                                                                                              ; 2       ;
; filter1:nelson|lpm_mult:Mult2|mult_m3t:auto_generated|op_1~6                                                                                                                                                                              ; 2       ;
; filter1:nelson|lpm_mult:Mult2|mult_m3t:auto_generated|op_1~4                                                                                                                                                                              ; 2       ;
; filter1:nelson|lpm_mult:Mult2|mult_m3t:auto_generated|op_1~2                                                                                                                                                                              ; 2       ;
; filter1:nelson|lpm_mult:Mult2|mult_m3t:auto_generated|op_1~0                                                                                                                                                                              ; 2       ;
; filter1:nelson|lpm_mult:Mult2|mult_m3t:auto_generated|w236w[17]                                                                                                                                                                           ; 2       ;
; filter1:nelson|lpm_mult:Mult2|mult_m3t:auto_generated|w236w[16]                                                                                                                                                                           ; 2       ;
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|op_1~28                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|op_1~26                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|op_1~24                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|op_1~22                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|op_1~20                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|op_1~18                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|op_1~16                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|op_1~14                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|op_1~12                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|op_1~10                                                                                                                                                                             ; 2       ;
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|op_1~8                                                                                                                                                                              ; 2       ;
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|op_1~6                                                                                                                                                                              ; 2       ;
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|op_1~4                                                                                                                                                                              ; 2       ;
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|op_1~2                                                                                                                                                                              ; 2       ;
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|op_1~0                                                                                                                                                                              ; 2       ;
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|w216w[17]                                                                                                                                                                           ; 2       ;
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|w216w[16]                                                                                                                                                                           ; 2       ;
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|w216w[15]                                                                                                                                                                           ; 2       ;
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|w216w[14]                                                                                                                                                                           ; 2       ;
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|w216w[13]                                                                                                                                                                           ; 2       ;
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|w216w[12]                                                                                                                                                                           ; 2       ;
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|w216w[11]                                                                                                                                                                           ; 2       ;
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|w216w[10]                                                                                                                                                                           ; 2       ;
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|w216w[9]                                                                                                                                                                            ; 2       ;
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|w216w[8]                                                                                                                                                                            ; 2       ;
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|w216w[7]                                                                                                                                                                            ; 2       ;
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|w216w[6]                                                                                                                                                                            ; 2       ;
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|w216w[5]                                                                                                                                                                            ; 2       ;
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|w216w[4]                                                                                                                                                                            ; 2       ;
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|w216w[3]                                                                                                                                                                            ; 2       ;
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|w216w[2]                                                                                                                                                                            ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                   ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                    ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                    ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                     ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]          ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[5]          ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[4]          ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[3]          ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[2]          ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[1]          ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[0]          ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]         ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[5]         ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[4]         ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[3]         ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[2]         ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[1]         ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[0]         ; 2       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                               ; 2       ;
; avconf:avc|mI2C_CLK_DIV[15]                                                                                                                                                                                                               ; 2       ;
; avconf:avc|mI2C_CLK_DIV[14]                                                                                                                                                                                                               ; 2       ;
; avconf:avc|mI2C_CLK_DIV[13]                                                                                                                                                                                                               ; 2       ;
; avconf:avc|mI2C_CLK_DIV[12]                                                                                                                                                                                                               ; 2       ;
; avconf:avc|mI2C_CLK_DIV[10]                                                                                                                                                                                                               ; 2       ;
; avconf:avc|mI2C_CLK_DIV[9]                                                                                                                                                                                                                ; 2       ;
; avconf:avc|mI2C_CLK_DIV[8]                                                                                                                                                                                                                ; 2       ;
; avconf:avc|mI2C_CLK_DIV[7]                                                                                                                                                                                                                ; 2       ;
; avconf:avc|mI2C_CLK_DIV[6]                                                                                                                                                                                                                ; 2       ;
; avconf:avc|mI2C_CLK_DIV[5]                                                                                                                                                                                                                ; 2       ;
; avconf:avc|mI2C_CLK_DIV[4]                                                                                                                                                                                                                ; 2       ;
; avconf:avc|mI2C_CLK_DIV[3]                                                                                                                                                                                                                ; 2       ;
; avconf:avc|mI2C_CLK_DIV[2]                                                                                                                                                                                                                ; 2       ;
; rst_sync:reset|rst_meta~feeder                                                                                                                                                                                                            ; 1       ;
; AUD_ADCDAT                                                                                                                                                                                                                                ; 1       ;
; CLOCK_50                                                                                                                                                                                                                                  ; 1       ;
; AUD_DACLRCK~0                                                                                                                                                                                                                             ; 1       ;
; AUD_ADCLRCK~0                                                                                                                                                                                                                             ; 1       ;
; AUD_BCLK~0                                                                                                                                                                                                                                ; 1       ;
; delay:my_delay_left|ADDR1[0]~0                                                                                                                                                                                                            ; 1       ;
; delay:my_delay_left|debug[0]~0                                                                                                                                                                                                            ; 1       ;
; avconf:avc|Mux6~3                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux6~2                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux14~3                                                                                                                                                                                                                        ; 1       ;
; avconf:avc|Mux14~2                                                                                                                                                                                                                        ; 1       ;
; avconf:avc|Mux15~3                                                                                                                                                                                                                        ; 1       ;
; avconf:avc|Mux15~2                                                                                                                                                                                                                        ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~36                                                                                                                               ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~35                                                                                                                               ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~34                                                                                                                               ; 1       ;
; filter1:nelson|y[0][2]                                                                                                                                                                                                                    ; 1       ;
; filter1:nelson|y[0][3]                                                                                                                                                                                                                    ; 1       ;
; filter1:nelson|y[0][4]                                                                                                                                                                                                                    ; 1       ;
; filter1:nelson|y[0][5]                                                                                                                                                                                                                    ; 1       ;
; filter1:nelson|y[0][6]                                                                                                                                                                                                                    ; 1       ;
; filter1:nelson|y[0][7]                                                                                                                                                                                                                    ; 1       ;
; filter1:nelson|y[0][8]                                                                                                                                                                                                                    ; 1       ;
; filter1:nelson|y[0][9]                                                                                                                                                                                                                    ; 1       ;
; filter1:nelson|y[0][10]                                                                                                                                                                                                                   ; 1       ;
; filter1:nelson|y[0][11]                                                                                                                                                                                                                   ; 1       ;
; filter1:nelson|y[0][12]                                                                                                                                                                                                                   ; 1       ;
; filter1:nelson|y[0][13]                                                                                                                                                                                                                   ; 1       ;
; filter1:nelson|y[0][14]                                                                                                                                                                                                                   ; 1       ;
; filter1:nelson|y[0][15]                                                                                                                                                                                                                   ; 1       ;
; filter1:nelson|y[0][16]                                                                                                                                                                                                                   ; 1       ;
; filter1:nelson|y[0][17]                                                                                                                                                                                                                   ; 1       ;
; filter1:nelson|y[0][18]                                                                                                                                                                                                                   ; 1       ;
; filter1:nelson|y[0][19]                                                                                                                                                                                                                   ; 1       ;
; filter1:nelson|y[0][20]                                                                                                                                                                                                                   ; 1       ;
; filter1:nelson|y[0][21]                                                                                                                                                                                                                   ; 1       ;
; filter1:nelson|y[0][22]                                                                                                                                                                                                                   ; 1       ;
; filter1:nelson|y[0][23]                                                                                                                                                                                                                   ; 1       ;
; filter1:nelson|y[0][24]                                                                                                                                                                                                                   ; 1       ;
; filter1:nelson|y[0][25]                                                                                                                                                                                                                   ; 1       ;
; filter1:nelson|y[0][26]                                                                                                                                                                                                                   ; 1       ;
; filter1:nelson|y[0][27]                                                                                                                                                                                                                   ; 1       ;
; filter1:nelson|y[0][28]                                                                                                                                                                                                                   ; 1       ;
; filter1:nelson|y[0][29]                                                                                                                                                                                                                   ; 1       ;
; filter1:nelson|y[0][30]                                                                                                                                                                                                                   ; 1       ;
; filter1:nelson|y[0][31]                                                                                                                                                                                                                   ; 1       ;
; filter1:nelson|y[0][32]                                                                                                                                                                                                                   ; 1       ;
; filter1:nelson|y[1][1]                                                                                                                                                                                                                    ; 1       ;
; filter1:nelson|y[1][2]                                                                                                                                                                                                                    ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~32                                                                                                                              ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~31                                                                                                                              ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~30                                                                                                                              ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~29                                                                                                                              ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~28                                                                                                                              ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~27                                                                                                                              ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~26                                                                                                                              ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~25                                                                                                                              ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~24                                                                                                                              ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~23                                                                                                                              ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~22                                                                                                                              ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~21                                                                                                                              ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~20                                                                                                                              ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~19                                                                                                                              ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~18                                                                                                                              ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~17                                                                                                                              ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~16                                                                                                                              ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~15                                                                                                                              ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~14                                                                                                                              ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting~1                                                                                      ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting~0                                                                                      ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~13                                                                                                                              ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~12                                                                                                                              ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~11                                                                                                                              ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~10                                                                                                                              ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~9                                                                                                                               ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~8                                                                                                                               ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~7                                                                                                                               ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~6                                                                                                                               ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~5                                                                                                                               ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~4                                                                                                                               ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~3                                                                                                                               ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~2                                                                                                                               ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[32]                                                                                                                             ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]~6                 ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]~5                 ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]~4                 ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]~3                 ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]~2                 ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]~1                 ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb~1                      ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb~0                      ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]~0                 ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~0                                                                                                                               ; 1       ;
; avconf:avc|Mux15~1                                                                                                                                                                                                                        ; 1       ;
; avconf:avc|Mux15~0                                                                                                                                                                                                                        ; 1       ;
; avconf:avc|Mux13~6                                                                                                                                                                                                                        ; 1       ;
; avconf:avc|Mux13~5                                                                                                                                                                                                                        ; 1       ;
; avconf:avc|Mux13~4                                                                                                                                                                                                                        ; 1       ;
; avconf:avc|Mux13~3                                                                                                                                                                                                                        ; 1       ;
; avconf:avc|Mux13~2                                                                                                                                                                                                                        ; 1       ;
; avconf:avc|Mux16~2                                                                                                                                                                                                                        ; 1       ;
; avconf:avc|Mux16~1                                                                                                                                                                                                                        ; 1       ;
; avconf:avc|Mux16~0                                                                                                                                                                                                                        ; 1       ;
; avconf:avc|Mux0~5                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux0~4                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux0~3                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux0~2                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux0~1                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux0~0                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux7~5                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux7~4                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux7~3                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux7~2                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux7~1                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux7~0                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux3~4                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux3~3                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux3~2                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux12~4                                                                                                                                                                                                                        ; 1       ;
; avconf:avc|Mux12~3                                                                                                                                                                                                                        ; 1       ;
; avconf:avc|Mux12~2                                                                                                                                                                                                                        ; 1       ;
; avconf:avc|Mux1~4                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux1~3                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux1~2                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux1~1                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux1~0                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux11~5                                                                                                                                                                                                                        ; 1       ;
; avconf:avc|Mux11~4                                                                                                                                                                                                                        ; 1       ;
; avconf:avc|Mux11~3                                                                                                                                                                                                                        ; 1       ;
; avconf:avc|Mux11~2                                                                                                                                                                                                                        ; 1       ;
; avconf:avc|Mux11~1                                                                                                                                                                                                                        ; 1       ;
; avconf:avc|Mux6~1                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux6~0                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux8~3                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux8~2                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux8~1                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux8~0                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux5~5                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux5~4                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux5~3                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux5~2                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux5~1                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux5~0                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux10~5                                                                                                                                                                                                                        ; 1       ;
; avconf:avc|Mux10~4                                                                                                                                                                                                                        ; 1       ;
; avconf:avc|Mux10~3                                                                                                                                                                                                                        ; 1       ;
; avconf:avc|Mux10~2                                                                                                                                                                                                                        ; 1       ;
; avconf:avc|Mux10~1                                                                                                                                                                                                                        ; 1       ;
; avconf:avc|Mux10~0                                                                                                                                                                                                                        ; 1       ;
; avconf:avc|Mux9~5                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux9~4                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux9~3                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux9~2                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux9~1                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux9~0                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux2~0                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux4~4                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux4~3                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux4~2                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux4~1                                                                                                                                                                                                                         ; 1       ;
; avconf:avc|Mux4~0                                                                                                                                                                                                                         ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|ram_read_address[6]~6             ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|ram_read_address[5]~5             ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|ram_read_address[4]~4             ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|ram_read_address[3]~3             ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|ram_read_address[2]~2             ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|ram_read_address[1]~1             ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|ram_read_address[0]~0             ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_will_be_2~2                ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_will_be_2~1                ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_will_be_2~0                ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|_~3                              ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_will_be_2~2                 ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_will_be_2~1                 ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_will_be_2~0                 ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|_~3                               ; 1       ;
; avconf:avc|LessThan2~1                                                                                                                                                                                                                    ; 1       ;
; avconf:avc|LessThan2~0                                                                                                                                                                                                                    ; 1       ;
; avconf:avc|mI2C_DATA[22]~0                                                                                                                                                                                                                ; 1       ;
; delay:my_delay_left|DI~31                                                                                                                                                                                                                 ; 1       ;
; delay:my_delay_left|DI~30                                                                                                                                                                                                                 ; 1       ;
; delay:my_delay_left|DI~29                                                                                                                                                                                                                 ; 1       ;
; filter1:nelson|y[6][1]                                                                                                                                                                                                                    ; 1       ;
; filter1:nelson|y[6][2]                                                                                                                                                                                                                    ; 1       ;
; delay:my_delay_left|DI~28                                                                                                                                                                                                                 ; 1       ;
; delay:my_delay_left|DI~27                                                                                                                                                                                                                 ; 1       ;
; delay:my_delay_left|DI~26                                                                                                                                                                                                                 ; 1       ;
; delay:my_delay_left|DI~25                                                                                                                                                                                                                 ; 1       ;
; delay:my_delay_left|DI~24                                                                                                                                                                                                                 ; 1       ;
; delay:my_delay_left|DI~23                                                                                                                                                                                                                 ; 1       ;
; delay:my_delay_left|DI~22                                                                                                                                                                                                                 ; 1       ;
; delay:my_delay_left|DI~21                                                                                                                                                                                                                 ; 1       ;
; delay:my_delay_left|DI~20                                                                                                                                                                                                                 ; 1       ;
; delay:my_delay_left|DI~19                                                                                                                                                                                                                 ; 1       ;
; delay:my_delay_left|DI~18                                                                                                                                                                                                                 ; 1       ;
; delay:my_delay_left|DI~17                                                                                                                                                                                                                 ; 1       ;
; delay:my_delay_left|DI~16                                                                                                                                                                                                                 ; 1       ;
; delay:my_delay_left|DI~15                                                                                                                                                                                                                 ; 1       ;
; delay:my_delay_left|DI~14                                                                                                                                                                                                                 ; 1       ;
; delay:my_delay_left|DI~13                                                                                                                                                                                                                 ; 1       ;
; delay:my_delay_left|DI~12                                                                                                                                                                                                                 ; 1       ;
; delay:my_delay_left|DI~11                                                                                                                                                                                                                 ; 1       ;
; delay:my_delay_left|DI~10                                                                                                                                                                                                                 ; 1       ;
; delay:my_delay_left|DI~9                                                                                                                                                                                                                  ; 1       ;
; delay:my_delay_left|DI~8                                                                                                                                                                                                                  ; 1       ;
; delay:my_delay_left|DI~7                                                                                                                                                                                                                  ; 1       ;
; delay:my_delay_left|DI~6                                                                                                                                                                                                                  ; 1       ;
; delay:my_delay_left|DI~5                                                                                                                                                                                                                  ; 1       ;
; delay:my_delay_left|DI~4                                                                                                                                                                                                                  ; 1       ;
; delay:my_delay_left|DI~3                                                                                                                                                                                                                  ; 1       ;
; delay:my_delay_left|DI~2                                                                                                                                                                                                                  ; 1       ;
; delay:my_delay_left|DI~1                                                                                                                                                                                                                  ; 1       ;
; delay:my_delay_left|DI~0                                                                                                                                                                                                                  ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff~2                      ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_will_be_1~1                ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_will_be_1~0                ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff~0                      ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff~2                       ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_will_be_1~1                 ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_will_be_1~0                 ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff~0                       ; 1       ;
; Audio_Controller:Audio_Controller|done_adc_channel_sync~0                                                                                                                                                                                 ; 1       ;
; avconf:avc|mI2C_DATA[14]                                                                                                                                                                                                                  ; 1       ;
; avconf:avc|mI2C_DATA[12]                                                                                                                                                                                                                  ; 1       ;
; avconf:avc|mI2C_DATA[22]                                                                                                                                                                                                                  ; 1       ;
; avconf:avc|mI2C_DATA[13]                                                                                                                                                                                                                  ; 1       ;
; avconf:avc|mI2C_DATA[15]                                                                                                                                                                                                                  ; 1       ;
; avconf:avc|mI2C_DATA[5]                                                                                                                                                                                                                   ; 1       ;
; avconf:avc|mI2C_DATA[6]                                                                                                                                                                                                                   ; 1       ;
; avconf:avc|mI2C_DATA[3]                                                                                                                                                                                                                   ; 1       ;
; avconf:avc|mI2C_DATA[11]                                                                                                                                                                                                                  ; 1       ;
; avconf:avc|mI2C_DATA[4]                                                                                                                                                                                                                   ; 1       ;
; avconf:avc|mI2C_DATA[10]                                                                                                                                                                                                                  ; 1       ;
; avconf:avc|mI2C_DATA[0]                                                                                                                                                                                                                   ; 1       ;
; avconf:avc|mI2C_DATA[7]                                                                                                                                                                                                                   ; 1       ;
; avconf:avc|mI2C_DATA[1]                                                                                                                                                                                                                   ; 1       ;
; avconf:avc|mI2C_DATA[9]                                                                                                                                                                                                                   ; 1       ;
; avconf:avc|mI2C_DATA[8]                                                                                                                                                                                                                   ; 1       ;
; avconf:avc|mI2C_DATA[2]                                                                                                                                                                                                                   ; 1       ;
; avconf:avc|LUT_INDEX[0]~16                                                                                                                                                                                                                ; 1       ;
; avconf:avc|Selector1~0                                                                                                                                                                                                                    ; 1       ;
; avconf:avc|I2C_Controller:u0|ACK3~2                                                                                                                                                                                                       ; 1       ;
; avconf:avc|I2C_Controller:u0|ACK3~1                                                                                                                                                                                                       ; 1       ;
; avconf:avc|I2C_Controller:u0|ACK3~0                                                                                                                                                                                                       ; 1       ;
; avconf:avc|I2C_Controller:u0|ACK2~2                                                                                                                                                                                                       ; 1       ;
; avconf:avc|I2C_Controller:u0|ACK2~1                                                                                                                                                                                                       ; 1       ;
; avconf:avc|I2C_Controller:u0|ACK2~0                                                                                                                                                                                                       ; 1       ;
; avconf:avc|I2C_Controller:u0|ACK1~1                                                                                                                                                                                                       ; 1       ;
; avconf:avc|I2C_Controller:u0|ACK1~0                                                                                                                                                                                                       ; 1       ;
; avconf:avc|I2C_Controller:u0|Selector4~0                                                                                                                                                                                                  ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|_~2                              ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|_~1                              ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|_~0                              ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff                        ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|_~2                               ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|_~1                               ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|_~0                               ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_will_be_2~2                 ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_will_be_2~1                 ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_will_be_2~0                 ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|_~3                               ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_will_be_2~2                  ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_will_be_2~1                  ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_will_be_2~0                  ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|_~4                                ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]~6                  ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]~5                  ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]~4                  ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]~3                  ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]~2                  ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]~1                  ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb~1                       ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb~0                       ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]~0                  ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|_~3                                ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|_~2                                ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|_~1                                ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|_~0                                ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]~6                 ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]~5                 ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]~4                 ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]~3                 ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]~2                 ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]~1                 ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb~1                      ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb~0                      ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]~0                 ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|_~2                               ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|_~1                               ; 1       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|_~0                               ; 1       ;
; avconf:avc|I2C_Controller:u0|Mux0~19                                                                                                                                                                                                      ; 1       ;
; avconf:avc|I2C_Controller:u0|Mux0~18                                                                                                                                                                                                      ; 1       ;
; avconf:avc|I2C_Controller:u0|Mux0~17                                                                                                                                                                                                      ; 1       ;
; avconf:avc|I2C_Controller:u0|Mux0~16                                                                                                                                                                                                      ; 1       ;
; avconf:avc|I2C_Controller:u0|Mux0~15                                                                                                                                                                                                      ; 1       ;
; avconf:avc|I2C_Controller:u0|SD[14]                                                                                                                                                                                                       ; 1       ;
; avconf:avc|I2C_Controller:u0|SD[12]                                                                                                                                                                                                       ; 1       ;
; avconf:avc|I2C_Controller:u0|Mux0~14                                                                                                                                                                                                      ; 1       ;
; avconf:avc|I2C_Controller:u0|Mux0~13                                                                                                                                                                                                      ; 1       ;
; avconf:avc|I2C_Controller:u0|Mux0~12                                                                                                                                                                                                      ; 1       ;
; avconf:avc|I2C_Controller:u0|Mux0~11                                                                                                                                                                                                      ; 1       ;
; avconf:avc|I2C_Controller:u0|Mux0~10                                                                                                                                                                                                      ; 1       ;
; avconf:avc|I2C_Controller:u0|SD[13]                                                                                                                                                                                                       ; 1       ;
; avconf:avc|I2C_Controller:u0|SD[15]                                                                                                                                                                                                       ; 1       ;
; avconf:avc|I2C_Controller:u0|Mux0~9                                                                                                                                                                                                       ; 1       ;
; avconf:avc|I2C_Controller:u0|Mux0~8                                                                                                                                                                                                       ; 1       ;
; avconf:avc|I2C_Controller:u0|Mux0~7                                                                                                                                                                                                       ; 1       ;
; avconf:avc|I2C_Controller:u0|SD[5]                                                                                                                                                                                                        ; 1       ;
; avconf:avc|I2C_Controller:u0|SD[6]                                                                                                                                                                                                        ; 1       ;
; avconf:avc|I2C_Controller:u0|Mux0~6                                                                                                                                                                                                       ; 1       ;
; avconf:avc|I2C_Controller:u0|Mux0~5                                                                                                                                                                                                       ; 1       ;
; avconf:avc|I2C_Controller:u0|SD[3]                                                                                                                                                                                                        ; 1       ;
; avconf:avc|I2C_Controller:u0|Mux0~4                                                                                                                                                                                                       ; 1       ;
; avconf:avc|I2C_Controller:u0|SD[11]                                                                                                                                                                                                       ; 1       ;
; avconf:avc|I2C_Controller:u0|SD[4]                                                                                                                                                                                                        ; 1       ;
; avconf:avc|I2C_Controller:u0|SD[10]                                                                                                                                                                                                       ; 1       ;
; avconf:avc|I2C_Controller:u0|Mux0~3                                                                                                                                                                                                       ; 1       ;
; avconf:avc|I2C_Controller:u0|SD[0]                                                                                                                                                                                                        ; 1       ;
; avconf:avc|I2C_Controller:u0|SD[7]                                                                                                                                                                                                        ; 1       ;
; avconf:avc|I2C_Controller:u0|Mux0~2                                                                                                                                                                                                       ; 1       ;
; avconf:avc|I2C_Controller:u0|SD[1]                                                                                                                                                                                                        ; 1       ;
; avconf:avc|I2C_Controller:u0|Mux0~1                                                                                                                                                                                                       ; 1       ;
; avconf:avc|I2C_Controller:u0|SD[9]                                                                                                                                                                                                        ; 1       ;
; avconf:avc|I2C_Controller:u0|SD[8]                                                                                                                                                                                                        ; 1       ;
; avconf:avc|I2C_Controller:u0|SD[2]                                                                                                                                                                                                        ; 1       ;
; avconf:avc|I2C_Controller:u0|Mux0~0                                                                                                                                                                                                       ; 1       ;
; distortion:my_distortion|y~37                                                                                                                                                                                                             ; 1       ;
; distortion:my_distortion|y~36                                                                                                                                                                                                             ; 1       ;
; distortion:my_distortion|y~35                                                                                                                                                                                                             ; 1       ;
; distortion:my_distortion|y~34                                                                                                                                                                                                             ; 1       ;
; distortion:my_distortion|y~33                                                                                                                                                                                                             ; 1       ;
; distortion:my_distortion|y~32                                                                                                                                                                                                             ; 1       ;
; distortion:my_distortion|y~31                                                                                                                                                                                                             ; 1       ;
; distortion:my_distortion|y~30                                                                                                                                                                                                             ; 1       ;
; distortion:my_distortion|y~29                                                                                                                                                                                                             ; 1       ;
; distortion:my_distortion|y~28                                                                                                                                                                                                             ; 1       ;
; distortion:my_distortion|y~27                                                                                                                                                                                                             ; 1       ;
; distortion:my_distortion|y~26                                                                                                                                                                                                             ; 1       ;
; distortion:my_distortion|y~25                                                                                                                                                                                                             ; 1       ;
; distortion:my_distortion|y~24                                                                                                                                                                                                             ; 1       ;
; distortion:my_distortion|y~23                                                                                                                                                                                                             ; 1       ;
; distortion:my_distortion|y~22                                                                                                                                                                                                             ; 1       ;
; distortion:my_distortion|y~21                                                                                                                                                                                                             ; 1       ;
; distortion:my_distortion|y~20                                                                                                                                                                                                             ; 1       ;
; distortion:my_distortion|y~19                                                                                                                                                                                                             ; 1       ;
; distortion:my_distortion|y~18                                                                                                                                                                                                             ; 1       ;
; distortion:my_distortion|y~17                                                                                                                                                                                                             ; 1       ;
; distortion:my_distortion|y~16                                                                                                                                                                                                             ; 1       ;
; distortion:my_distortion|y~15                                                                                                                                                                                                             ; 1       ;
; distortion:my_distortion|y~14                                                                                                                                                                                                             ; 1       ;
; distortion:my_distortion|y~13                                                                                                                                                                                                             ; 1       ;
; distortion:my_distortion|y~12                                                                                                                                                                                                             ; 1       ;
; distortion:my_distortion|y~11                                                                                                                                                                                                             ; 1       ;
; distortion:my_distortion|y~10                                                                                                                                                                                                             ; 1       ;
; distortion:my_distortion|y~9                                                                                                                                                                                                              ; 1       ;
; distortion:my_distortion|y~8                                                                                                                                                                                                              ; 1       ;
; delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|mux_0kb:mux3|result_node[29]~31                                                                                 ; 1       ;
; delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|mux_0kb:mux3|result_node[30]~30                                                                                 ; 1       ;
; delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|mux_0kb:mux3|result_node[31]~29                                                                                 ; 1       ;
; distortion:my_distortion|y~7                                                                                                                                                                                                              ; 1       ;
; distortion:my_distortion|LessThan1~7                                                                                                                                                                                                      ; 1       ;
; distortion:my_distortion|LessThan1~6                                                                                                                                                                                                      ; 1       ;
; distortion:my_distortion|LessThan1~5                                                                                                                                                                                                      ; 1       ;
; distortion:my_distortion|LessThan1~4                                                                                                                                                                                                      ; 1       ;
; distortion:my_distortion|LessThan1~3                                                                                                                                                                                                      ; 1       ;
; distortion:my_distortion|LessThan1~2                                                                                                                                                                                                      ; 1       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                                                                       ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF             ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096   ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None            ; M4K_X26_Y12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; Don't care      ; Don't care      ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096   ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None            ; M4K_X26_Y13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; Don't care      ; Don't care      ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096   ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None            ; M4K_X26_Y11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; Don't care      ; Don't care      ;
; delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 12000        ; 32           ; 12000        ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 384000 ; 12000                       ; 32                          ; 12000                       ; 32                          ; 384000              ; 96   ; Memory_init.hex ; M4K_X52_Y3, M4K_X26_Y2, M4K_X52_Y6, M4K_X13_Y22, M4K_X13_Y21, M4K_X13_Y23, M4K_X26_Y18, M4K_X26_Y21, M4K_X26_Y20, M4K_X52_Y7, M4K_X26_Y6, M4K_X13_Y10, M4K_X52_Y25, M4K_X52_Y24, M4K_X26_Y25, M4K_X13_Y24, M4K_X13_Y26, M4K_X13_Y25, M4K_X52_Y30, M4K_X26_Y34, M4K_X26_Y33, M4K_X52_Y20, M4K_X13_Y20, M4K_X52_Y14, M4K_X26_Y14, M4K_X52_Y12, M4K_X26_Y10, M4K_X52_Y26, M4K_X26_Y28, M4K_X52_Y28, M4K_X52_Y18, M4K_X26_Y19, M4K_X52_Y19, M4K_X13_Y11, M4K_X13_Y12, M4K_X13_Y8, M4K_X52_Y15, M4K_X13_Y18, M4K_X52_Y17, M4K_X26_Y30, M4K_X26_Y29, M4K_X13_Y30, M4K_X52_Y4, M4K_X52_Y2, M4K_X52_Y5, M4K_X26_Y27, M4K_X13_Y27, M4K_X52_Y27, M4K_X13_Y15, M4K_X13_Y13, M4K_X13_Y14, M4K_X13_Y3, M4K_X13_Y1, M4K_X13_Y4, M4K_X52_Y11, M4K_X52_Y10, M4K_X52_Y8, M4K_X52_Y16, M4K_X52_Y13, M4K_X26_Y16, M4K_X26_Y3, M4K_X26_Y1, M4K_X26_Y4, M4K_X26_Y7, M4K_X26_Y15, M4K_X13_Y7, M4K_X26_Y8, M4K_X26_Y5, M4K_X26_Y9, M4K_X13_Y19, M4K_X13_Y16, M4K_X13_Y17, M4K_X26_Y24, M4K_X26_Y23, M4K_X26_Y22, M4K_X13_Y28, M4K_X26_Y26, M4K_X13_Y29, M4K_X52_Y9, M4K_X26_Y17, M4K_X13_Y9, M4K_X52_Y23, M4K_X52_Y22, M4K_X52_Y21, M4K_X13_Y31, M4K_X13_Y34, M4K_X13_Y33, M4K_X26_Y31, M4K_X26_Y35, M4K_X52_Y31, M4K_X52_Y29, M4K_X13_Y32, M4K_X26_Y32, M4K_X13_Y6, M4K_X13_Y2, M4K_X13_Y5 ; Don't care           ; Don't care      ; Don't care      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 70                ;
; Simple Multipliers (18-bit)           ; 8           ; 1                   ; 35                ;
; Embedded Multiplier Blocks            ; 8           ; --                  ; 35                ;
; Embedded Multiplier 9-bit elements    ; 16          ; 2                   ; 70                ;
; Signed Embedded Multipliers           ; 4           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 4           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                               ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+--------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|mac_mult3 ;                            ; DSPMULT_X39_Y15_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|w216w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    filter1:nelson|lpm_mult:Mult3|mult_g3t:auto_generated|mac_mult1 ;                            ; DSPMULT_X39_Y14_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; filter1:nelson|lpm_mult:Mult2|mult_m3t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    filter1:nelson|lpm_mult:Mult2|mult_m3t:auto_generated|mac_mult3 ;                            ; DSPMULT_X39_Y10_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; filter1:nelson|lpm_mult:Mult2|mult_m3t:auto_generated|w236w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    filter1:nelson|lpm_mult:Mult2|mult_m3t:auto_generated|mac_mult1 ;                            ; DSPMULT_X39_Y11_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|mac_mult3 ;                            ; DSPMULT_X39_Y12_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|w248w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    filter1:nelson|lpm_mult:Mult1|mult_q3t:auto_generated|mac_mult1 ;                            ; DSPMULT_X39_Y13_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|mac_mult3 ;                            ; DSPMULT_X39_Y8_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|w254w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    filter1:nelson|lpm_mult:Mult0|mult_j3t:auto_generated|mac_mult1 ;                            ; DSPMULT_X39_Y9_N0  ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
+--------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 4,418 / 94,460 ( 5 % ) ;
; C16 interconnects           ; 118 / 3,315 ( 4 % )    ;
; C4 interconnects            ; 2,057 / 60,840 ( 3 % ) ;
; Direct links                ; 397 / 94,460 ( < 1 % ) ;
; Global clocks               ; 5 / 16 ( 31 % )        ;
; Local interconnects         ; 489 / 33,216 ( 1 % )   ;
; R24 interconnects           ; 169 / 3,091 ( 5 % )    ;
; R4 interconnects            ; 2,281 / 81,294 ( 3 % ) ;
+-----------------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.37) ; Number of LABs  (Total = 114) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 7                             ;
; 2                                           ; 7                             ;
; 3                                           ; 1                             ;
; 4                                           ; 4                             ;
; 5                                           ; 0                             ;
; 6                                           ; 3                             ;
; 7                                           ; 10                            ;
; 8                                           ; 0                             ;
; 9                                           ; 1                             ;
; 10                                          ; 7                             ;
; 11                                          ; 6                             ;
; 12                                          ; 9                             ;
; 13                                          ; 5                             ;
; 14                                          ; 3                             ;
; 15                                          ; 8                             ;
; 16                                          ; 43                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.55) ; Number of LABs  (Total = 114) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 28                            ;
; 1 Clock                            ; 92                            ;
; 1 Clock enable                     ; 28                            ;
; 1 Sync. clear                      ; 6                             ;
; 1 Sync. load                       ; 21                            ;
; 2 Clock enables                    ; 1                             ;
; 2 Clocks                           ; 1                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.04) ; Number of LABs  (Total = 114) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 6                             ;
; 3                                            ; 1                             ;
; 4                                            ; 6                             ;
; 5                                            ; 0                             ;
; 6                                            ; 1                             ;
; 7                                            ; 9                             ;
; 8                                            ; 4                             ;
; 9                                            ; 2                             ;
; 10                                           ; 3                             ;
; 11                                           ; 4                             ;
; 12                                           ; 1                             ;
; 13                                           ; 0                             ;
; 14                                           ; 2                             ;
; 15                                           ; 7                             ;
; 16                                           ; 6                             ;
; 17                                           ; 2                             ;
; 18                                           ; 3                             ;
; 19                                           ; 2                             ;
; 20                                           ; 3                             ;
; 21                                           ; 2                             ;
; 22                                           ; 3                             ;
; 23                                           ; 0                             ;
; 24                                           ; 13                            ;
; 25                                           ; 2                             ;
; 26                                           ; 5                             ;
; 27                                           ; 3                             ;
; 28                                           ; 2                             ;
; 29                                           ; 1                             ;
; 30                                           ; 5                             ;
; 31                                           ; 0                             ;
; 32                                           ; 15                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.89) ; Number of LABs  (Total = 114) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 9                             ;
; 2                                               ; 10                            ;
; 3                                               ; 7                             ;
; 4                                               ; 6                             ;
; 5                                               ; 3                             ;
; 6                                               ; 6                             ;
; 7                                               ; 15                            ;
; 8                                               ; 2                             ;
; 9                                               ; 4                             ;
; 10                                              ; 5                             ;
; 11                                              ; 9                             ;
; 12                                              ; 6                             ;
; 13                                              ; 2                             ;
; 14                                              ; 5                             ;
; 15                                              ; 6                             ;
; 16                                              ; 15                            ;
; 17                                              ; 2                             ;
; 18                                              ; 0                             ;
; 19                                              ; 1                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 0                             ;
; 31                                              ; 0                             ;
; 32                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 14.17) ; Number of LABs  (Total = 114) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 2                             ;
; 3                                            ; 4                             ;
; 4                                            ; 12                            ;
; 5                                            ; 3                             ;
; 6                                            ; 7                             ;
; 7                                            ; 0                             ;
; 8                                            ; 2                             ;
; 9                                            ; 11                            ;
; 10                                           ; 2                             ;
; 11                                           ; 7                             ;
; 12                                           ; 5                             ;
; 13                                           ; 7                             ;
; 14                                           ; 8                             ;
; 15                                           ; 5                             ;
; 16                                           ; 4                             ;
; 17                                           ; 2                             ;
; 18                                           ; 0                             ;
; 19                                           ; 7                             ;
; 20                                           ; 2                             ;
; 21                                           ; 3                             ;
; 22                                           ; 0                             ;
; 23                                           ; 3                             ;
; 24                                           ; 1                             ;
; 25                                           ; 3                             ;
; 26                                           ; 2                             ;
; 27                                           ; 1                             ;
; 28                                           ; 0                             ;
; 29                                           ; 0                             ;
; 30                                           ; 2                             ;
; 31                                           ; 0                             ;
; 32                                           ; 1                             ;
; 33                                           ; 1                             ;
; 34                                           ; 7                             ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP2C35F672C6 for design "top_module"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|pll" as Cyclone II PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|_clk0 port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C50F672C6 is compatible
    Info (176445): Device EP2C70F672C6 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location E3
    Info (169125): Pin ~nCSO~ is reserved at location D3
    Info (169125): Pin ~LVDS150p/nCEO~ is reserved at location AE24
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top_module.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|_clk0 (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node avconf:avc|mI2C_CTRL_CLK 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node avconf:avc|LUT_INDEX[2]
        Info (176357): Destination node avconf:avc|LUT_INDEX[3]
        Info (176357): Destination node avconf:avc|LUT_INDEX[4]
        Info (176357): Destination node avconf:avc|LUT_INDEX[5]
        Info (176357): Destination node avconf:avc|I2C_Controller:u0|I2C_SCLK~2
        Info (176357): Destination node avconf:avc|mI2C_CTRL_CLK~0
Info (176353): Automatically promoted node avconf:avc|Mux2~1 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node rst_sync:reset|rst_out 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15058): PLL "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|pll" is in normal or source synchronous mode with output clock "compensate_clock" set to clk[0] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins
Warning (15064): PLL "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|pll" output port clk[0] feeds output pin "AUD_XCK" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_WR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_CLOCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_BLON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_ON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RW" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK0_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK1_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_FSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_LSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_WR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_LB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_UB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TCS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:09
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 2.93 seconds.
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 79 output pins without output pin load capacitance assignment
    Info (306007): Pin "AUD_BCLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "AUD_ADCLRCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "AUD_DACLRCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "I2C_SDAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "AUD_XCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "AUD_DACDAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "I2C_SCLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin AUD_BCLK has a permanently disabled output enable
    Info (169065): Pin AUD_ADCLRCK has a permanently disabled output enable
    Info (169065): Pin AUD_DACLRCK has a permanently disabled output enable
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info (144001): Generated suppressed messages file /home/hugo/Dropbox/Universidade/TCC/guitar_effects/fpga/Quartus_project_files/output_files/top_module.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 346 warnings
    Info: Peak virtual memory: 747 megabytes
    Info: Processing ended: Mon May 20 21:51:27 2019
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:24


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/hugo/Dropbox/Universidade/TCC/guitar_effects/fpga/Quartus_project_files/output_files/top_module.fit.smsg.


