
---------- Begin Simulation Statistics ----------
final_tick                                 1074082000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 174616                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402728                       # Number of bytes of host memory used
host_op_rate                                   303474                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.61                       # Real time elapsed on the host
host_tick_rate                               92513512                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2027280                       # Number of instructions simulated
sim_ops                                       3523328                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001074                       # Number of seconds simulated
sim_ticks                                  1074082000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               425312                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23972                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            454974                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             234848                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          425312                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           190464                       # Number of indirect misses.
system.cpu.branchPred.lookups                  480376                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10943                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11825                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2333247                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1901353                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24054                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     339638                       # Number of branches committed
system.cpu.commit.bw_lim_events                587377                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          872101                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2027280                       # Number of instructions committed
system.cpu.commit.committedOps                3523328                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2299029                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.532529                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.726290                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1152594     50.13%     50.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       169048      7.35%     57.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       165258      7.19%     64.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       224752      9.78%     74.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       587377     25.55%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2299029                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      73287                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9078                       # Number of function calls committed.
system.cpu.commit.int_insts                   3468650                       # Number of committed integer instructions.
system.cpu.commit.loads                        484874                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20328      0.58%      0.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2771618     78.66%     79.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              27      0.00%     79.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37640      1.07%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2861      0.08%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6218      0.18%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11196      0.32%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12118      0.34%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6513      0.18%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1153      0.03%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          465746     13.22%     94.70% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         155509      4.41%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19128      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12073      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3523328                       # Class of committed instruction
system.cpu.commit.refs                         652456                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2027280                       # Number of Instructions Simulated
system.cpu.committedOps                       3523328                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.324536                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.324536                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7965                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34828                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49510                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4526                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1018918                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4607907                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   287899                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1120659                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24111                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 85536                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      567571                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1822                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      187701                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           163                       # TLB misses on write requests
system.cpu.fetch.Branches                      480376                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    236176                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2189394                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4643                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2784869                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   90                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           613                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48222                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.178897                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             322892                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             245791                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.037116                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2537123                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.922563                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.931221                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1216346     47.94%     47.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    71768      2.83%     50.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    57295      2.26%     53.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    75436      2.97%     56.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1116278     44.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2537123                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    119962                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    65925                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    213138800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    213138800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    213138800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    213138800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    213138800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    213138400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8262000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8261200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       574400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       574400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       574400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       574400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4510400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4474000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4477200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4510000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     76986000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     76964800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     76972400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     76936400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1623484400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          148083                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28405                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   369979                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.508705                       # Inst execution rate
system.cpu.iew.exec_refs                       757059                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     187688                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  688902                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                598905                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                925                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               562                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               197982                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4395390                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                569371                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             33814                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4051184                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3187                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9135                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24111                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15104                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           614                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39368                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          245                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       114029                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30399                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             68                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20275                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8130                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5681962                       # num instructions consuming a value
system.cpu.iew.wb_count                       4029116                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567076                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3222105                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.500487                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4035869                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6276896                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3479865                       # number of integer regfile writes
system.cpu.ipc                               0.754981                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.754981                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26287      0.64%      0.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3197082     78.26%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   47      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41261      1.01%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4500      0.11%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1244      0.03%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6861      0.17%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14846      0.36%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13886      0.34%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7106      0.17%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2230      0.05%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               554343     13.57%     94.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              176866      4.33%     99.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25020      0.61%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13422      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4085001                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   90142                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              181650                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        86653                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             131101                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3968572                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10542646                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3942463                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5136408                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4394278                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4085001                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1112                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          872051                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17174                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            380                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1284424                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2537123                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.610092                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.673200                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1162335     45.81%     45.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              166713      6.57%     52.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              291158     11.48%     63.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              331696     13.07%     76.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              585221     23.07%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2537123                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.521299                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      236275                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           338                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             13671                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3524                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               598905                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              197982                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1530785                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2685206                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  836676                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4829188                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              137                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  42187                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   336516                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16578                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5425                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11852207                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4533753                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6196695                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1149466                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  75481                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24111                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                170954                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1367484                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            154445                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7197942                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19400                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                867                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    197817                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            916                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6107081                       # The number of ROB reads
system.cpu.rob.rob_writes                     9029892                       # The number of ROB writes
system.cpu.timesIdled                            1502                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18185                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          422                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37650                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              422                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          665                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            665                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              111                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9157                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22435                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1074082000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11962                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1314                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7843                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1316                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1316                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11962                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        35713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        35713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       933888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       933888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  933888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13278                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13278    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13278                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11099721                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           28817979                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1074082000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17416                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4075                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23349                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                950                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2049                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2049                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17416                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7699                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49415                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57114                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       169664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1252736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1422400                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10190                       # Total snoops (count)
system.l2bus.snoopTraffic                       84160                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29654                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014534                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.119681                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29223     98.55%     98.55% # Request fanout histogram
system.l2bus.snoop_fanout::1                      431      1.45%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29654                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20176797                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18669535                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3182799                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1074082000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1074082000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       232857                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           232857                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       232857                       # number of overall hits
system.cpu.icache.overall_hits::total          232857                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3319                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3319                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3319                       # number of overall misses
system.cpu.icache.overall_misses::total          3319                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    163521599                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    163521599                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    163521599                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    163521599                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       236176                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       236176                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       236176                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       236176                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014053                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014053                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014053                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014053                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49268.333534                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49268.333534                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49268.333534                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49268.333534                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          129                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           43                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          667                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          667                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          667                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          667                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2652                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2652                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2652                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2652                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    131553999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    131553999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    131553999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    131553999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011229                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011229                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011229                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011229                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49605.580317                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49605.580317                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49605.580317                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49605.580317                       # average overall mshr miss latency
system.cpu.icache.replacements                   2396                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       232857                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          232857                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3319                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3319                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    163521599                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    163521599                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       236176                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       236176                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49268.333534                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49268.333534                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          667                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          667                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2652                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2652                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    131553999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    131553999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011229                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011229                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49605.580317                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49605.580317                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1074082000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1074082000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.441038                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              202791                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2396                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             84.637312                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.441038                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            475004                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           475004                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1074082000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1074082000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1074082000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       660129                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           660129                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       660129                       # number of overall hits
system.cpu.dcache.overall_hits::total          660129                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34723                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34723                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34723                       # number of overall misses
system.cpu.dcache.overall_misses::total         34723                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1682263999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1682263999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1682263999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1682263999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       694852                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       694852                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       694852                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       694852                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049972                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049972                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049972                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049972                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48448.117933                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48448.117933                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48448.117933                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48448.117933                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29969                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          147                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               743                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.335128                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    73.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1803                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2761                       # number of writebacks
system.cpu.dcache.writebacks::total              2761                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22173                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22173                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22173                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22173                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12550                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12550                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12550                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4263                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16813                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    577053599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    577053599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    577053599                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    241795806                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    818849405                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018061                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018061                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018061                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024197                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45980.366454                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45980.366454                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45980.366454                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56719.635468                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48703.348897                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15789                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       494631                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          494631                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32633                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32633                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1578354400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1578354400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       527264                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       527264                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061891                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061891                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48366.818864                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48366.818864                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22132                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22132                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10501                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10501                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    476942400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    476942400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019916                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019916                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45418.760118                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45418.760118                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       165498                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         165498                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2090                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2090                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    103909599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    103909599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       167588                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       167588                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012471                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012471                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49717.511483                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49717.511483                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           41                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           41                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2049                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2049                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    100111199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    100111199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012226                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012226                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48858.564666                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48858.564666                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4263                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4263                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    241795806                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    241795806                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56719.635468                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56719.635468                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1074082000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1074082000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           975.610074                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              631119                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15789                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.972069                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   747.438015                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   228.172059                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.729920                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.222824                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.952744                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          187                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          837                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          537                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          179                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.182617                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.817383                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1406517                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1406517                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1074082000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             860                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4948                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          918                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6726                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            860                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4948                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          918                       # number of overall hits
system.l2cache.overall_hits::total               6726                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1791                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7602                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3345                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12738                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1791                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7602                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3345                       # number of overall misses
system.l2cache.overall_misses::total            12738                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    121121600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    520115200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    231703299                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    872940099                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    121121600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    520115200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    231703299                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    872940099                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2651                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12550                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4263                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19464                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2651                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12550                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4263                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19464                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.675594                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.605737                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.784659                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.654439                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.675594                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.605737                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.784659                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.654439                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67627.917365                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68418.205735                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69268.549776                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68530.389308                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67627.917365                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68418.205735                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69268.549776                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68530.389308                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    6                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1314                       # number of writebacks
system.l2cache.writebacks::total                 1314                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             20                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            20                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1791                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7593                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3334                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12718                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1791                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7593                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3334                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          560                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13278                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    106793600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    459114800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    204669310                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    770577710                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    106793600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    459114800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    204669310                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     33341884                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    803919594                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.675594                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.605020                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.782078                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.653411                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.675594                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.605020                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.782078                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.682182                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59627.917365                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60465.534045                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61388.515297                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60589.535304                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59627.917365                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60465.534045                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61388.515297                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59539.078571                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60545.232264                       # average overall mshr miss latency
system.l2cache.replacements                      9239                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2761                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2761                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2761                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2761                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          340                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          340                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          560                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          560                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     33341884                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     33341884                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59539.078571                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59539.078571                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          731                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              731                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1318                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1318                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     91450400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     91450400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2049                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2049                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.643241                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.643241                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69385.735964                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69385.735964                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1316                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1316                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     80900000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     80900000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.642265                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.642265                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61474.164134                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61474.164134                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          860                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4217                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          918                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5995                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1791                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6284                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3345                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11420                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    121121600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    428664800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    231703299                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    781489699                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2651                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10501                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4263                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17415                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.675594                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.598419                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.784659                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.655757                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67627.917365                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68215.276894                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69268.549776                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68431.672417                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           11                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           18                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1791                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6277                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3334                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11402                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    106793600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    378214800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    204669310                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    689677710                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.675594                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.597753                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.782078                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.654723                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59627.917365                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60254.070416                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61388.515297                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60487.432907                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1074082000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1074082000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3698.768810                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25214                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9239                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.729083                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.656087                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   272.088498                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2393.319240                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   880.180817                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   140.524168                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003090                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.066428                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.584306                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.214888                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034308                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.903020                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1158                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2938                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          124                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1014                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         1018                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1783                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.282715                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.717285                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               314463                       # Number of tag accesses
system.l2cache.tags.data_accesses              314463                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1074082000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          114624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          485952                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       213376                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        35840                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              849792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       114624                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         114624                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        84096                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            84096                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1791                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7593                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3334                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          560                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13278                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1314                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1314                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          106718109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          452434730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    198658948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     33368030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              791179817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     106718109                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         106718109                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78295698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78295698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78295698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         106718109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         452434730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    198658948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     33368030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             869475515                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 6229082000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 369951                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402728                       # Number of bytes of host memory used
host_op_rate                                   655712                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    82.77                       # Real time elapsed on the host
host_tick_rate                               62282688                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30620026                       # Number of instructions simulated
sim_ops                                      54271848                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005155                       # Number of seconds simulated
sim_ticks                                  5155000000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3202116                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             12651                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3202091                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            3176223                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         3202116                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            25893                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3202192                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      46                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           75                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 114096066                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 25479547                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             12651                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    3176572                       # Number of branches committed
system.cpu.commit.bw_lim_events              12638977                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          253350                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             28592746                       # Number of instructions committed
system.cpu.commit.committedOps               50748520                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     12822285                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.957837                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.355150                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        17724      0.14%      0.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       139249      1.09%      1.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        25642      0.20%      1.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          693      0.01%      1.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     12638977     98.57%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     12822285                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        390                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                  50735762                       # Number of committed integer instructions.
system.cpu.commit.loads                       3175646                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        12568      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         47546936     93.69%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             20      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            20      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         3175530      6.26%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          13047      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          50748520                       # Class of committed instruction
system.cpu.commit.refs                        3188765                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    28592746                       # Number of Instructions Simulated
system.cpu.committedOps                      50748520                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.450726                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.450726                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          395                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          395                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             5                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 54016                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               51153452                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    26877                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  12779342                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  12652                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 12791                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     3188385                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            10                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       13201                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            12                       # TLB misses on write requests
system.cpu.fetch.Branches                     3202192                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     39110                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      12833450                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    18                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       28896103                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   25304                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.248473                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              39576                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            3176269                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.242181                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           12885678                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.977670                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.282392                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    55546      0.43%      0.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    13222      0.10%      0.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      186      0.00%      0.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    25516      0.20%      0.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 12791208     99.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             12885678                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       699                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      424                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)   3177385200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)   3177385200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)   3177385200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)   3177385200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)   3177384800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)   3177385200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        12000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        25600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        25600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        26000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        24800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    320161200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    320161600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    320160800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    320162400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total    20345106800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1822                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                12668                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3176651                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.947639                       # Inst execution rate
system.cpu.iew.exec_refs                      3201584                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      13201                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   53062                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3201011                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 5                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                13228                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            51001871                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3188383                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               182                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              50875203                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     30                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  12652                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    37                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               40                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        25365                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          110                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              1                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect           96                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          12572                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 126853517                       # num instructions consuming a value
system.cpu.iew.wb_count                      50875091                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.375304                       # average fanout of values written-back
system.cpu.iew.wb_producers                  47608635                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.947631                       # insts written-back per cycle
system.cpu.iew.wb_sent                       50875177                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 92203509                       # number of integer regfile reads
system.cpu.int_regfile_writes                47672367                       # number of integer regfile writes
system.cpu.ipc                               2.218642                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.218642                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             12618      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              47660779     93.68%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    59      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  29      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   39      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   74      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   81      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  37      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 24      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     93.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3188215      6.27%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13134      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             190      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             74      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               50875385                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     582                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1178                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          559                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                996                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               50862185                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          114673047                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     50874532                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          51254226                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   51001850                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  50875385                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          253350                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             37777                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       743212                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      12885678                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.948212                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.414062                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               93116      0.72%      0.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               63435      0.49%      1.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               39222      0.30%      1.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               26114      0.20%      1.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            12663791     98.28%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12885678                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.947654                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       39110                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                21                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                5                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3201011                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               13228                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9567479                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         12887500                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   53306                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              72925447                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    139                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    39579                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     8                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             217090285                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               51102898                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            73443561                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  12766903                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    111                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  12652                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 12867                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   518112                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1001                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         92696101                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            371                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     38060                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     51185178                       # The number of ROB reads
system.cpu.rob.rob_writes                   102067134                       # The number of ROB writes
system.cpu.timesIdled                              14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          867                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           39                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1735                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               39                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          410                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            410                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               26                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          824                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1644                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   5155000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                425                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           64                       # Transaction distribution
system.membus.trans_dist::CleanEvict              760                       # Transaction distribution
system.membus.trans_dist::ReadExReq               395                       # Transaction distribution
system.membus.trans_dist::ReadExResp              395                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           425                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         2464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         2464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        56576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        56576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   56576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               820                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     820    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 820                       # Request fanout histogram
system.membus.reqLayer2.occupancy              797107                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1760693                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   5155000000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 458                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           376                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1334                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                518                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                409                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               409                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            459                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           72                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2530                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2602                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        73920                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    75456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              1361                       # Total snoops (count)
system.l2bus.snoopTraffic                        4096                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2229                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.017497                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.131142                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2190     98.25%     98.25% # Request fanout histogram
system.l2bus.snoop_fanout::1                       39      1.75%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2229                       # Request fanout histogram
system.l2bus.respLayer1.occupancy             1011600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1060507                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               28800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      5155000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5155000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        39086                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            39086                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        39086                       # number of overall hits
system.cpu.icache.overall_hits::total           39086                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           24                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             24                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           24                       # number of overall misses
system.cpu.icache.overall_misses::total            24                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1350800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1350800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1350800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1350800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        39110                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        39110                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        39110                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        39110                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000614                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000614                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000614                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000614                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56283.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56283.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56283.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56283.333333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst           24                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           24                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           24                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           24                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1331600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1331600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1331600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1331600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000614                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000614                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000614                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000614                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55483.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55483.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55483.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55483.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                     24                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        39086                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           39086                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           24                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            24                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1350800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1350800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        39110                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        39110                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000614                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000614                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56283.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56283.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           24                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           24                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1331600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1331600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000614                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000614                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55483.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55483.333333                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   5155000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5155000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                5554                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                24                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            231.416667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             78244                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            78244                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5155000000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   5155000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5155000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3200982                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3200982                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3200982                       # number of overall hits
system.cpu.dcache.overall_hits::total         3200982                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          479                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            479                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          479                       # number of overall misses
system.cpu.dcache.overall_misses::total           479                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     31601200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     31601200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     31601200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     31601200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3201461                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3201461                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3201461                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3201461                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000150                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000150                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000150                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000150                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65973.277662                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65973.277662                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65973.277662                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65973.277662                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                47                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          312                       # number of writebacks
system.cpu.dcache.writebacks::total               312                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           30                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           30                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          449                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          449                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          395                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          844                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     29997600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     29997600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     29997600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      9011304                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39008904                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000140                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000140                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000140                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000264                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66809.799555                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66809.799555                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66809.799555                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 22813.427848                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46219.080569                       # average overall mshr miss latency
system.cpu.dcache.replacements                    843                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3188272                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3188272                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           70                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            70                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3070000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3070000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3188342                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3188342                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000022                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43857.142857                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43857.142857                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           30                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           40                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1793600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1793600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        44840                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        44840                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        12710                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          12710                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          409                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          409                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     28531200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     28531200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        13119                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        13119                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031176                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031176                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69758.435208                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69758.435208                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          409                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          409                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     28204000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     28204000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031176                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031176                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68958.435208                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68958.435208                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          395                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          395                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      9011304                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      9011304                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 22813.427848                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 22813.427848                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   5155000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5155000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              265237                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               843                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            314.634638                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   732.634330                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   291.365670                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.715463                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.284537                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          396                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          628                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          321                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          551                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.386719                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.613281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6403765                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6403765                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   5155000000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               6                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              30                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          295                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 331                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              6                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             30                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          295                       # number of overall hits
system.l2cache.overall_hits::total                331                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            18                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           419                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher          100                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               537                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           18                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          419                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher          100                       # number of overall misses
system.l2cache.overall_misses::total              537                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1252400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     29133200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      6156372                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     36541972                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1252400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     29133200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      6156372                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     36541972                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           24                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          449                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher          395                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             868                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           24                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          449                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher          395                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            868                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.750000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.933185                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.253165                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.618664                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.750000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.933185                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.253165                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.618664                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 69577.777778                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69530.310263                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 61563.720000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68048.364991                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 69577.777778                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69530.310263                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 61563.720000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68048.364991                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    2                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             64                       # number of writebacks
system.l2cache.writebacks::total                   64                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           28                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             28                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           28                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            28                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst           18                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          419                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           72                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          509                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           18                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          419                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           72                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          311                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          820                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1108400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     25781200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      4156800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     31046400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1108400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     25781200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      4156800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     18903205                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     49949605                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.750000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.933185                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.182278                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.586406                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.750000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.933185                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.182278                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.944700                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 61577.777778                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61530.310263                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57733.333333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60994.891945                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 61577.777778                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61530.310263                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57733.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60782.009646                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60914.152439                       # average overall mshr miss latency
system.l2cache.replacements                       843                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          312                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          312                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          312                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          312                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           19                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           19                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          311                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          311                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     18903205                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     18903205                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60782.009646                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60782.009646                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data           14                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               14                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data          395                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            395                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     27512400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     27512400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          409                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          409                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.965770                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.965770                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69651.645570                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69651.645570                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data          395                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          395                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     24352400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     24352400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.965770                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.965770                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61651.645570                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61651.645570                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           16                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          295                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          317                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           18                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           24                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher          100                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          142                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1252400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1620800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      6156372                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      9029572                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           24                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           40                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher          395                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          459                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.750000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.600000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.253165                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.309368                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 69577.777778                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67533.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 61563.720000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63588.535211                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           28                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           28                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           18                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           24                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           72                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          114                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1108400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1428800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      4156800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      6694000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.750000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.600000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.182278                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.248366                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 61577.777778                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59533.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57733.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58719.298246                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   5155000000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   5155000000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   2885                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  843                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.422301                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    43.323746                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   867.542278                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1987.531752                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   883.769221                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   313.833002                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010577                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.211802                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.485237                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.215764                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.076619                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1252                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2844                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2           62                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1190                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2771                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.305664                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.694336                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                14723                       # Number of tag accesses
system.l2cache.tags.data_accesses               14723                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   5155000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           26816                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         4608                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        19904                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               52480                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1152                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         4096                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             4096                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               18                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              419                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           72                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          311                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  820                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            64                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  64                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             223472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            5201940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher       893889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      3861106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               10180407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        223472                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            223472                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          794568                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                794568                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          794568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            223472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           5201940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher       893889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      3861106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              10974976                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 6275966000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               78248016                       # Simulator instruction rate (inst/s)
host_mem_usage                                4411944                       # Number of bytes of host memory used
host_op_rate                                138689002                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.39                       # Real time elapsed on the host
host_tick_rate                              119608393                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30665649                       # Number of instructions simulated
sim_ops                                      54361208                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000047                       # Number of seconds simulated
sim_ticks                                    46884000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                13314                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1474                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             12795                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4905                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           13314                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8409                       # Number of indirect misses.
system.cpu.branchPred.lookups                   14784                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     856                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1173                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     56335                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    34707                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1541                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       9291                       # Number of branches committed
system.cpu.commit.bw_lim_events                 13784                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             138                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           30085                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                45623                       # Number of instructions committed
system.cpu.commit.committedOps                  89360                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        72005                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.241025                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.611476                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        40194     55.82%     55.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         7190      9.99%     65.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         5477      7.61%     73.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         5360      7.44%     80.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        13784     19.14%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        72005                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       4586                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  631                       # Number of function calls committed.
system.cpu.commit.int_insts                     86631                       # Number of committed integer instructions.
system.cpu.commit.loads                         12101                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          549      0.61%      0.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            66811     74.77%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             110      0.12%     75.50% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              253      0.28%     75.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            225      0.25%     76.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.27%     76.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             124      0.14%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             495      0.55%     77.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             584      0.65%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            867      0.97%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           116      0.13%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           11039     12.35%     91.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           6265      7.01%     98.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1062      1.19%     99.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          620      0.69%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             89360                       # Class of committed instruction
system.cpu.commit.refs                          18986                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       45623                       # Number of Instructions Simulated
system.cpu.committedOps                         89360                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.569099                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.569099                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           99                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          243                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          431                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            33                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 24517                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 130696                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    19437                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     33357                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1550                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1890                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       14966                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           129                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        8081                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             3                       # TLB misses on write requests
system.cpu.fetch.Branches                       14784                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      9653                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         57378                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   515                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          70987                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   72                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           416                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    3100                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.126133                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              21312                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               5761                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.605639                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              80751                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.735533                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.907645                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    41999     52.01%     52.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2788      3.45%     55.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2180      2.70%     58.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2138      2.65%     60.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    31646     39.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                80751                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      7722                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4394                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      5436000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      5436000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      5436000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      5436000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      5436400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      5436400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        88000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        88400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        60400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        60800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        60400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        60000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       278800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       281600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       279600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       282800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      2380400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      2381600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      2380400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      2382800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       43682800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           36459                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1845                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    10596                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.922302                       # Inst execution rate
system.cpu.iew.exec_refs                        23036                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       8064                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   14999                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 16355                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                220                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                42                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 9010                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              119434                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 14972                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2214                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                108103                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     61                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   140                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1550                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   251                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            17                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              987                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4256                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2125                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              9                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1594                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            251                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    119551                       # num instructions consuming a value
system.cpu.iew.wb_count                        106939                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.622722                       # average fanout of values written-back
system.cpu.iew.wb_producers                     74447                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.912371                       # insts written-back per cycle
system.cpu.iew.wb_sent                         107388                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   157389                       # number of integer regfile reads
system.cpu.int_regfile_writes                   84140                       # number of integer regfile writes
system.cpu.ipc                               0.389242                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.389242                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1110      1.01%      1.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 81539     73.92%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  111      0.10%     75.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   330      0.30%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 338      0.31%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 266      0.24%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  171      0.16%     76.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  723      0.66%     76.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  796      0.72%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 912      0.83%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                205      0.19%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                13954     12.65%     91.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                7572      6.86%     97.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1529      1.39%     99.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            758      0.69%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 110314                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    5995                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               12058                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         5730                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               9128                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 103209                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             289872                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       101209                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            140400                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     119094                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    110314                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 340                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           30085                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               548                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            202                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        38803                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         80751                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.366101                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.599907                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               41212     51.04%     51.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                7146      8.85%     59.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                8395     10.40%     70.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                9614     11.91%     82.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               14384     17.81%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           80751                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.941165                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        9724                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           118                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               260                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              195                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                16355                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                9010                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   45810                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    135                       # number of misc regfile writes
system.cpu.numCycles                           117210                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      3                       # Number of system calls
system.cpu.rename.BlockCycles                   17591                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                104227                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    679                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    20738                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    560                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    58                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                323137                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 127033                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              146929                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     33798                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2550                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1550                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  4165                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    42727                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             10252                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           188951                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2909                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                160                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3263                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            175                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       177666                       # The number of ROB reads
system.cpu.rob.rob_writes                      247682                       # The number of ROB writes
system.cpu.timesIdled                             364                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1147                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           34                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           2288                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               34                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          649                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1304                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     46884000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                631                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           55                       # Transaction distribution
system.membus.trans_dist::CleanEvict              594                       # Transaction distribution
system.membus.trans_dist::ReadExReq                24                       # Transaction distribution
system.membus.trans_dist::ReadExResp               24                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           631                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        45440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        45440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   45440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               655                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     655    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 655                       # Request fanout histogram
system.membus.reqLayer2.occupancy              610054                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1412546                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     46884000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1098                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           445                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1360                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  5                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 46                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                46                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1098                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1798                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1634                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3432                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        38336                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        59840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    98176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               666                       # Total snoops (count)
system.l2bus.snoopTraffic                        3520                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1810                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.023757                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.152333                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1767     97.62%     97.62% # Request fanout histogram
system.l2bus.snoop_fanout::1                       43      2.38%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1810                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              654399                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1248336                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              719598                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.5                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        46884000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     46884000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         8924                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             8924                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         8924                       # number of overall hits
system.cpu.icache.overall_hits::total            8924                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          729                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            729                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          729                       # number of overall misses
system.cpu.icache.overall_misses::total           729                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     36119999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36119999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     36119999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36119999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         9653                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         9653                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         9653                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         9653                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.075521                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.075521                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.075521                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.075521                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49547.323731                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49547.323731                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49547.323731                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49547.323731                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          188                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    31.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          129                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          129                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          129                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          129                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          600                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          600                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          600                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          600                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     29225999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29225999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     29225999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29225999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.062157                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.062157                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.062157                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.062157                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48709.998333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48709.998333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48709.998333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48709.998333                       # average overall mshr miss latency
system.cpu.icache.replacements                    599                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         8924                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            8924                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          729                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           729                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     36119999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36119999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         9653                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         9653                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.075521                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.075521                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49547.323731                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49547.323731                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          129                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          129                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          600                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          600                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     29225999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29225999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.062157                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.062157                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48709.998333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48709.998333                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     46884000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     46884000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               75797                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               855                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             88.651462                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             19905                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            19905                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     46884000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     46884000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     46884000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        19979                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            19979                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        19979                       # number of overall hits
system.cpu.dcache.overall_hits::total           19979                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          848                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            848                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          848                       # number of overall misses
system.cpu.dcache.overall_misses::total           848                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     32068800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     32068800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     32068800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     32068800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        20827                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        20827                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        20827                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        20827                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040716                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040716                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040716                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040716                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 37816.981132                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37816.981132                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37816.981132                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37816.981132                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          431                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.523810                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                18                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          390                       # number of writebacks
system.cpu.dcache.writebacks::total               390                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          369                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          369                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          369                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          369                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          479                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          479                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          479                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           65                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          544                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     16437200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     16437200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     16437200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      4034735                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     20471935                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.022999                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022999                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.022999                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026120                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34315.657620                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34315.657620                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34315.657620                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62072.846154                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37632.233456                       # average overall mshr miss latency
system.cpu.dcache.replacements                    545                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        13123                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           13123                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          802                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           802                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     30204400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     30204400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        13925                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        13925                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057594                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057594                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37661.346633                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37661.346633                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          369                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          369                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          433                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          433                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14609600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14609600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.031095                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031095                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33740.415704                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33740.415704                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         6856                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           6856                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           46                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           46                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1864400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1864400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         6902                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         6902                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006665                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006665                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40530.434783                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40530.434783                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           46                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           46                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1827600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1827600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006665                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006665                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 39730.434783                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39730.434783                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           65                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           65                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      4034735                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      4034735                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62072.846154                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 62072.846154                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     46884000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     46884000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3002935                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1569                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1913.916507                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   685.843845                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   338.156155                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.669769                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.330231                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          289                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          735                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          187                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          272                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          304                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.282227                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.717773                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             42199                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            42199                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     46884000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             203                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             278                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            9                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 490                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            203                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            278                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            9                       # number of overall hits
system.l2cache.overall_hits::total                490                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           397                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           201                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           56                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               654                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          397                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          201                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           56                       # number of overall misses
system.l2cache.overall_misses::total              654                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     26787200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     13484400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3924745                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     44196345                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     26787200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     13484400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3924745                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     44196345                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          600                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          479                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           65                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1144                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          600                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          479                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           65                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1144                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.661667                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.419624                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.861538                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.571678                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.661667                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.419624                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.861538                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.571678                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67474.055416                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67086.567164                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 70084.732143                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67578.509174                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67474.055416                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67086.567164                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 70084.732143                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67578.509174                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             55                       # number of writebacks
system.l2cache.writebacks::total                   55                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          397                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          200                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           56                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          653                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          397                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          200                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           56                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          656                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     23619200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     11828000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      3476745                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     38923945                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     23619200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     11828000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3476745                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       179196                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     39103141                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.661667                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.417537                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.861538                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.570804                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.661667                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.417537                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.861538                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.573427                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59494.206549                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        59140                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62084.732143                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59607.879020                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59494.206549                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        59140                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62084.732143                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher        59732                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59608.446646                       # average overall mshr miss latency
system.l2cache.replacements                       661                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          390                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          390                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          390                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          390                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           22                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           22                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       179196                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       179196                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher        59732                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total        59732                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data           22                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               22                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           24                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             24                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1584400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1584400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           46                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           46                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.521739                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.521739                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 66016.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 66016.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           24                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           24                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1392400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1392400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.521739                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.521739                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 58016.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58016.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          203                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          256                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          468                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          397                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          177                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           56                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          630                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     26787200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     11900000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3924745                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     42611945                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          600                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          433                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           65                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1098                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.661667                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.408776                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.861538                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.573770                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67474.055416                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67231.638418                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 70084.732143                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67638.007937                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          397                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          176                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           56                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          629                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     23619200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     10435600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      3476745                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     37531545                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.661667                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.406467                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.861538                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.572860                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59494.206549                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59293.181818                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62084.732143                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59668.593005                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     46884000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     46884000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14002                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4757                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.943452                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    55.332583                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   938.152609                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1928.724340                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   745.530303                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   428.260165                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.013509                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.229041                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.470880                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.182014                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.104556                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1098                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2998                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           44                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2           58                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          981                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          183                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          419                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2327                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.268066                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.731934                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                18917                       # Number of tag accesses
system.l2cache.tags.data_accesses               18917                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     46884000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           25344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           12800                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3584                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               41920                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        25344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          25344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         3520                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             3520                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              396                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              200                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           56                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  655                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            55                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  55                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          540568211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          273014248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     76443989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      4095214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              894121662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     540568211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         540568211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        75078918                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              75078918                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        75078918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         540568211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         273014248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     76443989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      4095214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             969200580                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
