# Wed Jan  4 07:26:42 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03M
Install: D:\Microsemi\Libero_SoC_v2021.2\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-RDKBJ92

Implementation : synthesis
Synopsys Generic Technology Mapper, Version map202103act, Build 060R, Built Jun 17 2021 11:00:42, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 130MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 130MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 130MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 130MB)

@W: BN309 |One or more non-fatal issues found in constraints; Please run Constraint Check for analysis


Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 345MB peak: 345MB)

@N: MO111 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":2737:2:2737:15|Tristate driver SLAVE31_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) on net SLAVE31_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) has its enable tied to GND.
@N: MO111 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":2729:2:2729:15|Tristate driver SLAVE30_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) on net SLAVE30_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) has its enable tied to GND.
@N: MO111 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":2721:2:2721:15|Tristate driver SLAVE29_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) on net SLAVE29_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) has its enable tied to GND.
@N: MO111 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":2713:2:2713:15|Tristate driver SLAVE28_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) on net SLAVE28_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) has its enable tied to GND.
@N: MO111 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":2705:2:2705:15|Tristate driver SLAVE27_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) on net SLAVE27_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) has its enable tied to GND.
@N: MO111 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":2697:2:2697:15|Tristate driver SLAVE26_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) on net SLAVE26_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) has its enable tied to GND.
@N: MO111 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":2689:2:2689:15|Tristate driver SLAVE25_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) on net SLAVE25_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) has its enable tied to GND.
@N: MO111 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":2681:2:2681:15|Tristate driver SLAVE24_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) on net SLAVE24_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) has its enable tied to GND.
@N: MO111 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":2673:2:2673:15|Tristate driver SLAVE23_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) on net SLAVE23_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) has its enable tied to GND.
@N: MO111 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":2665:2:2665:15|Tristate driver SLAVE22_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) on net SLAVE22_RREADY (in view: work.COREAXI4INTERCONNECT_Z29(verilog)) has its enable tied to GND.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\core_uart\core_uart_0\rtl\vlog\core\rx_async.v":421:0:421:5|Register bit rx_parity_calc (in view view:work.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\hdl\sw_debounce.v":41:27:41:29|Removing user instance PCIe_EP_0.sw_debounce_0.switch_debounce[1].deb because it is equivalent to instance PCIe_EP_0.sw_debounce_0.switch_debounce[0].deb. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\hdl\sw_debounce.v":41:27:41:29|Removing user instance PCIe_EP_0.sw_debounce_0.switch_debounce[2].deb because it is equivalent to instance PCIe_EP_0.sw_debounce_0.switch_debounce[0].deb. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\hdl\sw_debounce.v":41:27:41:29|Removing user instance PCIe_EP_0.sw_debounce_0.switch_debounce[3].deb because it is equivalent to instance PCIe_EP_0.sw_debounce_0.switch_debounce[0].deb. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.REFCLK_DELAY_LINE_DIRECTION because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW270_DELAY_LINE_DIRECTION[1:0] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Dissolving instances under view:work.caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s(verilog) (flattening)

Dissolving instances under view:work.caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s(verilog) (flattening)

Dissolving instances under view:work.caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s(verilog) (flattening)

Dissolving instances under view:work.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3(verilog) (flattening)

Dissolving instances under view:work.caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s(verilog) (flattening)
Dissolving instances under view:work.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1(verilog) (flattening)

Dissolving instances under view:work.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0(verilog) (flattening)

Dissolving instances under view:work.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2(verilog) (flattening)

Dissolving instances under view:work.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1(verilog) (flattening)

Dissolving instances under view:work.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0(verilog) (flattening)

Dissolving instances under view:work.caxi4interconnect_ReadDataController_Z19(verilog) (flattening)

Dissolving instances under view:work.caxi4interconnect_ReadDataController_Z18(verilog) (flattening)

Dissolving instances under view:work.caxi4interconnect_ReadDataController_Z17(verilog) (flattening)

@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\resetsycnc.v":44:0:44:5|Removing sequential instance genblk1\.rsync.sysReset_f1 (in view: work.caxi4interconnect_SlaveConvertor_Z50(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\resetsycnc.v":52:0:52:5|Removing sequential instance genblk1\.rsync.sysReset (in view: work.caxi4interconnect_SlaveConvertor_Z50(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvwrite.v":641:0:641:5|Removing sequential instance countWrData[3:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z72(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_arbiter.v":668:0:668:5|Removing sequential instance dataValidStrDscrptrReg[1:0] (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_DMAArbiter_Z79(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_arbiter.v":650:33:650:47|Removing sequential instance strDscrptrWrSel (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_DMAArbiter_Z79(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\rdfifodualport.v":240:0:240:5|Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.rDCon.MD.genblk1[0].rdcon.rdFif.rdFif.fifoReadQ1 because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.rDCon.MD.genblk1[0].rdcon.rdmx.openTransDec. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\rdfifodualport.v":240:0:240:5|Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.rDCon.MD.genblk1[2].rdcon.rdFif.rdFif.fifoReadQ1 because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.rDCon.MD.genblk1[2].rdcon.rdmx.openTransDec. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\rdfifodualport.v":240:0:240:5|Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.rDCon.MD.genblk1[1].rdcon.rdFif.rdFif.fifoReadQ1 because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.rDCon.MD.genblk1[1].rdcon.rdmx.openTransDec. To keep the instance, apply constraint syn_preserve=1 on the instance.

#### START OF SSF LOG MESSAGES ####

#### END OF SSF LOG MESSAGES ####
@W: FA239 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxitoahbl\3.6.101\rtl\vlog\core\coreaxitoahbl_ahbmasterctrl.v":490:4:490:7|ROM HTRANS_1[1:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z58(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxitoahbl\3.6.101\rtl\vlog\core\coreaxitoahbl_ahbmasterctrl.v":490:4:490:7|ROM HTRANS_1[1:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z58(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxitoahbl\3.6.101\rtl\vlog\core\coreaxitoahbl_ahbmasterctrl.v":490:4:490:7|Found ROM HTRANS_1[1:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z58(verilog)) with 15 words by 2 bits.
@W: FA239 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxitoahbl\3.6.101\rtl\vlog\core\coreaxitoahbl_ahbmasterctrl.v":490:4:490:7|ROM HWRITE_1 (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z58(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxitoahbl\3.6.101\rtl\vlog\core\coreaxitoahbl_ahbmasterctrl.v":490:4:490:7|Found ROM HWRITE_1 (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z58(verilog)) with 15 words by 1 bit.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v":273:31:273:51|Removing user instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.un1_wrCacheSelDMAArbiter because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.un1_wrCacheSelDMAArbiter. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v":233:0:233:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.wrCacheSelDMAArbiter because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.wrCacheSelDMAArbiter. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v":273:20:273:51|Removing user instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.strDscrptr_wrTranQueue05 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.intDscrptrNum_rdTranQueue05. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v":318:20:318:50|Removing user instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.strDscrptr_wrTranQueue15 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.intDscrptrNum_rdTranQueue15. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v":250:0:250:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.extDscrptrNxt_wrTranQueue0 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.extDscrptrNxt_rdTranQueue0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v":295:0:295:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.intDscrptrNum_wrTranQueue1[1:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.intDscrptrNum_rdTranQueue1[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v":295:0:295:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.dataValid_wrTranQueue1 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.dataValid_rdTranQueue1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v":250:0:250:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.priLvl_wrTranQueue0[0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.priLvl_rdTranQueue0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v":250:0:250:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.intDscrptrNum_wrTranQueue0[1:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.intDscrptrNum_rdTranQueue0[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v":295:0:295:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.priLvl_wrTranQueue1[0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.priLvl_rdTranQueue1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v":250:0:250:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.extDscrptrAddr_wrTranQueue0[31:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.extDscrptrAddr_rdTranQueue0[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v":250:0:250:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.nxtDscrptrNumAddr_WrTranQueue0[31:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.nxtDscrptrNumAddr_rdTranQueue0[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v":250:0:250:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.extDscrptr_wrTranQueue0 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.extDscrptr_rdTranQueue0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v":295:0:295:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.extDscrptr_wrTranQueue1 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.extDscrptr_rdTranQueue1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v":295:0:295:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.nxtDscrptrNumAddr_WrTranQueue1[31:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.nxtDscrptrNumAddr_rdTranQueue1[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v":295:0:295:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.extDscrptrAddr_wrTranQueue1[31:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.extDscrptrAddr_rdTranQueue1[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v":250:0:250:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.numOfBytes_wrTranQueue0[23:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.numOfBytes_rdTranQueue0[23:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v":295:0:295:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.numOfBytes_wrTranQueue1[23:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.numOfBytes_rdTranQueue1[23:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v":250:0:250:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.chain_wrTranQueue0 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.chain_rdTranQueue0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v":250:0:250:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.dataValid_wrTranQueue0 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.dataValid_rdTranQueue0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v":295:0:295:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.chain_wrTranQueue1 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.chain_rdTranQueue1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v":295:0:295:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranQueue_inst.extDscrptrNxt_wrTranQueue1 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.rdTranQueue_inst.extDscrptrNxt_rdTranQueue1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1403:3:1403:8|Removing sequential instance set_error[2:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance no_burst_detect_error[1:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance initial_burst_error[1:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance oor_error[1:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":1041:3:1041:8|Removing sequential instance dqs_delays_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":1041:3:1041:8|Removing sequential instance dqs_delays_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1403:3:1403:8|Removing sequential instance set_error[2:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance no_burst_detect_error[1:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance initial_burst_error[1:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance oor_error[1:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":1041:3:1041:8|Removing sequential instance dqs_delays_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":1041:3:1041:8|Removing sequential instance dqs_delays_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\wrlvl_bot.v":148:0:148:5|Removing sequential instance delay_val1[6:0] (in view: work.WRLVL_BOT_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\wrlvl_bot.v":148:0:148:5|Removing sequential instance delay_val0[6:0] (in view: work.WRLVL_BOT_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\wrlvl_bot.v":148:0:148:5|Removing sequential instance delay_val1[6:0] (in view: work.WRLVL_BOT_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\wrlvl_bot.v":148:0:148:5|Removing sequential instance delay_val0[6:0] (in view: work.WRLVL_BOT_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\phy_sig_mod.v":622:1:622:6|Removing sequential instance per_lane\[1\]\.odt_dyn_on\[1\][1:0] (in view: work.PHY_SIG_MOD_2s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\phy_sig_mod.v":622:1:622:6|Removing sequential instance per_lane\[0\]\.odt_dyn_on\[0\][1:0] (in view: work.PHY_SIG_MOD_2s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 374MB peak: 416MB)

@N: FX403 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\ram_simple_dp.v":48:0:48:5|Property "block_ram" or "no_rw_check" found for RAM PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem[63:0] with specified coding style. Inferring block RAM.
@W: FX107 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\ram_simple_dp.v":48:0:48:5|RAM PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX403 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\ram_simple_dp.v":48:0:48:5|Property "block_ram" or "no_rw_check" found for RAM PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem[63:0] with specified coding style. Inferring block RAM.
@W: FX107 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\ram_simple_dp.v":48:0:48:5|RAM PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":238:0:238:5|Register bit AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[1] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[0] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1518:0:1518:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DFI_WRLVL_RESP[1] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DFI_WRLVL_RESP[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.sDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.sDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.sDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.sDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.sDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.sDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.sDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.sDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[66] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[65] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[30] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[29] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[28] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[22] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[19] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[17] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[16] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[15] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[14] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[13] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[12] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[11] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[10] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[9] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[4] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[30] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[29] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[28] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[22] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[19] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[17] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[16] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[15] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[14] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[13] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[12] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[11] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[10] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[9] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[4] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[77] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[76] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[75] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[74] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[77] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[76] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[75] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[74] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[66] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[65] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[64] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[63] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[22] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[17] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[16] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[15] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[14] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[13] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[12] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[11] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[10] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[9] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[4] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[66] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[65] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[64] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[63] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[22] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[19] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[17] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[16] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[15] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[14] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[13] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[12] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[11] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[10] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[9] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[4] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[77] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[76] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[75] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[74] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[66] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[65] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[64] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[63] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Only the first 100 messages of id 'MO160' are reported. To see all messages use 'report_messages -log D:\se50p\SE_50_P_BSP\Libero\PCIe_Gen2_EP_Demo_SE50p_MPF100T_v2021.2\synthesis\synlog\top_fpga_mapper.srr -id MO160' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {MO160} -count unlimited' in the Tcl shell.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[8] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[7] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[6] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[5] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[4] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[24] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[23] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[20] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[27] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[26] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[25] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[27] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[26] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[25] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[24] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[23] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[20] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.holdDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.holdDat[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[20] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[25] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[27] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[26] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[24] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[23] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.holdDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.holdDat[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[6] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[8] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[7] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[5] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log D:\se50p\SE_50_P_BSP\Libero\PCIe_Gen2_EP_Demo_SE50p_MPF100T_v2021.2\synthesis\synlog\top_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":932:3:932:8|Removing sequential instance trgmx.genblk4\.srcPort[0] (in view: work.caxi4interconnect_AddressController_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":932:3:932:8|Removing sequential instance trgmx.genblk4\.srcPort[1] (in view: work.caxi4interconnect_AddressController_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":932:3:932:8|Removing sequential instance trgmx.genblk4\.srcPort[2] (in view: work.caxi4interconnect_AddressController_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":932:3:932:8|Removing sequential instance trgmx.genblk4\.srcPort[3] (in view: work.caxi4interconnect_AddressController_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MF135 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\dualport_ff_syncwr_syncrd.v":95:0:95:5|RAM MD\.genblk1\[2\]\.rdcon.rdFif\.rdFif.genblk1\.DPFF.mem[2:0] (in view: work.caxi4interconnect_RDataController_Z16(verilog)) is 4 words by 3 bits.
@N: MF135 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\dualport_ff_syncwr_syncrd.v":95:0:95:5|RAM MD\.genblk1\[1\]\.rdcon.rdFif\.rdFif.genblk1\.DPFF.mem[2:0] (in view: work.caxi4interconnect_RDataController_Z16(verilog)) is 4 words by 3 bits.
@N: MF135 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\dualport_ff_syncwr_syncrd.v":95:0:95:5|RAM MD\.genblk1\[0\]\.rdcon.rdFif\.rdFif.genblk1\.DPFF.mem[2:0] (in view: work.caxi4interconnect_RDataController_Z16(verilog)) is 4 words by 3 bits.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":932:3:932:8|Removing sequential instance trgmx.genblk4\.srcPort[0] (in view: work.caxi4interconnect_AddressController_Z20(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":932:3:932:8|Removing sequential instance trgmx.genblk4\.srcPort[1] (in view: work.caxi4interconnect_AddressController_Z20(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":932:3:932:8|Removing sequential instance trgmx.genblk4\.srcPort[2] (in view: work.caxi4interconnect_AddressController_Z20(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":932:3:932:8|Removing sequential instance trgmx.genblk4\.srcPort[3] (in view: work.caxi4interconnect_AddressController_Z20(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MF135 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\dualport_ff_syncwr_syncrd.v":95:0:95:5|RAM iWrConXB\.iWrConFif\[2\]\.wrFif.genblk1\.DPFF.mem[1:0] (in view: work.caxi4interconnect_WDataController_Z23(verilog)) is 4 words by 2 bits.
@N: MF135 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\dualport_ff_syncwr_syncrd.v":95:0:95:5|RAM iWrConXB\.iWrConFif\[5\]\.wrFif.genblk1\.DPFF.mem[1:0] (in view: work.caxi4interconnect_WDataController_Z23(verilog)) is 4 words by 2 bits.
@N: MF135 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\dualport_ff_syncwr_syncrd.v":95:0:95:5|RAM iWrConXB\.iWrConFif\[4\]\.wrFif.genblk1\.DPFF.mem[1:0] (in view: work.caxi4interconnect_WDataController_Z23(verilog)) is 4 words by 2 bits.
@N: MF135 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\dualport_ff_syncwr_syncrd.v":95:0:95:5|RAM iWrConXB\.iWrConFif\[3\]\.wrFif.genblk1\.DPFF.mem[1:0] (in view: work.caxi4interconnect_WDataController_Z23(verilog)) is 4 words by 2 bits.
@N: MF135 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\dualport_ff_syncwr_syncrd.v":95:0:95:5|RAM iWrConXB\.iWrConFif\[1\]\.wrFif.genblk1\.DPFF.mem[1:0] (in view: work.caxi4interconnect_WDataController_Z23(verilog)) is 4 words by 2 bits.
@N: MF135 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\dualport_ff_syncwr_syncrd.v":95:0:95:5|RAM iWrConXB\.iWrConFif\[0\]\.wrFif.genblk1\.DPFF.mem[1:0] (in view: work.caxi4interconnect_WDataController_Z23(verilog)) is 4 words by 2 bits.
Encoding state machine currState[7:0] (in view: work.caxi4interconnect_DERR_Slave_Z28(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\derr_slave.v":233:0:233:5|Found counter in view:work.caxi4interconnect_DERR_Slave_Z28(verilog) instance rxCount[7:0] 
Encoding state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z42(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z42(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z42(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z42(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z42(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z42(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z42(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z42(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z42(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z42(verilog)); safe FSM implementation is not required.
Encoding state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z39(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvwrite.v":429:1:429:6|There are no possible illegal states for state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z39(verilog)); safe FSM implementation is not required.
@W: FX107 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":96:0:96:5|RAM wrDataFif.genblk1\.DPRam.mem[72:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z39(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":96:0:96:5|RAM genblk1\.DPRam.mem[9:0] (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z40(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvread.v":341:1:341:6|There are no possible illegal states for state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z40(verilog)); safe FSM implementation is not required.
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvread.v":512:1:512:6|Found counter in view:work.caxi4interconnect_SlvAxi4ProtConvRead_Z40(verilog) instance numCombRd[7:0] 
@W: FX107 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":96:0:96:5|RAM rdDataFif.genblk1\.DPRam.mem[65:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z40(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":96:0:96:5|RAM rdIdFif.genblk1\.DPRam.mem[13:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z40(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM ram.mem[59:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM ram.mem[72:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_80s_0s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM ram.mem[72:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM ram.mem[7:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)); safe FSM implementation is not required.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance rgsl.genblk4\.wrs.sDat[74] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance rgsl.genblk4\.wrs.sDat[75] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance rgsl.genblk4\.wrs.sDat[76] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance rgsl.genblk4\.wrs.sDat[77] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance rgsl.genblk4\.wrs.sDat[78] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance rgsl.genblk4\.wrs.sDat[79] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk4\.wrs.holdDat[74] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk4\.wrs.holdDat[75] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk4\.wrs.holdDat[76] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk4\.wrs.holdDat[77] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk4\.wrs.holdDat[78] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk4\.wrs.holdDat[79] (in view: work.caxi4interconnect_SlaveConvertor_Z56(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: FX107 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM genblk1\[0\]\.ram.mem[5:0] (in view: work.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_1_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM genblk1\[0\]\.ram.mem[5:0] (in view: work.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog)); safe FSM implementation is not required.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance rgsl.genblk4\.wrs.sDat[74] (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance rgsl.genblk4\.wrs.sDat[75] (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance rgsl.genblk4\.wrs.sDat[76] (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance rgsl.genblk4\.wrs.sDat[77] (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance rgsl.genblk4\.wrs.sDat[78] (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance rgsl.genblk4\.wrs.sDat[79] (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk4\.wrs.holdDat[74] (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk4\.wrs.holdDat[75] (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk4\.wrs.holdDat[76] (in view: work.caxi4interconnect_SlaveConvertor_Z53(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log D:\se50p\SE_50_P_BSP\Libero\PCIe_Gen2_EP_Demo_SE50p_MPF100T_v2021.2\synthesis\synlog\top_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
Encoding state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z50(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z50(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z50(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z50(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z50(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z50(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z50(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z50(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z50(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z50(verilog)); safe FSM implementation is not required.
@W: FX107 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM ram.mem[62:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM ram.mem[73:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z46(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z46(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z46(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z46(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z46(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z46(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z46(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z46(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z46(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z46(verilog)); safe FSM implementation is not required.
Encoding state machine ahbToApbSMState[4:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine penableSchedulerState[2:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: FX107 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxitoahbl\3.6.101\rtl\vlog\core\coreaxitoahbl_ram_infer_usram.v":97:0:97:5|RAM INFER_USRAM\.U_rdFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_Z59(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxitoahbl\3.6.101\rtl\vlog\core\coreaxitoahbl_ram_infer_usram.v":97:0:97:5|RAM INFER_USRAM\.U_wrFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_Z59(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine currState[10:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z57(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1000 -> 00100000000
   1001 -> 01000000000
   1010 -> 10000000000
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxitoahbl\3.6.101\rtl\vlog\core\coreaxitoahbl_axislavectrl.v":348:0:348:5|Found counter in view:COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z57(verilog) instance beatCnt[7:0] 
@N: MF179 :|Found 9 by 9 bit equality operator ('==') beatCnt_d8 (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z57(verilog))
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z62_0(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine dma_status_state[2:0] (in view: work.axi4dma_init(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine dmainit_state[12:0] (in view: work.axi4dma_init(verilog))
original code -> new code
   0000 -> 0000000000001
   0001 -> 0000000000010
   0010 -> 0000000000100
   0011 -> 0000000001000
   0100 -> 0000000010000
   0101 -> 0000000100000
   0110 -> 0000001000000
   0111 -> 0000010000000
   1000 -> 0000100000000
   1001 -> 0001000000000
   1010 -> 0010000000000
   1011 -> 0100000000000
   1100 -> 1000000000000
Encoding state machine axi_write_state[3:0] (in view: work.axi4dma_init(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\hdl\axi4dma_init.v":456:0:456:5|There are no possible illegal states for state machine axi_write_state[3:0] (in view: work.axi4dma_init(verilog)); safe FSM implementation is not required.
Encoding state machine wstate[2:0] (in view: work.axi_io_ctrl(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\hdl\axi_io_ctrl.v":459:0:459:5|Found counter in view:work.axi_io_ctrl(verilog) instance clk_count2[31:0] 
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\hdl\axi_io_ctrl.v":417:0:417:5|Found counter in view:work.axi_io_ctrl(verilog) instance clk_count1[31:0] 
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\hdl\axi_io_ctrl.v":401:0:401:5|Found counter in view:work.axi_io_ctrl(verilog) instance dma0_data_cnt[23:0] 
@N: MF179 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\hdl\axi_io_ctrl.v":161:29:161:55|Found 24 by 24 bit equality operator ('==') pcie_dma0_end (in view: work.axi_io_ctrl(verilog))
Encoding state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z69(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z69(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z69(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z69(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z69(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z69(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z69(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z69(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z69(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z69(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z75(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z75(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z75(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z75(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z75(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z75(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z75(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z75(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z75(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z75(verilog)); safe FSM implementation is not required.
Encoding state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z72(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvwrite.v":429:1:429:6|There are no possible illegal states for state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z72(verilog)); safe FSM implementation is not required.
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvwrite.v":368:0:368:5|Found counter in view:work.caxi4interconnect_SlvAxi4ProtConvWrite_Z72(verilog) instance numTrans[7:0] 
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvwrite.v":781:0:781:5|Found counter in view:work.caxi4interconnect_SlvAxi4ProtConvWrite_Z72(verilog) instance countResp[7:0] 
@W: FX107 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":96:0:96:5|RAM wrDataFif.genblk1\.DPRam.mem[35:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z72(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":96:0:96:5|RAM wrLenFif.genblk1\.DPRam.mem[11:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z72(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvwrite.v":335:11:335:71|Found 11 by 11 bit equality operator ('==') currentAddrW121 (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z72(verilog))
Encoding state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z73(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvread.v":341:1:341:6|There are no possible illegal states for state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z73(verilog)); safe FSM implementation is not required.
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvread.v":233:1:233:6|Found counter in view:work.caxi4interconnect_SlvAxi4ProtConvRead_Z73(verilog) instance numTransRd[7:0] 
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvread.v":512:1:512:6|Found counter in view:work.caxi4interconnect_SlvAxi4ProtConvRead_Z73(verilog) instance numCombRd[7:0] 
@W: FX107 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":96:0:96:5|RAM rdDataFif.genblk1\.DPRam.mem[33:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z73(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":96:0:96:5|RAM rdIdFif.genblk1\.DPRam.mem[11:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z73(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvread.v":283:11:283:68|Found 11 by 11 bit equality operator ('==') newAddrRd120 (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z73(verilog))
Encoding state machine currState[8:0] (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_AXI4LiteSlaveCtrl(verilog))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine currRdState[21:0] (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_bufferDescriptors_Z76(verilog))
original code -> new code
   0000000000000000000001 -> 0000000000000000000001
   0000000000000000000010 -> 0000000000000000000010
   0000000000000000000100 -> 0000000000000000000100
   0000000000000000001000 -> 0000000000000000001000
   0000000000000000010000 -> 0000000000000000010000
   0000000000000000100000 -> 0000000000000000100000
   0000000000000001000000 -> 0000000000000001000000
   0000000000000010000000 -> 0000000000000010000000
   0000000000000100000000 -> 0000000000000100000000
   0000000000001000000000 -> 0000000000001000000000
   0000000000010000000000 -> 0000000000010000000000
   0000000000100000000000 -> 0000000000100000000000
   0000000001000000000000 -> 0000000001000000000000
   0000000010000000000000 -> 0000000010000000000000
   0000000100000000000000 -> 0000000100000000000000
   0000001000000000000000 -> 0000001000000000000000
   0000010000000000000000 -> 0000010000000000000000
   0000100000000000000000 -> 0000100000000000000000
   0001000000000000000000 -> 0001000000000000000000
   0010000000000000000000 -> 0010000000000000000000
   0100000000000000000000 -> 0100000000000000000000
   1000000000000000000000 -> 1000000000000000000000
Encoding state machine currWrState[1:0] (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_bufferDescriptors_Z76(verilog))
original code -> new code
   01 -> 0
   10 -> 1
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_buffer_descriptors.v":452:0:452:5|There are no possible illegal states for state machine currWrState[1:0] (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_bufferDescriptors_Z76(verilog)); safe FSM implementation is not required.
Encoding state machine currState[1:0] (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_roundRobinArbiterWAck_4s_1_2(verilog))
original code -> new code
   01 -> 0
   10 -> 1
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_round_robin_arbiter_w_ack.v":173:0:173:5|There are no possible illegal states for state machine currState[1:0] (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_roundRobinArbiterWAck_4s_1_2(verilog)); safe FSM implementation is not required.
Encoding state machine currState[4:0] (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_dscrptrSrcMux_Z77(verilog))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine currState[1:0] (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_roundRobinArbiterWAck_3s_1_2(verilog))
original code -> new code
   01 -> 0
   10 -> 1
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_round_robin_arbiter_w_ack.v":173:0:173:5|There are no possible illegal states for state machine currState[1:0] (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_roundRobinArbiterWAck_3s_1_2(verilog)); safe FSM implementation is not required.
Encoding state machine currState[7:0] (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_extDscrptrFetchFSM_Z78(verilog))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Encoding state machine currState[2:0] (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_DMAArbiter_Z79(verilog))
original code -> new code
   000 -> 00
   010 -> 01
   100 -> 10
Encoding state machine currState[1:0] (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_intStatusMux_2s_1_2(verilog))
original code -> new code
   01 -> 0
   10 -> 1
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_status_mux.v":100:0:100:5|There are no possible illegal states for state machine currState[1:0] (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_intStatusMux_2s_1_2(verilog)); safe FSM implementation is not required.
Encoding state machine currState[13:0] (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_intErrorCtrl_Z80(verilog))
original code -> new code
   00000000000001 -> 00000000000001
   00000000000010 -> 00000000000010
   00000000000100 -> 00000000000100
   00000000001000 -> 00000000001000
   00000000010000 -> 00000000010000
   00000000100000 -> 00000000100000
   00000001000000 -> 00000001000000
   00000010000000 -> 00000010000000
   00000100000000 -> 00000100000000
   00001000000000 -> 00001000000000
   00010000000000 -> 00010000000000
   00100000000000 -> 00100000000000
   01000000000000 -> 01000000000000
   10000000000000 -> 10000000000000
@N: MF179 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_error_ctrl_fsm.v":837:32:837:133|Found 24 by 24 bit equality operator ('==') clrExtDscrptrDataValidReg_d9 (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_intErrorCtrl_Z80(verilog))
@N: MF179 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_error_ctrl_fsm.v":916:32:916:131|Found 24 by 24 bit equality operator ('==') clrRdTranQueue96 (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_intErrorCtrl_Z80(verilog))
Encoding state machine currState[7:0] (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_rdTranCtrl_Z81(verilog))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Encoding state machine currState[2:0] (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_transAck_2s_24s_12s_0s_1_2_4_1(verilog))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
@N: MF179 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_trans_ack.v":276:48:276:149|Found 24 by 24 bit equality operator ('==') fetchIntDscrptrReg_d18 (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_transAck_2s_24s_12s_0s_1_2_4_1(verilog))
Encoding state machine currState[8:0] (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_wrTranCtrl_Z82(verilog))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
@W: MO129 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_ctrl.v":479:0:479:5|Sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranCtrl_inst.strWrDoneReg is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_ctrl.v":492:0:492:5|Sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.wrTranCtrl_inst.strWrErrorReg is reduced to a combinational gate by constant propagation.
Encoding state machine currStateWr[12:0] (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_AXI4MasterDMACtrl_Z86(verilog))
original code -> new code
   0000000000001 -> 0000000000001
   0000000000010 -> 0000000000010
   0000000000100 -> 0000000000100
   0000000001000 -> 0000000001000
   0000000010000 -> 0000000010000
   0000000100000 -> 0000000100000
   0000001000000 -> 0000001000000
   0000001000010 -> 0000010000000
   0000001000100 -> 0000100000000
   0000010000000 -> 0001000000000
   0000100000000 -> 0010000000000
   0001000000000 -> 0100000000000
   0010000000000 -> 1000000000000
Encoding state machine currStateRd[8:0] (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_AXI4MasterDMACtrl_Z86(verilog))
original code -> new code
   0000000000001 -> 000000001
   0000000000010 -> 000000010
   0000000000100 -> 000000100
   0000000001000 -> 000001000
   0000000010000 -> 000010000
   0000000100000 -> 000100000
   0000001000000 -> 001000000
   0000010000000 -> 010000000
   0000100000000 -> 100000000
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v":868:4:868:9|Found counter in view:work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_AXI4MasterDMACtrl_Z86(verilog) instance rdAddr_1[7:0] 
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v":841:10:841:15|Found counter in view:work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_AXI4MasterDMACtrl_Z86(verilog) instance ram_rdreq_cntr[8:0] 
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v":673:3:673:8|Found counter in view:work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_AXI4MasterDMACtrl_Z86(verilog) instance rdbeat_cnt[8:0] 
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v":2633:0:2633:5|Found counter in view:work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_AXI4MasterDMACtrl_Z86(verilog) instance wrAddrReg[7:0] 
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v":1853:0:1853:5|Found counter in view:work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_AXI4MasterDMACtrl_Z86(verilog) instance beatCntReg[8:0] 
@N: MF179 :|Found 9 by 9 bit equality operator ('==') nextStateWr38 (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_AXI4MasterDMACtrl_Z86(verilog))
@N: MF179 :|Found 9 by 9 bit equality operator ('==') ren_sc8 (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_AXI4MasterDMACtrl_Z86(verilog))
@N: MF179 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v":1319:40:1319:73|Found 24 by 24 bit equality operator ('==') rdAddrReg_d20 (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_AXI4MasterDMACtrl_Z86(verilog))
@N: MF179 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v":1178:32:1178:60|Found 9 by 9 bit equality operator ('==') WLASTReg_d5 (in view: work.CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_AXI4MasterDMACtrl_Z86(verilog))
Encoding state machine uart_state[31:0] (in view: work.cmd_ctrlr(verilog))
original code -> new code
   00000 -> 00000000000000000000000000000001
   00001 -> 00000000000000000000000000000010
   00010 -> 00000000000000000000000000000100
   00011 -> 00000000000000000000000000001000
   00100 -> 00000000000000000000000000010000
   00101 -> 00000000000000000000000000100000
   00110 -> 00000000000000000000000001000000
   00111 -> 00000000000000000000000010000000
   01000 -> 00000000000000000000000100000000
   01001 -> 00000000000000000000001000000000
   01010 -> 00000000000000000000010000000000
   01011 -> 00000000000000000000100000000000
   01100 -> 00000000000000000001000000000000
   01101 -> 00000000000000000010000000000000
   01110 -> 00000000000000000100000000000000
   01111 -> 00000000000000001000000000000000
   10000 -> 00000000000000010000000000000000
   10001 -> 00000000000000100000000000000000
   10010 -> 00000000000001000000000000000000
   10011 -> 00000000000010000000000000000000
   10100 -> 00000000000100000000000000000000
   10101 -> 00000000001000000000000000000000
   10110 -> 00000000010000000000000000000000
   10111 -> 00000000100000000000000000000000
   11000 -> 00000001000000000000000000000000
   11001 -> 00000010000000000000000000000000
   11010 -> 00000100000000000000000000000000
   11011 -> 00001000000000000000000000000000
   11100 -> 00010000000000000000000000000000
   11101 -> 00100000000000000000000000000000
   11110 -> 01000000000000000000000000000000
   11111 -> 10000000000000000000000000000000
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\hdl\cmd_ctrlr.v":125:0:125:5|Found counter in view:work.cmd_ctrlr(verilog) instance ram_addr_reg[12:0] 
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\core_uart\core_uart_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Found counter in view:work.Core_UART_Core_UART_0_Clock_gen_0s_0s(verilog) instance genblk1\.baud_cntr[12:0] 
Encoding state machine xmit_state[5:0] (in view: work.Core_UART_Core_UART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[3:0] (in view: work.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\core_uart\core_uart_0\rtl\vlog\core\rx_async.v":286:0:286:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
@W: MO161 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\core_uart\core_uart_0\rtl\vlog\core\rx_async.v":124:0:124:5|Register bit samples[2] (in view view:work.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\core_uart\core_uart_0\rtl\vlog\core\rx_async.v":261:0:261:5|Register bit last_bit[3] (in view view:work.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\core_uart\core_uart_0\rtl\vlog\core\rx_async.v":124:0:124:5|Register bit samples[1] (in view view:work.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\core_uart\core_uart_0\rtl\vlog\core\rx_async.v":124:0:124:5|Register bit samples[0] (in view view:work.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine wdata_state[3:0] (in view: work.pattern_gen_checker(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\hdl\pattern_gen_checker.v":210:0:210:5|There are no possible illegal states for state machine wdata_state[3:0] (in view: work.pattern_gen_checker(verilog)); safe FSM implementation is not required.
Encoding state machine rdata_state[3:0] (in view: work.pattern_gen_checker(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\hdl\pattern_gen_checker.v":426:0:426:5|There are no possible illegal states for state machine rdata_state[3:0] (in view: work.pattern_gen_checker(verilog)); safe FSM implementation is not required.
Encoding state machine raddr_state[2:0] (in view: work.pattern_gen_checker(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
Encoding state machine waddr_state[3:0] (in view: work.pattern_gen_checker(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\hdl\pattern_gen_checker.v":143:0:143:5|There are no possible illegal states for state machine waddr_state[3:0] (in view: work.pattern_gen_checker(verilog)); safe FSM implementation is not required.
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\hdl\pattern_gen_checker.v":426:0:426:5|Found counter in view:work.pattern_gen_checker(verilog) instance waddr_ram[8:0] 
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\hdl\pattern_gen_checker.v":426:0:426:5|Found counter in view:work.pattern_gen_checker(verilog) instance rdburst_cnt[16:0] 
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\hdl\pattern_gen_checker.v":210:0:210:5|Found counter in view:work.pattern_gen_checker(verilog) instance wdburst_cnt[16:0] 
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\hdl\pattern_gen_checker.v":368:0:368:5|Found counter in view:work.pattern_gen_checker(verilog) instance rburst_cnt[16:0] 
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\hdl\pattern_gen_checker.v":143:0:143:5|Found counter in view:work.pattern_gen_checker(verilog) instance wburst_cnt[16:0] 
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\hdl\pattern_gen_checker.v":210:0:210:5|Found counter in view:work.pattern_gen_checker(verilog) instance wdata_cnt[7:0] 
@N: MF179 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\hdl\pattern_gen_checker.v":507:15:507:35|Found 16 by 16 bit equality operator ('==') un1_rdata_i_1 (in view: work.pattern_gen_checker(verilog))
@N: MF179 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\hdl\pattern_gen_checker.v":507:15:507:35|Found 16 by 16 bit equality operator ('==') un1_rdata_i_2 (in view: work.pattern_gen_checker(verilog))
@N: MF179 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\hdl\pattern_gen_checker.v":507:15:507:35|Found 16 by 16 bit equality operator ('==') un1_rdata_i_3 (in view: work.pattern_gen_checker(verilog))
@N: MF179 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\hdl\pattern_gen_checker.v":507:15:507:35|Found 16 by 16 bit equality operator ('==') un1_rdata_i_0 (in view: work.pattern_gen_checker(verilog))
@N: MF179 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\hdl\pattern_gen_checker.v":193:9:193:33|Found 17 by 17 bit equality operator ('==') waddr_state21 (in view: work.pattern_gen_checker(verilog))
@N: MF179 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\hdl\pattern_gen_checker.v":274:12:274:37|Found 17 by 17 bit equality operator ('==') mem_init_done_o11 (in view: work.pattern_gen_checker(verilog))
@N: MF179 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\hdl\pattern_gen_checker.v":406:9:406:33|Found 17 by 17 bit equality operator ('==') raddr_state18 (in view: work.pattern_gen_checker(verilog))
@N: MF179 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\hdl\pattern_gen_checker.v":498:9:498:34|Found 17 by 17 bit equality operator ('==') mem_test_done_o16 (in view: work.pattern_gen_checker(verilog))
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\hdl\debounce.v":69:0:69:5|Found counter in view:work.PCIe_EP(verilog) instance sw_debounce_0.switch_debounce\[0\]\.deb.q_reg[12:0] 
Encoding state machine lnk_m_cs[19:0] (in view: work.G5_APBLINK_MASTER(verilog))
original code -> new code
   000000 -> 00000000000000000001
   000001 -> 00000000000000000010
   000010 -> 00000000000000000100
   000011 -> 00000000000000001000
   000100 -> 00000000000000010000
   000101 -> 00000000000000100000
   000110 -> 00000000000001000000
   000111 -> 00000000000010000000
   001000 -> 00000000000100000000
   001001 -> 00000000001000000000
   001010 -> 00000000010000000000
   001011 -> 00000000100000000000
   001100 -> 00000001000000000000
   001101 -> 00000010000000000000
   001110 -> 00000100000000000000
   001111 -> 00001000000000000000
   010000 -> 00010000000000000000
   010001 -> 00100000000000000000
   010010 -> 01000000000000000000
   010011 -> 10000000000000000000
@N: MF179 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\sgcore\pf_pcie\2.0.104\g5_apblink_master.v":116:16:116:47|Found 24 by 24 bit equality operator ('==') un2_match (in view: work.G5_APBLINK_MASTER(verilog))
Encoding state machine state[78:0] (in view: work.C0_ddr4_nwl_phy_init_Z88(verilog))
original code -> new code
   0000000 -> 0000000
   0000001 -> 0000001
   0000010 -> 0000011
   0000011 -> 0000010
   0000100 -> 0000110
   0000101 -> 0000111
   0000110 -> 0000101
   0000111 -> 0000100
   0001000 -> 0001100
   0001001 -> 0001101
   0001010 -> 0001111
   0001011 -> 0001110
   0001100 -> 0001010
   0001101 -> 0001011
   0001110 -> 0001001
   0001111 -> 0001000
   0010000 -> 0011000
   0010001 -> 0011001
   0010010 -> 0011011
   0010011 -> 0011010
   0010100 -> 0011110
   0010101 -> 0011111
   0010110 -> 0011101
   0010111 -> 0011100
   0011000 -> 0010100
   0011001 -> 0010101
   0011010 -> 0010111
   0011011 -> 0010110
   0011100 -> 0010010
   0011101 -> 0010011
   0011110 -> 0010001
   0011111 -> 0010000
   0100000 -> 0110000
   0100001 -> 0110001
   0100010 -> 0110011
   0100011 -> 0110010
   0100100 -> 0110110
   0100101 -> 0110111
   0100110 -> 0110101
   0100111 -> 0110100
   0101000 -> 0111100
   0101001 -> 0111101
   0101010 -> 0111111
   0101011 -> 0111110
   0101100 -> 0111010
   0101101 -> 0111011
   0101110 -> 0111001
   0101111 -> 0111000
   0110000 -> 0101000
   0110001 -> 0101001
   0110010 -> 0101011
   0110011 -> 0101010
   0110100 -> 0101110
   0110101 -> 0101111
   0110110 -> 0101101
   0110111 -> 0101100
   0111000 -> 0100100
   0111001 -> 0100101
   0111010 -> 0100111
   0111011 -> 0100110
   0111100 -> 0100010
   0111101 -> 0100011
   0111110 -> 0100001
   0111111 -> 0100000
   1000000 -> 1100000
   1000001 -> 1100001
   1000010 -> 1100011
   1000011 -> 1100010
   1000100 -> 1100110
   1000101 -> 1100111
   1000110 -> 1100101
   1000111 -> 1100100
   1001000 -> 1101100
   1001001 -> 1101101
   1001010 -> 1101111
   1001011 -> 1101110
   1001100 -> 1101010
   1001101 -> 1101011
   1001110 -> 1101001
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_66s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_66s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[3:0] (in view: work.C0_rmw_Z114(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine init_sm[51:0] (in view: work.C0_fastinit_Z129(verilog))
original code -> new code
   0000000 -> 000000
   0000001 -> 000001
   0000010 -> 000011
   0000011 -> 000010
   0000100 -> 000110
   0000101 -> 000111
   0000110 -> 000101
   0000111 -> 000100
   0001000 -> 001100
   0001001 -> 001101
   0001010 -> 001111
   0001011 -> 001110
   0001100 -> 001010
   0001101 -> 001011
   0001110 -> 001001
   0001111 -> 001000
   0010000 -> 011000
   0010001 -> 011001
   0010010 -> 011011
   0010011 -> 011010
   0010100 -> 011110
   0011011 -> 011111
   0011100 -> 011101
   0011101 -> 011100
   0011110 -> 010100
   0011111 -> 010101
   0100000 -> 010111
   0100001 -> 010110
   0100010 -> 010010
   0100011 -> 010011
   0101001 -> 010001
   0101010 -> 010000
   0101011 -> 110000
   0101100 -> 110001
   0101101 -> 110011
   0101110 -> 110010
   0101111 -> 110110
   0110000 -> 110111
   0110001 -> 110101
   0110010 -> 110100
   0110011 -> 111100
   0110100 -> 111101
   0110101 -> 111111
   0110110 -> 111110
   0110111 -> 111010
   0111000 -> 111011
   0111001 -> 111001
   0111010 -> 111000
   0111011 -> 101000
   0111100 -> 101001
   0111101 -> 101011
   0111110 -> 101010
Encoding state machine srx_state[5:0] (in view: work.C0_fastinit_Z129(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine lp4_zqcal_state[6:0] (in view: work.C0_fastinit_Z129(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine mr_reload_sm[6:0] (in view: work.C0_fastinit_Z129(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine ctrlupd_sm[2:0] (in view: work.C0_fastsdram_Z123(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine qm_load_sel[3:0] (in view: work.C0_fastsdram_Z123(verilog))
original code -> new code
   0000000000000000 -> 00
   0000000000000001 -> 01
   0000000000000010 -> 10
   0000000000000100 -> 11
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_48s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_48s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_129s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_129s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_145s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_145s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_79s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_79s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_72s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_72s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_97s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_97s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_state[4:0] (in view: work.TRN_CLK_2s_1s_0s_1s_2s_3s_4s(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine current_state[15:0] (in view: work.trn_bclksclk(verilog))
original code -> new code
   00000 -> 0000000000000001
   00001 -> 0000000000000010
   00010 -> 0000000000000100
   00011 -> 0000000000001000
   00100 -> 0000000000010000
   00101 -> 0000000000100000
   00111 -> 0000000001000000
   01000 -> 0000000010000000
   01001 -> 0000000100000000
   01010 -> 0000001000000000
   01011 -> 0000010000000000
   01100 -> 0000100000000000
   01101 -> 0001000000000000
   01110 -> 0010000000000000
   01111 -> 0100000000000000
   10000 -> 1000000000000000
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_bclksclk.v":274:0:274:5|Found counter in view:work.trn_bclksclk(verilog) instance dly_cnt[4:0] 
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_bclksclk.v":141:0:141:5|Found counter in view:work.trn_bclksclk(verilog) instance transition_check_counter[9:0] 
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_bclksclk.v":238:0:238:5|Found counter in view:work.trn_bclksclk(verilog) instance vcophsel_bclk[6:0] 
Encoding state machine current_state[28:0] (in view: work.trn_cmd_addr(verilog))
original code -> new code
   00000000000000000000000000001 -> 00000000000000000000000000001
   00000000000000000000000000010 -> 00000000000000000000000000010
   00000000000000000000000000100 -> 00000000000000000000000000100
   00000000000000000000000001000 -> 00000000000000000000000001000
   00000000000000000000000010000 -> 00000000000000000000000010000
   00000000000000000000000100000 -> 00000000000000000000000100000
   00000000000000000000001000000 -> 00000000000000000000001000000
   00000000000000000000010000000 -> 00000000000000000000010000000
   00000000000000000000100000000 -> 00000000000000000000100000000
   00000000000000000001000000000 -> 00000000000000000001000000000
   00000000000000000010000000000 -> 00000000000000000010000000000
   00000000000000000100000000000 -> 00000000000000000100000000000
   00000000000000001000000000000 -> 00000000000000001000000000000
   00000000000000010000000000000 -> 00000000000000010000000000000
   00000000000000100000000000000 -> 00000000000000100000000000000
   00000000000001000000000000000 -> 00000000000001000000000000000
   00000000000010000000000000000 -> 00000000000010000000000000000
   00000000000100000000000000000 -> 00000000000100000000000000000
   00000000001000000000000000000 -> 00000000001000000000000000000
   00000000010000000000000000000 -> 00000000010000000000000000000
   00000000100000000000000000000 -> 00000000100000000000000000000
   00000001000000000000000000000 -> 00000001000000000000000000000
   00000010000000000000000000000 -> 00000010000000000000000000000
   00000100000000000000000000000 -> 00000100000000000000000000000
   00001000000000000000000000000 -> 00001000000000000000000000000
   00010000000000000000000000000 -> 00010000000000000000000000000
   00100000000000000000000000000 -> 00100000000000000000000000000
   01000000000000000000000000000 -> 01000000000000000000000000000
   10000000000000000000000000000 -> 10000000000000000000000000000
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_cmdaddr.v":541:0:541:5|Found counter in view:work.trn_cmd_addr(verilog) instance tap_count_cmd[7:0] 
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_cmdaddr.v":509:0:509:5|Found counter in view:work.trn_cmd_addr(verilog) instance dly_cnt[9:0] 
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_cmdaddr.v":541:0:541:5|Found counter in view:work.trn_cmd_addr(verilog) instance tap_count_refclk[7:0] 
@W: FX107 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_cmdaddr.v":696:0:696:5|RAM outdly[7:0] (in view: work.trn_cmd_addr(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_cmdaddr.v":696:0:696:5|RAM indly[7:0] (in view: work.trn_cmd_addr(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_dqsw.v":368:0:368:5|Found counter in view:work.trn_dqsw(verilog) instance tap_count_dqsw[7:0] 
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_dqsw.v":368:0:368:5|Found counter in view:work.trn_dqsw(verilog) instance tap_count_dqsw270[7:0] 
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_dqsw.v":368:0:368:5|Found counter in view:work.trn_dqsw(verilog) instance tap_offset_move_count[7:0] 
Encoding state machine visual_gate_training_current[28:0] (in view: work.gate_training(verilog))
original code -> new code
   00000 -> 00000000000000000000000000001
   00001 -> 00000000000000000000000000010
   00010 -> 00000000000000000000000000100
   00011 -> 00000000000000000000000001000
   00100 -> 00000000000000000000000010000
   00101 -> 00000000000000000000000100000
   00110 -> 00000000000000000000001000000
   00111 -> 00000000000000000000010000000
   01000 -> 00000000000000000000100000000
   01001 -> 00000000000000000001000000000
   01010 -> 00000000000000000010000000000
   01011 -> 00000000000000000100000000000
   01100 -> 00000000000000001000000000000
   01101 -> 00000000000000010000000000000
   01110 -> 00000000000000100000000000000
   01111 -> 00000000000001000000000000000
   10000 -> 00000000000010000000000000000
   10001 -> 00000000000100000000000000000
   10010 -> 00000000001000000000000000000
   10011 -> 00000000010000000000000000000
   10100 -> 00000000100000000000000000000
   10101 -> 00000001000000000000000000000
   10110 -> 00000010000000000000000000000
   10111 -> 00000100000000000000000000000
   11000 -> 00001000000000000000000000000
   11001 -> 00010000000000000000000000000
   11010 -> 00100000000000000000000000000
   11011 -> 01000000000000000000000000000
   11100 -> 10000000000000000000000000000
Encoding state machine visual_shim_logic_2_current[2:0] (in view: work.gate_training(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_shim_logic_1_current[2:0] (in view: work.gate_training(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_shim_logic_0_current[2:0] (in view: work.gate_training(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1403:3:1403:8|Found counter in view:work.gate_training(verilog) instance read_count[11:0] 
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1403:3:1403:8|Found counter in view:work.gate_training(verilog) instance en_wait_cnt[9:0] 
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1403:3:1403:8|Found counter in view:work.gate_training(verilog) instance txdly_cnt[7:0] 
Encoding state machine visual_rx_valid_current[4:0] (in view: work.dq_align_dqs_optimization(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine visual_Lane_Fifo_Protect_current[2:0] (in view: work.dq_align_dqs_optimization(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":977:3:977:8|Found counter in view:work.dq_align_dqs_optimization(verilog) instance pause_delay_cnt[7:0] 
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Found counter in view:work.dq_align_dqs_optimization(verilog) instance good_cnt[7:0] 
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Found counter in view:work.dq_align_dqs_optimization(verilog) instance delay_cnt[7:0] 
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Found counter in view:work.dq_align_dqs_optimization(verilog) instance init_delay[7:0] 
Encoding state machine current_state[16:0] (in view: work.WRLVL_BOT(verilog))
original code -> new code
   0000000000000000000 -> 00000000000000001
   0000000000000000010 -> 00000000000000010
   0000000000000001000 -> 00000000000000100
   0000000000000010000 -> 00000000000001000
   0000000000000100000 -> 00000000000010000
   0000000000001000000 -> 00000000000100000
   0000000000010000000 -> 00000000001000000
   0000000000100000000 -> 00000000010000000
   0000000001000000000 -> 00000000100000000
   0000000010000000000 -> 00000001000000000
   0000000100000000000 -> 00000010000000000
   0000001000000000000 -> 00000100000000000
   0000010000000000000 -> 00001000000000000
   0000100000000000000 -> 00010000000000000
   0001000000000000000 -> 00100000000000000
   0010000000000000000 -> 01000000000000000
   1000000000000000000 -> 10000000000000000
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\wrlvl_bot.v":194:0:194:5|Found counter in view:work.WRLVL_BOT(verilog) instance tap_count[6:0] 
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":234:3:234:8|Found counter in view:work.IOG_IF_2s_18s_0_1(verilog) instance APB_IOG_CTRL_SM.delay_cnt[7:0] 
@N: BN115 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":411:28:411:47|Removing instance APB_IOG_CTRL_SM.un2_iog_lane_sel_r_1 (in view: work.IOG_IF_2s_18s_0_1(verilog)) of type view:DECOMP.PM_top_ADD__3_4__mpf100tfcg484(DECOMP) because it does not drive other instances.
Encoding state machine visual_trn_compl_current[9:0] (in view: work.TRN_COMPLETE_Z143(verilog))
original code -> new code
   0000 -> 0000000001
   0001 -> 0000000010
   0010 -> 0000000100
   0011 -> 0000001000
   0100 -> 0000010000
   0101 -> 0000100000
   0110 -> 0001000000
   0111 -> 0010000000
   1000 -> 0100000000
   1001 -> 1000000000
Encoding state machine current_state[6:0] (in view: work.ddr4_vref(verilog))
original code -> new code
   0000 -> 0000001
   0001 -> 0000010
   0010 -> 0000100
   0011 -> 0001000
   0100 -> 0010000
   0101 -> 0100000
   0110 -> 1000000
Encoding state machine current_state[13:0] (in view: work.write_callibrator_Z144(verilog))
original code -> new code
   0000000 -> 00000000000001
   0000001 -> 00000000000010
   0000010 -> 00000000000100
   0000011 -> 00000000001000
   0000100 -> 00000000010000
   0000101 -> 00000000100000
   0000110 -> 00000001000000
   0000111 -> 00000010000000
   0001000 -> 00000100000000
   0001001 -> 00001000000000
   0001010 -> 00010000000000
   0001011 -> 00100000000000
   0001111 -> 01000000000000
   0010000 -> 10000000000000
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":449:0:449:5|Found counter in view:work.write_callibrator_Z144(verilog) instance write_counter[7:0] 
@N: MF179 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":484:10:484:73|Found 16 by 16 bit equality operator ('==') data_register\.data_match32_0 (in view: work.write_callibrator_Z144(verilog))
@N: MF179 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":484:10:484:73|Found 16 by 16 bit equality operator ('==') data_register\.data_match32_1 (in view: work.write_callibrator_Z144(verilog))
@N: MF179 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":484:10:484:73|Found 16 by 16 bit equality operator ('==') data_register\.data_match32_2 (in view: work.write_callibrator_Z144(verilog))
@N: MF179 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":484:10:484:73|Found 16 by 16 bit equality operator ('==') data_register\.data_match32_3 (in view: work.write_callibrator_Z144(verilog))
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\ddr_init_iterator.v":34:0:34:5|Found counter in view:work.ddr_init_iterator(verilog) instance timeout_counter[22:0] 
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\sram_axi\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_mainctrl.v":1666:4:1666:9|Found counter in view:work.SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z150(verilog) instance genblk2\.rdbeat_cnt[8:0] 
@N: MO231 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\sram_axi\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_mainctrl.v":1398:10:1398:15|Found counter in view:work.SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z150(verilog) instance genblk2\.genblk2\.ram_rdreq_cntr[8:0] 
@N: MF179 :|Found 9 by 9 bit equality operator ('==') genblk2\.genblk2\.ren_sc8 (in view: work.SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z150(verilog))

Starting factoring (Real Time elapsed 0h:00m:44s; CPU Time elapsed 0h:00m:40s; Memory used current: 438MB peak: 438MB)

Auto Dissolve of slvCDC.genblk1\.cdc_ARChan (inst of view:work.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1(verilog))
Auto Dissolve of slvCDC.genblk1\.cdc_AWChan (inst of view:work.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1(verilog))

Finished factoring (Real Time elapsed 0h:00m:56s; CPU Time elapsed 0h:00m:52s; Memory used current: 518MB peak: 546MB)


Available hyper_sources - for debug and ip models
	None Found

@W: BN114 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_2 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_3 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_4 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_5 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_1 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_0 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_2 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_3 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_4 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_5 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_1 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_0 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_0 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_1 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_2 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_3 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_4 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_5 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_6 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@A: BN291 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\hdl\axi_io_ctrl.v":171:0:171:5|Boundary register CoreDMA_IO_CTRL_0.axi_io_ctrl_0.led_o[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\hdl\axi_io_ctrl.v":171:0:171:5|Boundary register CoreDMA_IO_CTRL_0.axi_io_ctrl_0.led_o[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\hdl\axi_io_ctrl.v":171:0:171:5|Boundary register CoreDMA_IO_CTRL_0.axi_io_ctrl_0.led_o[4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\hdl\axi_io_ctrl.v":171:0:171:5|Boundary register CoreDMA_IO_CTRL_0.axi_io_ctrl_0.led_o[5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\hdl\axi_io_ctrl.v":171:0:171:5|Boundary register CoreDMA_IO_CTRL_0.axi_io_ctrl_0.led_o[6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\hdl\axi_io_ctrl.v":171:0:171:5|Boundary register CoreDMA_IO_CTRL_0.axi_io_ctrl_0.led_o[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: BN114 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":96:0:96:5|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_1 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":96:0:96:5|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_2 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:01m:09s; CPU Time elapsed 0h:01m:04s; Memory used current: 500MB peak: 618MB)


Starting Early Timing Optimization (Real Time elapsed 0h:01m:17s; CPU Time elapsed 0h:01m:13s; Memory used current: 506MB peak: 618MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:37s; CPU Time elapsed 0h:01m:33s; Memory used current: 512MB peak: 618MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:39s; CPU Time elapsed 0h:01m:35s; Memory used current: 513MB peak: 618MB)

@N: MO106 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_buffer_descriptors.v":207:23:238:25|Found ROM CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_bufferDescriptors.un402_ctrlAddrDec_0[1:0] (in view: work.top(verilog)) with 31 words by 2 bits.
@N: MO106 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxitoahbl\3.6.101\rtl\vlog\core\coreaxitoahbl_readbytecnt.v":54:8:54:11|Found ROM AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_AXISlaveCtrl.U_readByteCnt.validBytes_1_00_0[7:0] (in view: work.top(verilog)) with 64 words by 8 bits.
@N: MO106 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxitoahbl\3.6.101\rtl\vlog\core\coreaxitoahbl_readbytecnt.v":54:8:54:11|Found ROM AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_AXISlaveCtrl.U_readByteCnt.validBytes_1_00[7:0] (in view: work.top(verilog)) with 64 words by 8 bits.

Finished preparing to map (Real Time elapsed 0h:01m:51s; CPU Time elapsed 0h:01m:46s; Memory used current: 517MB peak: 618MB)


Finished technology mapping (Real Time elapsed 0h:01m:58s; CPU Time elapsed 0h:01m:54s; Memory used current: 565MB peak: 618MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:56s		    -3.50ns		30339 /     18766
   2		0h:01m:59s		    -3.50ns		25519 /     18766
   3		0h:01m:59s		    -3.02ns		25519 /     18766
   4		0h:01m:59s		    -2.88ns		25518 /     18766
@N: FX271 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":72:13:72:29|Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.holdDat28 (in view: work.top(verilog)) with 73 loads 3 times to improve timing.
@N: FX271 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.N_9111_i (in view: work.top(verilog)) with 73 loads 3 times to improve timing.
@N: FX271 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk3\.rrs.N_9145_i (in view: work.top(verilog)) with 71 loads 3 times to improve timing.
@N: FX271 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v":619:2:619:7|Replicating instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_AXI4MasterDMACtrl.ren_sc_d2 (in view: work.top(verilog)) with 75 loads 3 times to improve timing.
@N: FX271 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_error_ctrl_fsm.v":705:8:705:11|Replicating instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.intErrorCtrl_inst.clrExtDscrptrDataValidReg_d (in view: work.top(verilog)) with 89 loads 3 times to improve timing.
Timing driven replication report
Added 13 Registers via timing driven replication
Added 24 LUTs via timing driven replication

   5		0h:02m:04s		    -2.60ns		25547 /     18779
   6		0h:02m:04s		    -2.47ns		25547 /     18779
   7		0h:02m:04s		    -2.42ns		25552 /     18779
@N: FX271 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":72:13:72:29|Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat6 (in view: work.top(verilog)) with 42 loads 2 times to improve timing.
@N: FX271 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.N_9213_i (in view: work.top(verilog)) with 42 loads 2 times to improve timing.
@N: FX271 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.N_9179_i (in view: work.top(verilog)) with 44 loads 3 times to improve timing.
@N: FX271 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":72:13:72:29|Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat6 (in view: work.top(verilog)) with 44 loads 3 times to improve timing.
@N: FX271 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_buffer_descriptors.v":474:8:474:11|Replicating instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_bufferDescriptors.wrData_d_sn_m2 (in view: work.top(verilog)) with 40 loads 2 times to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 12 LUTs via timing driven replication


   8		0h:02m:09s		    -2.43ns		25565 /     18779
   9		0h:02m:09s		    -2.39ns		25571 /     18779
  10		0h:02m:09s		    -2.39ns		25569 /     18779
  11		0h:02m:10s		    -2.39ns		25575 /     18779
@N: FP130 |Promoting Net PF_DDR4_SS_0.reset_n_int_arst on CLKINT  I_4314 
@N: FP130 |Promoting Net dff_arst on CLKINT  I_4315 
@N: FP130 |Promoting Net sdram_sys_top.s1_arst on CLKINT  I_2802 
@N: FP130 |Promoting Net AXI4_Interconnect_0.AXI4_Interconnect_0.arst_aclk_sync.sysReset on CLKINT  I_4316 
@N: FP130 |Promoting Net PF_DDR4_SS_0.CCC_0_OUT2_HS_IO_CLK_0 on CLKINT  I_4317 
@N: FP130 |Promoting Net PF_DDR4_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0_TX_DQS_270 on CLKINT  I_4318 
@N: FP130 |Promoting Net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL_TX_DQS on CLKINT  I_4319 
@N: FP130 |Promoting Net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL_TX_DQS on CLKINT  I_4320 
@N: FP130 |Promoting Net PF_DDR4_SS_0.CCC_0_OUT3_HS_IO_CLK_0 on CLKINT  I_4321 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:02m:21s; CPU Time elapsed 0h:02m:17s; Memory used current: 571MB peak: 618MB)


Finished restoring hierarchy (Real Time elapsed 0h:02m:26s; CPU Time elapsed 0h:02m:21s; Memory used current: 576MB peak: 618MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 2 clock pin(s) of sequential element(s)
13 gated/generated clock tree(s) driving 19091 clock pin(s) of sequential element(s)
0 instances converted, 19091 sequential instances remain driven by gated/generated clocks

========================================================================== Non-Gated/Non-Generated Clocks ==========================================================================
Clock Tree ID     Driving Element                                                 Drive Element Type                   Fanout     Sample Instance                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0014       PCIe_EP_0.PCIe_TL_CLK_0.OSC_160MHz_0.OSC_160MHz_0.I_OSC_160     clock definition on OSC_RC160MHZ     1          PCIe_EP_0.PCIe_TL_CLK_0.CLK_DIV2_0.CLK_DIV2_0.I_CD
@K:CKID0015       REF_CLK_0                                                       clock definition on port             1          PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0                
====================================================================================================================================================================================
===================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element                                                                    Drive Element Type     Fanout     Sample Instance                                                Explanation                                                 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       PF_DDR4_SS_0.CCC_0.pll_inst_0                                                      PLL                    17923      PF_DDR4_SS_0.DDRPHY_BLK_0.DFN1_CMD                             No gated clock conversion method for cell cell:ACG4.DFN1    
@K:CKID0002       PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0                                                 PLL                    1041       G_1333                                                         No gated clock conversion method for cell cell:ACG4.SLE     
@K:CKID0003       PF_DDR4_SS_0.CCC_0.hs_io_clk_11                                                    HS_IO_CLK              55         PF_DDR4_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL       No gated clock conversion method for cell cell:work.LANECTRL
@K:CKID0004       PF_DDR4_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL                           LANECTRL               26         PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_WE_N.I_IOD_0                     No gated clock conversion method for cell cell:work.IOD     
@K:CKID0005       PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL                                   LANECTRL               10         PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_READ_TRAINING.I_IOD_0     No gated clock conversion method for cell cell:work.IOD     
@K:CKID0006       PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL                                   LANECTRL               10         PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_READ_TRAINING.I_IOD_0     No gated clock conversion method for cell cell:work.IOD     
@K:CKID0007       PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL                                   LANECTRL               9          PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0               No gated clock conversion method for cell cell:work.IOD     
@K:CKID0008       PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL                                   LANECTRL               9          PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0               No gated clock conversion method for cell cell:work.IOD     
@K:CKID0009       PCIe_EP_0.PCIex4_0.PCIE_COMMON_INSTANCE                                            PCIE_COMMON            3          PCIe_EP_0.PCIex4_0.PCIE_1                                      No gated clock conversion method for cell cell:work.PCIE    
@K:CKID0010       PF_DDR4_SS_0.CCC_0.hs_io_clk_15                                                    HS_IO_CLK              2          PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL               No gated clock conversion method for cell cell:work.LANECTRL
@K:CKID0011       PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.VCO_PHSEL_ROTATE[0]     SLE                    1          PF_DDR4_SS_0.CCC_0.pll_inst_0                                  No gated clock conversion method for cell cell:work.PLL     
@K:CKID0012       PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL                                   LANECTRL               1          PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0               No gated clock conversion method for cell cell:work.IOD     
@K:CKID0013       PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL                                   LANECTRL               1          PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0               No gated clock conversion method for cell cell:work.IOD     
==================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:02m:30s; CPU Time elapsed 0h:02m:25s; Memory used current: 326MB peak: 618MB)

Writing Analyst data base D:\se50p\SE_50_P_BSP\Libero\PCIe_Gen2_EP_Demo_SE50p_MPF100T_v2021.2\synthesis\synwork\top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:02m:36s; CPU Time elapsed 0h:02m:31s; Memory used current: 406MB peak: 618MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.

Finished Writing Verilog Simulation files (Real Time elapsed 0h:02m:46s; CPU Time elapsed 0h:02m:41s; Memory used current: 370MB peak: 618MB)


Finished Writing Netlists (Real Time elapsed 0h:02m:46s; CPU Time elapsed 0h:02m:41s; Memory used current: 370MB peak: 618MB)


Start final timing analysis (Real Time elapsed 0h:02m:48s; CPU Time elapsed 0h:02m:43s; Memory used current: 374MB peak: 618MB)

@W: MT246 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\pf_ddr4_ss_ddrphy_blk\pf_ddr4_ss_ddrphy_blk.v":17108:21:17108:31|Blackbox OUTBUF_FEEDBACK_DIFF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\pf_ddr4_ss_ddrphy_blk\pf_ddr4_ss_ddrphy_blk.v":17099:16:17099:22|Blackbox OUTBUF_FEEDBACK is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\pf_ddr4_ss_ddrphy_blk\lane_1_iod_dqs\pf_ddr4_ss_ddrphy_blk_lane_1_iod_dqs_pf_iod.v":61:19:61:36|Blackbox BIBUF_DIFF_DQS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\pf_ddr4_ss_ddrphy_blk\lane_1_iod_dm\pf_ddr4_ss_ddrphy_blk_lane_1_iod_dm_pf_iod.v":43:21:43:40|Blackbox TRIBUFF_FEEDBACK is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\pcie_init_monitor\pcie_init_monitor_0\pcie_init_monitor_pcie_init_monitor_0_pf_init_monitor.v":66:12:66:25|Blackbox BANKCTRL_HSIO is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\pcie_init_monitor\pcie_init_monitor_0\pcie_init_monitor_pcie_init_monitor_0_pf_init_monitor.v":44:53:44:58|Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_mpf100t_v2021.2\component\work\osc_160mhz\osc_160mhz_0\osc_160mhz_osc_160mhz_0_pf_osc.v":13:17:13:25|Blackbox OSC_RC160MHZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock REF_CLK_PAD_P with period 10.00ns 
@N: MT615 |Found clock PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK with period 8.00ns 
@N: MT615 |Found clock REF_CLK_0 with period 30.00ns 
@N: MT615 |Found clock PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK with period 6.25ns 
@N: MT615 |Found clock PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV with period 12.50ns 
@N: MT615 |Found clock PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 with period 20.00ns 
@N: MT615 |Found clock PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 with period 1.25ns 
@N: MT615 |Found clock PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 with period 5.00ns 
@N: MT615 |Found clock PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2 with period 1.25ns 
@N: MT615 |Found clock PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 with period 1.25ns 
@W: MT420 |Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.TX_DQS_0.
@W: MT420 |Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.LANE_1_CTRL_TX_DQS_270.
@W: MT420 |Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.TX_DQS.
@W: MT420 |Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.LANE_0_CTRL_TX_DQS_270.
@W: MT420 |Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.TX_DQS_270.
@W: MT420 |Found inferred clock COREDDR_TIP_INT_Z146|VCO_PHSEL_ROTATE_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DDRPHY_BLK_0_VCO_PHSEL_ROTATE[0].


##### START OF TIMING REPORT #####[
# Timing report written on Wed Jan  4 07:29:31 2023
#


Top view:               top
Requested Frequency:    33.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\se50p\SE_50_P_BSP\Libero\PCIe_Gen2_EP_Demo_SE50p_MPF100T_v2021.2\designer\top\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.389

                                                                                    Requested     Estimated     Requested     Estimated                Clock                                                                                Clock              
Starting Clock                                                                      Frequency     Frequency     Period        Period        Slack      Type                                                                                 Group              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREDDR_TIP_INT_Z146|VCO_PHSEL_ROTATE_inferred_clock[0]                             100.0 MHz     NA            10.000        NA            NA         inferred                                                                             Inferred_clkgroup_5
PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV                            80.0 MHz      NA            12.500        NA            NA         generated (from PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK)     default_clkgroup   
PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK                     160.0 MHz     NA            6.250         NA            NA         declared                                                                             default_clkgroup   
PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK                          125.0 MHz     NA            8.000         NA            NA         declared                                                                             default_clkgroup   
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                                             50.0 MHz      125.8 MHz     20.000        7.950         4.109      generated (from REF_CLK_0)                                                           default_clkgroup   
PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0                                                  800.0 MHz     NA            1.250         NA            NA         generated (from REF_CLK_0)                                                           default_clkgroup   
PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1                                                  200.0 MHz     130.7 MHz     5.000         7.652         -1.326     generated (from REF_CLK_0)                                                           default_clkgroup   
PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2                                                  800.0 MHz     274.8 MHz     1.250         3.639         -2.389     generated (from REF_CLK_0)                                                           default_clkgroup   
PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3                                                  800.0 MHz     NA            1.250         NA            NA         generated (from REF_CLK_0)                                                           default_clkgroup   
PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock     100.0 MHz     291.6 MHz     10.000        3.429         6.571      inferred                                                                             Inferred_clkgroup_4
PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             100.0 MHz     NA            10.000        NA            NA         inferred                                                                             Inferred_clkgroup_3
PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 100.0 MHz     NA            10.000        NA            NA         inferred                                                                             Inferred_clkgroup_2
PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             100.0 MHz     NA            10.000        NA            NA         inferred                                                                             Inferred_clkgroup_1
PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 100.0 MHz     NA            10.000        NA            NA         inferred                                                                             Inferred_clkgroup_0
REF_CLK_0                                                                           33.3 MHz      NA            30.003        NA            NA         declared                                                                             default_clkgroup   
REF_CLK_PAD_P                                                                       100.0 MHz     NA            10.000        NA            NA         declared                                                                             default_clkgroup   
System                                                                              100.0 MHz     NA            10.000        NA            NA         system                                                                               system_clkgroup    
===============================================================================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                         Ending                                                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                           PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1                       |  5.000       False   |  No paths    -      |  No paths    -      |  No paths    -     
System                                                                           PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2                       |  1.250       False   |  No paths    -      |  No paths    -      |  No paths    -     
System                                                                           PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3                       |  1.250       False   |  No paths    -      |  No paths    -      |  No paths    -     
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                  |  20.000      12.050  |  No paths    -      |  No paths    -      |  No paths    -     
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                                          PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1                       |  5.000       4.109   |  No paths    -      |  No paths    -      |  No paths    -     
PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1                                               System                                                   |  5.000       1.361   |  No paths    -      |  No paths    -      |  No paths    -     
PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1                                               PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                  |  5.000       3.284   |  No paths    -      |  No paths    -      |  No paths    -     
PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1                                               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1                       |  5.000       -1.271  |  No paths    -      |  No paths    -      |  2.500       -1.326
PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1                                               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2                       |  1.250       False   |  No paths    -      |  No paths    -      |  No paths    -     
PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1                                               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3                       |  1.250       False   |  No paths    -      |  No paths    -      |  No paths    -     
PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1                                               COREDDR_TIP_INT_Z146|VCO_PHSEL_ROTATE_inferred_clock[0]  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -     
PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2                                               System                                                   |  1.250       -2.389  |  No paths    -      |  No paths    -      |  No paths    -     
PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock              System                                                   |  10.000      False   |  No paths    -      |  No paths    -      |  No paths    -     
PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock          System                                                   |  10.000      False   |  No paths    -      |  No paths    -      |  No paths    -     
PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock              System                                                   |  10.000      False   |  No paths    -      |  No paths    -      |  No paths    -     
PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock          System                                                   |  10.000      False   |  No paths    -      |  No paths    -      |  No paths    -     
PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock  System                                                   |  10.000      6.571   |  No paths    -      |  No paths    -      |  No paths    -     
==================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                       Starting                                                                      Arrival          
Instance                                                                                                                               Reference                                   Type     Pin     Net              Time        Slack
                                                                                                                                       Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.rdGrayCounter.cntGray[0]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       cntGray_3[0]     0.218       4.109
AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.wrGrayCounter.cntGray[0]              PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       cntGray_6[0]     0.218       4.109
AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.rdGrayCounter.cntGray[1]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       cntGray_3[1]     0.218       4.109
AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.wrGrayCounter.cntGray[1]              PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       cntGray_6[1]     0.218       4.109
AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.rdGrayCounter.cntGray[2]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       cntGray_3[2]     0.218       4.109
AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.wrGrayCounter.cntGray[2]              PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       cntGray_6[2]     0.218       4.109
AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.rdGrayCounter.cntGray[0]             PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       cntGray_1[0]     0.218       4.125
AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.rdGrayCounter.cntGray[0]             PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       cntGray[0]       0.218       4.125
AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.rdGrayCounter.cntGray[1]             PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       cntGray[1]       0.218       4.125
AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.rdGrayCounter.cntGray[1]             PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       cntGray_1[1]     0.218       4.125
======================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                          Starting                                                                  Required          
Instance                                                                                                                  Reference                                   Type     Pin     Net          Time         Slack
                                                                                                                          Clock                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.rdPtr_s1[0]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      D       rdPtr[0]     5.000        4.109
AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.rdPtr_s1[1]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      D       rdPtr[1]     5.000        4.109
AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.rdPtr_s1[2]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      D       rdPtr[2]     5.000        4.109
AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.wrPtr_s1[0]              PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      D       wrPtr[0]     5.000        4.109
AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.wrPtr_s1[1]              PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      D       wrPtr[1]     5.000        4.109
AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.wrPtr_s1[2]              PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      D       wrPtr[2]     5.000        4.109
AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.rdPtr_s1[0]             PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      D       rdPtr[0]     5.000        4.125
AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.rdPtr_s1[0]             PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      D       rdPtr[0]     5.000        4.125
AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.rdPtr_s1[1]             PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      D       rdPtr[1]     5.000        4.125
AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.rdPtr_s1[1]             PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      D       rdPtr[1]     5.000        4.125
======================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      0.891
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.109

    Number of logic level(s):                0
    Starting point:                          AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.rdGrayCounter.cntGray[0] / Q
    Ending point:                            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.rdPtr_s1[0] / D
    The start point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK
    The end   point is clocked by            PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=2.500 period=5.000) on pin CLK

Instance / Net                                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.rdGrayCounter.cntGray[0]     SLE      Q        Out     0.218     0.218 r     -         
cntGray_3[0]                                                                                                                           Net      -        -       0.673     -           9         
AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.rdPtr_s1[0]                  SLE      D        In      -         0.891 r     -         
=================================================================================================================================================================================================
Total path delay (propagation time + setup) of 0.891 is 0.218(24.5%) logic and 0.673(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
====================================



Starting Points with Worst Slack
********************************

                                                                                                                            Starting                                                                                         Arrival           
Instance                                                                                                                    Reference                              Type     Pin           Net                                Time        Slack 
                                                                                                                            Clock                                                                                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PCIe_EP_0.PCIex4_0.PCIE_1                                                                                                   PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1     PCIE     M_WVALID      PCIe_EP_0_AXI_1_MASTER_WVALID      2.122       -1.326
PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.select                          PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1     SLE      Q             DDRPHY_BLK_0_CAL_SELECT            0.201       -1.271
PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.init_sm[3]                                                           PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1     SLE      Q             init_sm[3]                         0.218       -1.244
PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.init_sm[2]                                                           PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1     SLE      Q             init_sm[2]                         0.218       -1.224
CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.intErrorCtrl_inst.wrCache1Sel       PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1     SLE      Q             wrCache1Sel                        0.218       -1.198
CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMATranCtrl.intErrorCtrl_inst.rdCache1Sel_1     PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1     SLE      Q             rdCache1Sel_i                      0.218       -1.130
PCIe_EP_0.PCIex4_0.PCIE_1                                                                                                   PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1     PCIE     M_RREADY      PCIe_EP_0_AXI_1_MASTER_RREADY      2.134       -1.118
PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.qm_active_index[0]                                         PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1     SLE      Q             CO0_38                             0.201       -1.113
PCIe_EP_0.PCIex4_0.PCIE_1                                                                                                   PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1     PCIE     M_AWVALID     PCIe_EP_0_AXI_1_MASTER_AWVALID     2.203       -1.112
PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.wr_ack[2]                                                  PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1     SLE      Q             wr_ack[2]                          0.218       -1.045
===============================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                     Starting                                                                   Required           
Instance                                             Reference                              Type     Pin     Net                Time         Slack 
                                                     Clock                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------
CoreDMA_IO_CTRL_0.axi_io_ctrl_0.dma0_data_cnt[0]     PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1     SLE      EN      dma0_data_cnte     2.373        -1.326
CoreDMA_IO_CTRL_0.axi_io_ctrl_0.dma0_data_cnt[1]     PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1     SLE      EN      dma0_data_cnte     2.373        -1.326
CoreDMA_IO_CTRL_0.axi_io_ctrl_0.dma0_data_cnt[2]     PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1     SLE      EN      dma0_data_cnte     2.373        -1.326
CoreDMA_IO_CTRL_0.axi_io_ctrl_0.dma0_data_cnt[3]     PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1     SLE      EN      dma0_data_cnte     2.373        -1.326
CoreDMA_IO_CTRL_0.axi_io_ctrl_0.dma0_data_cnt[4]     PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1     SLE      EN      dma0_data_cnte     2.373        -1.326
CoreDMA_IO_CTRL_0.axi_io_ctrl_0.dma0_data_cnt[5]     PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1     SLE      EN      dma0_data_cnte     2.373        -1.326
CoreDMA_IO_CTRL_0.axi_io_ctrl_0.dma0_data_cnt[6]     PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1     SLE      EN      dma0_data_cnte     2.373        -1.326
CoreDMA_IO_CTRL_0.axi_io_ctrl_0.dma0_data_cnt[7]     PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1     SLE      EN      dma0_data_cnte     2.373        -1.326
CoreDMA_IO_CTRL_0.axi_io_ctrl_0.dma0_data_cnt[8]     PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1     SLE      EN      dma0_data_cnte     2.373        -1.326
CoreDMA_IO_CTRL_0.axi_io_ctrl_0.dma0_data_cnt[9]     PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1     SLE      EN      dma0_data_cnte     2.373        -1.326
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.500
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.373

    - Propagation time:                      3.699
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.326

    Number of logic level(s):                1
    Starting point:                          PCIe_EP_0.PCIex4_0.PCIE_1 / M_WVALID
    Ending point:                            CoreDMA_IO_CTRL_0.axi_io_ctrl_0.dma0_data_cnt[0] / EN
    The start point is clocked by            PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 [falling] (rise=0.000 fall=2.500 period=5.000) on pin AXI_CLK
    The end   point is clocked by            PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=2.500 period=5.000) on pin CLK

Instance / Net                                                              Pin          Pin               Arrival     No. of    
Name                                                               Type     Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
PCIe_EP_0.PCIex4_0.PCIE_1                                          PCIE     M_WVALID     Out     2.122     2.122 r     -         
PCIe_EP_0_AXI_1_MASTER_WVALID                                      Net      -            -       0.662     -           11        
CoreDMA_IO_CTRL_0.axi_io_ctrl_0.un2_pcie_dma0_start_2_RNI5M3O1     CFG4     D            In      -         2.784 r     -         
CoreDMA_IO_CTRL_0.axi_io_ctrl_0.un2_pcie_dma0_start_2_RNI5M3O1     CFG4     Y            Out     0.168     2.952 r     -         
dma0_data_cnte                                                     Net      -            -       0.748     -           24        
CoreDMA_IO_CTRL_0.axi_io_ctrl_0.dma0_data_cnt[0]                   SLE      EN           In      -         3.699 r     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 3.826 is 2.417(63.2%) logic and 1.410(36.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.500
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.373

    - Propagation time:                      3.699
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.326

    Number of logic level(s):                1
    Starting point:                          PCIe_EP_0.PCIex4_0.PCIE_1 / M_WVALID
    Ending point:                            CoreDMA_IO_CTRL_0.axi_io_ctrl_0.dma0_data_cnt[1] / EN
    The start point is clocked by            PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 [falling] (rise=0.000 fall=2.500 period=5.000) on pin AXI_CLK
    The end   point is clocked by            PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=2.500 period=5.000) on pin CLK

Instance / Net                                                              Pin          Pin               Arrival     No. of    
Name                                                               Type     Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
PCIe_EP_0.PCIex4_0.PCIE_1                                          PCIE     M_WVALID     Out     2.122     2.122 r     -         
PCIe_EP_0_AXI_1_MASTER_WVALID                                      Net      -            -       0.662     -           11        
CoreDMA_IO_CTRL_0.axi_io_ctrl_0.un2_pcie_dma0_start_2_RNI5M3O1     CFG4     D            In      -         2.784 r     -         
CoreDMA_IO_CTRL_0.axi_io_ctrl_0.un2_pcie_dma0_start_2_RNI5M3O1     CFG4     Y            Out     0.168     2.952 r     -         
dma0_data_cnte                                                     Net      -            -       0.748     -           24        
CoreDMA_IO_CTRL_0.axi_io_ctrl_0.dma0_data_cnt[1]                   SLE      EN           In      -         3.699 r     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 3.826 is 2.417(63.2%) logic and 1.410(36.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.500
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.373

    - Propagation time:                      3.699
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.326

    Number of logic level(s):                1
    Starting point:                          PCIe_EP_0.PCIex4_0.PCIE_1 / M_WVALID
    Ending point:                            CoreDMA_IO_CTRL_0.axi_io_ctrl_0.dma0_data_cnt[2] / EN
    The start point is clocked by            PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 [falling] (rise=0.000 fall=2.500 period=5.000) on pin AXI_CLK
    The end   point is clocked by            PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=2.500 period=5.000) on pin CLK

Instance / Net                                                              Pin          Pin               Arrival     No. of    
Name                                                               Type     Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
PCIe_EP_0.PCIex4_0.PCIE_1                                          PCIE     M_WVALID     Out     2.122     2.122 r     -         
PCIe_EP_0_AXI_1_MASTER_WVALID                                      Net      -            -       0.662     -           11        
CoreDMA_IO_CTRL_0.axi_io_ctrl_0.un2_pcie_dma0_start_2_RNI5M3O1     CFG4     D            In      -         2.784 r     -         
CoreDMA_IO_CTRL_0.axi_io_ctrl_0.un2_pcie_dma0_start_2_RNI5M3O1     CFG4     Y            Out     0.168     2.952 r     -         
dma0_data_cnte                                                     Net      -            -       0.748     -           24        
CoreDMA_IO_CTRL_0.axi_io_ctrl_0.dma0_data_cnt[2]                   SLE      EN           In      -         3.699 r     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 3.826 is 2.417(63.2%) logic and 1.410(36.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.500
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.373

    - Propagation time:                      3.699
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.326

    Number of logic level(s):                1
    Starting point:                          PCIe_EP_0.PCIex4_0.PCIE_1 / M_WVALID
    Ending point:                            CoreDMA_IO_CTRL_0.axi_io_ctrl_0.dma0_data_cnt[3] / EN
    The start point is clocked by            PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 [falling] (rise=0.000 fall=2.500 period=5.000) on pin AXI_CLK
    The end   point is clocked by            PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=2.500 period=5.000) on pin CLK

Instance / Net                                                              Pin          Pin               Arrival     No. of    
Name                                                               Type     Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
PCIe_EP_0.PCIex4_0.PCIE_1                                          PCIE     M_WVALID     Out     2.122     2.122 r     -         
PCIe_EP_0_AXI_1_MASTER_WVALID                                      Net      -            -       0.662     -           11        
CoreDMA_IO_CTRL_0.axi_io_ctrl_0.un2_pcie_dma0_start_2_RNI5M3O1     CFG4     D            In      -         2.784 r     -         
CoreDMA_IO_CTRL_0.axi_io_ctrl_0.un2_pcie_dma0_start_2_RNI5M3O1     CFG4     Y            Out     0.168     2.952 r     -         
dma0_data_cnte                                                     Net      -            -       0.748     -           24        
CoreDMA_IO_CTRL_0.axi_io_ctrl_0.dma0_data_cnt[3]                   SLE      EN           In      -         3.699 r     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 3.826 is 2.417(63.2%) logic and 1.410(36.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.500
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.373

    - Propagation time:                      3.699
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.326

    Number of logic level(s):                1
    Starting point:                          PCIe_EP_0.PCIex4_0.PCIE_1 / M_WVALID
    Ending point:                            CoreDMA_IO_CTRL_0.axi_io_ctrl_0.dma0_data_cnt[4] / EN
    The start point is clocked by            PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 [falling] (rise=0.000 fall=2.500 period=5.000) on pin AXI_CLK
    The end   point is clocked by            PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=2.500 period=5.000) on pin CLK

Instance / Net                                                              Pin          Pin               Arrival     No. of    
Name                                                               Type     Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
PCIe_EP_0.PCIex4_0.PCIE_1                                          PCIE     M_WVALID     Out     2.122     2.122 r     -         
PCIe_EP_0_AXI_1_MASTER_WVALID                                      Net      -            -       0.662     -           11        
CoreDMA_IO_CTRL_0.axi_io_ctrl_0.un2_pcie_dma0_start_2_RNI5M3O1     CFG4     D            In      -         2.784 r     -         
CoreDMA_IO_CTRL_0.axi_io_ctrl_0.un2_pcie_dma0_start_2_RNI5M3O1     CFG4     Y            Out     0.168     2.952 r     -         
dma0_data_cnte                                                     Net      -            -       0.748     -           24        
CoreDMA_IO_CTRL_0.axi_io_ctrl_0.dma0_data_cnt[4]                   SLE      EN           In      -         3.699 r     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 3.826 is 2.417(63.2%) logic and 1.410(36.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                  Arrival           
Instance                                       Reference                              Type     Pin     Net               Time        Slack 
                                               Clock                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------
PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_A_12.I_IOD_0     PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2     IOD      TX      IOD_A_12_TX_0     2.691       -2.389
===========================================================================================================================================


Ending Points with Worst Slack
******************************

                                      Starting                                                                             Required           
Instance                              Reference                              Type                Pin     Net               Time         Slack 
                                      Clock                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------
PF_DDR4_SS_0.DDRPHY_BLK_0.OB_A_12     PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2     OUTBUF_FEEDBACK     D       IOD_A_12_TX_0     1.250        -2.389
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.250
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.250

    - Propagation time:                      3.639
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.389

    Number of logic level(s):                0
    Starting point:                          PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_A_12.I_IOD_0 / TX
    Ending point:                            PF_DDR4_SS_0.DDRPHY_BLK_0.OB_A_12 / D
    The start point is clocked by            PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2 [rising] (rise=0.000 fall=0.625 period=1.250) on pin HS_IO_CLK[0]
    The end   point is clocked by            System [rising]

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                           Type                Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_A_12.I_IOD_0     IOD                 TX       Out     2.691     2.691 r     -         
IOD_A_12_TX_0                                  Net                 -        -       0.948     -           1         
PF_DDR4_SS_0.DDRPHY_BLK_0.OB_A_12              OUTBUF_FEEDBACK     D        In      -         3.639 r     -         
====================================================================================================================
Total path delay (propagation time + setup) of 3.639 is 2.691(73.9%) logic and 0.948(26.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                                                               Arrival          
Instance                                       Reference                                                                           Type     Pin     Net               Time        Slack
                                               Clock                                                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_A_12.I_IOD_0     PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock     IOD      TX      IOD_A_12_TX_0     2.481       6.571
=======================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                      Starting                                                                                                                          Required          
Instance                              Reference                                                                           Type                Pin     Net               Time         Slack
                                      Clock                                                                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_DDR4_SS_0.DDRPHY_BLK_0.OB_A_12     PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock     OUTBUF_FEEDBACK     D       IOD_A_12_TX_0     10.000       6.571
==========================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      3.429
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.571

    Number of logic level(s):                0
    Starting point:                          PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_A_12.I_IOD_0 / TX
    Ending point:                            PF_DDR4_SS_0.DDRPHY_BLK_0.OB_A_12 / D
    The start point is clocked by            PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin TX_DQS_270
    The end   point is clocked by            System [rising]

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                           Type                Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_A_12.I_IOD_0     IOD                 TX       Out     2.481     2.481 r     -         
IOD_A_12_TX_0                                  Net                 -        -       0.948     -           1         
PF_DDR4_SS_0.DDRPHY_BLK_0.OB_A_12              OUTBUF_FEEDBACK     D        In      -         3.429 r     -         
====================================================================================================================
Total path delay (propagation time + setup) of 3.429 is 2.481(72.4%) logic and 0.948(27.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":17:0:17:0|Timing constraint (through [get_nets { AXI4_Interconnect_0.ARESETN* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":18:0:18:0|Timing constraint (from [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.rdGrayCounter*.cntGray* }] to [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.rdPtr_s1* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":19:0:19:0|Timing constraint (from [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.wrGrayCounter*.cntGray* }] to [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.wrPtr_s1* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":20:0:20:0|Timing constraint (through [get_nets { CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.ARESETN* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":21:0:21:0|Timing constraint (to [get_pins { PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[0] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[1] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[2] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[3] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[4] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[5] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[6] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[7] PCIe_EP_0.PCIex4_0.PCIE_1.WAKEREQ PCIe_EP_0.PCIex4_0.PCIE_1.MPERST_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":22:0:22:0|Timing constraint (from [get_pins { PCIe_EP_0.PCIex4_0.PCIE_1.TL_CLK }]) (false path) was not applied to the design because the from list is incorrect: it contains no clock, primary input, sequential cell, or sequential cell clock pin 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":23:0:23:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.*.I_IOD_*.ARST_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":24:0:24:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_*_CTRL.I_LANECTRL.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":25:0:25:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":26:0:26:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.*.I_IOD_*.RX_SYNC_RST* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":27:0:27:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":28:0:28:0|Timing constraint (through [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_OUT_OF_RANGE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":30:0:30:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.RESET }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":31:0:31:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":32:0:32:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":33:0:33:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_LOAD PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":34:0:34:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.SWITCH }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":35:0:35:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":36:0:36:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[0] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":37:0:37:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[1] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":38:0:38:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":39:0:39:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[3] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":40:0:40:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[4] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":41:0:41:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[5] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":42:0:42:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[6] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":43:0:43:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[7] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":45:0:45:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.RESET }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":46:0:46:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":47:0:47:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":48:0:48:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_LOAD PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":49:0:49:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.SWITCH }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":50:0:50:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":51:0:51:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[0] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":52:0:52:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[1] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":53:0:53:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":54:0:54:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[3] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":55:0:55:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[4] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":56:0:56:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[5] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":57:0:57:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[6] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":58:0:58:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[7] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":68:0:68:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.CCC_0.pll_inst_0.PHASE_OUT0_SEL }]) (false path) was not applied to the design because no matching path was synchronous 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":69:0:69:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.CCC_0.pll_inst_0.PHASE_OUT2_SEL }]) (false path) was not applied to the design because no matching path was synchronous 
@W: MT447 :"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":70:0:70:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.CCC_0.pll_inst_0.PHASE_OUT3_SEL }]) (false path) was not applied to the design because no matching path was synchronous 
None

Finished final timing analysis (Real Time elapsed 0h:02m:49s; CPU Time elapsed 0h:02m:44s; Memory used current: 384MB peak: 618MB)


Finished timing report (Real Time elapsed 0h:02m:49s; CPU Time elapsed 0h:02m:44s; Memory used current: 384MB peak: 618MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: mpf100tfcg484-1
Cell usage:
AND2            1 use
AND3            1 use
BANKCTRL_HSIO   2 uses
BANKEN          1 use
BIBUF_DIFF_DQS  2 uses
CLKINT          13 uses
CLKINT_PRESERVE  1 use
DFN1            1 use
DLL             1 use
HS_IO_CLK       2 uses
ICB_CLKDIV      1 use
ICB_NGMUX       1 use
INIT            1 use
IOD             52 uses
LANECTRL        3 uses
OR4             2 uses
OSC_RC160MHZ    1 use
OUTBUF_FEEDBACK  1 use
OUTBUF_FEEDBACK_DIFF  1 use
PCIE            1 use
PCIE_COMMON     1 use
PLL             2 uses
TRIBUFF_FEEDBACK  2 uses
TX_PLL          1 use
XCVR_APB_LINK   1 use
XCVR_PIPE_AXI0  1 use
XCVR_PIPE_AXI1  1 use
XCVR_REF_CLK    1 use
CFG1           206 uses
CFG2           3144 uses
CFG3           8438 uses
CFG4           8412 uses

Carry cells:
ARI1            3797 uses - used for arithmetic functions
ARI1            915 uses - used for Wide-Mux implementation
Total ARI1      4712 uses


Sequential Cells: 
SLE            18625 uses

DSP Blocks:    0 of 336 (0%)

I/O ports: 62
I/O primitives: 47
BIBUF          16 uses
INBUF          2 uses
OUTBUF         2 uses
TRIBUFF        27 uses


Global Clock Buffers: 13

RAM/ROM usage summary
Total Block RAMs (RAM1K20) : 29 of 352 (8%)
Total Block RAMs (RAM64x12) : 116 of 1008 (11%)

Total LUTs:    24912

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 1392; LUTs = 1392;
RAM1K20  Interface Logic : SLEs = 1044; LUTs = 1044;
MACC_PA     Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  18625 + 1392 + 1044 + 0 = 21061;
Total number of LUTs after P&R:  24912 + 1392 + 1044 + 0 = 27348;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:02m:49s; CPU Time elapsed 0h:02m:45s; Memory used current: 174MB peak: 618MB)

Process took 0h:02m:49s realtime, 0h:02m:45s cputime
# Wed Jan  4 07:29:32 2023

###########################################################]
