#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_00000292ebb248b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000292ebadc210 .scope module, "tb" "tb" 3 23;
 .timescale -12 -12;
L_00000292ebb341e0 .functor NOT 1, L_00000292ebb91e70, C4<0>, C4<0>, C4<0>;
L_00000292ebb342c0 .functor XOR 1, L_00000292ebb90b10, L_00000292ebb91150, C4<0>, C4<0>;
L_00000292ebb2dee0 .functor XOR 1, L_00000292ebb342c0, L_00000292ebb90bb0, C4<0>, C4<0>;
v00000292ebb922d0_0 .net *"_ivl_10", 0 0, L_00000292ebb90bb0;  1 drivers
v00000292ebb90a70_0 .net *"_ivl_12", 0 0, L_00000292ebb2dee0;  1 drivers
v00000292ebb91f10_0 .net *"_ivl_2", 0 0, L_00000292ebb90930;  1 drivers
v00000292ebb91d30_0 .net *"_ivl_4", 0 0, L_00000292ebb90b10;  1 drivers
v00000292ebb91ab0_0 .net *"_ivl_6", 0 0, L_00000292ebb91150;  1 drivers
v00000292ebb92410_0 .net *"_ivl_8", 0 0, L_00000292ebb342c0;  1 drivers
v00000292ebb91b50_0 .var "clk", 0 0;
v00000292ebb91dd0_0 .net "reset", 0 0, v00000292ebb906b0_0;  1 drivers
v00000292ebb90750_0 .var/2u "stats1", 159 0;
v00000292ebb924b0_0 .var/2u "strobe", 0 0;
v00000292ebb913d0_0 .net "tb_match", 0 0, L_00000292ebb91e70;  1 drivers
v00000292ebb92550_0 .net "tb_mismatch", 0 0, L_00000292ebb341e0;  1 drivers
v00000292ebb90e30_0 .net "w", 0 0, v00000292ebb909d0_0;  1 drivers
v00000292ebb90890_0 .net "z_dut", 0 0, L_00000292ebb91a10;  1 drivers
v00000292ebb91470_0 .net "z_ref", 0 0, L_00000292ebb349c0;  1 drivers
L_00000292ebb90930 .concat [ 1 0 0 0], L_00000292ebb349c0;
L_00000292ebb90b10 .concat [ 1 0 0 0], L_00000292ebb349c0;
L_00000292ebb91150 .concat [ 1 0 0 0], L_00000292ebb91a10;
L_00000292ebb90bb0 .concat [ 1 0 0 0], L_00000292ebb349c0;
L_00000292ebb91e70 .cmp/eeq 1, L_00000292ebb90930, L_00000292ebb2dee0;
S_00000292ebb2ceb0 .scope module, "good1" "RefModule" 3 64, 4 2 0, S_00000292ebadc210;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
P_00000292ebb2d040 .param/l "A" 0 4 9, +C4<00000000000000000000000000000000>;
P_00000292ebb2d078 .param/l "B" 0 4 9, +C4<00000000000000000000000000000001>;
P_00000292ebb2d0b0 .param/l "C" 0 4 9, +C4<00000000000000000000000000000010>;
P_00000292ebb2d0e8 .param/l "D" 0 4 9, +C4<00000000000000000000000000000011>;
P_00000292ebb2d120 .param/l "E" 0 4 9, +C4<00000000000000000000000000000100>;
P_00000292ebb2d158 .param/l "F" 0 4 9, +C4<00000000000000000000000000000101>;
L_00000292ebb349c0 .functor OR 1, L_00000292ebb920f0, L_00000292ebb92190, C4<0>, C4<0>;
v00000292ebb1e010_0 .net *"_ivl_0", 31 0, L_00000292ebb92230;  1 drivers
L_00000292ebb93718 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000292ebb1e3d0_0 .net *"_ivl_11", 28 0, L_00000292ebb93718;  1 drivers
L_00000292ebb93760 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v00000292ebb1e5b0_0 .net/2u *"_ivl_12", 31 0, L_00000292ebb93760;  1 drivers
v00000292ebb1e790_0 .net *"_ivl_14", 0 0, L_00000292ebb92190;  1 drivers
L_00000292ebb93688 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000292ebb1e830_0 .net *"_ivl_3", 28 0, L_00000292ebb93688;  1 drivers
L_00000292ebb936d0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000292ebb1e330_0 .net/2u *"_ivl_4", 31 0, L_00000292ebb936d0;  1 drivers
v00000292ebb1e8d0_0 .net *"_ivl_6", 0 0, L_00000292ebb920f0;  1 drivers
v00000292ebb1e0b0_0 .net *"_ivl_8", 31 0, L_00000292ebb91510;  1 drivers
v00000292ebb1e150_0 .net "clk", 0 0, v00000292ebb91b50_0;  1 drivers
v00000292ebb1dc50_0 .var "next", 2 0;
v00000292ebb1e970_0 .net "reset", 0 0, v00000292ebb906b0_0;  alias, 1 drivers
v00000292ebb1e290_0 .var "state", 2 0;
v00000292ebb1dcf0_0 .net "w", 0 0, v00000292ebb909d0_0;  alias, 1 drivers
v00000292ebb1de30_0 .net "z", 0 0, L_00000292ebb349c0;  alias, 1 drivers
E_00000292ebb20b90 .event edge, v00000292ebb1e290_0, v00000292ebb1dcf0_0;
E_00000292ebb20e10 .event posedge, v00000292ebb1e150_0;
L_00000292ebb92230 .concat [ 3 29 0 0], v00000292ebb1e290_0, L_00000292ebb93688;
L_00000292ebb920f0 .cmp/eq 32, L_00000292ebb92230, L_00000292ebb936d0;
L_00000292ebb91510 .concat [ 3 29 0 0], v00000292ebb1e290_0, L_00000292ebb93718;
L_00000292ebb92190 .cmp/eq 32, L_00000292ebb91510, L_00000292ebb93760;
S_00000292ebb2d1a0 .scope module, "stim1" "stimulus_gen" 3 59, 3 6 0, S_00000292ebadc210;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "w";
v00000292ebb1ded0_0 .net "clk", 0 0, v00000292ebb91b50_0;  alias, 1 drivers
v00000292ebb906b0_0 .var "reset", 0 0;
v00000292ebb909d0_0 .var "w", 0 0;
E_00000292ebb21590/0 .event negedge, v00000292ebb1e150_0;
E_00000292ebb21590/1 .event posedge, v00000292ebb1e150_0;
E_00000292ebb21590 .event/or E_00000292ebb21590/0, E_00000292ebb21590/1;
S_00000292ebaf2f30 .scope module, "top_module1" "TopModule" 3 70, 5 3 0, S_00000292ebadc210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
L_00000292ebb937a8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000292ebb90ed0_0 .net/2u *"_ivl_0", 1 0, L_00000292ebb937a8;  1 drivers
v00000292ebb91fb0_0 .net "clk", 0 0, v00000292ebb91b50_0;  alias, 1 drivers
v00000292ebb90f70_0 .var "current_state", 1 0;
v00000292ebb92050_0 .var "next_state", 1 0;
v00000292ebb91330_0 .net "reset", 0 0, v00000292ebb906b0_0;  alias, 1 drivers
v00000292ebb92370_0 .net "w", 0 0, v00000292ebb909d0_0;  alias, 1 drivers
v00000292ebb907f0_0 .net "z", 0 0, L_00000292ebb91a10;  alias, 1 drivers
E_00000292ebb377f0 .event edge, v00000292ebb90f70_0, v00000292ebb1dcf0_0;
E_00000292ebb37630 .event posedge, v00000292ebb1e970_0, v00000292ebb1e150_0;
L_00000292ebb91a10 .cmp/eq 2, v00000292ebb90f70_0, L_00000292ebb937a8;
S_00000292ebaf30c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 78, 3 78 0, S_00000292ebadc210;
 .timescale -12 -12;
E_00000292ebb36e70 .event edge, v00000292ebb924b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v00000292ebb924b0_0;
    %nor/r;
    %assign/vec4 v00000292ebb924b0_0, 0;
    %wait E_00000292ebb36e70;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_00000292ebb2d1a0;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000292ebb21590;
    %vpi_func 3 14 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v00000292ebb909d0_0, 0;
    %vpi_func 3 15 "$random" 32 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000292ebb906b0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 18 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000292ebb2ceb0;
T_2 ;
    %wait E_00000292ebb20e10;
    %load/vec4 v00000292ebb1e970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000292ebb1e290_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000292ebb1dc50_0;
    %assign/vec4 v00000292ebb1e290_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000292ebb2ceb0;
T_3 ;
Ewait_0 .event/or E_00000292ebb20b90, E_0x0;
    %wait Ewait_0;
    %load/vec4 v00000292ebb1e290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v00000292ebb1dc50_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v00000292ebb1dcf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %pad/s 3;
    %store/vec4 v00000292ebb1dc50_0, 0, 3;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v00000292ebb1dcf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %pad/s 3;
    %store/vec4 v00000292ebb1dc50_0, 0, 3;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v00000292ebb1dcf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %pad/s 3;
    %store/vec4 v00000292ebb1dc50_0, 0, 3;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v00000292ebb1dcf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %pad/s 3;
    %store/vec4 v00000292ebb1dc50_0, 0, 3;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v00000292ebb1dcf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %pad/s 3;
    %store/vec4 v00000292ebb1dc50_0, 0, 3;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v00000292ebb1dcf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %pad/s 3;
    %store/vec4 v00000292ebb1dc50_0, 0, 3;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000292ebaf2f30;
T_4 ;
    %wait E_00000292ebb37630;
    %load/vec4 v00000292ebb91330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000292ebb90f70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000292ebb92050_0;
    %assign/vec4 v00000292ebb90f70_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000292ebaf2f30;
T_5 ;
    %wait E_00000292ebb377f0;
    %load/vec4 v00000292ebb90f70_0;
    %store/vec4 v00000292ebb92050_0, 0, 2;
    %load/vec4 v00000292ebb90f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v00000292ebb92370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000292ebb92050_0, 0, 2;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000292ebb92050_0, 0, 2;
T_5.6 ;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v00000292ebb92370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000292ebb92050_0, 0, 2;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000292ebb92050_0, 0, 2;
T_5.8 ;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v00000292ebb92370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000292ebb92050_0, 0, 2;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000292ebb92050_0, 0, 2;
T_5.10 ;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v00000292ebb92370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000292ebb92050_0, 0, 2;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000292ebb92050_0, 0, 2;
T_5.12 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000292ebadc210;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000292ebb91b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000292ebb924b0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_00000292ebadc210;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v00000292ebb91b50_0;
    %inv;
    %store/vec4 v00000292ebb91b50_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_00000292ebadc210;
T_8 ;
    %vpi_call/w 3 51 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 52 "$dumpvars", 32'sb00000000000000000000000000000001, v00000292ebb1ded0_0, v00000292ebb92550_0, v00000292ebb91b50_0, v00000292ebb91dd0_0, v00000292ebb90e30_0, v00000292ebb91470_0, v00000292ebb90890_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_00000292ebadc210;
T_9 ;
    %load/vec4 v00000292ebb90750_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call/w 3 87 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", &PV<v00000292ebb90750_0, 64, 32>, &PV<v00000292ebb90750_0, 32, 32> {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 88 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_9.1 ;
    %vpi_call/w 3 90 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v00000292ebb90750_0, 128, 32>, &PV<v00000292ebb90750_0, 0, 32> {0 0 0};
    %vpi_call/w 3 91 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 92 "$display", "Mismatches: %1d in %1d samples", &PV<v00000292ebb90750_0, 128, 32>, &PV<v00000292ebb90750_0, 0, 32> {0 0 0};
    %end;
    .thread T_9, $final;
    .scope S_00000292ebadc210;
T_10 ;
    %wait E_00000292ebb21590;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000292ebb90750_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000292ebb90750_0, 4, 32;
    %load/vec4 v00000292ebb913d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000292ebb90750_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 103 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000292ebb90750_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000292ebb90750_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000292ebb90750_0, 4, 32;
T_10.0 ;
    %load/vec4 v00000292ebb91470_0;
    %load/vec4 v00000292ebb91470_0;
    %load/vec4 v00000292ebb90890_0;
    %xor;
    %load/vec4 v00000292ebb91470_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v00000292ebb90750_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000292ebb90750_0, 4, 32;
T_10.6 ;
    %load/vec4 v00000292ebb90750_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000292ebb90750_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000292ebadc210;
T_11 ;
    %delay 1000000, 0;
    %vpi_call/w 3 115 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 116 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob136_m2014_q6_test.sv";
    "dataset_code-complete-iccad2023/Prob136_m2014_q6_ref.sv";
    "results\gemma3_12b_0shot_temp0.0\Prob136_m2014_q6/Prob136_m2014_q6_sample01.sv";
