|vga_test
clk => clk.IN1
rstn => hsync_r.OUTPUTSELECT
rstn => vsync_r.OUTPUTSELECT
rstn => vsync_de.OUTPUTSELECT
rstn => _.IN1
rstn => vga_dis_mode.OUTPUTSELECT
rstn => vga_dis_mode.OUTPUTSELECT
rstn => vga_dis_mode.OUTPUTSELECT
rstn => vga_dis_mode.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => x_cnt.OUTPUTSELECT
rstn => x_cnt.OUTPUTSELECT
rstn => x_cnt.OUTPUTSELECT
rstn => x_cnt.OUTPUTSELECT
rstn => x_cnt.OUTPUTSELECT
rstn => x_cnt.OUTPUTSELECT
rstn => x_cnt.OUTPUTSELECT
rstn => x_cnt.OUTPUTSELECT
rstn => x_cnt.OUTPUTSELECT
rstn => x_cnt.OUTPUTSELECT
rstn => x_cnt.OUTPUTSELECT
rstn => y_cnt.OUTPUTSELECT
rstn => y_cnt.OUTPUTSELECT
rstn => y_cnt.OUTPUTSELECT
rstn => y_cnt.OUTPUTSELECT
rstn => y_cnt.OUTPUTSELECT
rstn => y_cnt.OUTPUTSELECT
rstn => y_cnt.OUTPUTSELECT
rstn => y_cnt.OUTPUTSELECT
rstn => y_cnt.OUTPUTSELECT
rstn => y_cnt.OUTPUTSELECT
rstn => vga_r_reg.OUTPUTSELECT
rstn => vga_r_reg.OUTPUTSELECT
rstn => vga_r_reg.OUTPUTSELECT
rstn => vga_r_reg.OUTPUTSELECT
rstn => vga_r_reg.OUTPUTSELECT
rstn => vga_g_reg.OUTPUTSELECT
rstn => vga_g_reg.OUTPUTSELECT
rstn => vga_g_reg.OUTPUTSELECT
rstn => vga_g_reg.OUTPUTSELECT
rstn => vga_g_reg.OUTPUTSELECT
rstn => vga_g_reg.OUTPUTSELECT
rstn => vga_b_reg.OUTPUTSELECT
rstn => vga_b_reg.OUTPUTSELECT
rstn => vga_b_reg.OUTPUTSELECT
rstn => vga_b_reg.OUTPUTSELECT
rstn => vga_b_reg.OUTPUTSELECT
vga_hs <= hsync_r.DB_MAX_OUTPUT_PORT_TYPE
vga_vs <= vsync_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[0] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[1] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[2] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[3] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[4] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_g[0] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[1] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[2] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[3] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[4] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[5] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_b[0] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[1] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[2] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[3] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[4] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => always7.IN1


|vga_test|pll:pll_inst
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|vga_test|pll:pll_inst|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|vga_test|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


