<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1517" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1517{left:763px;bottom:69px;letter-spacing:0.09px;}
#t2_1517{left:809px;bottom:69px;letter-spacing:0.09px;}
#t3_1517{left:802px;bottom:1141px;letter-spacing:-0.18px;}
#t4_1517{left:87px;bottom:1088px;letter-spacing:-0.12px;}
#t5_1517{left:264px;bottom:1088px;}
#t6_1517{left:272px;bottom:1088px;letter-spacing:0.12px;}
#t7_1517{left:296px;bottom:1088px;}
#t8_1517{left:304px;bottom:1088px;letter-spacing:0.12px;}
#t9_1517{left:69px;bottom:1072px;letter-spacing:-0.11px;}
#ta_1517{left:264px;bottom:1072px;}
#tb_1517{left:272px;bottom:1073px;letter-spacing:0.12px;}
#tc_1517{left:303px;bottom:1072px;}
#td_1517{left:311px;bottom:1073px;letter-spacing:0.12px;}
#te_1517{left:342px;bottom:1072px;}
#tf_1517{left:350px;bottom:1073px;letter-spacing:0.09px;}
#tg_1517{left:381px;bottom:1072px;}
#th_1517{left:389px;bottom:1073px;letter-spacing:0.09px;}
#ti_1517{left:69px;bottom:1057px;letter-spacing:-0.12px;}
#tj_1517{left:144px;bottom:1057px;}
#tk_1517{left:152px;bottom:1058px;letter-spacing:0.09px;}
#tl_1517{left:183px;bottom:1057px;}
#tm_1517{left:191px;bottom:1058px;letter-spacing:0.09px;}
#tn_1517{left:222px;bottom:1057px;}
#to_1517{left:230px;bottom:1058px;letter-spacing:0.09px;}
#tp_1517{left:69px;bottom:1042px;letter-spacing:-0.12px;}
#tq_1517{left:87px;bottom:1027px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tr_1517{left:165px;bottom:1027px;}
#ts_1517{left:172px;bottom:1027px;letter-spacing:0.12px;}
#tt_1517{left:87px;bottom:1011px;letter-spacing:-0.11px;}
#tu_1517{left:167px;bottom:1011px;}
#tv_1517{left:175px;bottom:1012px;letter-spacing:0.1px;}
#tw_1517{left:87px;bottom:996px;letter-spacing:-0.11px;}
#tx_1517{left:283px;bottom:996px;}
#ty_1517{left:290px;bottom:997px;letter-spacing:0.12px;}
#tz_1517{left:87px;bottom:981px;letter-spacing:-0.12px;}
#t10_1517{left:163px;bottom:981px;}
#t11_1517{left:171px;bottom:981px;letter-spacing:0.09px;}
#t12_1517{left:202px;bottom:981px;}
#t13_1517{left:209px;bottom:981px;letter-spacing:0.09px;}
#t14_1517{left:87px;bottom:965px;letter-spacing:-0.13px;}
#t15_1517{left:162px;bottom:965px;}
#t16_1517{left:170px;bottom:966px;letter-spacing:0.09px;}
#t17_1517{left:87px;bottom:950px;letter-spacing:-0.11px;}
#t18_1517{left:279px;bottom:950px;}
#t19_1517{left:287px;bottom:951px;letter-spacing:0.12px;}
#t1a_1517{left:87px;bottom:935px;letter-spacing:-0.11px;}
#t1b_1517{left:146px;bottom:935px;}
#t1c_1517{left:154px;bottom:936px;letter-spacing:0.09px;}
#t1d_1517{left:69px;bottom:920px;letter-spacing:-0.12px;}
#t1e_1517{left:87px;bottom:904px;letter-spacing:-0.11px;}
#t1f_1517{left:158px;bottom:904px;}
#t1g_1517{left:166px;bottom:905px;letter-spacing:0.12px;}
#t1h_1517{left:87px;bottom:889px;letter-spacing:-0.11px;}
#t1i_1517{left:252px;bottom:889px;}
#t1j_1517{left:260px;bottom:890px;letter-spacing:0.09px;}
#t1k_1517{left:87px;bottom:874px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1l_1517{left:201px;bottom:874px;}
#t1m_1517{left:208px;bottom:874px;letter-spacing:0.12px;}
#t1n_1517{left:87px;bottom:859px;letter-spacing:-0.11px;}
#t1o_1517{left:249px;bottom:859px;}
#t1p_1517{left:257px;bottom:859px;letter-spacing:0.12px;}
#t1q_1517{left:87px;bottom:843px;letter-spacing:-0.12px;}
#t1r_1517{left:228px;bottom:843px;}
#t1s_1517{left:236px;bottom:844px;letter-spacing:0.1px;}
#t1t_1517{left:87px;bottom:828px;letter-spacing:-0.11px;}
#t1u_1517{left:184px;bottom:828px;}
#t1v_1517{left:192px;bottom:829px;letter-spacing:0.09px;}
#t1w_1517{left:69px;bottom:813px;letter-spacing:-0.12px;}
#t1x_1517{left:207px;bottom:813px;}
#t1y_1517{left:215px;bottom:813px;letter-spacing:0.09px;}
#t1z_1517{left:69px;bottom:797px;letter-spacing:-0.11px;word-spacing:-1.01px;}
#t20_1517{left:124px;bottom:782px;letter-spacing:-0.12px;}
#t21_1517{left:308px;bottom:782px;}
#t22_1517{left:316px;bottom:783px;letter-spacing:0.09px;}
#t23_1517{left:340px;bottom:782px;}
#t24_1517{left:348px;bottom:783px;letter-spacing:0.08px;}
#t25_1517{left:69px;bottom:742px;}
#t26_1517{left:69px;bottom:726px;letter-spacing:-0.11px;}
#t27_1517{left:87px;bottom:710px;letter-spacing:-0.12px;}
#t28_1517{left:356px;bottom:710px;}
#t29_1517{left:364px;bottom:711px;letter-spacing:0.12px;}
#t2a_1517{left:69px;bottom:695px;letter-spacing:-0.11px;word-spacing:-0.8px;}
#t2b_1517{left:124px;bottom:680px;letter-spacing:-0.12px;}
#t2c_1517{left:191px;bottom:680px;}
#t2d_1517{left:199px;bottom:680px;letter-spacing:0.12px;}
#t2e_1517{left:69px;bottom:664px;letter-spacing:-0.11px;}
#t2f_1517{left:87px;bottom:649px;letter-spacing:-0.12px;}
#t2g_1517{left:200px;bottom:649px;}
#t2h_1517{left:208px;bottom:650px;letter-spacing:0.08px;}
#t2i_1517{left:225px;bottom:649px;}
#t2j_1517{left:233px;bottom:650px;letter-spacing:0.13px;}
#t2k_1517{left:69px;bottom:634px;letter-spacing:-0.12px;}
#t2l_1517{left:87px;bottom:619px;letter-spacing:-0.15px;}
#t2m_1517{left:253px;bottom:619px;}
#t2n_1517{left:261px;bottom:619px;letter-spacing:0.09px;}
#t2o_1517{left:69px;bottom:603px;letter-spacing:-0.12px;}
#t2p_1517{left:87px;bottom:588px;letter-spacing:-0.11px;}
#t2q_1517{left:255px;bottom:588px;}
#t2r_1517{left:263px;bottom:589px;letter-spacing:0.12px;}
#t2s_1517{left:87px;bottom:573px;letter-spacing:-0.11px;}
#t2t_1517{left:174px;bottom:573px;}
#t2u_1517{left:181px;bottom:573px;letter-spacing:0.13px;}
#t2v_1517{left:87px;bottom:558px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2w_1517{left:144px;bottom:558px;}
#t2x_1517{left:151px;bottom:558px;letter-spacing:0.12px;}
#t2y_1517{left:87px;bottom:542px;letter-spacing:-0.12px;}
#t2z_1517{left:161px;bottom:542px;}
#t30_1517{left:169px;bottom:543px;letter-spacing:0.13px;}
#t31_1517{left:87px;bottom:527px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t32_1517{left:161px;bottom:527px;}
#t33_1517{left:169px;bottom:528px;letter-spacing:0.13px;}
#t34_1517{left:69px;bottom:512px;letter-spacing:-0.11px;}
#t35_1517{left:136px;bottom:512px;}
#t36_1517{left:144px;bottom:512px;letter-spacing:0.09px;}
#t37_1517{left:87px;bottom:496px;letter-spacing:-0.12px;}
#t38_1517{left:161px;bottom:496px;}
#t39_1517{left:169px;bottom:497px;letter-spacing:0.13px;}
#t3a_1517{left:87px;bottom:481px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t3b_1517{left:248px;bottom:481px;}
#t3c_1517{left:255px;bottom:482px;letter-spacing:0.12px;}
#t3d_1517{left:69px;bottom:466px;letter-spacing:-0.12px;}
#t3e_1517{left:87px;bottom:451px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3f_1517{left:204px;bottom:451px;}
#t3g_1517{left:212px;bottom:451px;letter-spacing:0.12px;}
#t3h_1517{left:236px;bottom:451px;}
#t3i_1517{left:244px;bottom:451px;letter-spacing:0.12px;}
#t3j_1517{left:268px;bottom:451px;}
#t3k_1517{left:276px;bottom:451px;letter-spacing:0.12px;}
#t3l_1517{left:300px;bottom:451px;}
#t3m_1517{left:308px;bottom:451px;letter-spacing:0.09px;}
#t3n_1517{left:332px;bottom:451px;}
#t3o_1517{left:340px;bottom:451px;letter-spacing:0.09px;}
#t3p_1517{left:364px;bottom:451px;}
#t3q_1517{left:372px;bottom:451px;letter-spacing:0.09px;}
#t3r_1517{left:69px;bottom:435px;letter-spacing:-0.12px;}
#t3s_1517{left:169px;bottom:435px;}
#t3t_1517{left:177px;bottom:436px;letter-spacing:0.12px;}
#t3u_1517{left:69px;bottom:420px;letter-spacing:-0.12px;}
#t3v_1517{left:87px;bottom:405px;letter-spacing:-0.11px;}
#t3w_1517{left:212px;bottom:405px;}
#t3x_1517{left:220px;bottom:405px;letter-spacing:0.09px;}
#t3y_1517{left:87px;bottom:389px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t3z_1517{left:190px;bottom:389px;}
#t40_1517{left:198px;bottom:390px;letter-spacing:0.12px;}
#t41_1517{left:87px;bottom:374px;letter-spacing:-0.14px;}
#t42_1517{left:192px;bottom:374px;}
#t43_1517{left:199px;bottom:375px;letter-spacing:0.12px;}
#t44_1517{left:87px;bottom:359px;letter-spacing:-0.14px;}
#t45_1517{left:210px;bottom:359px;}
#t46_1517{left:218px;bottom:360px;letter-spacing:0.09px;}
#t47_1517{left:87px;bottom:344px;letter-spacing:-0.14px;}
#t48_1517{left:236px;bottom:344px;}
#t49_1517{left:244px;bottom:344px;letter-spacing:0.12px;}
#t4a_1517{left:87px;bottom:328px;letter-spacing:-0.11px;}
#t4b_1517{left:158px;bottom:328px;}
#t4c_1517{left:165px;bottom:329px;letter-spacing:0.12px;}
#t4d_1517{left:87px;bottom:313px;letter-spacing:-0.12px;}
#t4e_1517{left:229px;bottom:313px;}
#t4f_1517{left:236px;bottom:314px;letter-spacing:0.12px;}
#t4g_1517{left:87px;bottom:298px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t4h_1517{left:227px;bottom:298px;}
#t4i_1517{left:235px;bottom:298px;letter-spacing:0.09px;}
#t4j_1517{left:87px;bottom:283px;letter-spacing:-0.11px;}
#t4k_1517{left:205px;bottom:283px;}
#t4l_1517{left:213px;bottom:283px;letter-spacing:0.12px;}
#t4m_1517{left:87px;bottom:267px;letter-spacing:-0.11px;}
#t4n_1517{left:69px;bottom:252px;letter-spacing:-0.13px;}
#t4o_1517{left:87px;bottom:237px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4p_1517{left:231px;bottom:237px;}
#t4q_1517{left:239px;bottom:237px;letter-spacing:0.12px;}
#t4r_1517{left:69px;bottom:221px;letter-spacing:-0.11px;}
#t4s_1517{left:129px;bottom:221px;}
#t4t_1517{left:137px;bottom:222px;letter-spacing:0.12px;}
#t4u_1517{left:161px;bottom:221px;}
#t4v_1517{left:169px;bottom:222px;letter-spacing:0.12px;}
#t4w_1517{left:193px;bottom:221px;}
#t4x_1517{left:201px;bottom:222px;letter-spacing:0.12px;}
#t4y_1517{left:232px;bottom:221px;}
#t4z_1517{left:240px;bottom:222px;letter-spacing:0.12px;}
#t50_1517{left:271px;bottom:221px;}
#t51_1517{left:279px;bottom:222px;letter-spacing:0.12px;}
#t52_1517{left:87px;bottom:206px;letter-spacing:-0.12px;}
#t53_1517{left:190px;bottom:206px;}
#t54_1517{left:198px;bottom:207px;letter-spacing:0.09px;}
#t55_1517{left:222px;bottom:206px;}
#t56_1517{left:230px;bottom:207px;letter-spacing:0.09px;}
#t57_1517{left:254px;bottom:206px;}
#t58_1517{left:262px;bottom:207px;letter-spacing:0.09px;}
#t59_1517{left:286px;bottom:206px;}
#t5a_1517{left:294px;bottom:207px;letter-spacing:0.09px;}
#t5b_1517{left:325px;bottom:206px;}
#t5c_1517{left:333px;bottom:207px;letter-spacing:0.09px;}
#t5d_1517{left:364px;bottom:206px;}
#t5e_1517{left:372px;bottom:207px;letter-spacing:0.09px;}
#t5f_1517{left:87px;bottom:191px;letter-spacing:-0.13px;}
#t5g_1517{left:252px;bottom:191px;}
#t5h_1517{left:260px;bottom:191px;letter-spacing:0.09px;}
#t5i_1517{left:284px;bottom:191px;}
#t5j_1517{left:292px;bottom:191px;letter-spacing:0.12px;}
#t5k_1517{left:316px;bottom:191px;}
#t5l_1517{left:324px;bottom:191px;letter-spacing:0.12px;}
#t5m_1517{left:348px;bottom:191px;}
#t5n_1517{left:356px;bottom:191px;letter-spacing:0.12px;}
#t5o_1517{left:387px;bottom:191px;}
#t5p_1517{left:395px;bottom:191px;letter-spacing:0.12px;}
#t5q_1517{left:426px;bottom:191px;}
#t5r_1517{left:106px;bottom:176px;letter-spacing:0.12px;}
#t5s_1517{left:87px;bottom:160px;letter-spacing:-0.11px;}
#t5t_1517{left:231px;bottom:160px;}
#t5u_1517{left:238px;bottom:161px;letter-spacing:0.12px;}
#t5v_1517{left:87px;bottom:145px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5w_1517{left:160px;bottom:145px;}
#t5x_1517{left:168px;bottom:146px;letter-spacing:0.12px;}
#t5y_1517{left:192px;bottom:145px;}
#t5z_1517{left:200px;bottom:146px;letter-spacing:0.12px;}
#t60_1517{left:224px;bottom:145px;}
#t61_1517{left:232px;bottom:146px;letter-spacing:0.12px;}
#t62_1517{left:256px;bottom:145px;}
#t63_1517{left:264px;bottom:146px;letter-spacing:0.12px;}
#t64_1517{left:295px;bottom:145px;}
#t65_1517{left:303px;bottom:146px;letter-spacing:0.12px;}
#t66_1517{left:334px;bottom:145px;}
#t67_1517{left:342px;bottom:146px;letter-spacing:0.12px;}
#t68_1517{left:87px;bottom:130px;letter-spacing:-0.13px;}
#t69_1517{left:193px;bottom:130px;}
#t6a_1517{left:201px;bottom:130px;letter-spacing:0.12px;}
#t6b_1517{left:225px;bottom:130px;}
#t6c_1517{left:233px;bottom:130px;letter-spacing:0.12px;}
#t6d_1517{left:257px;bottom:130px;}
#t6e_1517{left:265px;bottom:130px;letter-spacing:0.12px;}
#t6f_1517{left:296px;bottom:130px;}
#t6g_1517{left:304px;bottom:130px;letter-spacing:0.12px;}
#t6h_1517{left:335px;bottom:130px;}
#t6i_1517{left:343px;bottom:130px;letter-spacing:0.12px;}
#t6j_1517{left:87px;bottom:114px;letter-spacing:-0.11px;}
#t6k_1517{left:184px;bottom:114px;}
#t6l_1517{left:192px;bottom:115px;letter-spacing:0.12px;}
#t6m_1517{left:490px;bottom:1088px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6n_1517{left:582px;bottom:1088px;}
#t6o_1517{left:589px;bottom:1088px;letter-spacing:0.09px;}
#t6p_1517{left:614px;bottom:1088px;}
#t6q_1517{left:621px;bottom:1088px;letter-spacing:0.09px;}
#t6r_1517{left:646px;bottom:1088px;}
#t6s_1517{left:653px;bottom:1088px;letter-spacing:0.09px;}
#t6t_1517{left:678px;bottom:1088px;}
#t6u_1517{left:685px;bottom:1088px;letter-spacing:0.09px;}
#t6v_1517{left:717px;bottom:1088px;}
#t6w_1517{left:724px;bottom:1088px;letter-spacing:0.09px;}
#t6x_1517{left:756px;bottom:1088px;}
#t6y_1517{left:763px;bottom:1088px;letter-spacing:0.09px;}
#t6z_1517{left:472px;bottom:1072px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t70_1517{left:490px;bottom:1057px;letter-spacing:-0.11px;}
#t71_1517{left:637px;bottom:1057px;}
#t72_1517{left:645px;bottom:1058px;letter-spacing:0.12px;}
#t73_1517{left:472px;bottom:1042px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t74_1517{left:544px;bottom:1042px;}
#t75_1517{left:551px;bottom:1043px;letter-spacing:0.12px;}
#t76_1517{left:472px;bottom:1027px;letter-spacing:-0.12px;}
#t77_1517{left:646px;bottom:1027px;}
#t78_1517{left:653px;bottom:1027px;letter-spacing:0.12px;}
#t79_1517{left:472px;bottom:1011px;letter-spacing:-0.17px;}
#t7a_1517{left:490px;bottom:996px;letter-spacing:-0.12px;}
#t7b_1517{left:520px;bottom:996px;}
#t7c_1517{left:527px;bottom:997px;letter-spacing:0.12px;}
#t7d_1517{left:490px;bottom:981px;letter-spacing:-0.14px;}
#t7e_1517{left:529px;bottom:981px;}
#t7f_1517{left:537px;bottom:981px;letter-spacing:0.09px;}
#t7g_1517{left:472px;bottom:965px;letter-spacing:-0.12px;word-spacing:-0.32px;}
#t7h_1517{left:845px;bottom:965px;}
#t7i_1517{left:527px;bottom:951px;letter-spacing:0.1px;}
#t7j_1517{left:472px;bottom:935px;letter-spacing:-0.15px;}
#t7k_1517{left:490px;bottom:920px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t7l_1517{left:613px;bottom:920px;}
#t7m_1517{left:621px;bottom:920px;letter-spacing:0.09px;}
#t7n_1517{left:472px;bottom:904px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t7o_1517{left:734px;bottom:904px;}
#t7p_1517{left:742px;bottom:905px;letter-spacing:0.12px;}
#t7q_1517{left:766px;bottom:904px;}
#t7r_1517{left:774px;bottom:905px;letter-spacing:0.12px;}
#t7s_1517{left:472px;bottom:889px;letter-spacing:-0.11px;}
#t7t_1517{left:527px;bottom:874px;letter-spacing:-0.12px;}
#t7u_1517{left:594px;bottom:874px;}
#t7v_1517{left:601px;bottom:874px;letter-spacing:0.09px;}
#t7w_1517{left:626px;bottom:874px;}
#t7x_1517{left:633px;bottom:874px;letter-spacing:0.09px;}
#t7y_1517{left:665px;bottom:874px;}
#t7z_1517{left:672px;bottom:874px;letter-spacing:0.1px;}
#t80_1517{left:472px;bottom:859px;letter-spacing:-0.13px;}
#t81_1517{left:490px;bottom:843px;letter-spacing:-0.12px;}
#t82_1517{left:569px;bottom:843px;}
#t83_1517{left:577px;bottom:844px;letter-spacing:0.12px;}
#t84_1517{left:490px;bottom:828px;letter-spacing:-0.12px;}
#t85_1517{left:700px;bottom:828px;}
#t86_1517{left:708px;bottom:829px;letter-spacing:0.12px;}
#t87_1517{left:490px;bottom:813px;letter-spacing:-0.12px;}
#t88_1517{left:710px;bottom:813px;}
#t89_1517{left:718px;bottom:813px;letter-spacing:0.12px;}
#t8a_1517{left:472px;bottom:797px;letter-spacing:-0.12px;}
#t8b_1517{left:490px;bottom:782px;letter-spacing:-0.11px;}
#t8c_1517{left:526px;bottom:782px;}
#t8d_1517{left:534px;bottom:783px;letter-spacing:0.12px;}
#t8e_1517{left:490px;bottom:767px;letter-spacing:-0.12px;}
#t8f_1517{left:534px;bottom:767px;}
#t8g_1517{left:542px;bottom:768px;letter-spacing:0.08px;}
#t8h_1517{left:490px;bottom:752px;letter-spacing:-0.12px;}
#t8i_1517{left:677px;bottom:752px;}
#t8j_1517{left:685px;bottom:752px;letter-spacing:0.12px;}
#t8k_1517{left:490px;bottom:736px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t8l_1517{left:683px;bottom:736px;}
#t8m_1517{left:691px;bottom:737px;letter-spacing:0.09px;}
#t8n_1517{left:490px;bottom:721px;letter-spacing:-0.12px;}
#t8o_1517{left:680px;bottom:721px;}
#t8p_1517{left:687px;bottom:722px;letter-spacing:0.12px;}
#t8q_1517{left:490px;bottom:706px;letter-spacing:-0.11px;}
#t8r_1517{left:654px;bottom:706px;}
#t8s_1517{left:662px;bottom:706px;letter-spacing:0.12px;}
#t8t_1517{left:490px;bottom:690px;letter-spacing:-0.13px;}
#t8u_1517{left:555px;bottom:690px;}
#t8v_1517{left:563px;bottom:691px;letter-spacing:0.09px;}
#t8w_1517{left:490px;bottom:675px;letter-spacing:-0.12px;}
#t8x_1517{left:682px;bottom:675px;}
#t8y_1517{left:689px;bottom:676px;letter-spacing:0.12px;}
#t8z_1517{left:490px;bottom:660px;letter-spacing:-0.12px;}
#t90_1517{left:515px;bottom:660px;}
#t91_1517{left:522px;bottom:661px;letter-spacing:0.09px;}
#t92_1517{left:547px;bottom:660px;}
#t93_1517{left:554px;bottom:661px;letter-spacing:0.08px;}
#t94_1517{left:472px;bottom:645px;letter-spacing:-0.13px;}
#t95_1517{left:490px;bottom:629px;letter-spacing:-0.12px;}
#t96_1517{left:584px;bottom:629px;}
#t97_1517{left:591px;bottom:630px;letter-spacing:0.12px;}
#t98_1517{left:490px;bottom:614px;letter-spacing:-0.1px;}
#t99_1517{left:571px;bottom:614px;}
#t9a_1517{left:578px;bottom:615px;letter-spacing:0.08px;}
#t9b_1517{left:490px;bottom:599px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t9c_1517{left:620px;bottom:599px;}
#t9d_1517{left:627px;bottom:599px;letter-spacing:0.12px;}
#t9e_1517{left:490px;bottom:584px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9f_1517{left:720px;bottom:584px;}
#t9g_1517{left:727px;bottom:584px;letter-spacing:0.12px;}
#t9h_1517{left:490px;bottom:568px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t9i_1517{left:664px;bottom:568px;}
#t9j_1517{left:671px;bottom:569px;letter-spacing:0.12px;}
#t9k_1517{left:490px;bottom:553px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9l_1517{left:570px;bottom:553px;}
#t9m_1517{left:577px;bottom:554px;letter-spacing:0.13px;}
#t9n_1517{left:595px;bottom:553px;}
#t9o_1517{left:603px;bottom:554px;letter-spacing:0.13px;}
#t9p_1517{left:490px;bottom:538px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9q_1517{left:605px;bottom:538px;}
#t9r_1517{left:612px;bottom:538px;letter-spacing:0.12px;}
#t9s_1517{left:490px;bottom:522px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9t_1517{left:560px;bottom:522px;}
#t9u_1517{left:567px;bottom:523px;letter-spacing:0.09px;}
#t9v_1517{left:490px;bottom:507px;letter-spacing:-0.12px;}
#t9w_1517{left:550px;bottom:507px;}
#t9x_1517{left:558px;bottom:508px;letter-spacing:0.09px;}
#t9y_1517{left:490px;bottom:492px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9z_1517{left:601px;bottom:492px;}
#ta0_1517{left:608px;bottom:493px;letter-spacing:0.09px;}
#ta1_1517{left:490px;bottom:477px;letter-spacing:-0.11px;}
#ta2_1517{left:601px;bottom:477px;}
#ta3_1517{left:609px;bottom:477px;letter-spacing:0.12px;}
#ta4_1517{left:490px;bottom:461px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ta5_1517{left:597px;bottom:461px;}
#ta6_1517{left:605px;bottom:462px;letter-spacing:0.12px;}
#ta7_1517{left:490px;bottom:446px;letter-spacing:-0.13px;}
#ta8_1517{left:602px;bottom:446px;}
#ta9_1517{left:610px;bottom:447px;letter-spacing:0.09px;}
#taa_1517{left:490px;bottom:431px;letter-spacing:-0.12px;}
#tab_1517{left:602px;bottom:431px;}
#tac_1517{left:610px;bottom:431px;letter-spacing:0.09px;}
#tad_1517{left:490px;bottom:415px;letter-spacing:-0.12px;}
#tae_1517{left:539px;bottom:415px;}
#taf_1517{left:547px;bottom:416px;letter-spacing:0.09px;}
#tag_1517{left:490px;bottom:400px;letter-spacing:-0.12px;}
#tah_1517{left:663px;bottom:400px;}
#tai_1517{left:671px;bottom:401px;letter-spacing:0.09px;}
#taj_1517{left:490px;bottom:385px;letter-spacing:-0.12px;}
#tak_1517{left:583px;bottom:385px;}
#tal_1517{left:591px;bottom:386px;letter-spacing:0.12px;}
#tam_1517{left:490px;bottom:370px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tan_1517{left:665px;bottom:370px;}
#tao_1517{left:673px;bottom:370px;letter-spacing:0.12px;}
#tap_1517{left:490px;bottom:354px;letter-spacing:-0.12px;}
#taq_1517{left:783px;bottom:354px;}
#tar_1517{left:790px;bottom:355px;letter-spacing:0.09px;}
#tas_1517{left:490px;bottom:339px;letter-spacing:-0.12px;word-spacing:-0.11px;}
#tat_1517{left:508px;bottom:324px;}
#tau_1517{left:516px;bottom:324px;letter-spacing:0.12px;}
#tav_1517{left:490px;bottom:309px;letter-spacing:-0.13px;}
#taw_1517{left:565px;bottom:309px;}
#tax_1517{left:572px;bottom:309px;letter-spacing:0.13px;}
#tay_1517{left:490px;bottom:293px;letter-spacing:-0.13px;}
#taz_1517{left:510px;bottom:293px;}
#tb0_1517{left:517px;bottom:294px;letter-spacing:0.13px;}
#tb1_1517{left:490px;bottom:278px;letter-spacing:-0.11px;}
#tb2_1517{left:725px;bottom:278px;}
#tb3_1517{left:732px;bottom:279px;letter-spacing:0.12px;}
#tb4_1517{left:490px;bottom:263px;letter-spacing:-0.12px;}
#tb5_1517{left:573px;bottom:263px;}
#tb6_1517{left:581px;bottom:263px;letter-spacing:0.12px;}
#tb7_1517{left:490px;bottom:247px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tb8_1517{left:644px;bottom:247px;}
#tb9_1517{left:651px;bottom:248px;letter-spacing:0.08px;}
#tba_1517{left:490px;bottom:232px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tbb_1517{left:726px;bottom:232px;}
#tbc_1517{left:734px;bottom:233px;letter-spacing:0.08px;}
#tbd_1517{left:490px;bottom:217px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tbe_1517{left:586px;bottom:217px;}
#tbf_1517{left:593px;bottom:218px;letter-spacing:0.12px;}
#tbg_1517{left:490px;bottom:202px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tbh_1517{left:591px;bottom:202px;}
#tbi_1517{left:598px;bottom:202px;letter-spacing:0.09px;}
#tbj_1517{left:490px;bottom:186px;letter-spacing:-0.12px;}
#tbk_1517{left:539px;bottom:186px;}
#tbl_1517{left:547px;bottom:187px;letter-spacing:0.08px;}
#tbm_1517{left:490px;bottom:171px;letter-spacing:-0.13px;}
#tbn_1517{left:560px;bottom:171px;}
#tbo_1517{left:568px;bottom:172px;letter-spacing:0.08px;}
#tbp_1517{left:490px;bottom:156px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tbq_1517{left:548px;bottom:156px;}
#tbr_1517{left:556px;bottom:156px;letter-spacing:0.12px;}
#tbs_1517{left:490px;bottom:140px;letter-spacing:-0.12px;}
#tbt_1517{left:672px;bottom:140px;}
#tbu_1517{left:679px;bottom:141px;letter-spacing:0.12px;}
#tbv_1517{left:490px;bottom:125px;letter-spacing:-0.11px;}
#tbw_1517{left:719px;bottom:125px;}
#tbx_1517{left:727px;bottom:126px;letter-spacing:0.12px;}
#tby_1517{left:490px;bottom:110px;letter-spacing:-0.12px;}
#tbz_1517{left:695px;bottom:110px;}
#tc0_1517{left:703px;bottom:111px;letter-spacing:0.09px;}

.s1_1517{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1517{font-size:14px;font-family:Verdana-Bold_3e7;color:#0860A8;}
.s3_1517{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s4_1517{font-size:14px;font-family:Arial_3ed;color:#000;}
.s5_1517{font-size:12px;font-family:Arial_3ed;color:#000;}
.s6_1517{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1517" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1517Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1517" style="-webkit-user-select: none;"><object width="935" height="1210" data="1517/1517.svg" type="image/svg+xml" id="pdf1517" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1517" class="t s1_1517">Vol. 3D </span><span id="t2_1517" class="t s1_1517">INDEX-5 </span>
<span id="t3_1517" class="t s2_1517">INDEX </span>
<span id="t4_1517" class="t s3_1517">R/W0-R/W3 (read/write) fields</span><span id="t5_1517" class="t s4_1517">, </span><span id="t6_1517" class="t s5_1517">18-5</span><span id="t7_1517" class="t s4_1517">, </span><span id="t8_1517" class="t s5_1517">23-20 </span>
<span id="t9_1517" class="t s3_1517">DS feature flag, CPUID instruction</span><span id="ta_1517" class="t s4_1517">, </span><span id="tb_1517" class="t s5_1517">18-19</span><span id="tc_1517" class="t s4_1517">, </span><span id="td_1517" class="t s5_1517">18-35</span><span id="te_1517" class="t s4_1517">, </span><span id="tf_1517" class="t s5_1517">18-38</span><span id="tg_1517" class="t s4_1517">, </span><span id="th_1517" class="t s5_1517">18-40 </span>
<span id="ti_1517" class="t s3_1517">DS save area</span><span id="tj_1517" class="t s4_1517">, </span><span id="tk_1517" class="t s5_1517">18-21</span><span id="tl_1517" class="t s4_1517">, </span><span id="tm_1517" class="t s5_1517">18-22</span><span id="tn_1517" class="t s4_1517">, </span><span id="to_1517" class="t s5_1517">18-23 </span>
<span id="tp_1517" class="t s3_1517">DS (debug store) mechanism </span>
<span id="tq_1517" class="t s3_1517">availability of</span><span id="tr_1517" class="t s4_1517">, </span><span id="ts_1517" class="t s5_1517">20-111 </span>
<span id="tt_1517" class="t s3_1517">description of</span><span id="tu_1517" class="t s4_1517">, </span><span id="tv_1517" class="t s5_1517">20-111 </span>
<span id="tw_1517" class="t s3_1517">DS feature flag, CPUID instruction</span><span id="tx_1517" class="t s4_1517">, </span><span id="ty_1517" class="t s5_1517">20-111 </span>
<span id="tz_1517" class="t s3_1517">DS save area</span><span id="t10_1517" class="t s4_1517">, </span><span id="t11_1517" class="t s5_1517">18-19</span><span id="t12_1517" class="t s4_1517">, </span><span id="t13_1517" class="t s5_1517">18-22 </span>
<span id="t14_1517" class="t s3_1517">IA-32e mode</span><span id="t15_1517" class="t s4_1517">, </span><span id="t16_1517" class="t s5_1517">18-22 </span>
<span id="t17_1517" class="t s3_1517">interrupt service routine (DS ISR)</span><span id="t18_1517" class="t s4_1517">, </span><span id="t19_1517" class="t s5_1517">18-26 </span>
<span id="t1a_1517" class="t s3_1517">setting up</span><span id="t1b_1517" class="t s4_1517">, </span><span id="t1c_1517" class="t s5_1517">18-24 </span>
<span id="t1d_1517" class="t s3_1517">Dual-core technology </span>
<span id="t1e_1517" class="t s3_1517">architecture</span><span id="t1f_1517" class="t s4_1517">, </span><span id="t1g_1517" class="t s5_1517">9-32 </span>
<span id="t1h_1517" class="t s3_1517">logical processors supported</span><span id="t1i_1517" class="t s4_1517">, </span><span id="t1j_1517" class="t s5_1517">9-25 </span>
<span id="t1k_1517" class="t s3_1517">MTRR memory map</span><span id="t1l_1517" class="t s4_1517">, </span><span id="t1m_1517" class="t s5_1517">9-33 </span>
<span id="t1n_1517" class="t s3_1517">multi-threading feature flag</span><span id="t1o_1517" class="t s4_1517">, </span><span id="t1p_1517" class="t s5_1517">9-25 </span>
<span id="t1q_1517" class="t s3_1517">performance monitoring</span><span id="t1r_1517" class="t s4_1517">, </span><span id="t1s_1517" class="t s5_1517">20-125 </span>
<span id="t1t_1517" class="t s3_1517">specific features</span><span id="t1u_1517" class="t s4_1517">, </span><span id="t1v_1517" class="t s5_1517">23-4 </span>
<span id="t1w_1517" class="t s3_1517">Dual-monitor treatment</span><span id="t1x_1517" class="t s4_1517">, </span><span id="t1y_1517" class="t s5_1517">32-19 </span>
<span id="t1z_1517" class="t s3_1517">D/B (default operation size/default stack pointer size and/or upper </span>
<span id="t20_1517" class="t s3_1517">bound) flag, segment descriptor</span><span id="t21_1517" class="t s4_1517">, </span><span id="t22_1517" class="t s5_1517">3-11</span><span id="t23_1517" class="t s4_1517">, </span><span id="t24_1517" class="t s5_1517">5-4 </span>
<span id="t25_1517" class="t s6_1517">E </span>
<span id="t26_1517" class="t s3_1517">E (edge detect) flag </span>
<span id="t27_1517" class="t s3_1517">PerfEvtSel0 and PerfEvtSel1 MSRs (P6 family)</span><span id="t28_1517" class="t s4_1517">, </span><span id="t29_1517" class="t s5_1517">20-4 </span>
<span id="t2a_1517" class="t s3_1517">E (edge detect) flag, PerfEvtSel0 and PerfEvtSel1 MSRs (P6 family </span>
<span id="t2b_1517" class="t s3_1517">processors)</span><span id="t2c_1517" class="t s4_1517">, </span><span id="t2d_1517" class="t s5_1517">20-134 </span>
<span id="t2e_1517" class="t s3_1517">E (expansion direction) flag </span>
<span id="t2f_1517" class="t s3_1517">segment descriptor</span><span id="t2g_1517" class="t s4_1517">, </span><span id="t2h_1517" class="t s5_1517">5-2</span><span id="t2i_1517" class="t s4_1517">, </span><span id="t2j_1517" class="t s5_1517">5-4 </span>
<span id="t2k_1517" class="t s3_1517">E (MTRRs enabled) flag </span>
<span id="t2l_1517" class="t s3_1517">IA32_MTRR_DEF_TYPE MSR</span><span id="t2m_1517" class="t s4_1517">, </span><span id="t2n_1517" class="t s5_1517">12-23 </span>
<span id="t2o_1517" class="t s3_1517">EFLAGS register </span>
<span id="t2p_1517" class="t s3_1517">identifying 32-bit processors</span><span id="t2q_1517" class="t s4_1517">, </span><span id="t2r_1517" class="t s5_1517">23-6 </span>
<span id="t2s_1517" class="t s3_1517">introduction to</span><span id="t2t_1517" class="t s4_1517">, </span><span id="t2u_1517" class="t s5_1517">2-6 </span>
<span id="t2v_1517" class="t s3_1517">new flags</span><span id="t2w_1517" class="t s4_1517">, </span><span id="t2x_1517" class="t s5_1517">23-6 </span>
<span id="t2y_1517" class="t s3_1517">saved in TSS</span><span id="t2z_1517" class="t s4_1517">, </span><span id="t30_1517" class="t s5_1517">8-4 </span>
<span id="t31_1517" class="t s3_1517">system flags</span><span id="t32_1517" class="t s4_1517">, </span><span id="t33_1517" class="t s5_1517">2-9 </span>
<span id="t34_1517" class="t s3_1517">EIP register</span><span id="t35_1517" class="t s4_1517">, </span><span id="t36_1517" class="t s5_1517">23-11 </span>
<span id="t37_1517" class="t s3_1517">saved in TSS</span><span id="t38_1517" class="t s4_1517">, </span><span id="t39_1517" class="t s5_1517">8-5 </span>
<span id="t3a_1517" class="t s3_1517">state following initialization</span><span id="t3b_1517" class="t s4_1517">, </span><span id="t3c_1517" class="t s5_1517">10-5 </span>
<span id="t3d_1517" class="t s3_1517">EM (emulation) flag </span>
<span id="t3e_1517" class="t s3_1517">CR0 control register</span><span id="t3f_1517" class="t s4_1517">, </span><span id="t3g_1517" class="t s5_1517">2-16</span><span id="t3h_1517" class="t s4_1517">, </span><span id="t3i_1517" class="t s5_1517">6-32</span><span id="t3j_1517" class="t s4_1517">, </span><span id="t3k_1517" class="t s5_1517">10-6</span><span id="t3l_1517" class="t s4_1517">, </span><span id="t3m_1517" class="t s5_1517">10-7</span><span id="t3n_1517" class="t s4_1517">, </span><span id="t3o_1517" class="t s5_1517">13-1</span><span id="t3p_1517" class="t s4_1517">, </span><span id="t3q_1517" class="t s5_1517">14-3 </span>
<span id="t3r_1517" class="t s3_1517">EMMS instruction</span><span id="t3s_1517" class="t s4_1517">, </span><span id="t3t_1517" class="t s5_1517">13-3 </span>
<span id="t3u_1517" class="t s3_1517">Enhanced Intel SpeedStep Technology </span>
<span id="t3v_1517" class="t s3_1517">ACPI 3.0 specification</span><span id="t3w_1517" class="t s4_1517">, </span><span id="t3x_1517" class="t s5_1517">15-1 </span>
<span id="t3y_1517" class="t s3_1517">IA32_APERF MSR</span><span id="t3z_1517" class="t s4_1517">, </span><span id="t40_1517" class="t s5_1517">15-2 </span>
<span id="t41_1517" class="t s3_1517">IA32_MPERF MSR</span><span id="t42_1517" class="t s4_1517">, </span><span id="t43_1517" class="t s5_1517">15-2 </span>
<span id="t44_1517" class="t s3_1517">IA32_PERF_CTL MSR</span><span id="t45_1517" class="t s4_1517">, </span><span id="t46_1517" class="t s5_1517">15-1 </span>
<span id="t47_1517" class="t s3_1517">IA32_PERF_STATUS MSR</span><span id="t48_1517" class="t s4_1517">, </span><span id="t49_1517" class="t s5_1517">15-1 </span>
<span id="t4a_1517" class="t s3_1517">introduction</span><span id="t4b_1517" class="t s4_1517">, </span><span id="t4c_1517" class="t s5_1517">15-1 </span>
<span id="t4d_1517" class="t s3_1517">multiple processor cores</span><span id="t4e_1517" class="t s4_1517">, </span><span id="t4f_1517" class="t s5_1517">15-1 </span>
<span id="t4g_1517" class="t s3_1517">performance transitions</span><span id="t4h_1517" class="t s4_1517">, </span><span id="t4i_1517" class="t s5_1517">15-1 </span>
<span id="t4j_1517" class="t s3_1517">P-state coordination</span><span id="t4k_1517" class="t s4_1517">, </span><span id="t4l_1517" class="t s5_1517">15-1 </span>
<span id="t4m_1517" class="t s3_1517">See also: thermal monitoring </span>
<span id="t4n_1517" class="t s3_1517">EOI </span>
<span id="t4o_1517" class="t s3_1517">End Of Interrupt register</span><span id="t4p_1517" class="t s4_1517">, </span><span id="t4q_1517" class="t s5_1517">11-38 </span>
<span id="t4r_1517" class="t s3_1517">Error code</span><span id="t4s_1517" class="t s4_1517">, </span><span id="t4t_1517" class="t s5_1517">17-3</span><span id="t4u_1517" class="t s4_1517">, </span><span id="t4v_1517" class="t s5_1517">17-7</span><span id="t4w_1517" class="t s4_1517">, </span><span id="t4x_1517" class="t s5_1517">17-10</span><span id="t4y_1517" class="t s4_1517">, </span><span id="t4z_1517" class="t s5_1517">17-13</span><span id="t50_1517" class="t s4_1517">, </span><span id="t51_1517" class="t s5_1517">17-15 </span>
<span id="t52_1517" class="t s3_1517">architectural MCA</span><span id="t53_1517" class="t s4_1517">, </span><span id="t54_1517" class="t s5_1517">17-1</span><span id="t55_1517" class="t s4_1517">, </span><span id="t56_1517" class="t s5_1517">17-3</span><span id="t57_1517" class="t s4_1517">, </span><span id="t58_1517" class="t s5_1517">17-7</span><span id="t59_1517" class="t s4_1517">, </span><span id="t5a_1517" class="t s5_1517">17-10</span><span id="t5b_1517" class="t s4_1517">, </span><span id="t5c_1517" class="t s5_1517">17-13</span><span id="t5d_1517" class="t s4_1517">, </span><span id="t5e_1517" class="t s5_1517">17-15 </span>
<span id="t5f_1517" class="t s3_1517">decoding IA32_MCi_STATUS</span><span id="t5g_1517" class="t s4_1517">, </span><span id="t5h_1517" class="t s5_1517">17-1</span><span id="t5i_1517" class="t s4_1517">, </span><span id="t5j_1517" class="t s5_1517">17-3</span><span id="t5k_1517" class="t s4_1517">, </span><span id="t5l_1517" class="t s5_1517">17-7</span><span id="t5m_1517" class="t s4_1517">, </span><span id="t5n_1517" class="t s5_1517">17-10</span><span id="t5o_1517" class="t s4_1517">, </span><span id="t5p_1517" class="t s5_1517">17-13</span><span id="t5q_1517" class="t s4_1517">, </span>
<span id="t5r_1517" class="t s5_1517">17-15 </span>
<span id="t5s_1517" class="t s3_1517">exception, description of</span><span id="t5t_1517" class="t s4_1517">, </span><span id="t5u_1517" class="t s5_1517">6-17 </span>
<span id="t5v_1517" class="t s3_1517">external bus</span><span id="t5w_1517" class="t s4_1517">, </span><span id="t5x_1517" class="t s5_1517">17-1</span><span id="t5y_1517" class="t s4_1517">, </span><span id="t5z_1517" class="t s5_1517">17-3</span><span id="t60_1517" class="t s4_1517">, </span><span id="t61_1517" class="t s5_1517">17-7</span><span id="t62_1517" class="t s4_1517">, </span><span id="t63_1517" class="t s5_1517">17-10</span><span id="t64_1517" class="t s4_1517">, </span><span id="t65_1517" class="t s5_1517">17-13</span><span id="t66_1517" class="t s4_1517">, </span><span id="t67_1517" class="t s5_1517">17-15 </span>
<span id="t68_1517" class="t s3_1517">memory hierarchy</span><span id="t69_1517" class="t s4_1517">, </span><span id="t6a_1517" class="t s5_1517">17-3</span><span id="t6b_1517" class="t s4_1517">, </span><span id="t6c_1517" class="t s5_1517">17-7</span><span id="t6d_1517" class="t s4_1517">, </span><span id="t6e_1517" class="t s5_1517">17-10</span><span id="t6f_1517" class="t s4_1517">, </span><span id="t6g_1517" class="t s5_1517">17-13</span><span id="t6h_1517" class="t s4_1517">, </span><span id="t6i_1517" class="t s5_1517">17-15 </span>
<span id="t6j_1517" class="t s3_1517">pushing on stack</span><span id="t6k_1517" class="t s4_1517">, </span><span id="t6l_1517" class="t s5_1517">23-32 </span>
<span id="t6m_1517" class="t s3_1517">watchdog timer</span><span id="t6n_1517" class="t s4_1517">, </span><span id="t6o_1517" class="t s5_1517">17-1</span><span id="t6p_1517" class="t s4_1517">, </span><span id="t6q_1517" class="t s5_1517">17-3</span><span id="t6r_1517" class="t s4_1517">, </span><span id="t6s_1517" class="t s5_1517">17-7</span><span id="t6t_1517" class="t s4_1517">, </span><span id="t6u_1517" class="t s5_1517">17-10</span><span id="t6v_1517" class="t s4_1517">, </span><span id="t6w_1517" class="t s5_1517">17-13</span><span id="t6x_1517" class="t s4_1517">, </span><span id="t6y_1517" class="t s5_1517">17-15 </span>
<span id="t6z_1517" class="t s3_1517">Error numbers </span>
<span id="t70_1517" class="t s3_1517">VM-instruction error field</span><span id="t71_1517" class="t s4_1517">, </span><span id="t72_1517" class="t s5_1517">31-31 </span>
<span id="t73_1517" class="t s3_1517">Error signals</span><span id="t74_1517" class="t s4_1517">, </span><span id="t75_1517" class="t s5_1517">23-11 </span>
<span id="t76_1517" class="t s3_1517">Error-reporting bank registers</span><span id="t77_1517" class="t s4_1517">, </span><span id="t78_1517" class="t s5_1517">16-2 </span>
<span id="t79_1517" class="t s3_1517">ERROR# </span>
<span id="t7a_1517" class="t s3_1517">input</span><span id="t7b_1517" class="t s4_1517">, </span><span id="t7c_1517" class="t s5_1517">23-16 </span>
<span id="t7d_1517" class="t s3_1517">output</span><span id="t7e_1517" class="t s4_1517">, </span><span id="t7f_1517" class="t s5_1517">23-16 </span>
<span id="t7g_1517" class="t s3_1517">ES0 and ES1 (event select) fields, CESR MSR (Pentium processor)</span><span id="t7h_1517" class="t s4_1517">, </span>
<span id="t7i_1517" class="t s5_1517">20-137 </span>
<span id="t7j_1517" class="t s3_1517">ESR </span>
<span id="t7k_1517" class="t s3_1517">Error Status Register</span><span id="t7l_1517" class="t s4_1517">, </span><span id="t7m_1517" class="t s5_1517">11-39 </span>
<span id="t7n_1517" class="t s3_1517">ET (extension type) flag, CR0 control register</span><span id="t7o_1517" class="t s4_1517">, </span><span id="t7p_1517" class="t s5_1517">2-15</span><span id="t7q_1517" class="t s4_1517">, </span><span id="t7r_1517" class="t s5_1517">23-8 </span>
<span id="t7s_1517" class="t s3_1517">Event select field, PerfEvtSel0 and PerfEvtSel1 MSRs (P6 family </span>
<span id="t7t_1517" class="t s3_1517">processors)</span><span id="t7u_1517" class="t s4_1517">, </span><span id="t7v_1517" class="t s5_1517">20-4</span><span id="t7w_1517" class="t s4_1517">, </span><span id="t7x_1517" class="t s5_1517">20-98</span><span id="t7y_1517" class="t s4_1517">, </span><span id="t7z_1517" class="t s5_1517">20-134 </span>
<span id="t80_1517" class="t s3_1517">Events </span>
<span id="t81_1517" class="t s3_1517">at-retirement</span><span id="t82_1517" class="t s4_1517">, </span><span id="t83_1517" class="t s5_1517">20-117 </span>
<span id="t84_1517" class="t s3_1517">at-retirement (Pentium 4 processor)</span><span id="t85_1517" class="t s4_1517">, </span><span id="t86_1517" class="t s5_1517">20-106 </span>
<span id="t87_1517" class="t s3_1517">non-retirement (Pentium 4 processor)</span><span id="t88_1517" class="t s4_1517">, </span><span id="t89_1517" class="t s5_1517">20-106 </span>
<span id="t8a_1517" class="t s3_1517">Exception handler </span>
<span id="t8b_1517" class="t s3_1517">calling</span><span id="t8c_1517" class="t s4_1517">, </span><span id="t8d_1517" class="t s5_1517">6-11 </span>
<span id="t8e_1517" class="t s3_1517">defined</span><span id="t8f_1517" class="t s4_1517">, </span><span id="t8g_1517" class="t s5_1517">6-1 </span>
<span id="t8h_1517" class="t s3_1517">flag usage by handler procedure</span><span id="t8i_1517" class="t s4_1517">, </span><span id="t8j_1517" class="t s5_1517">6-17 </span>
<span id="t8k_1517" class="t s3_1517">machine-check exception handler</span><span id="t8l_1517" class="t s4_1517">, </span><span id="t8m_1517" class="t s5_1517">16-28 </span>
<span id="t8n_1517" class="t s3_1517">machine-check exceptions (#MC)</span><span id="t8o_1517" class="t s4_1517">, </span><span id="t8p_1517" class="t s5_1517">16-28 </span>
<span id="t8q_1517" class="t s3_1517">machine-error logging utility</span><span id="t8r_1517" class="t s4_1517">, </span><span id="t8s_1517" class="t s5_1517">16-28 </span>
<span id="t8t_1517" class="t s3_1517">procedures</span><span id="t8u_1517" class="t s4_1517">, </span><span id="t8v_1517" class="t s5_1517">6-12 </span>
<span id="t8w_1517" class="t s3_1517">protection of handler procedures</span><span id="t8x_1517" class="t s4_1517">, </span><span id="t8y_1517" class="t s5_1517">6-16 </span>
<span id="t8z_1517" class="t s3_1517">task</span><span id="t90_1517" class="t s4_1517">, </span><span id="t91_1517" class="t s5_1517">6-17</span><span id="t92_1517" class="t s4_1517">, </span><span id="t93_1517" class="t s5_1517">8-2 </span>
<span id="t94_1517" class="t s3_1517">Exceptions </span>
<span id="t95_1517" class="t s3_1517">alignment check</span><span id="t96_1517" class="t s4_1517">, </span><span id="t97_1517" class="t s5_1517">23-11 </span>
<span id="t98_1517" class="t s3_1517">classifications</span><span id="t99_1517" class="t s4_1517">, </span><span id="t9a_1517" class="t s5_1517">6-5 </span>
<span id="t9b_1517" class="t s3_1517">compound error codes</span><span id="t9c_1517" class="t s4_1517">, </span><span id="t9d_1517" class="t s5_1517">16-21 </span>
<span id="t9e_1517" class="t s3_1517">conditions checked during a task switch</span><span id="t9f_1517" class="t s4_1517">, </span><span id="t9g_1517" class="t s5_1517">8-13 </span>
<span id="t9h_1517" class="t s3_1517">coprocessor segment overrun</span><span id="t9i_1517" class="t s4_1517">, </span><span id="t9j_1517" class="t s5_1517">23-12 </span>
<span id="t9k_1517" class="t s3_1517">description of</span><span id="t9l_1517" class="t s4_1517">, </span><span id="t9m_1517" class="t s5_1517">2-5</span><span id="t9n_1517" class="t s4_1517">, </span><span id="t9o_1517" class="t s5_1517">6-1 </span>
<span id="t9p_1517" class="t s3_1517">device not available</span><span id="t9q_1517" class="t s4_1517">, </span><span id="t9r_1517" class="t s5_1517">23-12 </span>
<span id="t9s_1517" class="t s3_1517">double fault</span><span id="t9t_1517" class="t s4_1517">, </span><span id="t9u_1517" class="t s5_1517">6-33 </span>
<span id="t9v_1517" class="t s3_1517">error code</span><span id="t9w_1517" class="t s4_1517">, </span><span id="t9x_1517" class="t s5_1517">6-17 </span>
<span id="t9y_1517" class="t s3_1517">execute-disable bit</span><span id="t9z_1517" class="t s4_1517">, </span><span id="ta0_1517" class="t s5_1517">5-32 </span>
<span id="ta1_1517" class="t s3_1517">floating-point error</span><span id="ta2_1517" class="t s4_1517">, </span><span id="ta3_1517" class="t s5_1517">23-12 </span>
<span id="ta4_1517" class="t s3_1517">general protection</span><span id="ta5_1517" class="t s4_1517">, </span><span id="ta6_1517" class="t s5_1517">23-12 </span>
<span id="ta7_1517" class="t s3_1517">handler mechanism</span><span id="ta8_1517" class="t s4_1517">, </span><span id="ta9_1517" class="t s5_1517">6-12 </span>
<span id="taa_1517" class="t s3_1517">handler procedures</span><span id="tab_1517" class="t s4_1517">, </span><span id="tac_1517" class="t s5_1517">6-12 </span>
<span id="tad_1517" class="t s3_1517">handling</span><span id="tae_1517" class="t s4_1517">, </span><span id="taf_1517" class="t s5_1517">6-11 </span>
<span id="tag_1517" class="t s3_1517">handling in real-address mode</span><span id="tah_1517" class="t s4_1517">, </span><span id="tai_1517" class="t s5_1517">21-4 </span>
<span id="taj_1517" class="t s3_1517">handling in SMM</span><span id="tak_1517" class="t s4_1517">, </span><span id="tal_1517" class="t s5_1517">32-11 </span>
<span id="tam_1517" class="t s3_1517">handling in virtual-8086 mode</span><span id="tan_1517" class="t s4_1517">, </span><span id="tao_1517" class="t s5_1517">21-11 </span>
<span id="tap_1517" class="t s3_1517">handling through a task gate in virtual-8086 mode</span><span id="taq_1517" class="t s4_1517">, </span><span id="tar_1517" class="t s5_1517">21-14 </span>
<span id="tas_1517" class="t s3_1517">handling through a trap or interrupt gate in virtual-8086 mode </span>
<span id="tat_1517" class="t s4_1517">, </span><span id="tau_1517" class="t s5_1517">21-12 </span>
<span id="tav_1517" class="t s3_1517">IA-32e mode</span><span id="taw_1517" class="t s4_1517">, </span><span id="tax_1517" class="t s5_1517">2-5 </span>
<span id="tay_1517" class="t s3_1517">IDT</span><span id="taz_1517" class="t s4_1517">, </span><span id="tb0_1517" class="t s5_1517">6-9 </span>
<span id="tb1_1517" class="t s3_1517">initializing for protected-mode operation</span><span id="tb2_1517" class="t s4_1517">, </span><span id="tb3_1517" class="t s5_1517">10-10 </span>
<span id="tb4_1517" class="t s3_1517">invalid-opcode</span><span id="tb5_1517" class="t s4_1517">, </span><span id="tb6_1517" class="t s5_1517">23-5 </span>
<span id="tb7_1517" class="t s3_1517">masking debug exceptions</span><span id="tb8_1517" class="t s4_1517">, </span><span id="tb9_1517" class="t s5_1517">6-7 </span>
<span id="tba_1517" class="t s3_1517">masking when switching stack segments</span><span id="tbb_1517" class="t s4_1517">, </span><span id="tbc_1517" class="t s5_1517">6-8 </span>
<span id="tbd_1517" class="t s3_1517">MCA error codes</span><span id="tbe_1517" class="t s4_1517">, </span><span id="tbf_1517" class="t s5_1517">16-20 </span>
<span id="tbg_1517" class="t s3_1517">MMX instructions</span><span id="tbh_1517" class="t s4_1517">, </span><span id="tbi_1517" class="t s5_1517">13-1 </span>
<span id="tbj_1517" class="t s3_1517">notation</span><span id="tbk_1517" class="t s4_1517">, </span><span id="tbl_1517" class="t s5_1517">1-9 </span>
<span id="tbm_1517" class="t s3_1517">overview of</span><span id="tbn_1517" class="t s4_1517">, </span><span id="tbo_1517" class="t s5_1517">6-1 </span>
<span id="tbp_1517" class="t s3_1517">priority of</span><span id="tbq_1517" class="t s4_1517">, </span><span id="tbr_1517" class="t s5_1517">23-22 </span>
<span id="tbs_1517" class="t s3_1517">priority of, x87 FPU exceptions</span><span id="tbt_1517" class="t s4_1517">, </span><span id="tbu_1517" class="t s5_1517">23-10 </span>
<span id="tbv_1517" class="t s3_1517">reference information on all exceptions</span><span id="tbw_1517" class="t s4_1517">, </span><span id="tbx_1517" class="t s5_1517">6-23 </span>
<span id="tby_1517" class="t s3_1517">reference information, 64-bit mode</span><span id="tbz_1517" class="t s4_1517">, </span><span id="tc0_1517" class="t s5_1517">6-19 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
