// Seed: 2620089641
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  integer id_5;
  assign id_5 = id_4;
endmodule
module module_1 #(
    parameter id_11 = 32'd19,
    parameter id_5  = 32'd70,
    parameter id_8  = 32'd68
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  module_0 modCall_1 (
      id_13,
      id_3,
      id_7,
      id_3
  );
  inout logic [7:0] id_12;
  output wire _id_11;
  output wire id_10;
  inout wire id_9;
  inout wire _id_8;
  inout wire id_7;
  inout wire id_6;
  input wire _id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire [id_5 : -1  -  -1] id_17;
  logic [-1 : 1 'd0] id_18;
  wire [1 : id_8] id_19;
endmodule
