Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Oct 12 12:34:23 2020
| Host         : hal9000 running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file Base_Block_Diagram_wrapper_timing_summary_routed.rpt -pb Base_Block_Diagram_wrapper_timing_summary_routed.pb -rpx Base_Block_Diagram_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Base_Block_Diagram_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.313        0.000                      0                24525        0.047        0.000                      0                24525        4.020        0.000                       0                 10942  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.313        0.000                      0                24525        0.047        0.000                      0                24525        4.020        0.000                       0                 10942  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/din0_buf1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.274ns  (logic 3.005ns (32.403%)  route 6.269ns (67.597%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       1.838     3.132    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/ap_clk
    SLICE_X43Y113        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/din0_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        FDRE (Prop_fdre_C_Q)         0.419     3.551 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/din0_buf1_reg[5]/Q
                         net (fo=4, routed)           1.002     4.553    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_a_tdata[5]
    SLICE_X42Y116        LUT4 (Prop_lut4_I1_O)        0.296     4.849 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.849    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.382 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.382    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.499 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.499    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.728 f  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=2, routed)           0.809     6.537    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CARRY_OUT
    SLICE_X49Y118        LUT5 (Prop_lut5_I3_O)        0.335     6.872 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.467     7.339    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/a_gt_b_fix1_out__0
    SLICE_X50Y117        LUT6 (Prop_lut6_I2_O)        0.332     7.671 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=3, routed)           0.416     8.087    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/m_axis_result_tdata[0]
    SLICE_X51Y116        LUT6 (Prop_lut6_I5_O)        0.124     8.211 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_4/O
                         net (fo=3, routed)           0.334     8.545    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_4_n_0
    SLICE_X52Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.669 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_2/O
                         net (fo=1, routed)           0.409     9.078    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_2_n_0
    SLICE_X51Y116        LUT5 (Prop_lut5_I0_O)        0.124     9.202 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_1/O
                         net (fo=5, routed)           0.318     9.521    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/reg_466_reg[23]
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     9.645 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/data_p2[29]_i_5__0/O
                         net (fo=64, routed)          0.859    10.504    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_2
    SLICE_X47Y110        LUT6 (Prop_lut6_I2_O)        0.124    10.628 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/FSM_sequential_state[1]_i_2__1/O
                         net (fo=6, routed)           0.901    11.529    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/triangle_bundle_RREADY
    SLICE_X41Y98         LUT4 (Prop_lut4_I1_O)        0.124    11.653 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1[31]_i_1__0/O
                         net (fo=32, routed)          0.753    12.406    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/load_p1
    SLICE_X44Y106        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       1.652    12.831    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X44Y106        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[10]/C
                         clock pessimism              0.247    13.078    
                         clock uncertainty           -0.154    12.924    
    SLICE_X44Y106        FDRE (Setup_fdre_C_CE)      -0.205    12.719    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[10]
  -------------------------------------------------------------------
                         required time                         12.719    
                         arrival time                         -12.406    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/din0_buf1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.274ns  (logic 3.005ns (32.403%)  route 6.269ns (67.597%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       1.838     3.132    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/ap_clk
    SLICE_X43Y113        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/din0_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        FDRE (Prop_fdre_C_Q)         0.419     3.551 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/din0_buf1_reg[5]/Q
                         net (fo=4, routed)           1.002     4.553    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_a_tdata[5]
    SLICE_X42Y116        LUT4 (Prop_lut4_I1_O)        0.296     4.849 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.849    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.382 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.382    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.499 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.499    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.728 f  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=2, routed)           0.809     6.537    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CARRY_OUT
    SLICE_X49Y118        LUT5 (Prop_lut5_I3_O)        0.335     6.872 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.467     7.339    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/a_gt_b_fix1_out__0
    SLICE_X50Y117        LUT6 (Prop_lut6_I2_O)        0.332     7.671 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=3, routed)           0.416     8.087    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/m_axis_result_tdata[0]
    SLICE_X51Y116        LUT6 (Prop_lut6_I5_O)        0.124     8.211 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_4/O
                         net (fo=3, routed)           0.334     8.545    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_4_n_0
    SLICE_X52Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.669 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_2/O
                         net (fo=1, routed)           0.409     9.078    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_2_n_0
    SLICE_X51Y116        LUT5 (Prop_lut5_I0_O)        0.124     9.202 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_1/O
                         net (fo=5, routed)           0.318     9.521    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/reg_466_reg[23]
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     9.645 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/data_p2[29]_i_5__0/O
                         net (fo=64, routed)          0.859    10.504    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_2
    SLICE_X47Y110        LUT6 (Prop_lut6_I2_O)        0.124    10.628 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/FSM_sequential_state[1]_i_2__1/O
                         net (fo=6, routed)           0.901    11.529    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/triangle_bundle_RREADY
    SLICE_X41Y98         LUT4 (Prop_lut4_I1_O)        0.124    11.653 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1[31]_i_1__0/O
                         net (fo=32, routed)          0.753    12.406    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/load_p1
    SLICE_X44Y106        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       1.652    12.831    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X44Y106        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[11]/C
                         clock pessimism              0.247    13.078    
                         clock uncertainty           -0.154    12.924    
    SLICE_X44Y106        FDRE (Setup_fdre_C_CE)      -0.205    12.719    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[11]
  -------------------------------------------------------------------
                         required time                         12.719    
                         arrival time                         -12.406    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/din0_buf1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.932ns  (logic 3.005ns (33.645%)  route 5.927ns (66.355%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       1.838     3.132    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/ap_clk
    SLICE_X43Y113        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/din0_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        FDRE (Prop_fdre_C_Q)         0.419     3.551 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/din0_buf1_reg[5]/Q
                         net (fo=4, routed)           1.002     4.553    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_a_tdata[5]
    SLICE_X42Y116        LUT4 (Prop_lut4_I1_O)        0.296     4.849 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.849    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.382 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.382    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.499 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.499    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.728 f  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=2, routed)           0.809     6.537    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CARRY_OUT
    SLICE_X49Y118        LUT5 (Prop_lut5_I3_O)        0.335     6.872 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.467     7.339    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/a_gt_b_fix1_out__0
    SLICE_X50Y117        LUT6 (Prop_lut6_I2_O)        0.332     7.671 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=3, routed)           0.416     8.087    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/m_axis_result_tdata[0]
    SLICE_X51Y116        LUT6 (Prop_lut6_I5_O)        0.124     8.211 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_4/O
                         net (fo=3, routed)           0.334     8.545    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_4_n_0
    SLICE_X52Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.669 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_2/O
                         net (fo=1, routed)           0.409     9.078    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_2_n_0
    SLICE_X51Y116        LUT5 (Prop_lut5_I0_O)        0.124     9.202 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_1/O
                         net (fo=5, routed)           0.318     9.521    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/reg_466_reg[23]
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     9.645 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/data_p2[29]_i_5__0/O
                         net (fo=64, routed)          0.859    10.504    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_2
    SLICE_X47Y110        LUT6 (Prop_lut6_I2_O)        0.124    10.628 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/FSM_sequential_state[1]_i_2__1/O
                         net (fo=6, routed)           0.901    11.529    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/triangle_bundle_RREADY
    SLICE_X41Y98         LUT4 (Prop_lut4_I1_O)        0.124    11.653 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1[31]_i_1__0/O
                         net (fo=32, routed)          0.411    12.064    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/load_p1
    SLICE_X44Y98         FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       1.479    12.658    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X44Y98         FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[0]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X44Y98         FDRE (Setup_fdre_C_CE)      -0.205    12.428    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                         -12.064    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/din0_buf1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.932ns  (logic 3.005ns (33.645%)  route 5.927ns (66.355%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       1.838     3.132    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/ap_clk
    SLICE_X43Y113        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/din0_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        FDRE (Prop_fdre_C_Q)         0.419     3.551 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/din0_buf1_reg[5]/Q
                         net (fo=4, routed)           1.002     4.553    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_a_tdata[5]
    SLICE_X42Y116        LUT4 (Prop_lut4_I1_O)        0.296     4.849 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.849    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.382 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.382    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.499 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.499    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.728 f  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=2, routed)           0.809     6.537    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CARRY_OUT
    SLICE_X49Y118        LUT5 (Prop_lut5_I3_O)        0.335     6.872 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.467     7.339    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/a_gt_b_fix1_out__0
    SLICE_X50Y117        LUT6 (Prop_lut6_I2_O)        0.332     7.671 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=3, routed)           0.416     8.087    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/m_axis_result_tdata[0]
    SLICE_X51Y116        LUT6 (Prop_lut6_I5_O)        0.124     8.211 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_4/O
                         net (fo=3, routed)           0.334     8.545    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_4_n_0
    SLICE_X52Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.669 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_2/O
                         net (fo=1, routed)           0.409     9.078    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_2_n_0
    SLICE_X51Y116        LUT5 (Prop_lut5_I0_O)        0.124     9.202 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_1/O
                         net (fo=5, routed)           0.318     9.521    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/reg_466_reg[23]
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     9.645 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/data_p2[29]_i_5__0/O
                         net (fo=64, routed)          0.859    10.504    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_2
    SLICE_X47Y110        LUT6 (Prop_lut6_I2_O)        0.124    10.628 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/FSM_sequential_state[1]_i_2__1/O
                         net (fo=6, routed)           0.901    11.529    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/triangle_bundle_RREADY
    SLICE_X41Y98         LUT4 (Prop_lut4_I1_O)        0.124    11.653 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1[31]_i_1__0/O
                         net (fo=32, routed)          0.411    12.064    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/load_p1
    SLICE_X44Y98         FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       1.479    12.658    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X44Y98         FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[26]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X44Y98         FDRE (Setup_fdre_C_CE)      -0.205    12.428    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[26]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                         -12.064    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/din0_buf1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.932ns  (logic 3.005ns (33.645%)  route 5.927ns (66.355%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       1.838     3.132    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/ap_clk
    SLICE_X43Y113        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/din0_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        FDRE (Prop_fdre_C_Q)         0.419     3.551 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/din0_buf1_reg[5]/Q
                         net (fo=4, routed)           1.002     4.553    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_a_tdata[5]
    SLICE_X42Y116        LUT4 (Prop_lut4_I1_O)        0.296     4.849 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.849    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.382 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.382    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.499 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.499    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.728 f  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=2, routed)           0.809     6.537    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CARRY_OUT
    SLICE_X49Y118        LUT5 (Prop_lut5_I3_O)        0.335     6.872 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.467     7.339    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/a_gt_b_fix1_out__0
    SLICE_X50Y117        LUT6 (Prop_lut6_I2_O)        0.332     7.671 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=3, routed)           0.416     8.087    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/m_axis_result_tdata[0]
    SLICE_X51Y116        LUT6 (Prop_lut6_I5_O)        0.124     8.211 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_4/O
                         net (fo=3, routed)           0.334     8.545    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_4_n_0
    SLICE_X52Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.669 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_2/O
                         net (fo=1, routed)           0.409     9.078    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_2_n_0
    SLICE_X51Y116        LUT5 (Prop_lut5_I0_O)        0.124     9.202 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_1/O
                         net (fo=5, routed)           0.318     9.521    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/reg_466_reg[23]
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     9.645 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/data_p2[29]_i_5__0/O
                         net (fo=64, routed)          0.859    10.504    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_2
    SLICE_X47Y110        LUT6 (Prop_lut6_I2_O)        0.124    10.628 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/FSM_sequential_state[1]_i_2__1/O
                         net (fo=6, routed)           0.901    11.529    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/triangle_bundle_RREADY
    SLICE_X41Y98         LUT4 (Prop_lut4_I1_O)        0.124    11.653 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1[31]_i_1__0/O
                         net (fo=32, routed)          0.411    12.064    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/load_p1
    SLICE_X44Y98         FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       1.479    12.658    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X44Y98         FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[29]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X44Y98         FDRE (Setup_fdre_C_CE)      -0.205    12.428    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[29]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                         -12.064    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/din0_buf1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.910ns  (logic 3.005ns (33.728%)  route 5.905ns (66.272%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       1.838     3.132    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/ap_clk
    SLICE_X43Y113        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/din0_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        FDRE (Prop_fdre_C_Q)         0.419     3.551 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/din0_buf1_reg[5]/Q
                         net (fo=4, routed)           1.002     4.553    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_a_tdata[5]
    SLICE_X42Y116        LUT4 (Prop_lut4_I1_O)        0.296     4.849 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.849    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.382 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.382    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.499 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.499    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.728 f  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=2, routed)           0.809     6.537    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CARRY_OUT
    SLICE_X49Y118        LUT5 (Prop_lut5_I3_O)        0.335     6.872 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.467     7.339    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/a_gt_b_fix1_out__0
    SLICE_X50Y117        LUT6 (Prop_lut6_I2_O)        0.332     7.671 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=3, routed)           0.416     8.087    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/m_axis_result_tdata[0]
    SLICE_X51Y116        LUT6 (Prop_lut6_I5_O)        0.124     8.211 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_4/O
                         net (fo=3, routed)           0.334     8.545    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_4_n_0
    SLICE_X52Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.669 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_2/O
                         net (fo=1, routed)           0.409     9.078    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_2_n_0
    SLICE_X51Y116        LUT5 (Prop_lut5_I0_O)        0.124     9.202 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_1/O
                         net (fo=5, routed)           0.318     9.521    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/reg_466_reg[23]
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     9.645 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/data_p2[29]_i_5__0/O
                         net (fo=64, routed)          0.859    10.504    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_2
    SLICE_X47Y110        LUT6 (Prop_lut6_I2_O)        0.124    10.628 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/FSM_sequential_state[1]_i_2__1/O
                         net (fo=6, routed)           0.901    11.529    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/triangle_bundle_RREADY
    SLICE_X41Y98         LUT4 (Prop_lut4_I1_O)        0.124    11.653 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1[31]_i_1__0/O
                         net (fo=32, routed)          0.388    12.042    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/load_p1
    SLICE_X43Y98         FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       1.480    12.659    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X43Y98         FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[17]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X43Y98         FDRE (Setup_fdre_C_CE)      -0.205    12.429    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[17]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                         -12.042    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/din0_buf1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.910ns  (logic 3.005ns (33.728%)  route 5.905ns (66.272%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       1.838     3.132    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/ap_clk
    SLICE_X43Y113        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/din0_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        FDRE (Prop_fdre_C_Q)         0.419     3.551 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/din0_buf1_reg[5]/Q
                         net (fo=4, routed)           1.002     4.553    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_a_tdata[5]
    SLICE_X42Y116        LUT4 (Prop_lut4_I1_O)        0.296     4.849 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.849    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.382 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.382    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.499 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.499    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.728 f  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=2, routed)           0.809     6.537    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CARRY_OUT
    SLICE_X49Y118        LUT5 (Prop_lut5_I3_O)        0.335     6.872 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.467     7.339    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/a_gt_b_fix1_out__0
    SLICE_X50Y117        LUT6 (Prop_lut6_I2_O)        0.332     7.671 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=3, routed)           0.416     8.087    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/m_axis_result_tdata[0]
    SLICE_X51Y116        LUT6 (Prop_lut6_I5_O)        0.124     8.211 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_4/O
                         net (fo=3, routed)           0.334     8.545    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_4_n_0
    SLICE_X52Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.669 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_2/O
                         net (fo=1, routed)           0.409     9.078    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_2_n_0
    SLICE_X51Y116        LUT5 (Prop_lut5_I0_O)        0.124     9.202 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_1/O
                         net (fo=5, routed)           0.318     9.521    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/reg_466_reg[23]
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     9.645 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/data_p2[29]_i_5__0/O
                         net (fo=64, routed)          0.859    10.504    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_2
    SLICE_X47Y110        LUT6 (Prop_lut6_I2_O)        0.124    10.628 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/FSM_sequential_state[1]_i_2__1/O
                         net (fo=6, routed)           0.901    11.529    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/triangle_bundle_RREADY
    SLICE_X41Y98         LUT4 (Prop_lut4_I1_O)        0.124    11.653 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1[31]_i_1__0/O
                         net (fo=32, routed)          0.388    12.042    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/load_p1
    SLICE_X43Y98         FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       1.480    12.659    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X43Y98         FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[27]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X43Y98         FDRE (Setup_fdre_C_CE)      -0.205    12.429    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[27]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                         -12.042    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/din0_buf1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.910ns  (logic 3.005ns (33.728%)  route 5.905ns (66.272%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       1.838     3.132    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/ap_clk
    SLICE_X43Y113        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/din0_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        FDRE (Prop_fdre_C_Q)         0.419     3.551 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/din0_buf1_reg[5]/Q
                         net (fo=4, routed)           1.002     4.553    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_a_tdata[5]
    SLICE_X42Y116        LUT4 (Prop_lut4_I1_O)        0.296     4.849 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.849    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.382 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.382    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.499 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.499    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.728 f  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=2, routed)           0.809     6.537    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CARRY_OUT
    SLICE_X49Y118        LUT5 (Prop_lut5_I3_O)        0.335     6.872 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.467     7.339    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/a_gt_b_fix1_out__0
    SLICE_X50Y117        LUT6 (Prop_lut6_I2_O)        0.332     7.671 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=3, routed)           0.416     8.087    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/m_axis_result_tdata[0]
    SLICE_X51Y116        LUT6 (Prop_lut6_I5_O)        0.124     8.211 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_4/O
                         net (fo=3, routed)           0.334     8.545    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_4_n_0
    SLICE_X52Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.669 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_2/O
                         net (fo=1, routed)           0.409     9.078    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_2_n_0
    SLICE_X51Y116        LUT5 (Prop_lut5_I0_O)        0.124     9.202 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_1/O
                         net (fo=5, routed)           0.318     9.521    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/reg_466_reg[23]
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     9.645 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/data_p2[29]_i_5__0/O
                         net (fo=64, routed)          0.859    10.504    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_2
    SLICE_X47Y110        LUT6 (Prop_lut6_I2_O)        0.124    10.628 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/FSM_sequential_state[1]_i_2__1/O
                         net (fo=6, routed)           0.901    11.529    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/triangle_bundle_RREADY
    SLICE_X41Y98         LUT4 (Prop_lut4_I1_O)        0.124    11.653 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1[31]_i_1__0/O
                         net (fo=32, routed)          0.388    12.042    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/load_p1
    SLICE_X43Y98         FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       1.480    12.659    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X43Y98         FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[28]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X43Y98         FDRE (Setup_fdre_C_CE)      -0.205    12.429    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[28]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                         -12.042    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/din0_buf1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.910ns  (logic 3.005ns (33.728%)  route 5.905ns (66.272%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       1.838     3.132    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/ap_clk
    SLICE_X43Y113        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/din0_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        FDRE (Prop_fdre_C_Q)         0.419     3.551 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/din0_buf1_reg[5]/Q
                         net (fo=4, routed)           1.002     4.553    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_a_tdata[5]
    SLICE_X42Y116        LUT4 (Prop_lut4_I1_O)        0.296     4.849 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.849    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.382 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.382    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.499 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.499    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.728 f  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=2, routed)           0.809     6.537    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CARRY_OUT
    SLICE_X49Y118        LUT5 (Prop_lut5_I3_O)        0.335     6.872 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.467     7.339    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/a_gt_b_fix1_out__0
    SLICE_X50Y117        LUT6 (Prop_lut6_I2_O)        0.332     7.671 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=3, routed)           0.416     8.087    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/m_axis_result_tdata[0]
    SLICE_X51Y116        LUT6 (Prop_lut6_I5_O)        0.124     8.211 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_4/O
                         net (fo=3, routed)           0.334     8.545    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_4_n_0
    SLICE_X52Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.669 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_2/O
                         net (fo=1, routed)           0.409     9.078    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_2_n_0
    SLICE_X51Y116        LUT5 (Prop_lut5_I0_O)        0.124     9.202 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_1/O
                         net (fo=5, routed)           0.318     9.521    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/reg_466_reg[23]
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     9.645 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/data_p2[29]_i_5__0/O
                         net (fo=64, routed)          0.859    10.504    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_2
    SLICE_X47Y110        LUT6 (Prop_lut6_I2_O)        0.124    10.628 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/FSM_sequential_state[1]_i_2__1/O
                         net (fo=6, routed)           0.901    11.529    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/triangle_bundle_RREADY
    SLICE_X41Y98         LUT4 (Prop_lut4_I1_O)        0.124    11.653 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1[31]_i_1__0/O
                         net (fo=32, routed)          0.388    12.042    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/load_p1
    SLICE_X43Y98         FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       1.480    12.659    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X43Y98         FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[9]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X43Y98         FDRE (Setup_fdre_C_CE)      -0.205    12.429    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[9]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                         -12.042    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/din0_buf1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.198ns  (logic 2.850ns (30.984%)  route 6.348ns (69.016%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       1.838     3.132    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/ap_clk
    SLICE_X44Y114        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/din0_buf1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.456     3.588 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/din0_buf1_reg[0]/Q
                         net (fo=4, routed)           1.150     4.738    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_a_tdata[0]
    SLICE_X42Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.862 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     4.862    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/ZERO_GEN[0].eq_det_reg
    SLICE_X42Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.375 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.375    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.492 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.492    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.721 f  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=2, routed)           0.809     6.530    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CARRY_OUT
    SLICE_X49Y118        LUT5 (Prop_lut5_I3_O)        0.335     6.865 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.467     7.331    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/a_gt_b_fix1_out__0
    SLICE_X50Y117        LUT6 (Prop_lut6_I2_O)        0.332     7.663 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U57/rayTI_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=3, routed)           0.416     8.080    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/m_axis_result_tdata[0]
    SLICE_X51Y116        LUT6 (Prop_lut6_I5_O)        0.124     8.204 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_4/O
                         net (fo=3, routed)           0.334     8.537    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_4_n_0
    SLICE_X52Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.661 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_2/O
                         net (fo=1, routed)           0.409     9.070    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_2_n_0
    SLICE_X51Y116        LUT5 (Prop_lut5_I0_O)        0.124     9.194 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/and_ln42_reg_1174[0]_i_1/O
                         net (fo=5, routed)           0.318     9.513    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/reg_466_reg[23]
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     9.637 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fcmp_32ns_3g8j_U58/rayTI_ap_fcmp_0_no_dsp_32_u/data_p2[29]_i_5__0/O
                         net (fo=64, routed)          0.859    10.496    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_2
    SLICE_X47Y110        LUT6 (Prop_lut6_I2_O)        0.124    10.620 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/FSM_sequential_state[1]_i_2__1/O
                         net (fo=6, routed)           0.901    11.521    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/triangle_bundle_RREADY
    SLICE_X41Y98         LUT4 (Prop_lut4_I1_O)        0.124    11.645 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1[31]_i_1__0/O
                         net (fo=32, routed)          0.685    12.330    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/load_p1
    SLICE_X43Y102        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       1.654    12.833    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X43Y102        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[19]/C
                         clock pessimism              0.247    13.080    
                         clock uncertainty           -0.154    12.926    
    SLICE_X43Y102        FDRE (Setup_fdre_C_CE)      -0.205    12.721    Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/data_p1_reg[19]
  -------------------------------------------------------------------
                         required time                         12.721    
                         arrival time                         -12.330    
  -------------------------------------------------------------------
                         slack                                  0.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/dout_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.815%)  route 0.242ns (63.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       0.634     0.970    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X45Y113        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y113        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[7]/Q
                         net (fo=2, routed)           0.242     1.353    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/r_tdata[7]
    SLICE_X52Y113        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/dout_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       0.901     1.267    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/ap_clk
    SLICE_X52Y113        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/dout_r_reg[7]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X52Y113        FDRE (Hold_fdre_C_D)         0.078     1.306    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/dout_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/int_v2_z_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Block_Diagram_i/rayTI_0/inst/v2_z1_reg_1015_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.693%)  route 0.187ns (59.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       0.635     0.971    Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_clk
    SLICE_X49Y139        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/int_v2_z_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y139        FDRE (Prop_fdre_C_Q)         0.128     1.099 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/int_v2_z_reg[29]/Q
                         net (fo=3, routed)           0.187     1.286    Base_Block_Diagram_i/rayTI_0/inst/v2_z[29]
    SLICE_X50Y138        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/v2_z1_reg_1015_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       0.904     1.270    Base_Block_Diagram_i/rayTI_0/inst/ap_clk
    SLICE_X50Y138        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/v2_z1_reg_1015_reg[27]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X50Y138        FDRE (Hold_fdre_C_D)         0.006     1.237    Base_Block_Diagram_i/rayTI_0/inst/v2_z1_reg_1015_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 Base_Block_Diagram_i/rayTI_0/inst/pvec_y_reg_1146_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U51/din1_buf1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.378%)  route 0.312ns (62.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       0.606     0.942    Base_Block_Diagram_i/rayTI_0/inst/ap_clk
    SLICE_X91Y96         FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/pvec_y_reg_1146_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y96         FDRE (Prop_fdre_C_Q)         0.141     1.083 r  Base_Block_Diagram_i/rayTI_0/inst/pvec_y_reg_1146_reg[10]/Q
                         net (fo=1, routed)           0.312     1.394    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U51/din1_buf1_reg[31]_2[10]
    SLICE_X86Y101        LUT5 (Prop_lut5_I4_O)        0.045     1.439 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U51/din1_buf1[10]_i_1__5/O
                         net (fo=1, routed)           0.000     1.439    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U51/grp_fu_401_p1[10]
    SLICE_X86Y101        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U51/din1_buf1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       0.940     1.306    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U51/ap_clk
    SLICE_X86Y101        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U51/din1_buf1_reg[10]/C
                         clock pessimism             -0.035     1.271    
    SLICE_X86Y101        FDRE (Hold_fdre_C_D)         0.120     1.391    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U51/din1_buf1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/dout_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.746%)  route 0.243ns (63.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       0.635     0.971    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X45Y112        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[3]/Q
                         net (fo=2, routed)           0.243     1.355    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/r_tdata[3]
    SLICE_X53Y113        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/dout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       0.901     1.267    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/ap_clk
    SLICE_X53Y113        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/dout_r_reg[3]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X53Y113        FDRE (Hold_fdre_C_D)         0.070     1.298    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/dout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Base_Block_Diagram_i/rayTI_0/inst/v0v2_z_reg_1135_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Block_Diagram_i/rayTI_0/inst/grp_crossProduct_1_fu_335/rayTI_fmul_32ns_3cud_U13/din1_buf1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.834%)  route 0.252ns (64.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       0.552     0.888    Base_Block_Diagram_i/rayTI_0/inst/ap_clk
    SLICE_X51Y95         FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/v0v2_z_reg_1135_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Base_Block_Diagram_i/rayTI_0/inst/v0v2_z_reg_1135_reg[17]/Q
                         net (fo=2, routed)           0.252     1.281    Base_Block_Diagram_i/rayTI_0/inst/grp_crossProduct_1_fu_335/rayTI_fmul_32ns_3cud_U13/din1_buf1_reg[31]_1[17]
    SLICE_X47Y92         FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/grp_crossProduct_1_fu_335/rayTI_fmul_32ns_3cud_U13/din1_buf1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       0.823     1.189    Base_Block_Diagram_i/rayTI_0/inst/grp_crossProduct_1_fu_335/rayTI_fmul_32ns_3cud_U13/ap_clk
    SLICE_X47Y92         FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/grp_crossProduct_1_fu_335/rayTI_fmul_32ns_3cud_U13/din1_buf1_reg[17]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X47Y92         FDRE (Hold_fdre_C_D)         0.070     1.224    Base_Block_Diagram_i/rayTI_0/inst/grp_crossProduct_1_fu_335/rayTI_fmul_32ns_3cud_U13/din1_buf1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/dout_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.139%)  route 0.249ns (63.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       0.636     0.972    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X37Y111        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[19]/Q
                         net (fo=2, routed)           0.249     1.362    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/r_tdata[19]
    SLICE_X51Y111        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/dout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       0.904     1.270    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/ap_clk
    SLICE_X51Y111        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/dout_r_reg[19]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X51Y111        FDRE (Hold_fdre_C_D)         0.071     1.302    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/dout_r_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.246ns (46.198%)  route 0.286ns (53.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       0.574     0.910    Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]/Q
                         net (fo=1, routed)           0.286     1.344    Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[60]
    SLICE_X26Y100        LUT3 (Prop_lut3_I2_O)        0.098     1.442 r  Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[60]_i_1/O
                         net (fo=1, routed)           0.000     1.442    Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[60]
    SLICE_X26Y100        FDRE                                         r  Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       0.930     1.296    Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.121     1.382    Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Base_Block_Diagram_i/rayTI_0/inst/v0v2_z_reg_1135_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Block_Diagram_i/rayTI_0/inst/grp_crossProduct_1_fu_335/rayTI_fmul_32ns_3cud_U13/din1_buf1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.306%)  route 0.247ns (63.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       0.552     0.888    Base_Block_Diagram_i/rayTI_0/inst/ap_clk
    SLICE_X51Y95         FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/v0v2_z_reg_1135_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Base_Block_Diagram_i/rayTI_0/inst/v0v2_z_reg_1135_reg[12]/Q
                         net (fo=2, routed)           0.247     1.276    Base_Block_Diagram_i/rayTI_0/inst/grp_crossProduct_1_fu_335/rayTI_fmul_32ns_3cud_U13/din1_buf1_reg[31]_1[12]
    SLICE_X46Y93         FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/grp_crossProduct_1_fu_335/rayTI_fmul_32ns_3cud_U13/din1_buf1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       0.824     1.190    Base_Block_Diagram_i/rayTI_0/inst/grp_crossProduct_1_fu_335/rayTI_fmul_32ns_3cud_U13/ap_clk
    SLICE_X46Y93         FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/grp_crossProduct_1_fu_335/rayTI_fmul_32ns_3cud_U13/din1_buf1_reg[12]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y93         FDRE (Hold_fdre_C_D)         0.059     1.214    Base_Block_Diagram_i/rayTI_0/inst/grp_crossProduct_1_fu_335/rayTI_fmul_32ns_3cud_U13/din1_buf1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/dout_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.300%)  route 0.258ns (64.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       0.636     0.972    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X37Y111        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[18]/Q
                         net (fo=2, routed)           0.258     1.371    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/r_tdata[18]
    SLICE_X51Y111        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/dout_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       0.904     1.270    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/ap_clk
    SLICE_X51Y111        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/dout_r_reg[18]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X51Y111        FDRE (Hold_fdre_C_D)         0.075     1.306    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/dout_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Base_Block_Diagram_i/rayTI_0/inst/and_ln65_reg_1268_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/int_ap_return_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.932%)  route 0.228ns (55.068%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       0.632     0.968    Base_Block_Diagram_i/rayTI_0/inst/ap_clk
    SLICE_X49Y116        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/and_ln65_reg_1268_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  Base_Block_Diagram_i/rayTI_0/inst/and_ln65_reg_1268_reg[0]/Q
                         net (fo=3, routed)           0.228     1.337    Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/fifo_resp_to_user/and_ln65_reg_1268
    SLICE_X53Y119        LUT5 (Prop_lut5_I2_O)        0.045     1.382 r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/fifo_resp_to_user/int_ap_return[0]_i_1/O
                         net (fo=1, routed)           0.000     1.382    Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/int_ap_return_reg[0]_1
    SLICE_X53Y119        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/int_ap_return_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Base_Block_Diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10979, routed)       0.896     1.262    Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_clk
    SLICE_X53Y119        FDRE                                         r  Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/int_ap_return_reg[0]/C
                         clock pessimism             -0.039     1.223    
    SLICE_X53Y119        FDRE (Hold_fdre_C_D)         0.092     1.315    Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/int_ap_return_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Base_Block_Diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y42   Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y42   Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y46   Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y46   Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y38   Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y38   Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X2Y25    Base_Block_Diagram_i/rayTI_0/inst/grp_crossProduct_1_fu_335/rayTI_fmul_32ns_3cud_U17/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X3Y50    Base_Block_Diagram_i/rayTI_0/inst/rayTI_fsub_32ns_3bkb_U48/rayTI_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X3Y35    Base_Block_Diagram_i/rayTI_0/inst/grp_crossProduct_1_fu_335/rayTI_fsub_32ns_3bkb_U11/rayTI_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X2Y28    Base_Block_Diagram_i/rayTI_0/inst/grp_crossProduct_1_fu_335/rayTI_fmul_32ns_3cud_U16/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y143  Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y143  Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y143  Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y143  Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y143  Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y143  Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y143  Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y143  Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y144  Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y144  Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y123  Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y126  Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y126  Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y126  Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y126  Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y126  Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y126  Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y127  Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y127  Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y127  Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5/CLK



