

================================================================
== Vitis HLS Report for 'conv2_Pipeline_RELU6'
================================================================
* Date:           Mon Nov  6 16:29:02 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU    |      515|      515|         8|          2|          2|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    160|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     14|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    170|    -|
|Register         |        -|    -|     397|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     397|    472|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_3_2_32_1_1_U333  |mux_3_2_32_1_1  |        0|   0|  0|  14|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0|  14|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln112_1_fu_238_p2   |         +|   0|  0|  24|          17|           9|
    |add_ln112_2_fu_205_p2   |         +|   0|  0|  15|           8|           1|
    |add_ln112_fu_182_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln115_fu_192_p2     |         +|   0|  0|  17|          10|          10|
    |and_ln117_fu_304_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln112_1_fu_211_p2  |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln112_fu_176_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln117_1_fu_294_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln117_fu_288_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln117_fu_300_p2      |        or|   0|  0|   2|           1|           1|
    |select_ln112_fu_217_p3  |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 160|          94|          45|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                Name                               | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                          |  14|          3|    1|          3|
    |ap_done_int                                                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                            |   9|          2|    1|          2|
    |ap_sig_allocacmp_bw                                                |   9|          2|    8|         16|
    |ap_sig_allocacmp_phi_urem516_load                                  |   9|          2|    8|         16|
    |bw_3_fu_76                                                         |   9|          2|    8|         16|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0  |  14|          3|   10|         30|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0        |  14|          3|   32|         96|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0  |  14|          3|   10|         30|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0        |  14|          3|   32|         96|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0    |  14|          3|   10|         30|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0          |  14|          3|   32|         96|
    |phi_mul514_fu_72                                                   |   9|          2|   17|         34|
    |phi_urem516_fu_68                                                  |   9|          2|    8|         16|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                              | 170|         37|  179|        485|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |add15_1_i_reg_367                                                 |  32|   0|   32|          0|
    |ap_CS_fsm                                                         |   2|   0|    2|          0|
    |ap_done_reg                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                  |   1|   0|    1|          0|
    |bw_3_fu_76                                                        |   8|   0|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_reg_340  |  10|   0|   10|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_reg_346  |  10|   0|   10|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_reg_352  |  10|   0|   10|          0|
    |icmp_ln112_reg_336                                                |   1|   0|    1|          0|
    |icmp_ln117_1_reg_381                                              |   1|   0|    1|          0|
    |icmp_ln117_reg_376                                                |   1|   0|    1|          0|
    |phi_mul514_fu_72                                                  |  17|   0|   17|          0|
    |phi_urem516_fu_68                                                 |   8|   0|    8|          0|
    |tmp_7_reg_362                                                     |  32|   0|   32|          0|
    |trunc_ln112_1_reg_358                                             |   2|   0|    2|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_reg_340  |  64|  32|   10|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_reg_346  |  64|  32|   10|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_reg_352  |  64|  32|   10|          0|
    |trunc_ln112_1_reg_358                                             |  64|  32|    2|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             | 397| 128|  173|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                                      conv2_Pipeline_RELU6|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                                      conv2_Pipeline_RELU6|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                                      conv2_Pipeline_RELU6|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                                      conv2_Pipeline_RELU6|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                                      conv2_Pipeline_RELU6|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                                      conv2_Pipeline_RELU6|  return value|
|grp_fu_1453_p_din0                                                 |  out|   32|  ap_ctrl_hs|                                      conv2_Pipeline_RELU6|  return value|
|grp_fu_1453_p_din1                                                 |  out|   32|  ap_ctrl_hs|                                      conv2_Pipeline_RELU6|  return value|
|grp_fu_1453_p_opcode                                               |  out|    2|  ap_ctrl_hs|                                      conv2_Pipeline_RELU6|  return value|
|grp_fu_1453_p_dout0                                                |   in|   32|  ap_ctrl_hs|                                      conv2_Pipeline_RELU6|  return value|
|grp_fu_1453_p_ce                                                   |  out|    1|  ap_ctrl_hs|                                      conv2_Pipeline_RELU6|  return value|
|grp_fu_1461_p_din0                                                 |  out|   32|  ap_ctrl_hs|                                      conv2_Pipeline_RELU6|  return value|
|grp_fu_1461_p_din1                                                 |  out|   32|  ap_ctrl_hs|                                      conv2_Pipeline_RELU6|  return value|
|grp_fu_1461_p_opcode                                               |  out|    5|  ap_ctrl_hs|                                      conv2_Pipeline_RELU6|  return value|
|grp_fu_1461_p_dout0                                                |   in|    1|  ap_ctrl_hs|                                      conv2_Pipeline_RELU6|  return value|
|grp_fu_1461_p_ce                                                   |  out|    1|  ap_ctrl_hs|                                      conv2_Pipeline_RELU6|  return value|
|mul_ln115_1                                                        |   in|   10|     ap_none|                                               mul_ln115_1|        scalar|
|empty                                                              |   in|   32|     ap_none|                                                     empty|        scalar|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0  |  out|   10|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0       |  out|    1|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0       |  out|    1|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0        |  out|   32|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1  |  out|   10|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1       |  out|    1|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q1        |   in|   32|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0  |  out|   10|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0       |  out|    1|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0       |  out|    1|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0        |  out|   32|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1  |  out|   10|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1       |  out|    1|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q1        |   in|   32|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0    |  out|   10|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0         |  out|    1|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0         |  out|    1|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0          |  out|   32|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1    |  out|   10|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1         |  out|    1|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_q1          |   in|   32|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.35>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%phi_urem516 = alloca i32 1"   --->   Operation 11 'alloca' 'phi_urem516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%phi_mul514 = alloca i32 1"   --->   Operation 12 'alloca' 'phi_mul514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bw_3 = alloca i32 1"   --->   Operation 13 'alloca' 'bw_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty"   --->   Operation 14 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mul_ln115_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln115_1"   --->   Operation 15 'read' 'mul_ln115_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %bw_3"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %phi_mul514"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %phi_urem516"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.1.i"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%phi_urem516_load = load i8 %phi_urem516" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 20 'load' 'phi_urem516_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bw = load i8 %bw_3" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 21 'load' 'bw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.76ns)   --->   "%icmp_ln112 = icmp_eq  i8 %bw, i8 255" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 22 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.76ns)   --->   "%add_ln112 = add i8 %bw, i8 1" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 23 'add' 'add_ln112' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %for.body8.1.i.split, void %for.end.1.i.exitStub" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 24 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i8 %phi_urem516_load" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 25 'zext' 'zext_ln115' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.78ns)   --->   "%add_ln115 = add i10 %mul_ln115_1_read, i10 %zext_ln115" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 26 'add' 'add_ln115' <Predicate = (!icmp_ln112)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i10 %add_ln115" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 27 'zext' 'zext_ln115_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_3 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i64 0, i64 %zext_ln115_1" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 28 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_3' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_4 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i64 0, i64 %zext_ln115_1" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 29 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_4' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_5 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o, i64 0, i64 %zext_ln115_1" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 30 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_5' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_6 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_3" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 31 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_6' <Predicate = (!icmp_ln112)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_7 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_4" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 32 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_7' <Predicate = (!icmp_ln112)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_1 : Operation 33 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_8 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_5" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 33 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_8' <Predicate = (!icmp_ln112)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_1 : Operation 34 [1/1] (0.76ns)   --->   "%add_ln112_2 = add i8 %phi_urem516_load, i8 1" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 34 'add' 'add_ln112_2' <Predicate = (!icmp_ln112)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.76ns)   --->   "%icmp_ln112_1 = icmp_ult  i8 %add_ln112_2, i8 85" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 35 'icmp' 'icmp_ln112_1' <Predicate = (!icmp_ln112)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.39ns)   --->   "%select_ln112 = select i1 %icmp_ln112_1, i8 %add_ln112_2, i8 0" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 36 'select' 'select_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln112 = store i8 %add_ln112, i8 %bw_3" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 37 'store' 'store_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln112 = store i8 %select_ln112, i8 %phi_urem516" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 38 'store' 'store_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.71>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%phi_mul514_load = load i17 %phi_mul514" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 39 'load' 'phi_mul514_load' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.86ns)   --->   "%add_ln112_1 = add i17 %phi_mul514_load, i17 386" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 40 'add' 'add_ln112_1' <Predicate = (!icmp_ln112)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln112_1 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %phi_mul514_load, i32 15, i32 16" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 41 'partselect' 'trunc_ln112_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_6 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_3" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 42 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_6' <Predicate = (!icmp_ln112)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_2 : Operation 43 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_7 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_4" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 43 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_7' <Predicate = (!icmp_ln112)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_2 : Operation 44 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_8 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_5" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 44 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_8' <Predicate = (!icmp_ln112)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_2 : Operation 45 [1/1] (0.47ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_6, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_7, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_8, i2 %trunc_ln112_1" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 45 'mux' 'tmp_7' <Predicate = (!icmp_ln112)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.73ns)   --->   "%switch_ln115 = switch i2 %trunc_ln112_1, void %arrayidx12412.1.i.case.2, i2 0, void %arrayidx12412.1.i.case.0, i2 1, void %arrayidx12412.1.i.case.1" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 46 'switch' 'switch_ln115' <Predicate = (!icmp_ln112)> <Delay = 0.73>
ST_2 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln112 = store i17 %add_ln112_1, i17 %phi_mul514" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 47 'store' 'store_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.42>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln112 = br void %for.body8.1.i" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 48 'br' 'br_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : [1/1] (1.76ns)   --->   Input mux for Operation 49 '%add15_1_i = fadd i32 %tmp_7, i32 %tmp'
ST_3 : Operation 49 [4/4] (4.67ns)   --->   "%add15_1_i = fadd i32 %tmp_7, i32 %tmp" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 49 'fadd' 'add15_1_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 50 [3/4] (6.43ns)   --->   "%add15_1_i = fadd i32 %tmp_7, i32 %tmp" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 50 'fadd' 'add15_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 51 [2/4] (6.43ns)   --->   "%add15_1_i = fadd i32 %tmp_7, i32 %tmp" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 51 'fadd' 'add15_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln113 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty" [src/conv2.cpp:113->src/conv2.cpp:55]   --->   Operation 52 'specpipeline' 'specpipeline_ln113' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln112 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 54 'specloopname' 'specloopname_ln112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/4] (6.43ns)   --->   "%add15_1_i = fadd i32 %tmp_7, i32 %tmp" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 55 'fadd' 'add15_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 80 'ret' 'ret_ln0' <Predicate = (icmp_ln112)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 56 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %add15_1_i, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_4" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 56 'store' 'store_ln115' <Predicate = (trunc_ln112_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx12412.1.i.exit" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 57 'br' 'br_ln115' <Predicate = (trunc_ln112_1 == 1)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %add15_1_i, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_3" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 58 'store' 'store_ln115' <Predicate = (trunc_ln112_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx12412.1.i.exit" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 59 'br' 'br_ln115' <Predicate = (trunc_ln112_1 == 0)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %add15_1_i, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_5" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 60 'store' 'store_ln115' <Predicate = (trunc_ln112_1 != 0 & trunc_ln112_1 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx12412.1.i.exit" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 61 'br' 'br_ln115' <Predicate = (trunc_ln112_1 != 0 & trunc_ln112_1 != 1)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln117 = bitcast i32 %add15_1_i" [src/conv2.cpp:117->src/conv2.cpp:55]   --->   Operation 62 'bitcast' 'bitcast_ln117' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln117, i32 23, i32 30" [src/conv2.cpp:117->src/conv2.cpp:55]   --->   Operation 63 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i32 %bitcast_ln117" [src/conv2.cpp:117->src/conv2.cpp:55]   --->   Operation 64 'trunc' 'trunc_ln117' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.76ns)   --->   "%icmp_ln117 = icmp_ne  i8 %tmp_s, i8 255" [src/conv2.cpp:117->src/conv2.cpp:55]   --->   Operation 65 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.92ns)   --->   "%icmp_ln117_1 = icmp_eq  i23 %trunc_ln117, i23 0" [src/conv2.cpp:117->src/conv2.cpp:55]   --->   Operation 66 'icmp' 'icmp_ln117_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.52ns)   --->   Input mux for Operation 67 '%tmp_27 = fcmp_olt  i32 %add15_1_i, i32 0'
ST_7 : Operation 67 [2/2] (2.25ns)   --->   "%tmp_27 = fcmp_olt  i32 %add15_1_i, i32 0" [src/conv2.cpp:117->src/conv2.cpp:55]   --->   Operation 67 'fcmp' 'tmp_27' <Predicate = true> <Delay = 2.25> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.30>
ST_8 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln117)   --->   "%or_ln117 = or i1 %icmp_ln117_1, i1 %icmp_ln117" [src/conv2.cpp:117->src/conv2.cpp:55]   --->   Operation 68 'or' 'or_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/2] (2.78ns)   --->   "%tmp_27 = fcmp_olt  i32 %add15_1_i, i32 0" [src/conv2.cpp:117->src/conv2.cpp:55]   --->   Operation 69 'fcmp' 'tmp_27' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln117 = and i1 %or_ln117, i1 %tmp_27" [src/conv2.cpp:117->src/conv2.cpp:55]   --->   Operation 70 'and' 'and_ln117' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %and_ln117, void %for.inc.1.i, void %if.then.1.i" [src/conv2.cpp:117->src/conv2.cpp:55]   --->   Operation 71 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.73ns)   --->   "%switch_ln118 = switch i2 %trunc_ln112_1, void %arrayidx12412.1.i.case.2102, i2 0, void %arrayidx12412.1.i.case.0100, i2 1, void %arrayidx12412.1.i.case.1101" [src/conv2.cpp:118->src/conv2.cpp:55]   --->   Operation 72 'switch' 'switch_ln118' <Predicate = (and_ln117)> <Delay = 0.73>
ST_8 : Operation 73 [1/1] (1.23ns)   --->   "%store_ln118 = store i32 0, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_4" [src/conv2.cpp:118->src/conv2.cpp:55]   --->   Operation 73 'store' 'store_ln118' <Predicate = (trunc_ln112_1 == 1 & and_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln118 = br void %arrayidx12412.1.i.exit99" [src/conv2.cpp:118->src/conv2.cpp:55]   --->   Operation 74 'br' 'br_ln118' <Predicate = (trunc_ln112_1 == 1 & and_ln117)> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (1.23ns)   --->   "%store_ln118 = store i32 0, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_3" [src/conv2.cpp:118->src/conv2.cpp:55]   --->   Operation 75 'store' 'store_ln118' <Predicate = (trunc_ln112_1 == 0 & and_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln118 = br void %arrayidx12412.1.i.exit99" [src/conv2.cpp:118->src/conv2.cpp:55]   --->   Operation 76 'br' 'br_ln118' <Predicate = (trunc_ln112_1 == 0 & and_ln117)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (1.23ns)   --->   "%store_ln118 = store i32 0, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_5" [src/conv2.cpp:118->src/conv2.cpp:55]   --->   Operation 77 'store' 'store_ln118' <Predicate = (trunc_ln112_1 != 0 & trunc_ln112_1 != 1 & and_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln118 = br void %arrayidx12412.1.i.exit99" [src/conv2.cpp:118->src/conv2.cpp:55]   --->   Operation 78 'br' 'br_ln118' <Predicate = (trunc_ln112_1 != 0 & trunc_ln112_1 != 1 & and_ln117)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln119 = br void %for.inc.1.i" [src/conv2.cpp:119->src/conv2.cpp:55]   --->   Operation 79 'br' 'br_ln119' <Predicate = (and_ln117)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mul_ln115_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem516                                              (alloca           ) [ 010000000]
phi_mul514                                               (alloca           ) [ 011000000]
bw_3                                                     (alloca           ) [ 010000000]
tmp                                                      (read             ) [ 011111100]
mul_ln115_1_read                                         (read             ) [ 000000000]
store_ln0                                                (store            ) [ 000000000]
store_ln0                                                (store            ) [ 000000000]
store_ln0                                                (store            ) [ 000000000]
br_ln0                                                   (br               ) [ 000000000]
phi_urem516_load                                         (load             ) [ 000000000]
bw                                                       (load             ) [ 000000000]
icmp_ln112                                               (icmp             ) [ 011111100]
add_ln112                                                (add              ) [ 000000000]
br_ln112                                                 (br               ) [ 000000000]
zext_ln115                                               (zext             ) [ 000000000]
add_ln115                                                (add              ) [ 000000000]
zext_ln115_1                                             (zext             ) [ 000000000]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_3 (getelementptr    ) [ 011111111]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_4 (getelementptr    ) [ 011111111]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_5 (getelementptr    ) [ 011111111]
add_ln112_2                                              (add              ) [ 000000000]
icmp_ln112_1                                             (icmp             ) [ 000000000]
select_ln112                                             (select           ) [ 000000000]
store_ln112                                              (store            ) [ 000000000]
store_ln112                                              (store            ) [ 000000000]
phi_mul514_load                                          (load             ) [ 000000000]
add_ln112_1                                              (add              ) [ 000000000]
trunc_ln112_1                                            (partselect       ) [ 011111111]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_6 (load             ) [ 000000000]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_7 (load             ) [ 000000000]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_8 (load             ) [ 000000000]
tmp_7                                                    (mux              ) [ 011111100]
switch_ln115                                             (switch           ) [ 000000000]
store_ln112                                              (store            ) [ 000000000]
br_ln112                                                 (br               ) [ 000000000]
specpipeline_ln113                                       (specpipeline     ) [ 000000000]
speclooptripcount_ln112                                  (speclooptripcount) [ 000000000]
specloopname_ln112                                       (specloopname     ) [ 000000000]
add15_1_i                                                (fadd             ) [ 011000011]
store_ln115                                              (store            ) [ 000000000]
br_ln115                                                 (br               ) [ 000000000]
store_ln115                                              (store            ) [ 000000000]
br_ln115                                                 (br               ) [ 000000000]
store_ln115                                              (store            ) [ 000000000]
br_ln115                                                 (br               ) [ 000000000]
bitcast_ln117                                            (bitcast          ) [ 000000000]
tmp_s                                                    (partselect       ) [ 000000000]
trunc_ln117                                              (trunc            ) [ 000000000]
icmp_ln117                                               (icmp             ) [ 001000001]
icmp_ln117_1                                             (icmp             ) [ 001000001]
or_ln117                                                 (or               ) [ 000000000]
tmp_27                                                   (fcmp             ) [ 000000000]
and_ln117                                                (and              ) [ 001000001]
br_ln117                                                 (br               ) [ 000000000]
switch_ln118                                             (switch           ) [ 000000000]
store_ln118                                              (store            ) [ 000000000]
br_ln118                                                 (br               ) [ 000000000]
store_ln118                                              (store            ) [ 000000000]
br_ln118                                                 (br               ) [ 000000000]
store_ln118                                              (store            ) [ 000000000]
br_ln118                                                 (br               ) [ 000000000]
br_ln119                                                 (br               ) [ 000000000]
ret_ln0                                                  (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mul_ln115_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln115_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3f32.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="phi_urem516_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem516/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="phi_mul514_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul514/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="bw_3_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bw_3/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="mul_ln115_1_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="10" slack="0"/>
<pin id="88" dir="0" index="1" bw="10" slack="0"/>
<pin id="89" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln115_1_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="10" slack="0"/>
<pin id="96" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_3/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="10" slack="0"/>
<pin id="103" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_4/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="10" slack="0"/>
<pin id="110" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_5/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="10" slack="6"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="0" slack="0"/>
<pin id="118" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="119" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="121" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_6/1 store_ln115/7 store_ln118/8 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="10" slack="6"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="0" index="2" bw="0" slack="0"/>
<pin id="128" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="129" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="131" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_7/1 store_ln115/7 store_ln118/8 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="10" slack="6"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="0" index="2" bw="0" slack="0"/>
<pin id="138" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="139" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="140" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="141" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_8/1 store_ln115/7 store_ln118/8 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="0" index="1" bw="32" slack="2"/>
<pin id="149" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add15_1_i/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_27/7 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln0_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="8" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln0_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="17" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln0_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="8" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="phi_urem516_load_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem516_load/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="bw_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bw/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln112_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln112_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln115_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln115_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln115_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="0"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_1/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln112_2_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_2/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln112_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112_1/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="select_ln112_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="8" slack="0"/>
<pin id="220" dir="0" index="2" bw="8" slack="0"/>
<pin id="221" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln112_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln112_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="phi_mul514_load_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="17" slack="1"/>
<pin id="237" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul514_load/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln112_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="17" slack="0"/>
<pin id="240" dir="0" index="1" bw="10" slack="0"/>
<pin id="241" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_1/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trunc_ln112_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="0" index="1" bw="17" slack="0"/>
<pin id="247" dir="0" index="2" bw="5" slack="0"/>
<pin id="248" dir="0" index="3" bw="6" slack="0"/>
<pin id="249" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln112_1/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_7_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="0" index="2" bw="32" slack="0"/>
<pin id="258" dir="0" index="3" bw="32" slack="0"/>
<pin id="259" dir="0" index="4" bw="2" slack="0"/>
<pin id="260" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln112_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="17" slack="0"/>
<pin id="268" dir="0" index="1" bw="17" slack="1"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="bitcast_ln117_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln117/7 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_s_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="6" slack="0"/>
<pin id="278" dir="0" index="3" bw="6" slack="0"/>
<pin id="279" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="284" class="1004" name="trunc_ln117_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln117/7 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln117_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117/7 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln117_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="23" slack="0"/>
<pin id="296" dir="0" index="1" bw="23" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117_1/7 "/>
</bind>
</comp>

<comp id="300" class="1004" name="or_ln117_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="0" index="1" bw="1" slack="1"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln117/8 "/>
</bind>
</comp>

<comp id="304" class="1004" name="and_ln117_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln117/8 "/>
</bind>
</comp>

<comp id="310" class="1005" name="phi_urem516_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem516 "/>
</bind>
</comp>

<comp id="317" class="1005" name="phi_mul514_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="17" slack="0"/>
<pin id="319" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul514 "/>
</bind>
</comp>

<comp id="324" class="1005" name="bw_3_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="bw_3 "/>
</bind>
</comp>

<comp id="331" class="1005" name="tmp_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="2"/>
<pin id="333" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="336" class="1005" name="icmp_ln112_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln112 "/>
</bind>
</comp>

<comp id="340" class="1005" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="10" slack="1"/>
<pin id="342" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_3 "/>
</bind>
</comp>

<comp id="346" class="1005" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="10" slack="1"/>
<pin id="348" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_4 "/>
</bind>
</comp>

<comp id="352" class="1005" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="10" slack="1"/>
<pin id="354" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_5 "/>
</bind>
</comp>

<comp id="358" class="1005" name="trunc_ln112_1_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="2" slack="5"/>
<pin id="360" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln112_1 "/>
</bind>
</comp>

<comp id="362" class="1005" name="tmp_7_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="367" class="1005" name="add15_1_i_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add15_1_i "/>
</bind>
</comp>

<comp id="376" class="1005" name="icmp_ln117_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="1"/>
<pin id="378" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln117 "/>
</bind>
</comp>

<comp id="381" class="1005" name="icmp_ln117_1_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="1"/>
<pin id="383" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln117_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="24" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="122"><net_src comp="92" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="132"><net_src comp="99" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="142"><net_src comp="106" pin="3"/><net_sink comp="133" pin=2"/></net>

<net id="143"><net_src comp="66" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="144"><net_src comp="66" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="145"><net_src comp="66" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="154"><net_src comp="66" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="180"><net_src comp="173" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="20" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="173" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="22" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="170" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="86" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="188" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="204"><net_src comp="198" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="209"><net_src comp="170" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="22" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="26" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="211" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="205" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="16" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="229"><net_src comp="182" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="217" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="242"><net_src comp="235" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="30" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="235" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="32" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="34" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="261"><net_src comp="36" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="113" pin="7"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="123" pin="7"/><net_sink comp="254" pin=2"/></net>

<net id="264"><net_src comp="133" pin="7"/><net_sink comp="254" pin=3"/></net>

<net id="265"><net_src comp="244" pin="4"/><net_sink comp="254" pin=4"/></net>

<net id="270"><net_src comp="238" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="280"><net_src comp="58" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="60" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="62" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="287"><net_src comp="271" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="274" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="20" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="284" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="64" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="308"><net_src comp="300" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="150" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="68" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="316"><net_src comp="310" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="320"><net_src comp="72" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="327"><net_src comp="76" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="330"><net_src comp="324" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="334"><net_src comp="80" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="339"><net_src comp="176" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="92" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="349"><net_src comp="99" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="355"><net_src comp="106" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="361"><net_src comp="244" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="254" pin="5"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="370"><net_src comp="146" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="373"><net_src comp="367" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="374"><net_src comp="367" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="375"><net_src comp="367" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="379"><net_src comp="288" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="384"><net_src comp="294" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="300" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o_2 | {7 8 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o_1 | {7 8 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o | {7 8 }
 - Input state : 
	Port: conv2_Pipeline_RELU6 : mul_ln115_1 | {1 }
	Port: conv2_Pipeline_RELU6 : empty | {1 }
	Port: conv2_Pipeline_RELU6 : conv2_float_255_255_float_64_1_1_float_float_255_255_o_2 | {1 2 }
	Port: conv2_Pipeline_RELU6 : conv2_float_255_255_float_64_1_1_float_float_255_255_o_1 | {1 2 }
	Port: conv2_Pipeline_RELU6 : conv2_float_255_255_float_64_1_1_float_float_255_255_o | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		phi_urem516_load : 1
		bw : 1
		icmp_ln112 : 2
		add_ln112 : 2
		br_ln112 : 3
		zext_ln115 : 2
		add_ln115 : 3
		zext_ln115_1 : 4
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_3 : 5
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_4 : 5
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_5 : 5
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_6 : 6
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_7 : 6
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_8 : 6
		add_ln112_2 : 2
		icmp_ln112_1 : 3
		select_ln112 : 4
		store_ln112 : 3
		store_ln112 : 5
	State 2
		add_ln112_1 : 1
		trunc_ln112_1 : 1
		tmp_7 : 2
		switch_ln115 : 2
		store_ln112 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
		tmp_s : 1
		trunc_ln117 : 1
		icmp_ln117 : 2
		icmp_ln117_1 : 2
	State 8
		and_ln117 : 1
		br_ln117 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_146         |    2    |   227   |   214   |
|----------|-----------------------------|---------|---------|---------|
|          |      icmp_ln112_fu_176      |    0    |    0    |    15   |
|   icmp   |     icmp_ln112_1_fu_211     |    0    |    0    |    15   |
|          |      icmp_ln117_fu_288      |    0    |    0    |    15   |
|          |     icmp_ln117_1_fu_294     |    0    |    0    |    30   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln112_fu_182      |    0    |    0    |    15   |
|    add   |       add_ln115_fu_192      |    0    |    0    |    17   |
|          |      add_ln112_2_fu_205     |    0    |    0    |    15   |
|          |      add_ln112_1_fu_238     |    0    |    0    |    24   |
|----------|-----------------------------|---------|---------|---------|
|    mux   |         tmp_7_fu_254        |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|  select  |     select_ln112_fu_217     |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|    or    |       or_ln117_fu_300       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    and   |       and_ln117_fu_304      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   |        tmp_read_fu_80       |    0    |    0    |    0    |
|          | mul_ln115_1_read_read_fu_86 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   fcmp   |          grp_fu_150         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |      zext_ln115_fu_188      |    0    |    0    |    0    |
|          |     zext_ln115_1_fu_198     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|     trunc_ln112_1_fu_244    |    0    |    0    |    0    |
|          |         tmp_s_fu_274        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln117_fu_284     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    2    |   227   |   386   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------------------------+--------+
|                                                                |   FF   |
+----------------------------------------------------------------+--------+
|                        add15_1_i_reg_367                       |   32   |
|                          bw_3_reg_324                          |    8   |
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_reg_340|   10   |
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_reg_346|   10   |
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_reg_352|   10   |
|                       icmp_ln112_reg_336                       |    1   |
|                      icmp_ln117_1_reg_381                      |    1   |
|                       icmp_ln117_reg_376                       |    1   |
|                       phi_mul514_reg_317                       |   17   |
|                       phi_urem516_reg_310                      |    8   |
|                          tmp_7_reg_362                         |   32   |
|                           tmp_reg_331                          |   32   |
|                      trunc_ln112_1_reg_358                     |    2   |
+----------------------------------------------------------------+--------+
|                              Total                             |   164  |
+----------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_113 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_113 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_123 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_123 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_133 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_133 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   192  ||  2.562  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   227  |   386  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |   164  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    2   |   391  |   440  |
+-----------+--------+--------+--------+--------+
