;redcode
;assert 1
	SPL 0, <402
	CMP -205, <-100
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 12, @10
	SUB 12, @10
	SUB @121, 103
	SUB #72, @40
	SUB <1, @-2
	SUB <1, @-2
	SUB -7, <-120
	ADD 30, 9
	SUB @-127, 100
	SUB @127, 106
	DJN -1, @-20
	SUB @1, @2
	SUB @121, 103
	MOV -7, <-20
	SUB #72, @200
	SPL 0, <402
	SPL 0, <402
	SUB #72, @200
	SUB <1, @-2
	SUB #72, @40
	SUB 12, @10
	SUB @0, @2
	SUB -365, 90
	SUB @121, 103
	SUB #72, @200
	SUB @-127, 100
	SUB -52, @210
	SPL 0, <402
	SPL 0, <402
	CMP -700, -10
	SUB 0, 0
	SUB @127, 106
	ADD #270, <1
	ADD 210, 30
	SUB @151, 108
	ADD 30, 9
	SUB @-127, 100
	SUB @3, 0
	DAT #-11, <-20
	DJN -1, @-20
	JMZ -127, 100
	SUB 12, @10
	SPL 0, <402
	CMP -205, <-100
	MOV -1, <-20
	SUB #250, <1
	CMP -205, <-100
	DAT #-11, <-20
