###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        75703   # Number of WRITE/WRITEP commands
num_reads_done                 =       785694   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       623563   # Number of read row buffer hits
num_read_cmds                  =       785691   # Number of READ/READP commands
num_writes_done                =        75713   # Number of read requests issued
num_write_row_hits             =        48149   # Number of write row buffer hits
num_act_cmds                   =       190449   # Number of ACT commands
num_pre_cmds                   =       190421   # Number of PRE commands
num_ondemand_pres              =       168209   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9420317   # Cyles of rank active rank.0
rank_active_cycles.1           =      9092476   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       579683   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       907524   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       806963   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12012   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7152   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5138   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1653   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1743   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2939   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2158   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          727   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          785   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20137   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =           15   # Write cmd latency (cycles)
write_latency[40-59]           =           28   # Write cmd latency (cycles)
write_latency[60-79]           =           92   # Write cmd latency (cycles)
write_latency[80-99]           =          201   # Write cmd latency (cycles)
write_latency[100-119]         =          290   # Write cmd latency (cycles)
write_latency[120-139]         =          537   # Write cmd latency (cycles)
write_latency[140-159]         =          809   # Write cmd latency (cycles)
write_latency[160-179]         =         1212   # Write cmd latency (cycles)
write_latency[180-199]         =         1638   # Write cmd latency (cycles)
write_latency[200-]            =        70878   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       287750   # Read request latency (cycles)
read_latency[40-59]            =        96893   # Read request latency (cycles)
read_latency[60-79]            =        98732   # Read request latency (cycles)
read_latency[80-99]            =        49236   # Read request latency (cycles)
read_latency[100-119]          =        38038   # Read request latency (cycles)
read_latency[120-139]          =        32139   # Read request latency (cycles)
read_latency[140-159]          =        23264   # Read request latency (cycles)
read_latency[160-179]          =        18748   # Read request latency (cycles)
read_latency[180-199]          =        15217   # Read request latency (cycles)
read_latency[200-]             =       125674   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.77909e+08   # Write energy
read_energy                    =  3.16791e+09   # Read energy
act_energy                     =  5.21068e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.78248e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.35612e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.87828e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.67371e+09   # Active standby energy rank.1
average_read_latency           =      125.942   # Average read request latency (cycles)
average_interarrival           =      11.6088   # Average request interarrival latency (cycles)
total_energy                   =  1.70374e+10   # Total energy (pJ)
average_power                  =      1703.74   # Average power (mW)
average_bandwidth              =      7.35067   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        77701   # Number of WRITE/WRITEP commands
num_reads_done                 =       851298   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       678472   # Number of read row buffer hits
num_read_cmds                  =       851297   # Number of READ/READP commands
num_writes_done                =        77704   # Number of read requests issued
num_write_row_hits             =        48520   # Number of write row buffer hits
num_act_cmds                   =       202831   # Number of ACT commands
num_pre_cmds                   =       202804   # Number of PRE commands
num_ondemand_pres              =       179633   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9294240   # Cyles of rank active rank.0
rank_active_cycles.1           =      9237141   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       705760   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       762859   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       875515   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11290   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7236   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4923   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1587   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1802   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2912   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2158   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          672   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          835   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20077   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =           21   # Write cmd latency (cycles)
write_latency[40-59]           =           23   # Write cmd latency (cycles)
write_latency[60-79]           =           82   # Write cmd latency (cycles)
write_latency[80-99]           =          175   # Write cmd latency (cycles)
write_latency[100-119]         =          273   # Write cmd latency (cycles)
write_latency[120-139]         =          479   # Write cmd latency (cycles)
write_latency[140-159]         =          708   # Write cmd latency (cycles)
write_latency[160-179]         =         1101   # Write cmd latency (cycles)
write_latency[180-199]         =         1495   # Write cmd latency (cycles)
write_latency[200-]            =        73341   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       295904   # Read request latency (cycles)
read_latency[40-59]            =       107586   # Read request latency (cycles)
read_latency[60-79]            =       108475   # Read request latency (cycles)
read_latency[80-99]            =        56852   # Read request latency (cycles)
read_latency[100-119]          =        42744   # Read request latency (cycles)
read_latency[120-139]          =        36554   # Read request latency (cycles)
read_latency[140-159]          =        26544   # Read request latency (cycles)
read_latency[160-179]          =        21746   # Read request latency (cycles)
read_latency[180-199]          =        17681   # Read request latency (cycles)
read_latency[200-]             =       137209   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.87883e+08   # Write energy
read_energy                    =  3.43243e+09   # Read energy
act_energy                     =  5.54946e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.38765e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.66172e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.79961e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.76398e+09   # Active standby energy rank.1
average_read_latency           =      124.485   # Average read request latency (cycles)
average_interarrival           =      10.7641   # Average request interarrival latency (cycles)
total_energy                   =  1.73484e+10   # Total energy (pJ)
average_power                  =      1734.84   # Average power (mW)
average_bandwidth              =      7.92748   # Average bandwidth
