// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_fmaxf (
        ap_ready,
        x,
        y,
        ap_return,
        ap_rst
);


output   ap_ready;
input  [31:0] x;
input  [31:0] y;
output  [31:0] ap_return;
input   ap_rst;

wire   [31:0] data_fu_54_p1;
wire   [31:0] data_2_fu_78_p1;
wire   [7:0] y_fp_exp_fu_90_p3;
wire   [7:0] x_fp_exp_fu_66_p3;
wire   [7:0] or_ln25_fu_102_p2;
wire   [22:0] y_fp_sig_fu_98_p1;
wire   [22:0] x_fp_sig_1_fu_74_p1;
wire   [22:0] or_ln25_1_fu_114_p2;
wire   [0:0] icmp_ln25_1_fu_120_p2;
wire   [0:0] icmp_ln25_fu_108_p2;
wire   [0:0] icmp_ln18_fu_132_p2;
wire   [0:0] icmp_ln18_1_fu_138_p2;
wire   [0:0] icmp_ln18_2_fu_150_p2;
wire   [0:0] icmp_ln18_3_fu_156_p2;
wire   [0:0] x_fp_sign_fu_58_p3;
wire   [22:0] x_fp_sig_fu_168_p4;
wire   [31:0] t_fu_178_p4;
wire   [0:0] ymaggreater_fu_192_p2;
wire   [0:0] xor_ln39_fu_198_p2;
wire   [0:0] y_fp_sign_fu_82_p3;
wire   [0:0] select_ln39_fu_204_p3;
wire   [0:0] ymaggreater_1_fu_212_p3;
wire   [0:0] and_ln25_1_fu_228_p2;
wire   [0:0] and_ln18_1_fu_162_p2;
wire   [0:0] xor_ln25_fu_234_p2;
wire   [0:0] and_ln18_2_fu_240_p2;
wire   [0:0] and_ln18_fu_144_p2;
wire   [0:0] and_ln18_4_fu_252_p2;
wire   [0:0] xor_ln18_fu_258_p2;
wire   [0:0] and_ln25_fu_126_p2;
wire   [0:0] and_ln18_5_fu_264_p2;
wire   [0:0] or_ln18_1_fu_276_p2;
wire   [0:0] xor_ln18_1_fu_282_p2;
wire   [0:0] and_ln18_3_fu_246_p2;
wire   [0:0] or_ln18_fu_270_p2;
wire   [0:0] and_ln18_6_fu_288_p2;
wire   [31:0] res_2_fu_304_p2;
wire   [31:0] res_2_fu_304_p8;
wire   [31:0] res_2_fu_304_p9;
wire   [2:0] res_2_fu_304_p10;
wire   [2:0] sel_tmp_fu_294_p4;
wire   [31:0] res_2_fu_304_p11;
wire  signed [2:0] res_2_fu_304_p1;
wire   [2:0] res_2_fu_304_p3;
wire   [2:0] res_2_fu_304_p5;
wire   [2:0] res_2_fu_304_p7;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) activation_accelerator_sparsemux_9_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 32 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 32 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 32 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
sparsemux_9_3_32_1_1_U1742(
    .din0(res_2_fu_304_p2),
    .din1(y),
    .din2(x),
    .din3(res_2_fu_304_p8),
    .def(res_2_fu_304_p9),
    .sel(res_2_fu_304_p10),
    .dout(res_2_fu_304_p11)
);

assign and_ln18_1_fu_162_p2 = (icmp_ln18_3_fu_156_p2 & icmp_ln18_2_fu_150_p2);

assign and_ln18_2_fu_240_p2 = (xor_ln25_fu_234_p2 & and_ln18_1_fu_162_p2);

assign and_ln18_3_fu_246_p2 = (and_ln18_fu_144_p2 & and_ln18_2_fu_240_p2);

assign and_ln18_4_fu_252_p2 = (icmp_ln18_3_fu_156_p2 & icmp_ln18_2_fu_150_p2);

assign and_ln18_5_fu_264_p2 = (xor_ln18_fu_258_p2 & and_ln18_fu_144_p2);

assign and_ln18_6_fu_288_p2 = (xor_ln18_1_fu_282_p2 & and_ln18_1_fu_162_p2);

assign and_ln18_fu_144_p2 = (icmp_ln18_fu_132_p2 & icmp_ln18_1_fu_138_p2);

assign and_ln25_1_fu_228_p2 = (icmp_ln25_fu_108_p2 & icmp_ln25_1_fu_120_p2);

assign and_ln25_fu_126_p2 = (icmp_ln25_fu_108_p2 & icmp_ln25_1_fu_120_p2);

assign ap_ready = 1'b1;

assign data_2_fu_78_p1 = y;

assign data_fu_54_p1 = x;

assign or_ln18_1_fu_276_p2 = (and_ln25_fu_126_p2 | and_ln18_fu_144_p2);

assign or_ln18_fu_270_p2 = (and_ln25_fu_126_p2 | and_ln18_5_fu_264_p2);

assign or_ln25_1_fu_114_p2 = (y_fp_sig_fu_98_p1 | x_fp_sig_1_fu_74_p1);

assign or_ln25_fu_102_p2 = (y_fp_exp_fu_90_p3 | x_fp_exp_fu_66_p3);

assign sel_tmp_fu_294_p4 = {{{and_ln18_3_fu_246_p2}, {or_ln18_fu_270_p2}}, {and_ln18_6_fu_288_p2}};

assign select_ln39_fu_204_p3 = ((x_fp_sign_fu_58_p3[0:0] == 1'b1) ? xor_ln39_fu_198_p2 : ymaggreater_fu_192_p2);

assign t_fu_178_p4 = {{{x_fp_sign_fu_58_p3}, {8'd255}}, {x_fp_sig_fu_168_p4}};

assign x_fp_exp_fu_66_p3 = {{data_fu_54_p1[30:23]}};

assign x_fp_sig_1_fu_74_p1 = data_fu_54_p1[22:0];

assign x_fp_sig_fu_168_p4 = {|(1'd1), x_fp_sig_1_fu_74_p1[22 - 1:0]};

assign x_fp_sign_fu_58_p3 = data_fu_54_p1[32'd31];

assign xor_ln18_1_fu_282_p2 = (or_ln18_1_fu_276_p2 ^ 1'd1);

assign xor_ln18_fu_258_p2 = (1'd1 ^ and_ln18_4_fu_252_p2);

assign xor_ln25_fu_234_p2 = (1'd1 ^ and_ln25_1_fu_228_p2);

assign xor_ln39_fu_198_p2 = (ymaggreater_fu_192_p2 ^ 1'd1);

assign y_fp_exp_fu_90_p3 = {{data_2_fu_78_p1[30:23]}};

assign y_fp_sig_fu_98_p1 = data_2_fu_78_p1[22:0];

assign y_fp_sign_fu_82_p3 = data_2_fu_78_p1[32'd31];

assign ymaggreater_1_fu_212_p3 = ((y_fp_sign_fu_82_p3[0:0] == 1'b1) ? select_ln39_fu_204_p3 : ymaggreater_fu_192_p2);

assign ymaggreater_fu_192_p2 = (($signed(data_fu_54_p1) < $signed(data_2_fu_78_p1)) ? 1'b1 : 1'b0);

assign ap_return = res_2_fu_304_p11;

assign icmp_ln18_1_fu_138_p2 = ((x_fp_sig_1_fu_74_p1 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln18_2_fu_150_p2 = ((y_fp_exp_fu_90_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln18_3_fu_156_p2 = ((y_fp_sig_fu_98_p1 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_132_p2 = ((x_fp_exp_fu_66_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln25_1_fu_120_p2 = ((or_ln25_1_fu_114_p2 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln25_fu_108_p2 = ((or_ln25_fu_102_p2 == 8'd0) ? 1'b1 : 1'b0);

assign res_2_fu_304_p10 = {{{and_ln18_3_fu_246_p2}, {or_ln18_fu_270_p2}}, {and_ln18_6_fu_288_p2}};

assign res_2_fu_304_p2 = t_fu_178_p4;

assign res_2_fu_304_p8 = ((ymaggreater_1_fu_212_p3[0:0] == 1'b1) ? y : x);

assign res_2_fu_304_p9 = 'bx;

endmodule //activation_accelerator_fmaxf
