// Seed: 2989178051
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_3;
  assign id_3 = (1) * 1 - id_2;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input wire id_2,
    output tri1 id_3,
    input wand id_4,
    input supply0 id_5,
    input tri0 id_6,
    input wire id_7,
    input tri id_8
);
  wire id_10;
  id_11(
      .id_0(id_6), .id_1(id_6), .id_2(1), .id_3(id_2 - 1)
  );
  nor primCall (id_3, id_12, id_2, id_4, id_5, id_10, id_0, id_11, id_6, id_1);
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_12
  );
  wire id_13;
endmodule
