
---------- Begin Simulation Statistics ----------
final_tick                                   60390500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  95504                       # Simulator instruction rate (inst/s)
host_mem_usage                                 716280                       # Number of bytes of host memory used
host_op_rate                                   106626                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.17                       # Real time elapsed on the host
host_tick_rate                              365088199                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       15784                       # Number of instructions simulated
sim_ops                                         17635                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000060                       # Number of seconds simulated
sim_ticks                                    60390500                       # Number of ticks simulated
system.cpu.committedInsts                       15784                       # Number of instructions committed
system.cpu.committedOps                         17635                       # Number of ops (including micro ops) committed
system.cpu.cpi                               7.652116                       # CPI: cycles per instruction
system.cpu.discardedOps                          2776                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                           92314                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.130683                       # IPC: instructions per cycle
system.cpu.numCycles                           120781                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   12205     69.21%     69.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                    135      0.77%     69.97% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 2      0.01%     69.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                7      0.04%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::MemRead                   3136     17.78%     87.81% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  2150     12.19%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    17635                       # Class of committed instruction
system.cpu.tickCycles                           28467                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           739                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          161                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          929                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                    4770                       # Number of BP lookups
system.cpu.branchPred.condPredicted              3115                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               870                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 2526                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    1125                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             44.536817                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     405                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             149                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 13                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              136                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           69                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data         5235                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             5235                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         5282                       # number of overall hits
system.cpu.dcache.overall_hits::total            5282                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          257                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            257                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          280                       # number of overall misses
system.cpu.dcache.overall_misses::total           280                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     20445500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     20445500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     20445500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     20445500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         5492                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         5492                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         5562                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         5562                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.046795                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.046795                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.050342                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050342                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79554.474708                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79554.474708                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73019.642857                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73019.642857                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           58                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           58                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          199                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          199                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          216                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          216                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     15938000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     15938000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     17337000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17337000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.036235                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036235                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.038835                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.038835                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80090.452261                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80090.452261                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80263.888889                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80263.888889                       # average overall mshr miss latency
system.cpu.dcache.replacements                      2                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         3274                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            3274                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          129                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           129                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     10439500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     10439500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         3403                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         3403                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037908                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037908                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80926.356589                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80926.356589                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          122                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          122                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9794500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9794500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.035851                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035851                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80282.786885                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80282.786885                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1961                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1961                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          128                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          128                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     10006000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10006000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         2089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061273                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061273                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78171.875000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78171.875000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           51                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           51                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           77                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           77                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6143500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6143500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.036860                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.036860                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79785.714286                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79785.714286                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           47                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            47                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           23                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           23                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           70                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           70                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.328571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.328571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1399000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1399000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.242857                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.242857                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 82294.117647                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 82294.117647                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           19                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.050000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.050000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.050000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.050000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     60390500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           125.594168                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5538                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               217                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.520737                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   125.594168                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.122651                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.122651                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          215                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          181                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.209961                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             11421                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            11421                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     60390500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     60390500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     60390500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions               15500                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions               4328                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions              1716                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst         5501                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             5501                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         5501                       # number of overall hits
system.cpu.icache.overall_hits::total            5501                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          573                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            573                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          573                       # number of overall misses
system.cpu.icache.overall_misses::total           573                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     42758500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     42758500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     42758500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     42758500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         6074                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         6074                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         6074                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         6074                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.094337                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.094337                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.094337                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.094337                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74622.164049                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74622.164049                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74622.164049                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74622.164049                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          137                       # number of writebacks
system.cpu.icache.writebacks::total               137                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          573                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          573                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          573                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          573                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     42185500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42185500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     42185500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42185500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.094337                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.094337                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.094337                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.094337                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73622.164049                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73622.164049                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73622.164049                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73622.164049                       # average overall mshr miss latency
system.cpu.icache.replacements                    137                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         5501                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            5501                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          573                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           573                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     42758500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     42758500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         6074                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         6074                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.094337                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.094337                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74622.164049                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74622.164049                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          573                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          573                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     42185500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42185500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.094337                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.094337                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73622.164049                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73622.164049                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     60390500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.132275                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                6074                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               573                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             10.600349                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.132275                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.494399                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.494399                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          335                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             12721                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            12721                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     60390500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     60390500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     60390500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     60390500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                     15784                       # Number of Instructions committed
system.cpu.thread0.numOps                       17635                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   34                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   11                       # number of demand (read+write) hits
system.l2.demand_hits::total                       45                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  34                       # number of overall hits
system.l2.overall_hits::.cpu.data                  11                       # number of overall hits
system.l2.overall_hits::total                      45                       # number of overall hits
system.l2.demand_misses::.cpu.inst                539                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                206                       # number of demand (read+write) misses
system.l2.demand_misses::total                    745                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               539                       # number of overall misses
system.l2.overall_misses::.cpu.data               206                       # number of overall misses
system.l2.overall_misses::total                   745                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40955500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     16952500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         57908000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40955500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     16952500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        57908000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              573                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              217                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  790                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             573                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             217                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 790                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.940663                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.949309                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.943038                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.940663                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.949309                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.943038                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75984.230056                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82293.689320                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77728.859060                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75984.230056                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82293.689320                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77728.859060                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           538                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           201                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               739                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          538                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          201                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              739                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35509000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     14617500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     50126500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35509000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     14617500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     50126500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.938918                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.926267                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.935443                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.938918                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.926267                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.935443                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66001.858736                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72723.880597                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67830.175913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66001.858736                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72723.880597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67830.175913                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks          129                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              129                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          129                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          129                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data              77                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  77                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      6028000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6028000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            77                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                77                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78285.714286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78285.714286                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           77                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             77                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      5258000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5258000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68285.714286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68285.714286                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             34                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 34                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          539                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              539                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40955500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40955500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          573                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            573                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.940663                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.940663                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75984.230056                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75984.230056                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          538                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          538                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35509000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35509000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.938918                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.938918                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66001.858736                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66001.858736                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            11                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                11                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          129                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             129                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     10924500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10924500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          140                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           140                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.921429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.921429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84686.046512                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84686.046512                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9359500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9359500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.885714                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.885714                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75479.838710                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75479.838710                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     60390500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   389.374899                       # Cycle average of tags in use
system.l2.tags.total_refs                         915                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       739                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.238160                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       272.464664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       116.910236                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.008315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.003568                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.011883                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           739                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          619                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.022552                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      8107                       # Number of tag accesses
system.l2.tags.data_accesses                     8107                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     60390500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       538.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000549500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1483                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         739                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       739                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   739                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   47296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    783.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                      60311000                       # Total gap between requests
system.mem_ctrls.avgGap                      81611.64                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        34432                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        12864                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 570155902.004454374313                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 213013636.250734806061                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          538                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          201                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13495000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data      6338250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25083.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31533.58                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        34432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        12864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         47296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        34432                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        34432                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          538                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          201                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            739                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    570155902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    213013636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        783169538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    570155902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    570155902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    570155902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    213013636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       783169538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  739                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           36                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           81                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           66                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           38                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           35                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           56                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           17                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           18                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           33                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           91                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           59                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           78                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           59                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           26                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           40                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 5977000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               3695000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           19833250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8087.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26837.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 578                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            78.21                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          151                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   296.688742                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   194.022625                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   292.677483                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           44     29.14%     29.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           44     29.14%     58.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           26     17.22%     75.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           10      6.62%     82.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            5      3.31%     85.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            4      2.65%     88.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            2      1.32%     89.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            3      1.99%     91.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           13      8.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          151                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 47296                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              783.169538                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.12                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               78.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     60390500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          592620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          296010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        2477580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     26699940                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy       706080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy      35074710                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   580.798470                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      1506000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     57064500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          556920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          277035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        2798880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     26529510                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy       849600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy      35314425                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   584.767886                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      2018250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     56552250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     60390500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                662                       # Transaction distribution
system.membus.trans_dist::ReadExReq                77                       # Transaction distribution
system.membus.trans_dist::ReadExResp               77                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           662                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         1478                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   1478                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        47296                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   47296                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               739                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     739    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 739                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     60390500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              837000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3936500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               713                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          137                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               77                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              77                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           573                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          140                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1283                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          436                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  1719                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        45440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        13888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  59328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              790                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.037975                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.191256                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    760     96.20%     96.20% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     30      3.80%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                790                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     60390500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy             601500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            859999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            327995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
