Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Dec  7 21:26:10 2022
| Host         : EECS-DIGITAL-18 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -file /tmp/tmp.1CD8Sd/obj/placerpt_report_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.125ns  (required time - arrival time)
  Source:                 right_edge_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_b_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.566ns  (logic 8.825ns (60.586%)  route 5.741ns (39.414%))
  Logic Levels:           32  (CARRY4=23 LUT1=1 LUT2=2 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 13.801 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.715    clk_gen/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.154    -4.439 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.719    -2.720    clk_gen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  clk_gen/clkout1_buf/O
                         net (fo=3090, estimated)     1.810    -0.814    clk_65mhz
    SLICE_X43Y46         FDRE                                         r  right_edge_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  right_edge_reg[0]_replica/Q
                         net (fo=2, estimated)        0.590     0.232    right_edge[0]_repN
    SLICE_X41Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.356 r  vga_r[2]_i_241/O
                         net (fo=1, routed)           0.000     0.356    vga_r[2]_i_241_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.888 r  vga_r_reg[2]_i_208/CO[3]
                         net (fo=1, estimated)        0.000     0.888    vga_r_reg[2]_i_208_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.002 r  vga_r_reg[2]_i_166/CO[3]
                         net (fo=1, estimated)        0.000     1.002    vga_r_reg[2]_i_166_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.224 r  vga_r_reg[2]_i_131/O[0]
                         net (fo=19, estimated)       0.508     1.732    x_shift0[8]
    SLICE_X40Y46         LUT3 (Prop_lut3_I2_O)        0.299     2.031 r  vga_r[2]_i_255/O
                         net (fo=6, estimated)        0.471     2.502    vga_r[2]_i_255_n_0
    SLICE_X44Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.626 r  vga_r[2]_i_380/O
                         net (fo=1, routed)           0.000     2.626    vga_r[2]_i_380_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.027 r  vga_r_reg[2]_i_357/CO[3]
                         net (fo=1, estimated)        0.000     3.027    vga_r_reg[2]_i_357_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.141 r  vga_r_reg[2]_i_341/CO[3]
                         net (fo=1, estimated)        0.000     3.141    vga_r_reg[2]_i_341_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.363 r  vga_r_reg[2]_i_339/O[0]
                         net (fo=3, estimated)        0.758     4.121    vga_r_reg[2]_i_339_n_7
    SLICE_X45Y46         LUT4 (Prop_lut4_I1_O)        0.299     4.420 r  vga_r[2]_i_314/O
                         net (fo=1, routed)           0.000     4.420    vga_r[2]_i_314_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.970 r  vga_r_reg[2]_i_282/CO[3]
                         net (fo=1, estimated)        0.000     4.970    vga_r_reg[2]_i_282_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.084 r  vga_r_reg[2]_i_245/CO[3]
                         net (fo=1, estimated)        0.000     5.084    vga_r_reg[2]_i_245_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.198 r  vga_r_reg[2]_i_214/CO[3]
                         net (fo=1, estimated)        0.000     5.198    vga_r_reg[2]_i_214_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.312 r  vga_r_reg[2]_i_185/CO[3]
                         net (fo=1, estimated)        0.000     5.312    vga_r_reg[2]_i_185_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.646 f  vga_r_reg[2]_i_155/O[1]
                         net (fo=5, estimated)        0.636     6.282    vga_r_reg[2]_i_155_n_6
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.303     6.585 r  vga_r[2]_i_281/O
                         net (fo=1, routed)           0.000     6.585    vga_r[2]_i_281_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.135 r  vga_r_reg[2]_i_233/CO[3]
                         net (fo=1, estimated)        0.000     7.135    vga_r_reg[2]_i_233_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  vga_r_reg[2]_i_203/CO[3]
                         net (fo=1, estimated)        0.000     7.249    vga_r_reg[2]_i_203_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.363 r  vga_r_reg[2]_i_165/CO[3]
                         net (fo=1, estimated)        0.000     7.363    vga_r_reg[2]_i_165_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.634 f  vga_r_reg[2]_i_130/CO[0]
                         net (fo=49, estimated)       0.792     8.426    vga_r_reg[2]_i_130_n_3
    SLICE_X43Y50         LUT2 (Prop_lut2_I0_O)        0.373     8.799 r  vga_r[2]_i_305/O
                         net (fo=1, routed)           0.000     8.799    vga_r[2]_i_305_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.349 r  vga_r_reg[2]_i_270/CO[3]
                         net (fo=1, estimated)        0.000     9.349    vga_r_reg[2]_i_270_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.463 r  vga_r_reg[2]_i_224/CO[3]
                         net (fo=1, estimated)        0.000     9.463    vga_r_reg[2]_i_224_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.577 r  vga_r_reg[2]_i_194/CO[3]
                         net (fo=1, estimated)        0.000     9.577    vga_r_reg[2]_i_194_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.691 r  vga_r_reg[2]_i_156/CO[3]
                         net (fo=1, estimated)        0.000     9.691    vga_r_reg[2]_i_156_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.805 r  vga_r_reg[2]_i_129/CO[3]
                         net (fo=10, estimated)       0.540    10.345    vga_r_reg[2]_i_129_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.124    10.469 r  vga_r[2]_i_121/O
                         net (fo=1, routed)           0.000    10.469    vga_r[2]_i_121_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.002 r  vga_r_reg[2]_i_93/CO[3]
                         net (fo=1, estimated)        0.000    11.002    vga_r_reg[2]_i_93_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.221 r  vga_r_reg[2]_i_64/O[0]
                         net (fo=2, estimated)        0.750    11.971    vga_gen/zoom3[8]
    SLICE_X42Y56         LUT4 (Prop_lut4_I2_O)        0.295    12.266 r  vga_gen/vga_r[2]_i_21/O
                         net (fo=1, routed)           0.000    12.266    vga_gen/vga_r[2]_i_21_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    12.724 f  vga_gen/vga_r_reg[2]_i_6/CO[1]
                         net (fo=2, estimated)        0.319    13.043    vga_gen/CO[0]
    SLICE_X42Y57         LUT6 (Prop_lut6_I4_O)        0.332    13.375 r  vga_gen/vga_r[2]_i_1_comp/O
                         net (fo=8, estimated)        0.377    13.752    vga_gen_n_41
    SLICE_X42Y58         FDRE                                         r  vga_b_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    17.967    clk_gen/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    10.563 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.633    12.196    clk_gen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.287 r  clk_gen/clkout1_buf/O
                         net (fo=3090, estimated)     1.514    13.801    clk_65mhz
    SLICE_X42Y58         FDRE                                         r  vga_b_reg[0]/C
                         clock pessimism              0.480    14.281    
                         clock uncertainty           -0.130    14.151    
    SLICE_X42Y58         FDRE (Setup_fdre_C_R)       -0.524    13.627    vga_b_reg[0]
  -------------------------------------------------------------------
                         required time                         13.627    
                         arrival time                         -13.752    
  -------------------------------------------------------------------
                         slack                                 -0.125    




