
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'hybrid.v2': elapsed time 3.58 seconds, memory usage 1445752kB, peak memory usage 1511288kB (SOL-9)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
hybrid.v2
# Info: Branching solution 'hybrid.v2' at state 'new' (PRJ-2)
# Info: Starting transformation 'analyze' on solution 'hybrid.v2' (SOL-8)
go compile
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 3.60 seconds, memory usage 1445284kB, peak memory usage 1445856kB (SOL-9)
Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Warning: last line of file ends without a newline (CRD-1)
# Error: Compilation aborted (CIN-5)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
# Error: go analyze: Failed analyze
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 3.38 seconds, memory usage 1445856kB, peak memory usage 1445856kB (SOL-9)
# Error:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
go compile
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Error:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
option set Input/CppStandard c++11
option set Input/TargetPlatform x86_64
go compile
c++11
solution file add ./src/utils.cpp
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
set_working_dir /home/jd4691/research/NTT_CPU/hybird
Moving session transcript to file "/home/jd4691/research/NTT_CPU/hybird/catapult.log"
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 0.05 seconds, memory usage 1314188kB, peak memory usage 1314188kB (SOL-9)
/INPUTFILES/1
# Error: Compilation aborted (CIN-5)
solution file add ./src/ntt.cpp
# Error: go analyze: Failed analyze
go compile
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
/INPUTFILES/2
# Error: cannot open source file "gnu/stubs-32.h" (CRD-1696)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)

# Messages from "go compile"

# Info: Design complexity at end of 'compile': Total ops = 1377, Real ops = 475, Vars = 226 (SOL-21)
# Info: Completed transformation 'compile' on solution 'hybrid.v2': elapsed time 17.70 seconds, memory usage 1511288kB, peak memory usage 1511288kB (SOL-9)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+=<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Loop '/hybrid/core/S2_COPY_LOOP' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S2_COPY_LOOP:for' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S2_INNER_LOOP1' iterated at most 4 times. (LOOP-2)
Loop '/hybrid/core/S2_INNER_LOOP1:for' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S1_OUTER_LOOP' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S5_COPY_LOOP:for' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S34_OUTER_LOOP' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S5_INNER_LOOP1:for' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S5_COPY_LOOP' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S2_INNER_LOOP2' iterated at most 4 times. (LOOP-2)
Loop '/hybrid/core/S2_INNER_LOOP2:for' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S2_INNER_LOOP3' iterated at most 4 times. (LOOP-2)
Loop '/hybrid/core/S2_INNER_LOOP3:for' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S6_OUTER_LOOP' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S5_INNER_LOOP3' iterated at most 4 times. (LOOP-2)
Loop '/hybrid/core/S5_INNER_LOOP2:for' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S5_INNER_LOOP1' iterated at most 4 times. (LOOP-2)
Loop '/hybrid/core/S5_INNER_LOOP3:for' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S5_INNER_LOOP2' iterated at most 4 times. (LOOP-2)
Loop '/hybrid/core/S2_OUTER_LOOP' iterated at most 2 times. (LOOP-2)
Design 'hybrid' was read (SOL-1)
Loop '/hybrid/core/S5_OUTER_LOOP' iterated at most 2 times. (LOOP-2)
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v2/CDesignChecker/design_checker.sh'
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+=<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Synthesizing routine 'hybrid' (CIN-13)
Found top design routine 'hybrid' specified by directive (CIN-52)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'hybrid' (CIN-14)
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'hybrid.v2' (SOL-8)
Inlining routine 'operator>=<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<20, true>' (CIN-14)
Inlining routine 'operator*<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator*<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+=<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator-=<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator+=<20, true>' (CIN-14)
Inlining routine 'operator*<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
INOUT port 'tw' is only used as an input. (OPT-10)
INOUT port 'revArr' is only used as an input. (OPT-10)
INOUT port 'tw_h' is only used as an input. (OPT-10)
Optimizing block '/hybrid' ... (CIN-4)
Inlining routine 'operator*<20, true>' (CIN-14)
INOUT port 'twiddle_h' is only used as an input. (OPT-10)
INOUT port 'twiddle' is only used as an input. (OPT-10)
Inlining routine 'operator+=<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator-=<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>=<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator+=<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 1377, Real ops = 475, Vars = 226 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'hybrid.v2': elapsed time 1.13 seconds, memory usage 1511288kB, peak memory usage 1511288kB (SOL-9)
solution library add amba
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-7-1_beh.lib' [mgc_Xilinx-VIRTEX-7-1_beh]... (LIB-49)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Starting transformation 'libraries' on solution 'hybrid.v2' (SOL-8)
Reading component library '$MGC_HOME/pkgs/ccs_libs/interfaces/amba/amba.lib' [amba]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
solution library add Xilinx_RAMS
solution library add mgc_Xilinx-VIRTEX-7-1_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-7 -speed -1 -part xc7vx485tffg1157-1
go libraries

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 1377, Real ops = 475, Vars = 226 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'hybrid.v5': elapsed time 2.41 seconds, memory usage 1904612kB, peak memory usage 1904612kB (SOL-9)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
/CLOCKS {clk {-CLOCK_PERIOD 5.56 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.78 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Starting transformation 'assembly' on solution 'hybrid.v5' (SOL-8)
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v5/CDesignChecker/design_checker.sh'
go extract
# Info: Branching solution 'hybrid.v5' at state 'libraries' (PRJ-2)
# Info: Design complexity at end of 'assembly': Total ops = 1377, Real ops = 475, Vars = 226 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'hybrid.v4': elapsed time 2.26 seconds, memory usage 1773540kB, peak memory usage 1773540kB (SOL-9)
# Info: Starting transformation 'assembly' on solution 'hybrid.v4' (SOL-8)
go extract
# Info: Branching solution 'hybrid.v4' at state 'libraries' (PRJ-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v4/CDesignChecker/design_checker.sh'
/CLOCKS {clk {-CLOCK_PERIOD 5.26 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.63 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Design complexity at end of 'assembly': Total ops = 1377, Real ops = 475, Vars = 226 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'hybrid.v3': elapsed time 2.31 seconds, memory usage 1642468kB, peak memory usage 1642468kB (SOL-9)
/CLOCKS {clk {-CLOCK_PERIOD 52.63 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 26.315 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
/CLOCKS {clk {-CLOCK_PERIOD 52.63 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 26.315 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v3/CDesignChecker/design_checker.sh'
directive set -CLOCKS {clk {-CLOCK_PERIOD 52.63 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 26.315 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Branching solution 'hybrid.v3' at state 'libraries' (PRJ-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: Starting transformation 'assembly' on solution 'hybrid.v3' (SOL-8)
go extract
# Info: Design complexity at end of 'assembly': Total ops = 1377, Real ops = 475, Vars = 226 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'hybrid.v2': elapsed time 2.05 seconds, memory usage 1511908kB, peak memory usage 1511908kB (SOL-9)
go allocate
/CLOCKS {clk {-CLOCK_PERIOD 5 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 5 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Starting transformation 'assembly' on solution 'hybrid.v2' (SOL-8)

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 1391, Real ops = 475, Vars = 233 (SOL-21)
# Info: Completed transformation 'loops' on solution 'hybrid.v5': elapsed time 0.28 seconds, memory usage 1904612kB, peak memory usage 1904612kB (SOL-9)
Loop '/hybrid/core/S2_INNER_LOOP2:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_INNER_LOOP3' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP1' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_INNER_LOOP1' is left rolled. (LOOP-4)
Loop '/hybrid/core/S1_OUTER_LOOP:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_INNER_LOOP1:for' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'hybrid.v5' (SOL-8)
Loop '/hybrid/core/S5_INNER_LOOP2' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_COPY_LOOP:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_INNER_LOOP2:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S1_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S34_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S34_OUTER_LOOP:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_COPY_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/main' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_COPY_LOOP:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S6_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP2' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP3' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP3:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_INNER_LOOP3:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP1:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S6_OUTER_LOOP:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_COPY_LOOP' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'memories': Total ops = 1413, Real ops = 475, Vars = 233 (SOL-21)
# Info: Completed transformation 'memories' on solution 'hybrid.v5': elapsed time 10.13 seconds, memory usage 1904612kB, peak memory usage 1904612kB (SOL-9)
Memory Resource '/hybrid/twiddle_h:rsc' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/tw_h:rsc' (from var: tw_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
Memory Resource '/hybrid/tw:rsc' (from var: tw) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 32). (MEM-4)
# Info: Starting transformation 'memories' on solution 'hybrid.v5' (SOL-8)
Memory Resource '/hybrid/x:rsc' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
Memory Resource '/hybrid/twiddle:rsc' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 32). (MEM-4)
I/O-Port Resource '/hybrid/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
Memory Resource '/hybrid/revArr:rsc' (from var: revArr) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 20). (MEM-4)
# Info: Design complexity at end of 'cluster': Total ops = 1413, Real ops = 475, Vars = 233 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'hybrid.v5': elapsed time 0.43 seconds, memory usage 1904612kB, peak memory usage 1904612kB (SOL-9)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Starting transformation 'cluster' on solution 'hybrid.v5' (SOL-8)
# Info: Completed transformation 'architect' on solution 'hybrid.v5': elapsed time 3.69 seconds, memory usage 1904612kB, peak memory usage 1904612kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 2005, Real ops = 547, Vars = 379 (SOL-21)
# Info: Starting transformation 'architect' on solution 'hybrid.v5' (SOL-8)
Design 'hybrid' contains '547' real operations. (SOL-11)

# Messages from "go allocate"

# Info: Design complexity at end of 'allocate': Total ops = 2005, Real ops = 547, Vars = 379 (SOL-21)
# Info: Completed transformation 'allocate' on solution 'hybrid.v5': elapsed time 4.14 seconds, memory usage 1904612kB, peak memory usage 1904612kB (SOL-9)
Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S1_OUTER_LOOP' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S2_COPY_LOOP' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S5_OUTER_LOOP' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S5_COPY_LOOP' (1 c-steps) (SCHD-7)
Performing concurrent resource allocation and scheduling on '/hybrid/core' (CRAAS-1)
# Info: Starting transformation 'allocate' on solution 'hybrid.v5' (SOL-8)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Select qualified components for data operations ... (CRAAS-3)
Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3:for' (12 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S6_OUTER_LOOP:for' (4 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1:for' (12 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2:for' (12 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1:for' (12 c-steps) (SCHD-7)
# Info: Final schedule of SEQUENTIAL '/hybrid/core': Latency = 39823, Area (Datapath, Register, Total) = 12002.78, 0.00, 12002.78 (CRAAS-12)
Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2:for' (12 c-steps) (SCHD-7)
At least one feasible schedule exists. (CRAAS-9)
Resource allocation and scheduling done. (CRAAS-2)
Prescheduled LOOP '/hybrid/core/core:rlp' (0 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/main' (2 c-steps) (SCHD-7)
# Info: Initial schedule of SEQUENTIAL '/hybrid/core': Latency = 33423, Area (Datapath, Register, Total) = 19023.78, 0.00, 19023.78 (CRAAS-11)
Prescheduled SEQUENTIAL '/hybrid/core' (total length 24466 c-steps) (SCHD-8)
Netlist written to file 'schedule.gnt' (NET-4)
Prescheduled LOOP '/hybrid/core/S2_COPY_LOOP:for' (4 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S6_OUTER_LOOP' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S1_OUTER_LOOP:for' (5 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP:for' (13 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S5_COPY_LOOP:for' (4 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3:for' (12 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S2_OUTER_LOOP' (2 c-steps) (SCHD-7)

# Messages from "go schedule"

# Info: Design complexity at end of 'schedule': Total ops = 19831, Real ops = 547, Vars = 1788 (SOL-21)
# Info: Completed transformation 'schedule' on solution 'hybrid.v5': elapsed time 43.78 seconds, memory usage 1904612kB, peak memory usage 1970148kB (SOL-9)
Global signal 'tw_h:rsc.RUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.WDATA' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.RLAST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.WUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.RREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.WLAST' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.RVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.ARLEN' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'yy:rsc.clken' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.ARADDR' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'xx:rsc.wadr' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.ARBURST' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'yy:rsc.radr' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.ARSIZE' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'yy:rsc.q' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.BVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'xx:rsc.radr' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.BUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'xx:rsc.q' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.ARID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'xx:rsc.d' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.BREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'xx:rsc.we' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.ARUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle:rsc.triosy.lz' added to design 'hybrid' for component 'twiddle:rsc.triosy:obj' (LIB-3)
Global signal 'twiddle_h:rsc.ARREGION' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'm:rsc.triosy.lz' added to design 'hybrid' for component 'm:rsc.triosy:obj' (LIB-3)
Global signal 'twiddle_h:rsc.ARREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'revArr:rsc.triosy.lz' added to design 'hybrid' for component 'revArr:rsc.triosy:obj' (LIB-3)
Global signal 'twiddle_h:rsc.ARVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.triosy.lz' added to design 'hybrid' for component 'twiddle_h:rsc.triosy:obj' (LIB-3)
Global signal 'twiddle_h:rsc.ARCACHE' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'yy:rsc.d' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.ARLOCK' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'yy:rsc.we' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.ARQOS' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'x:rsc.triosy.lz' added to design 'hybrid' for component 'x:rsc.triosy:obj' (LIB-3)
Global signal 'twiddle_h:rsc.ARPROT' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'yy:rsc.wadr' added to design 'hybrid' for component 'yy:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.RVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.AWLOCK' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.RUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.AWBURST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc' (SCHD-46)
Global signal 'tw_h:rsc.AWPROT' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.RREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.AWCACHE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.RDATA' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.AWADDR' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.RID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.AWID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.RLAST' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.AWSIZE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.RRESP' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.AWLEN' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle:rsc.ARREGION' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'tw_h:rsc.WDATA' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle:rsc.ARQOS' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'tw_h:rsc.AWREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle:rsc.ARVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'tw_h:rsc.WLAST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle:rsc.ARUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'tw_h:rsc.WSTRB' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle:rsc.ARLOCK' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'tw_h:rsc.AWREGION' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle:rsc.ARBURST' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'tw_h:rsc.AWQOS' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle:rsc.ARPROT' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'tw_h:rsc.AWVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle:rsc.ARCACHE' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'tw_h:rsc.AWUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle:rsc.RUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'tw_h:rsc.BUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle:rsc.RLAST' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'tw_h:rsc.BRESP' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle:rsc.RREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'tw_h:rsc.BREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle:rsc.RVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'tw_h:rsc.BVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle:rsc.RID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'tw_h:rsc.WVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle:rsc.ARREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'tw_h:rsc.WUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle:rsc.RRESP' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'tw_h:rsc.BID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle:rsc.RDATA' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'tw_h:rsc.WREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.AWLEN' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.ARLOCK' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.AWADDR' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.ARBURST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.AWBURST' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.ARPROT' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.AWSIZE' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.ARCACHE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle:rsc.tr_write_done' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'tw_h:rsc.ARADDR' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
Global signal 'tw_h:rsc.ARID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.AWID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.ARSIZE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle:rsc.s_tdone' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'tw_h:rsc.ARLEN' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.AWUSER' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'tw:rsc.BRESP' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.AWREGION' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'tw:rsc.BID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.AWREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'tw:rsc.BVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.AWVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'tw:rsc.BUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.AWCACHE' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'tw:rsc.WUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.AWLOCK' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'tw:rsc.WLAST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.AWQOS' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'tw:rsc.WREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.AWPROT' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'tw:rsc.WVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.ARBURST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.ARSIZE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.ARCACHE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.ARLOCK' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.ARID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.BREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.ARLEN' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.ARADDR' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.ARREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.ARVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.RDATA' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.RID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.ARQOS' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.ARPROT' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.ARUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.ARREGION' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'tw:rsc' (SCHD-46)
Global signal 'tw:rsc.RREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.s_tdone' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.tr_write_done' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.RLAST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.RRESP' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.RVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.RUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Info: Running transformation 'schedule' on solution 'hybrid.v5': elapsed time 22.76 seconds, memory usage 1904612kB, peak memory usage 1970148kB (SOL-15)
Report written to file 'cycle.rpt'
Global signal 'twiddle:rsc.AWADDR' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.AWID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.AWSIZE' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.AWLEN' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'x:rsc.s_tdone' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.tr_write_done' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'm:rsc' (SCHD-46)
Global signal 'm:rsc.dat' added to design 'hybrid' for component 'm:rsci' (LIB-3)
Global signal 'twiddle:rsc.AWREGION' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.AWQOS' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.AWVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.AWUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.AWLOCK' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.AWBURST' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.AWPROT' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.AWCACHE' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.WVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.WUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.BID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.WREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.WDATA' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.AWREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.WLAST' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.WSTRB' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.ARADDR' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.ARID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.ARSIZE' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.ARLEN' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.BUSER' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.BRESP' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.BREADY' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.BVALID' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
Global signal 'x:rsc.WREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.WVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.BRESP' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.BID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.WSTRB' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.WDATA' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.WUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.WLAST' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.ARLEN' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.ARADDR' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.ARBURST' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.ARSIZE' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.BVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.BUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.ARID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.BREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.ARUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.ARREGION' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.ARREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.ARVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.ARCACHE' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.ARLOCK' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.ARQOS' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.ARPROT' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.RVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.RUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'x:rsc' (SCHD-46)
Global signal 'x:rsc.RREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.RDATA' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.RID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.RLAST' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.RRESP' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.AWLEN' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.AWADDR' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.AWBURST' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.AWSIZE' added to design 'hybrid' for component 'x:rsci' (LIB-3)
# Info: Starting transformation 'schedule' on solution 'hybrid.v5' (SOL-8)
Global signal 'x:rsc.AWID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Performing concurrent resource allocation and scheduling on '/hybrid/core' (CRAAS-1)
Global signal 'x:rsc.AWUSER' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.AWREGION' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.AWREADY' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.AWVALID' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.AWCACHE' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.AWLOCK' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.AWQOS' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'x:rsc.AWPROT' added to design 'hybrid' for component 'x:rsci' (LIB-3)
Global signal 'revArr:rsc.ARVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.ARUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.RID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.ARREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.ARPROT' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.ARCACHE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.ARREGION' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.ARQOS' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.RREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.RVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.tr_write_done' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'revArr:rsc' (SCHD-46)
Global signal 'revArr:rsc.RRESP' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.RDATA' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.RUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.RLAST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'tw:rsc.AWBURST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.AWSIZE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.AWCACHE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.AWLOCK' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.AWID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'revArr:rsc.s_tdone' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'tw:rsc.AWLEN' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.AWADDR' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.AWREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.AWVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.WSTRB' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.WDATA' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.AWQOS' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw_h:rsc.triosy.lz' added to design 'hybrid' for component 'tw_h:rsc.triosy:obj' (LIB-3)
Global signal 'tw:rsc.AWPROT' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.triosy.lz' added to design 'hybrid' for component 'tw:rsc.triosy:obj' (LIB-3)
Global signal 'tw:rsc.AWUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.AWREGION' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'revArr:rsc.AWSIZE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.AWLEN' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.AWLOCK' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.AWBURST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.s_tdone' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.tr_write_done' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'revArr:rsc.AWADDR' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.AWID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.AWVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.AWUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.WDATA' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.AWREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.AWPROT' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.AWCACHE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.AWREGION' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.AWQOS' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.BID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.WREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.BUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.BRESP' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.WLAST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.WSTRB' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.WVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.WUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.ARSIZE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'tw_h:rsc.RID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'revArr:rsc.ARLEN' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'tw_h:rsc.ARREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'revArr:rsc.ARLOCK' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'tw_h:rsc.RRESP' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'revArr:rsc.ARBURST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'tw_h:rsc.RDATA' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'revArr:rsc.BREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'tw_h:rsc.ARREGION' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'revArr:rsc.BVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'tw_h:rsc.ARQOS' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'revArr:rsc.ARADDR' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'tw_h:rsc.ARVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'revArr:rsc.ARID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'tw_h:rsc.ARUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.WREADY' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.tr_write_done' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.WVALID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'tw_h:rsc' (SCHD-46)
Global signal 'twiddle_h:rsc.BRESP' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'xx:rsc.clken' added to design 'hybrid' for component 'xx:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.BID' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.s_tdone' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.WSTRB' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)

# Messages from "go dpfsm"

# Info: Design complexity at end of 'dpfsm': Total ops = 6514, Real ops = 2670, Vars = 1846 (SOL-21)
# Info: Completed transformation 'dpfsm' on solution 'hybrid.v5': elapsed time 22.14 seconds, memory usage 1904612kB, peak memory usage 1970148kB (SOL-9)
Creating shared register 'butterFly#12:tw:and.cse(3:2).sva' for variables 'butterFly#12:tw:and.cse(3:2).sva, butterFly:tw:and.cse(3:2).sva, butterFly#16:tw:and.cse(2).sva, butterFly#4:tw:and.cse(2).sva, modulo_add#10:slc()(32).svs, modulo_add#11:slc()(32).svs, modulo_add#12:slc()(32).svs, modulo_add#13:slc()(32).svs, modulo_add#14:slc()(32).svs, modulo_add#15:slc()(32).svs, modulo_add#16:slc()(32).svs, modulo_add#17:slc()(32).svs, modulo_add#18:slc()(32).svs, modulo_add#19:slc()(32).svs, modulo_add#1:slc()(32).svs, modulo_add#20:slc()(32).svs, modulo_add#21:slc()(32).svs, modulo_add#22:slc()(32).svs, modulo_add#23:slc()(32).svs, modulo_add#2:slc()(32).svs, modulo_add#3:slc()(32).svs, modulo_add#4:slc()(32).svs, modulo_add#5:slc()(32).svs, modulo_add#6:slc()(32).svs, modulo_add#7:slc()(32).svs, modulo_add#8:slc()(32).svs, modulo_add#9:slc()(32).svs, modulo_add:slc()(32).svs' (2 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:p.sva(4:0)' for variables 'S1_OUTER_LOOP:for:p.sva(4:0), S34_OUTER_LOOP:for:k.sva(4:0), S6_OUTER_LOOP:for:p.sva(4:0)' (2 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:acc.cse.sva' for variables 'S1_OUTER_LOOP:for:acc.cse.sva, S2_COPY_LOOP:for:acc.itm, S2_COPY_LOOP:for:i(5:0).sva(4:0), S2_INNER_LOOP1:for:p(5:0).sva(4:0), S2_INNER_LOOP2:for:p(5:0).sva(4:0), S2_INNER_LOOP3:for:p(5:0).sva(4:0), S34_OUTER_LOOP:for:a:acc#2.cse.sva, S5_COPY_LOOP:for:acc.itm, S5_COPY_LOOP:for:i(5:0).sva(4:0), S5_INNER_LOOP1:for:p(5:0).sva(4:0), S5_INNER_LOOP2:for:p(5:0).sva(4:0), S5_INNER_LOOP3:for:p(5:0).sva(4:0), S6_OUTER_LOOP:for:acc.cse.sva' (12 registers deleted). (FSM-3)
Creating shared register 'butterFly#11:f1.sva' for variables 'butterFly#11:f1.sva, butterFly#13:f1.sva, butterFly#17:f1.sva, butterFly#21:f1.sva, butterFly#2:f1.sva, butterFly#5:f1.sva' (5 registers deleted). (FSM-3)
Creating shared register 'butterFly#10:f1.sva' for variables 'butterFly#10:f1.sva, butterFly#12:f1.sva, butterFly#16:f1.sva, butterFly#1:f1.sva, butterFly#20:f1.sva, butterFly#4:f1.sva, S1_OUTER_LOOP:for:asn#6.itm, S1_OUTER_LOOP:for:asn#7.itm, S2_COPY_LOOP:for:asn.itm, S5_COPY_LOOP:for:asn.itm, butterFly#14:tw_h:asn.itm, butterFly#18:tw_h:asn.itm, butterFly#22:tw_h:asn.itm, butterFly#6:tw_h:asn.itm, butterFly#9:tw_h:asn.itm, butterFly:tw_h:asn.itm, modulo_add#10:mux.itm, modulo_add#13:mux.itm, modulo_add#14:mux.itm, modulo_add#17:mux.itm, modulo_add#18:mux.itm, modulo_add#1:mux.itm, modulo_add#21:mux.itm, modulo_add#22:mux.itm, modulo_add#2:mux.itm, modulo_add#5:mux.itm, modulo_add#6:mux.itm, modulo_add#9:mux.itm' (27 registers deleted). (FSM-3)
# Info: Starting transformation 'dpfsm' on solution 'hybrid.v5' (SOL-8)
Creating shared register 'S2_COPY_LOOP:p(5:0).sva(4:0)' for variables 'S2_COPY_LOOP:p(5:0).sva(4:0), S5_COPY_LOOP:p(5:0).sva(4:0), S1_OUTER_LOOP:k(5:0).sva(4:0), S34_OUTER_LOOP:p(5:0).sva(4:0), S6_OUTER_LOOP:k(5:0).sva(4:0)' (4 registers deleted). (FSM-3)
Performing FSM extraction... (FSM-1)
Creating shared register 'butterFly#10:tw_h:asn.itm' for variables 'butterFly#10:tw_h:asn.itm, butterFly#12:tw_h:asn.itm, butterFly#16:tw_h:asn.itm, butterFly#1:tw_h:asn.itm, butterFly#20:tw_h:asn.itm, butterFly#4:tw_h:asn.itm, mult#10:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#12:z:asn.itm, mult#14:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#18:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#1:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#22:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#4:z:slc(mult:z:mul:cmp.z)(31-0).itm' (12 registers deleted). (FSM-3)
Creating shared register 'butterFly#10:tw:asn.itm' for variables 'butterFly#10:tw:asn.itm, butterFly#11:tw:asn.itm, butterFly#14:tw:asn.itm, butterFly#15:tw:asn.itm, butterFly#18:tw:asn.itm, butterFly#19:tw:asn.itm, butterFly#22:tw:asn.itm, butterFly#23:tw:asn.itm, butterFly#2:tw:asn.itm, butterFly#3:tw:asn.itm, butterFly#6:tw:asn.itm, butterFly#7:tw:asn.itm, modulo_add:base#1.sva, modulo_add:base#10.sva, modulo_add:base#11.sva, modulo_add:base#12.sva, modulo_add:base#13.sva, modulo_add:base#14.sva, modulo_add:base#15.sva, modulo_add:base#16.sva, modulo_add:base#17.sva, modulo_add:base#18.sva, modulo_add:base#19.sva, modulo_add:base#2.sva, modulo_add:base#20.sva, modulo_add:base#21.sva, modulo_add:base#22.sva, modulo_add:base#23.sva, modulo_add:base#3.sva, modulo_add:base#4.sva, modulo_add:base#5.sva, modulo_add:base#6.sva, modulo_add:base#7.sva, modulo_add:base#8.sva, modulo_add:base#9.sva, modulo_add:base.sva' (35 registers deleted). (FSM-3)
Creating shared register 'mult:x#1.sva' for variables 'mult:x#1.sva, mult:x#10.sva, mult:x#11.sva, mult:x#12.sva, mult:x#13.sva, mult:x#14.sva, mult:x#17.sva, mult:x#18.sva, mult:x#21.sva, mult:x#22.sva, mult:x#25.sva, mult:x#3.sva, mult:x#4.sva, mult:x#7.sva' (13 registers deleted). (FSM-3)
Creating shared register 'butterFly#13:tw_h:asn.itm' for variables 'butterFly#13:tw_h:asn.itm, butterFly#17:tw_h:asn.itm, butterFly#21:tw_h:asn.itm, butterFly#2:tw_h:asn.itm, butterFly#5:tw_h:asn.itm, butterFly#8:tw_h:asn.itm, mult#11:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#13:z:asn.itm, mult#15:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#19:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#23:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#2:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#5:z:slc(mult:z:mul:cmp.z)(31-0).itm' (12 registers deleted). (FSM-3)
Creating shared register 'butterFly#15:f1.sva' for variables 'butterFly#15:f1.sva, butterFly#19:f1.sva, butterFly#23:f1.sva, butterFly#7:f1.sva, butterFly#9:f1.sva, butterFly:f1.sva' (5 registers deleted). (FSM-3)
Creating shared register 'butterFly#14:f1.sva' for variables 'butterFly#14:f1.sva, butterFly#18:f1.sva, butterFly#22:f1.sva, butterFly#3:f1.sva, butterFly#6:f1.sva, butterFly#8:f1.sva' (5 registers deleted). (FSM-3)
Creating shared register 'mult#17:z:slc(mult:z:mul:cmp.z)(31-0).itm' for variables 'mult#17:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#21:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#25:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#7:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#9:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult:z:slc(mult:z:mul:cmp.z)(31-0).itm' (5 registers deleted). (FSM-3)
Creating shared register 'mult#16:z:slc(mult:z:mul:cmp.z)(31-0).itm' for variables 'mult#16:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#20:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#24:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#3:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#6:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#8:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult:x#16.sva, mult:x#20.sva, mult:x#24.sva, mult:x#6.sva, mult:x#9.sva, mult:x.sva' (11 registers deleted). (FSM-3)
Creating shared register 'S2_COPY_LOOP:for:i(5:0).sva#1' for variables 'S2_COPY_LOOP:for:i(5:0).sva#1, S2_INNER_LOOP1:for:p(5:0).sva#1, S2_INNER_LOOP2:for:p(5:0).sva#1, S2_INNER_LOOP3:for:p(5:0).sva#1, S5_COPY_LOOP:for:i(5:0).sva#1, S5_INNER_LOOP1:for:p(5:0).sva#1, S5_INNER_LOOP2:for:p(5:0).sva#1, S5_INNER_LOOP3:for:p(5:0).sva#1' (7 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:p.sva(19:5)' for variables 'S1_OUTER_LOOP:for:p.sva(19:5), S34_OUTER_LOOP:for:k.sva(19:5), S6_OUTER_LOOP:for:p.sva(19:5)' (2 registers deleted). (FSM-3)
Creating shared register 'S2_INNER_LOOP1:r(4:2).sva(1:0)' for variables 'S2_INNER_LOOP1:r(4:2).sva(1:0), S5_INNER_LOOP1:r(4:2).sva(1:0), S2_INNER_LOOP2:r(4:2).sva(1:0), S2_INNER_LOOP3:r(4:2).sva(1:0), S5_INNER_LOOP2:r(4:2).sva(1:0), S5_INNER_LOOP3:r(4:2).sva(1:0)' (5 registers deleted). (FSM-3)
Creating shared register 'operator>><96,false>#10:operator>><96,false>#10:slc(mult#10:t:mul)(51-20).itm' for variables 'operator>><96,false>#10:operator>><96,false>#10:slc(mult#10:t:mul)(51-20).itm, operator>><96,false>#11:operator>><96,false>#11:slc(mult#11:t:mul)(51-20).itm, operator>><96,false>#14:operator>><96,false>#14:slc(mult#14:t:mul)(51-20).itm, operator>><96,false>#16:operator>><96,false>#16:slc(mult#16:t:mul)(51-20).itm, operator>><96,false>#18:operator>><96,false>#18:slc(mult#18:t:mul)(51-20).itm, operator>><96,false>#1:operator>><96,false>#1:slc(mult#1:t:mul)(51-20).itm, operator>><96,false>#20:operator>><96,false>#20:slc(mult#20:t:mul)(51-20).itm, operator>><96,false>#22:operator>><96,false>#22:slc(mult#22:t:mul)(51-20).itm, operator>><96,false>#24:operator>><96,false>#24:slc(mult#24:t:mul)(51-20).itm, operator>><96,false>#2:operator>><96,false>#2:slc(mult#2:t:mul)(51-20).itm, operator>><96,false>#3:operator>><96,false>#3:slc(mult#3:t:mul)(51-20).itm, operator>><96,false>#4:operator>><96,false>#4:slc(mult#4:t:mul)(51-20).itm, operator>><96,false>#6:operator>><96,false>#6:slc(mult#6:t:mul)(51-20).itm, operator>><96,false>#9:operator>><96,false>#9:slc(mult#9:t:mul)(51-20).itm' (13 registers deleted). (FSM-3)
Creating shared register 'mult:x#15.sva' for variables 'mult:x#15.sva, mult:x#19.sva, mult:x#2.sva, mult:x#23.sva, mult:x#5.sva, mult:x#8.sva' (5 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:p.sva#1' for variables 'S1_OUTER_LOOP:for:p.sva#1, S34_OUTER_LOOP:for:k.sva#1, S6_OUTER_LOOP:for:p.sva#1' (2 registers deleted). (FSM-3)
Creating shared register 'operator>><96,false>#15:operator>><96,false>#15:slc(mult#15:t:mul)(51-20).itm' for variables 'operator>><96,false>#15:operator>><96,false>#15:slc(mult#15:t:mul)(51-20).itm, operator>><96,false>#17:operator>><96,false>#17:slc(mult#17:t:mul)(51-20).itm, operator>><96,false>#19:operator>><96,false>#19:slc(mult#19:t:mul)(51-20).itm, operator>><96,false>#21:operator>><96,false>#21:slc(mult#21:t:mul)(51-20).itm, operator>><96,false>#23:operator>><96,false>#23:slc(mult#23:t:mul)(51-20).itm, operator>><96,false>#25:operator>><96,false>#25:slc(mult#25:t:mul)(51-20).itm, operator>><96,false>#5:operator>><96,false>#5:slc(mult#5:t:mul)(51-20).itm, operator>><96,false>#7:operator>><96,false>#7:slc(mult#7:t:mul)(51-20).itm, operator>><96,false>#8:operator>><96,false>#8:slc(mult#8:t:mul)(51-20).itm, operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm' (9 registers deleted). (FSM-3)
Creating shared register 'modulo_add#10:slc()(32).svs' for variables 'modulo_add#10:slc()(32).svs, modulo_add#11:slc()(32).svs, modulo_add#12:slc()(32).svs, modulo_add#13:slc()(32).svs, modulo_add#14:slc()(32).svs, modulo_add#15:slc()(32).svs, modulo_add#16:slc()(32).svs, modulo_add#17:slc()(32).svs, modulo_add#18:slc()(32).svs, modulo_add#19:slc()(32).svs, modulo_add#1:slc()(32).svs, modulo_add#20:slc()(32).svs, modulo_add#21:slc()(32).svs, modulo_add#22:slc()(32).svs, modulo_add#23:slc()(32).svs, modulo_add#2:slc()(32).svs, modulo_add#3:slc()(32).svs, modulo_add#4:slc()(32).svs, modulo_add#5:slc()(32).svs, modulo_add#6:slc()(32).svs, modulo_add#7:slc()(32).svs, modulo_add#8:slc()(32).svs, modulo_add#9:slc()(32).svs, modulo_add:slc()(32).svs' (23 registers deleted). (FSM-3)
Creating shared register 'S2_COPY_LOOP:p(5:0).sva(4:0)' for variables 'S2_COPY_LOOP:p(5:0).sva(4:0), S5_COPY_LOOP:p(5:0).sva(4:0), S1_OUTER_LOOP:k(5:0).sva(4:0), S34_OUTER_LOOP:p(5:0).sva(4:0), S6_OUTER_LOOP:k(5:0).sva(4:0), S2_OUTER_LOOP:base(2:0).sva, S5_OUTER_LOOP:base(2:0).sva, operator<<<33,true>:return#2(3:0).sva, operator<<<33,true>:return(3:0).sva' (2 registers deleted). (FSM-3)

# Messages from "go extract"

# Info: Design complexity at end of 'instance': Total ops = 6635, Real ops = 2543, Vars = 6237 (SOL-21)
# Info: Completed transformation 'instance' on solution 'hybrid.v5': elapsed time 26.34 seconds, memory usage 1904612kB, peak memory usage 1970148kB (SOL-9)
# Info: Running transformation 'instance' on solution 'hybrid.v5': elapsed time 23.15 seconds, memory usage 1904612kB, peak memory usage 1970148kB (SOL-15)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Starting transformation 'instance' on solution 'hybrid.v5' (SOL-8)
# Info: Design complexity at end of 'extract': Total ops = 6539, Real ops = 2551, Vars = 1787 (SOL-21)
# Info: Completed transformation 'extract' on solution 'hybrid.v5': elapsed time 33.79 seconds, memory usage 2035684kB, peak memory usage 2035684kB (SOL-9)
Netlist written to file 'rtl.vhdl' (NET-4)
Generating scverify_top.cpp ()
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc. Defaulting to 'clk'
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
order file name is: rtl.vhdl_order.txt
generate concat
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
Finished writing concatenated simulation file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v5/concat_sim_rtl.v
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.v
Report written to file 'rtl.rpt'
Add dependent file: ./rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc. Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc. Defaulting to 'clk'
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
Generating SCVerify testbench files
Finished writing concatenated simulation file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v5/concat_sim_rtl.vhdl
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc. Defaulting to 'clk'
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Running transformation 'extract' on solution 'hybrid.v5': elapsed time 18.77 seconds, memory usage 2035684kB, peak memory usage 2035684kB (SOL-15)
Finished writing concatenated file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v5/concat_rtl.vhdl
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
order file name is: rtl.vhdl_order_sim.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
order file name is: rtl.v_order.txt
generate concat
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
order file name is: rtl.v_order_sim.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Info: Starting transformation 'extract' on solution 'hybrid.v5' (SOL-8)
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.v
Finished writing concatenated file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v5/concat_rtl.v
Add dependent file: ./rtl.v
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc. Defaulting to 'clk'
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc. Defaulting to 'clk'
Netlist written to file 'rtl.v' (NET-4)
