#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Fri Dec 11 01:40:53 2020
# Process ID: 11448
# Current directory: C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.runs/synth_1
# Command line: vivado.exe -log MainSPI.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MainSPI.tcl
# Log file: C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.runs/synth_1/MainSPI.vds
# Journal file: C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MainSPI.tcl -notrace
Command: synth_design -top MainSPI -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18784 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 691.781 ; gain = 176.906
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MainSPI' [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/sources_1/new/MainSPI.vhd:22]
INFO: [Synth 8-3491] module 'LEDDisplayValue' declared at 'C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/sources_1/new/LEDDisplayValue.vhd:6' bound to instance 'LED_DISPLAY' of component 'LEDDisplayValue' [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/sources_1/new/MainSPI.vhd:64]
INFO: [Synth 8-638] synthesizing module 'LEDDisplayValue' [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/sources_1/new/LEDDisplayValue.vhd:13]
INFO: [Synth 8-3491] module 'LEDDisplaySymbol' declared at 'C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/sources_1/new/LEDDisplaySymbol.vhd:4' bound to instance 'LED_SYMBOL' of component 'LEDDisplaySymbol' [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/sources_1/new/LEDDisplayValue.vhd:29]
INFO: [Synth 8-638] synthesizing module 'LEDDisplaySymbol' [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/sources_1/new/LEDDisplaySymbol.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'LEDDisplaySymbol' (1#1) [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/sources_1/new/LEDDisplaySymbol.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'LEDDisplayValue' (2#1) [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/sources_1/new/LEDDisplayValue.vhd:13]
INFO: [Synth 8-3491] module 'Clock_Divider' declared at 'C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/sources_1/new/Clock_Divider.vhd:7' bound to instance 'Clock_Divide' of component 'Clock_Divider' [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/sources_1/new/MainSPI.vhd:71]
INFO: [Synth 8-638] synthesizing module 'Clock_Divider' [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/sources_1/new/Clock_Divider.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Clock_Divider' (3#1) [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/sources_1/new/Clock_Divider.vhd:12]
INFO: [Synth 8-3491] module 'TX_Packet' declared at 'C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/sources_1/new/TX_Packet.vhd:7' bound to instance 'TX_Data' of component 'TX_Packet' [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/sources_1/new/MainSPI.vhd:76]
INFO: [Synth 8-638] synthesizing module 'TX_Packet' [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/sources_1/new/TX_Packet.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'TX_Packet' (4#1) [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/sources_1/new/TX_Packet.vhd:16]
INFO: [Synth 8-3491] module 'RX_Packet' declared at 'C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/sources_1/new/RX_Packet.vhd:7' bound to instance 'RX_Dat' of component 'RX_Packet' [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/sources_1/new/MainSPI.vhd:86]
INFO: [Synth 8-638] synthesizing module 'RX_Packet' [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/sources_1/new/RX_Packet.vhd:20]
WARNING: [Synth 8-614] signal 'spi_clock_RX' is read in the process but is not in the sensitivity list [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/sources_1/new/RX_Packet.vhd:33]
WARNING: [Synth 8-5787] Register counter_RX_reg in module RX_Packet is clocked by two different clocks in the same process. This may cause simulation mismatches and synthesis errors. Consider using different process statements  [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/sources_1/new/RX_Packet.vhd:38]
WARNING: [Synth 8-5787] Register counter_RX_reg in module RX_Packet is clocked by two different clocks in the same process. This may cause simulation mismatches and synthesis errors. Consider using different process statements  [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/sources_1/new/RX_Packet.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'RX_Packet' (5#1) [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/sources_1/new/RX_Packet.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'MainSPI' (6#1) [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/sources_1/new/MainSPI.vhd:22]
WARNING: [Synth 8-3331] design MainSPI has unconnected port led[15]
WARNING: [Synth 8-3331] design MainSPI has unconnected port led[14]
WARNING: [Synth 8-3331] design MainSPI has unconnected port led[13]
WARNING: [Synth 8-3331] design MainSPI has unconnected port led[12]
WARNING: [Synth 8-3331] design MainSPI has unconnected port sw[15]
WARNING: [Synth 8-3331] design MainSPI has unconnected port sw[14]
WARNING: [Synth 8-3331] design MainSPI has unconnected port sw[13]
WARNING: [Synth 8-3331] design MainSPI has unconnected port sw[12]
WARNING: [Synth 8-3331] design MainSPI has unconnected port sw[11]
WARNING: [Synth 8-3331] design MainSPI has unconnected port sw[10]
WARNING: [Synth 8-3331] design MainSPI has unconnected port sw[9]
WARNING: [Synth 8-3331] design MainSPI has unconnected port sw[8]
WARNING: [Synth 8-3331] design MainSPI has unconnected port sw[7]
WARNING: [Synth 8-3331] design MainSPI has unconnected port sw[6]
WARNING: [Synth 8-3331] design MainSPI has unconnected port sw[5]
WARNING: [Synth 8-3331] design MainSPI has unconnected port sw[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 755.539 ; gain = 240.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 755.539 ; gain = 240.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 755.539 ; gain = 240.664
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/constrs_1/imports/Sem.ip_user_files/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/constrs_1/imports/Sem.ip_user_files/Basys-3-Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/constrs_1/imports/Sem.ip_user_files/Basys-3-Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/constrs_1/imports/Sem.ip_user_files/Basys-3-Master.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/constrs_1/imports/Sem.ip_user_files/Basys-3-Master.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'JAA_IBUF[0]'. [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/constrs_1/imports/Sem.ip_user_files/Basys-3-Master.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/constrs_1/imports/Sem.ip_user_files/Basys-3-Master.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/constrs_1/imports/Sem.ip_user_files/Basys-3-Master.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/constrs_1/imports/Sem.ip_user_files/Basys-3-Master.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/constrs_1/imports/Sem.ip_user_files/Basys-3-Master.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/constrs_1/imports/Sem.ip_user_files/Basys-3-Master.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[5]'. [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/constrs_1/imports/Sem.ip_user_files/Basys-3-Master.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/constrs_1/imports/Sem.ip_user_files/Basys-3-Master.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[5]'. [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/constrs_1/imports/Sem.ip_user_files/Basys-3-Master.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/constrs_1/imports/Sem.ip_user_files/Basys-3-Master.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[6]'. [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/constrs_1/imports/Sem.ip_user_files/Basys-3-Master.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/constrs_1/imports/Sem.ip_user_files/Basys-3-Master.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[6]'. [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/constrs_1/imports/Sem.ip_user_files/Basys-3-Master.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/constrs_1/imports/Sem.ip_user_files/Basys-3-Master.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/constrs_1/imports/Sem.ip_user_files/Basys-3-Master.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/constrs_1/imports/Sem.ip_user_files/Basys-3-Master.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/constrs_1/imports/Sem.ip_user_files/Basys-3-Master.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/constrs_1/imports/Sem.ip_user_files/Basys-3-Master.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[0]'. [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/constrs_1/imports/Sem.ip_user_files/Basys-3-Master.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/constrs_1/imports/Sem.ip_user_files/Basys-3-Master.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[0]'. [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/constrs_1/imports/Sem.ip_user_files/Basys-3-Master.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/constrs_1/imports/Sem.ip_user_files/Basys-3-Master.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/constrs_1/imports/Sem.ip_user_files/Basys-3-Master.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/constrs_1/imports/Sem.ip_user_files/Basys-3-Master.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/constrs_1/imports/Sem.ip_user_files/Basys-3-Master.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/constrs_1/imports/Sem.ip_user_files/Basys-3-Master.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/constrs_1/imports/Sem.ip_user_files/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.srcs/constrs_1/imports/Sem.ip_user_files/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MainSPI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MainSPI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 878.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 878.188 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 878.188 ; gain = 363.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 878.188 ; gain = 363.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 878.188 ; gain = 363.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 878.188 ; gain = 363.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LEDDisplayValue 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Clock_Divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TX_Packet 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module RX_Packet 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design MainSPI has unconnected port led[15]
WARNING: [Synth 8-3331] design MainSPI has unconnected port led[14]
WARNING: [Synth 8-3331] design MainSPI has unconnected port led[13]
WARNING: [Synth 8-3331] design MainSPI has unconnected port led[12]
WARNING: [Synth 8-3331] design MainSPI has unconnected port sw[15]
WARNING: [Synth 8-3331] design MainSPI has unconnected port sw[14]
WARNING: [Synth 8-3331] design MainSPI has unconnected port sw[13]
WARNING: [Synth 8-3331] design MainSPI has unconnected port sw[12]
WARNING: [Synth 8-3331] design MainSPI has unconnected port sw[11]
WARNING: [Synth 8-3331] design MainSPI has unconnected port sw[10]
WARNING: [Synth 8-3331] design MainSPI has unconnected port sw[9]
WARNING: [Synth 8-3331] design MainSPI has unconnected port sw[8]
WARNING: [Synth 8-3331] design MainSPI has unconnected port sw[7]
WARNING: [Synth 8-3331] design MainSPI has unconnected port sw[6]
WARNING: [Synth 8-3331] design MainSPI has unconnected port sw[5]
WARNING: [Synth 8-3331] design MainSPI has unconnected port sw[4]
INFO: [Synth 8-3886] merging instance 'LED_DISPLAY/Vall_reg[5]' (FD) to 'LED_DISPLAY/Vall_reg[6]'
INFO: [Synth 8-3886] merging instance 'LED_DISPLAY/Vall_reg[6]' (FD) to 'LED_DISPLAY/Vall_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LED_DISPLAY/Vall_reg[7] )
INFO: [Synth 8-3886] merging instance 'LED_DISPLAY/anodes_reg[2]' (FDSE) to 'LED_DISPLAY/anodes_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\LED_DISPLAY/anodes_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 878.188 ; gain = 363.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 878.188 ; gain = 363.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 878.188 ; gain = 363.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 878.188 ; gain = 363.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 882.168 ; gain = 367.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 882.168 ; gain = 367.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 882.168 ; gain = 367.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 882.168 ; gain = 367.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 882.168 ; gain = 367.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 882.168 ; gain = 367.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    40|
|3     |LUT1   |     4|
|4     |LUT2   |     8|
|5     |LUT3   |    13|
|6     |LUT4   |    46|
|7     |LUT5   |    56|
|8     |LUT6   |    75|
|9     |FDRE   |   239|
|10    |FDSE   |     1|
|11    |IBUF   |    10|
|12    |OBUF   |    25|
|13    |OBUFT  |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------------+-----------------+------+
|      |Instance       |Module           |Cells |
+------+---------------+-----------------+------+
|1     |top            |                 |   524|
|2     |  Clock_Divide |Clock_Divider    |    52|
|3     |  LED_DISPLAY  |LEDDisplayValue  |    79|
|4     |    LED_SYMBOL |LEDDisplaySymbol |     4|
|5     |  RX_Dat       |RX_Packet        |   200|
|6     |  TX_Data      |TX_Packet        |   151|
+------+---------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 882.168 ; gain = 367.293
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 882.168 ; gain = 244.645
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 882.168 ; gain = 367.293
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 896.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 50 Warnings, 15 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 896.770 ; gain = 601.727
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 896.770 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/djrok/Documents/Custom_SPI_Interface_FPGA/Sem.runs/synth_1/MainSPI.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MainSPI_utilization_synth.rpt -pb MainSPI_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 11 01:41:24 2020...
