{
  "Top": "rsa",
  "RtlTop": "rsa",
  "RtlPrefix": "",
  "RtlSubPrefix": "rsa_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "mu_p": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<129>",
      "srcSize": "256",
      "hwRefs": [{
          "type": "port",
          "interface": "mu_p",
          "name": "mu_p",
          "usage": "data",
          "direction": "in"
        }]
    },
    "mu_q": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<129>",
      "srcSize": "256",
      "hwRefs": [{
          "type": "port",
          "interface": "mu_q",
          "name": "mu_q",
          "usage": "data",
          "direction": "in"
        }]
    },
    "p": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_uint<128>",
      "srcSize": "128",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "p_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "p_2",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "p_3",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "p_4",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "q": {
      "index": "3",
      "direction": "in",
      "srcType": "ap_uint<128>",
      "srcSize": "128",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "q_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "q_2",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "q_3",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "q_4",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "d": {
      "index": "4",
      "direction": "in",
      "srcType": "ap_uint<256>",
      "srcSize": "256",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "d_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "d_2",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "d_3",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "d_4",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "d_5",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "d_6",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "d_7",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "d_8",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "N": {
      "index": "5",
      "direction": "in",
      "srcType": "ap_uint<256>",
      "srcSize": "256",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "N_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "N_2",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "N_3",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "N_4",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "N_5",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "N_6",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "N_7",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "N_8",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "y": {
      "index": "6",
      "direction": "in",
      "srcType": "ap_uint<256>",
      "srcSize": "256",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "y_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "y_2",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "y_3",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "y_4",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "y_5",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "y_6",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "y_7",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "y_8",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "x": {
      "index": "7",
      "direction": "out",
      "srcType": "ap_uint<256>&",
      "srcSize": "256",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "x_1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "x_2",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "x_3",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "x_4",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "x_5",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "x_6",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "x_7",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "x_8",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "x_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_interface -m_axi_latency=0"],
    "DirectiveTcl": [
      "set_directive_top rsa -name rsa",
      "set_directive_top rsa -name rsa"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "rsa"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "1060 ~ 133412",
    "Latency": "1059"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "rsa",
    "Version": "1.0",
    "DisplayName": "Rsa",
    "Revision": "2113849796",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_rsa_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/rsa.cpp"],
    "Vhdl": [
      "impl\/vhdl\/rsa_add_256ns_256ns_256_2_1.vhd",
      "impl\/vhdl\/rsa_control_s_axi.vhd",
      "impl\/vhdl\/rsa_mod_exp.vhd",
      "impl\/vhdl\/rsa_mod_inverse.vhd",
      "impl\/vhdl\/rsa_mul_129s_128ns_129_5_1.vhd",
      "impl\/vhdl\/rsa_mul_129s_128ns_257_5_1.vhd",
      "impl\/vhdl\/rsa_mul_130s_128ns_256_5_1.vhd",
      "impl\/vhdl\/rsa_mul_256ns_256ns_512_5_1.vhd",
      "impl\/vhdl\/rsa_srem_257ns_129ns_129_261_seq_1.vhd",
      "impl\/vhdl\/rsa_udiv_128ns_128ns_128_132_seq_1.vhd",
      "impl\/vhdl\/rsa_urem_128ns_128ns_128_132_seq_1.vhd",
      "impl\/vhdl\/rsa_urem_256ns_256s_128_260_seq_1.vhd",
      "impl\/vhdl\/rsa_urem_512ns_128ns_128_516_seq_1.vhd",
      "impl\/vhdl\/rsa.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/rsa_add_256ns_256ns_256_2_1.v",
      "impl\/verilog\/rsa_control_s_axi.v",
      "impl\/verilog\/rsa_mod_exp.v",
      "impl\/verilog\/rsa_mod_inverse.v",
      "impl\/verilog\/rsa_mul_129s_128ns_129_5_1.v",
      "impl\/verilog\/rsa_mul_129s_128ns_257_5_1.v",
      "impl\/verilog\/rsa_mul_130s_128ns_256_5_1.v",
      "impl\/verilog\/rsa_mul_256ns_256ns_512_5_1.v",
      "impl\/verilog\/rsa_srem_257ns_129ns_129_261_seq_1.v",
      "impl\/verilog\/rsa_udiv_128ns_128ns_128_132_seq_1.v",
      "impl\/verilog\/rsa_urem_128ns_128ns_128_132_seq_1.v",
      "impl\/verilog\/rsa_urem_256ns_256s_128_260_seq_1.v",
      "impl\/verilog\/rsa_urem_512ns_128ns_128_516_seq_1.v",
      "impl\/verilog\/rsa.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/rsa_v1_0\/data\/rsa.mdd",
      "impl\/misc\/drivers\/rsa_v1_0\/data\/rsa.tcl",
      "impl\/misc\/drivers\/rsa_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/rsa_v1_0\/src\/xrsa.c",
      "impl\/misc\/drivers\/rsa_v1_0\/src\/xrsa.h",
      "impl\/misc\/drivers\/rsa_v1_0\/src\/xrsa_hw.h",
      "impl\/misc\/drivers\/rsa_v1_0\/src\/xrsa_linux.c",
      "impl\/misc\/drivers\/rsa_v1_0\/src\/xrsa_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/rsa.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "8",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "p_1",
          "access": "W",
          "description": "Data signal of p",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "p",
              "access": "W",
              "description": "Bit 31 to 0 of p"
            }]
        },
        {
          "offset": "0x14",
          "name": "p_2",
          "access": "W",
          "description": "Data signal of p",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "p",
              "access": "W",
              "description": "Bit 63 to 32 of p"
            }]
        },
        {
          "offset": "0x18",
          "name": "p_3",
          "access": "W",
          "description": "Data signal of p",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "p",
              "access": "W",
              "description": "Bit 95 to 64 of p"
            }]
        },
        {
          "offset": "0x1c",
          "name": "p_4",
          "access": "W",
          "description": "Data signal of p",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "p",
              "access": "W",
              "description": "Bit 127 to 96 of p"
            }]
        },
        {
          "offset": "0x24",
          "name": "q_1",
          "access": "W",
          "description": "Data signal of q",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "q",
              "access": "W",
              "description": "Bit 31 to 0 of q"
            }]
        },
        {
          "offset": "0x28",
          "name": "q_2",
          "access": "W",
          "description": "Data signal of q",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "q",
              "access": "W",
              "description": "Bit 63 to 32 of q"
            }]
        },
        {
          "offset": "0x2c",
          "name": "q_3",
          "access": "W",
          "description": "Data signal of q",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "q",
              "access": "W",
              "description": "Bit 95 to 64 of q"
            }]
        },
        {
          "offset": "0x30",
          "name": "q_4",
          "access": "W",
          "description": "Data signal of q",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "q",
              "access": "W",
              "description": "Bit 127 to 96 of q"
            }]
        },
        {
          "offset": "0x38",
          "name": "d_1",
          "access": "W",
          "description": "Data signal of d",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "d",
              "access": "W",
              "description": "Bit 31 to 0 of d"
            }]
        },
        {
          "offset": "0x3c",
          "name": "d_2",
          "access": "W",
          "description": "Data signal of d",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "d",
              "access": "W",
              "description": "Bit 63 to 32 of d"
            }]
        },
        {
          "offset": "0x40",
          "name": "d_3",
          "access": "W",
          "description": "Data signal of d",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "d",
              "access": "W",
              "description": "Bit 95 to 64 of d"
            }]
        },
        {
          "offset": "0x44",
          "name": "d_4",
          "access": "W",
          "description": "Data signal of d",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "d",
              "access": "W",
              "description": "Bit 127 to 96 of d"
            }]
        },
        {
          "offset": "0x48",
          "name": "d_5",
          "access": "W",
          "description": "Data signal of d",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "d",
              "access": "W",
              "description": "Bit 159 to 128 of d"
            }]
        },
        {
          "offset": "0x4c",
          "name": "d_6",
          "access": "W",
          "description": "Data signal of d",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "d",
              "access": "W",
              "description": "Bit 191 to 160 of d"
            }]
        },
        {
          "offset": "0x50",
          "name": "d_7",
          "access": "W",
          "description": "Data signal of d",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "d",
              "access": "W",
              "description": "Bit 223 to 192 of d"
            }]
        },
        {
          "offset": "0x54",
          "name": "d_8",
          "access": "W",
          "description": "Data signal of d",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "d",
              "access": "W",
              "description": "Bit 255 to 224 of d"
            }]
        },
        {
          "offset": "0x5c",
          "name": "N_1",
          "access": "W",
          "description": "Data signal of N",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "N",
              "access": "W",
              "description": "Bit 31 to 0 of N"
            }]
        },
        {
          "offset": "0x60",
          "name": "N_2",
          "access": "W",
          "description": "Data signal of N",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "N",
              "access": "W",
              "description": "Bit 63 to 32 of N"
            }]
        },
        {
          "offset": "0x64",
          "name": "N_3",
          "access": "W",
          "description": "Data signal of N",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "N",
              "access": "W",
              "description": "Bit 95 to 64 of N"
            }]
        },
        {
          "offset": "0x68",
          "name": "N_4",
          "access": "W",
          "description": "Data signal of N",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "N",
              "access": "W",
              "description": "Bit 127 to 96 of N"
            }]
        },
        {
          "offset": "0x6c",
          "name": "N_5",
          "access": "W",
          "description": "Data signal of N",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "N",
              "access": "W",
              "description": "Bit 159 to 128 of N"
            }]
        },
        {
          "offset": "0x70",
          "name": "N_6",
          "access": "W",
          "description": "Data signal of N",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "N",
              "access": "W",
              "description": "Bit 191 to 160 of N"
            }]
        },
        {
          "offset": "0x74",
          "name": "N_7",
          "access": "W",
          "description": "Data signal of N",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "N",
              "access": "W",
              "description": "Bit 223 to 192 of N"
            }]
        },
        {
          "offset": "0x78",
          "name": "N_8",
          "access": "W",
          "description": "Data signal of N",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "N",
              "access": "W",
              "description": "Bit 255 to 224 of N"
            }]
        },
        {
          "offset": "0x80",
          "name": "y_1",
          "access": "W",
          "description": "Data signal of y",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "y",
              "access": "W",
              "description": "Bit 31 to 0 of y"
            }]
        },
        {
          "offset": "0x84",
          "name": "y_2",
          "access": "W",
          "description": "Data signal of y",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "y",
              "access": "W",
              "description": "Bit 63 to 32 of y"
            }]
        },
        {
          "offset": "0x88",
          "name": "y_3",
          "access": "W",
          "description": "Data signal of y",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "y",
              "access": "W",
              "description": "Bit 95 to 64 of y"
            }]
        },
        {
          "offset": "0x8c",
          "name": "y_4",
          "access": "W",
          "description": "Data signal of y",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "y",
              "access": "W",
              "description": "Bit 127 to 96 of y"
            }]
        },
        {
          "offset": "0x90",
          "name": "y_5",
          "access": "W",
          "description": "Data signal of y",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "y",
              "access": "W",
              "description": "Bit 159 to 128 of y"
            }]
        },
        {
          "offset": "0x94",
          "name": "y_6",
          "access": "W",
          "description": "Data signal of y",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "y",
              "access": "W",
              "description": "Bit 191 to 160 of y"
            }]
        },
        {
          "offset": "0x98",
          "name": "y_7",
          "access": "W",
          "description": "Data signal of y",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "y",
              "access": "W",
              "description": "Bit 223 to 192 of y"
            }]
        },
        {
          "offset": "0x9c",
          "name": "y_8",
          "access": "W",
          "description": "Data signal of y",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "y",
              "access": "W",
              "description": "Bit 255 to 224 of y"
            }]
        },
        {
          "offset": "0xa4",
          "name": "x_1",
          "access": "R",
          "description": "Data signal of x",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "x",
              "access": "R",
              "description": "Bit 31 to 0 of x"
            }]
        },
        {
          "offset": "0xa8",
          "name": "x_2",
          "access": "R",
          "description": "Data signal of x",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "x",
              "access": "R",
              "description": "Bit 63 to 32 of x"
            }]
        },
        {
          "offset": "0xac",
          "name": "x_3",
          "access": "R",
          "description": "Data signal of x",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "x",
              "access": "R",
              "description": "Bit 95 to 64 of x"
            }]
        },
        {
          "offset": "0xb0",
          "name": "x_4",
          "access": "R",
          "description": "Data signal of x",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "x",
              "access": "R",
              "description": "Bit 127 to 96 of x"
            }]
        },
        {
          "offset": "0xb4",
          "name": "x_5",
          "access": "R",
          "description": "Data signal of x",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "x",
              "access": "R",
              "description": "Bit 159 to 128 of x"
            }]
        },
        {
          "offset": "0xb8",
          "name": "x_6",
          "access": "R",
          "description": "Data signal of x",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "x",
              "access": "R",
              "description": "Bit 191 to 160 of x"
            }]
        },
        {
          "offset": "0xbc",
          "name": "x_7",
          "access": "R",
          "description": "Data signal of x",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "x",
              "access": "R",
              "description": "Bit 223 to 192 of x"
            }]
        },
        {
          "offset": "0xc0",
          "name": "x_8",
          "access": "R",
          "description": "Data signal of x",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "x",
              "access": "R",
              "description": "Bit 255 to 224 of x"
            }]
        },
        {
          "offset": "0xc4",
          "name": "x_ctrl",
          "access": "R",
          "description": "Control signal of x",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "x_ap_vld",
              "access": "R",
              "description": "Control signal x_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "p"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "36",
          "argName": "q"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "56",
          "argName": "d"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "92",
          "argName": "N"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "128",
          "argName": "y"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "164",
          "argName": "x"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "mu_p": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "129",
      "portMap": {"mu_p": "DATA"},
      "ports": ["mu_p"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "mu_p"
        }]
    },
    "mu_q": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "129",
      "portMap": {"mu_q": "DATA"},
      "ports": ["mu_q"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "mu_q"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "mu_p": {
      "dir": "in",
      "width": "129"
    },
    "mu_q": {
      "dir": "in",
      "width": "129"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "rsa",
      "Instances": [
        {
          "ModuleName": "mod_inverse",
          "InstanceName": "grp_mod_inverse_fu_91"
        },
        {
          "ModuleName": "mod_exp",
          "InstanceName": "grp_mod_exp_fu_97"
        },
        {
          "ModuleName": "mod_exp",
          "InstanceName": "grp_mod_exp_fu_104"
        }
      ]
    },
    "Info": {
      "mod_inverse": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mod_exp": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "rsa": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "mod_inverse": {
        "Latency": {
          "LatencyBest": "139",
          "LatencyAvg": "8833",
          "LatencyWorst": "17665",
          "PipelineIIMin": "139",
          "PipelineIIMax": "17665",
          "PipelineII": "139 ~ 17665",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.275"
        },
        "Loops": [{
            "Name": "MOD_INVERSE",
            "TripCount": "",
            "LatencyMin": "138",
            "LatencyMax": "17664",
            "Latency": "138 ~ 17664",
            "PipelineII": "",
            "PipelineDepth": "138"
          }],
        "Area": {
          "DSP": "15",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "6",
          "FF": "2917",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "2461",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mod_exp": {
        "Latency": {
          "LatencyBest": "523",
          "LatencyAvg": "50055",
          "LatencyWorst": "132875",
          "PipelineIIMin": "523",
          "PipelineIIMax": "132875",
          "PipelineII": "523 ~ 132875",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.284"
        },
        "Loops": [{
            "Name": "MOD_EXP",
            "TripCount": "",
            "LatencyMin": "522",
            "LatencyMax": "132873",
            "Latency": "522 ~ 132873",
            "PipelineII": "",
            "PipelineDepthMin": "522",
            "PipelineDepthMax": "1034",
            "PipelineDepth": "522 ~ 1034",
            "Loops": [{
                "Name": "MOD_PRODUCT",
                "TripCount": "256",
                "Latency": "512",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "DSP": "100",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "45",
          "FF": "4602",
          "AVAIL_FF": "106400",
          "UTIL_FF": "4",
          "LUT": "4642",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "8",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "rsa": {
        "Latency": {
          "LatencyBest": "1059",
          "LatencyAvg": "50591",
          "LatencyWorst": "133411",
          "PipelineIIMin": "1060",
          "PipelineIIMax": "133412",
          "PipelineII": "1060 ~ 133412",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.284"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "265",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "120",
          "FF": "20380",
          "AVAIL_FF": "106400",
          "UTIL_FF": "19",
          "LUT": "20131",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "37",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-12-03 15:56:42 PST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
