<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M480 BSP: FMC_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">M480 BSP<span id="projectnumber">&#160;V3.0.7000</span>
   </div>
   <div id="projectbrief">The Board Support Package for M480 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">FMC_T Struct Reference<div class="ingroups"><a class="el" href="group___r_e_g_i_s_t_e_r.html">Control Register</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="fmc__reg_8h_source.html">fmc_reg.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ae9417e5f36c49c47f9daa77155b7b687"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#ae9417e5f36c49c47f9daa77155b7b687">ISPCTL</a></td></tr>
<tr class="separator:ae9417e5f36c49c47f9daa77155b7b687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f3856febaa771dd514073d127d0f91"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a75f3856febaa771dd514073d127d0f91">ISPADDR</a></td></tr>
<tr class="separator:a75f3856febaa771dd514073d127d0f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c48d59719ca197e52d7eae9d26c6600"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a9c48d59719ca197e52d7eae9d26c6600">ISPDAT</a></td></tr>
<tr class="separator:a9c48d59719ca197e52d7eae9d26c6600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a095e1f869199de86a9f56bcaae06ea69"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a095e1f869199de86a9f56bcaae06ea69">ISPCMD</a></td></tr>
<tr class="separator:a095e1f869199de86a9f56bcaae06ea69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a172d47d716db9a6a91f01d0c63fae006"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a172d47d716db9a6a91f01d0c63fae006">ISPTRG</a></td></tr>
<tr class="separator:a172d47d716db9a6a91f01d0c63fae006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d16097395a054eb4d52bc7ac9b6f943"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a9d16097395a054eb4d52bc7ac9b6f943">DFBA</a></td></tr>
<tr class="separator:a9d16097395a054eb4d52bc7ac9b6f943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f4e93377445909cf29c19efd1897cc2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a6f4e93377445909cf29c19efd1897cc2">ISPSTS</a></td></tr>
<tr class="separator:a6f4e93377445909cf29c19efd1897cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7002971082f9a0bc0b61ca309ec6aeb5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a7002971082f9a0bc0b61ca309ec6aeb5">CYCCTL</a></td></tr>
<tr class="separator:a7002971082f9a0bc0b61ca309ec6aeb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8713e9b347a1abc1cadf70b4ccbb2493"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a8713e9b347a1abc1cadf70b4ccbb2493">KPKEY0</a></td></tr>
<tr class="separator:a8713e9b347a1abc1cadf70b4ccbb2493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ba8d9240f20343f8653e21320489b52"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a5ba8d9240f20343f8653e21320489b52">KPKEY1</a></td></tr>
<tr class="separator:a5ba8d9240f20343f8653e21320489b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b505018ea37fdf1baa9e84b850c56af"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a3b505018ea37fdf1baa9e84b850c56af">KPKEY2</a></td></tr>
<tr class="separator:a3b505018ea37fdf1baa9e84b850c56af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1e13c31358eb7b62b4ff649160210d1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#af1e13c31358eb7b62b4ff649160210d1">KPKEYTRG</a></td></tr>
<tr class="separator:af1e13c31358eb7b62b4ff649160210d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a844c8485893b4a5746388419c9ec8a56"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a844c8485893b4a5746388419c9ec8a56">KPKEYSTS</a></td></tr>
<tr class="separator:a844c8485893b4a5746388419c9ec8a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48c5bc0c74875b8631710e1047f6292b"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a48c5bc0c74875b8631710e1047f6292b">KPKEYCNT</a></td></tr>
<tr class="separator:a48c5bc0c74875b8631710e1047f6292b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95629c348cada36e1dabed18b0d4ec4a"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a95629c348cada36e1dabed18b0d4ec4a">KPCNT</a></td></tr>
<tr class="separator:a95629c348cada36e1dabed18b0d4ec4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42512a8571832bff135b0c6f2f1be540"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a42512a8571832bff135b0c6f2f1be540">MPDAT0</a></td></tr>
<tr class="separator:a42512a8571832bff135b0c6f2f1be540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b099a7831b7f0ad5cbe228be847bd90"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a5b099a7831b7f0ad5cbe228be847bd90">MPDAT1</a></td></tr>
<tr class="separator:a5b099a7831b7f0ad5cbe228be847bd90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e07ee801277e3e301212d8e61eaee18"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a1e07ee801277e3e301212d8e61eaee18">MPDAT2</a></td></tr>
<tr class="separator:a1e07ee801277e3e301212d8e61eaee18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cb3b0e3ebc01d2daa63b7714f4005f5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a4cb3b0e3ebc01d2daa63b7714f4005f5">MPDAT3</a></td></tr>
<tr class="separator:a4cb3b0e3ebc01d2daa63b7714f4005f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5553c8de6ee8057263f6bfbe96ad0cb"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#ac5553c8de6ee8057263f6bfbe96ad0cb">MPSTS</a></td></tr>
<tr class="separator:ac5553c8de6ee8057263f6bfbe96ad0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b100ed602ea54e8ba1226b36101b42c"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a0b100ed602ea54e8ba1226b36101b42c">MPADDR</a></td></tr>
<tr class="separator:a0b100ed602ea54e8ba1226b36101b42c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aaa7eab3b86ebfdcf5db7de504f4fd3"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a0aaa7eab3b86ebfdcf5db7de504f4fd3">XOMR0STS</a></td></tr>
<tr class="separator:a0aaa7eab3b86ebfdcf5db7de504f4fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59609d54583fb50e94f5eeeb5e572739"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a59609d54583fb50e94f5eeeb5e572739">XOMR1STS</a></td></tr>
<tr class="separator:a59609d54583fb50e94f5eeeb5e572739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32d417b1d55614e65745923ad5252685"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a32d417b1d55614e65745923ad5252685">XOMR2STS</a></td></tr>
<tr class="separator:a32d417b1d55614e65745923ad5252685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7445061376f5d4b4918a6558e700636e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a7445061376f5d4b4918a6558e700636e">XOMR3STS</a></td></tr>
<tr class="separator:a7445061376f5d4b4918a6558e700636e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52b7f3ceed2613f4a38e6baa9c0a4b24"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a52b7f3ceed2613f4a38e6baa9c0a4b24">XOMSTS</a></td></tr>
<tr class="separator:a52b7f3ceed2613f4a38e6baa9c0a4b24"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup FMC Flash Memory Controller(FMC)
Memory Mapped Structure for FMC Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="fmc__reg_8h_source.html#l00026">26</a> of file <a class="el" href="fmc__reg_8h_source.html">fmc_reg.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a7002971082f9a0bc0b61ca309ec6aeb5" name="a7002971082f9a0bc0b61ca309ec6aeb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7002971082f9a0bc0b61ca309ec6aeb5">&#9670;&nbsp;</a></span>CYCCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::CYCCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x004c] Flash Access Cycle Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CYCCTL
</font><br><p> <font size="2">
Offset: 0x4C  Flash Access Cycle Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>CYCLE</td><td><div style="word-wrap: break-word;"><b>Flash Access Cycle Control (Write Protect)
</b><br>
0001 = CPU access with one wait cycle if cache miss; flash access cycle is 1;.
<br>
The HCLK working frequency range range is<27MHz
<br>
0010 = CPU access with two wait cycles if cache miss; flash access cycle is 2;.
<br>
 The optimized HCLK working frequency range is 27~54 MHz
<br>
0011 = CPU access with three wait cycles if cache miss; flash access cycle is 3;.
<br>
The optimized HCLK working frequency range is 54~81MHz
<br>
0100 = CPU access with four wait cycles if cache miss; flash access cycle is 4;.
<br>
 The optimized HCLK working frequency range is81~108MHz
<br>
0101 = CPU access with five wait cycles if cache miss; flash access cycle is 5;.
<br>
The optimized HCLK working frequency range is 108~135MHz
<br>
0110 = CPU access with six wait cycles if cache miss; flash access cycle is 6;.
<br>
 The optimized HCLK working frequency range is 135~162MHz
<br>
0111 = CPU access with seven wait cycles if cache miss; flash access cycle is 7;.
<br>
 The optimized HCLK working frequency range is 162~192MHz
<br>
1000 = CPU access with eight wait cycles if cache miss; flash access cycle is 8;.
<br>
The optimized HCLK working frequency range is >192MHz
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="fmc__reg_8h_source.html#l00976">976</a> of file <a class="el" href="fmc__reg_8h_source.html">fmc_reg.h</a>.</p>

</div>
</div>
<a id="a9d16097395a054eb4d52bc7ac9b6f943" name="a9d16097395a054eb4d52bc7ac9b6f943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d16097395a054eb4d52bc7ac9b6f943">&#9670;&nbsp;</a></span>DFBA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::DFBA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0014] Data Flash Base Address <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DFBA
</font><br><p> <font size="2">
Offset: 0x14  Data Flash Base Address
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>DFBA</td><td><div style="word-wrap: break-word;"><b>Data Flash Base Address
</b><br>
This register indicates Data Flash start address. It is a read only register.
<br>
The Data Flash is shared with APROM. the content of this register is loaded from CONFIG1
<br>
This register is valid when DFEN (CONFIG0[0]) =0 .
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="fmc__reg_8h_source.html#l00968">968</a> of file <a class="el" href="fmc__reg_8h_source.html">fmc_reg.h</a>.</p>

</div>
</div>
<a id="a75f3856febaa771dd514073d127d0f91" name="a75f3856febaa771dd514073d127d0f91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75f3856febaa771dd514073d127d0f91">&#9670;&nbsp;</a></span>ISPADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] ISP Address Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ISPADDR
</font><br><p> <font size="2">
Offset: 0x04  ISP Address Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>ISPADDR</td><td><div style="word-wrap: break-word;"><b>ISP Address
</b><br>
The NuMicro M480 series is equipped with embedded flash
<br>
ISPADDR[1:0] must be kept 00 for ISP 32-bit operation
<br>
ISPADDR[2:0] must be kept 000 for ISP 64-bit operation.
<br>
For CRC32 Checksum Calculation command, this field is the flash starting address for checksum calculation, 4 Kbytes alignment is necessary for CRC32 checksum calculation.
<br>
For FLASH 32-bit Program, ISP address needs word alignment (4-byte)
<br>
For FLASH 64-bit Program, ISP address needs double word alignment (8-byte).
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="fmc__reg_8h_source.html#l00964">964</a> of file <a class="el" href="fmc__reg_8h_source.html">fmc_reg.h</a>.</p>

</div>
</div>
<a id="a095e1f869199de86a9f56bcaae06ea69" name="a095e1f869199de86a9f56bcaae06ea69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a095e1f869199de86a9f56bcaae06ea69">&#9670;&nbsp;</a></span>ISPCMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPCMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x000c] ISP Command Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ISPCMD
</font><br><p> <font size="2">
Offset: 0x0C  ISP Command Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[6:0]</td><td>CMD</td><td><div style="word-wrap: break-word;"><b>ISP Command
</b><br>
ISP command table is shown below:
<br>
0x00= FLASH Read.
<br>
0x04= Read Unique ID.
<br>
0x08= Read Flash All-One Result.
<br>
0x0B= Read Company ID.
<br>
0x0C= Read Device ID.
<br>
0x0D= Read Checksum.
<br>
0x21= FLASH 32-bit Program.
<br>
0x22= FLASH Page Erase. Erase any page in two banks, except for OTP.
<br>
0x23= FLASH Bank Erase. Erase all pages of APROM in BANK0 or BANK1.
<br>
0x25= FLASH Block Erase. Erase four pages alignment of APROM in BANK0 or BANK1..
<br>
0x27= FLASH Multi-Word Program.
<br>
0x28= Run Flash All-One Verification.
<br>
0x2D= Run Checksum Calculation.
<br>
0x2E= Vector Remap.
<br>
0x40= FLASH 64-bit Read.
<br>
0x61= FLASH 64-bit Program.
<br>
The other commands are invalid.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="fmc__reg_8h_source.html#l00966">966</a> of file <a class="el" href="fmc__reg_8h_source.html">fmc_reg.h</a>.</p>

</div>
</div>
<a id="ae9417e5f36c49c47f9daa77155b7b687" name="ae9417e5f36c49c47f9daa77155b7b687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9417e5f36c49c47f9daa77155b7b687">&#9670;&nbsp;</a></span>ISPCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] ISP Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ISPCTL
</font><br><p> <font size="2">
Offset: 0x00  ISP Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>ISPEN</td><td><div style="word-wrap: break-word;"><b>ISP Enable Bit (Write Protect)
</b><br>
ISP function enable bit. Set this bit to enable ISP function.
<br>
0 = ISP function Disabled.
<br>
1 = ISP function Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[1]</td><td>BS</td><td><div style="word-wrap: break-word;"><b>Boot Select (Write Protect)
</b><br>
When MBS in CONFIG0 is 1, set/clear this bit to select next booting from LDROM/APROM, respectively
<br>
This bit also functions as chip booting status flag, which can be used to check where chip booted from
<br>
This bit is initiated with the inversed value of CBS[1] (CONFIG0[7]) after any reset is happened except CPU reset (CPU is 1) or system reset (SYS) is happened
<br>
0 = Booting from APROM when MBS (CONFIG0[5]) is 1.
<br>
1 = Booting from LDROM when MBS (CONFIG0[5]) is 1.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[2]</td><td>SPUEN</td><td><div style="word-wrap: break-word;"><b>SPROM Update Enable Bit (Write Protect)
</b><br>
0 = SPROM cannot be updated.
<br>
1 = SPROM can be updated.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[3]</td><td>APUEN</td><td><div style="word-wrap: break-word;"><b>APROM Update Enable Bit (Write Protect)
</b><br>
0 = APROM cannot be updated when the chip runs in APROM.
<br>
1 = APROM can be updated when the chip runs in APROM.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[4]</td><td>CFGUEN</td><td><div style="word-wrap: break-word;"><b>CONFIG Update Enable Bit (Write Protect)
</b><br>
0 = CONFIG cannot be updated.
<br>
1 = CONFIG can be updated.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[5]</td><td>LDUEN</td><td><div style="word-wrap: break-word;"><b>LDROM Update Enable Bit (Write Protect)
</b><br>
LDROM update enable bit.
<br>
0 = LDROM cannot be updated.
<br>
1 = LDROM can be updated.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[6]</td><td>ISPFF</td><td><div style="word-wrap: break-word;"><b>ISP Fail Flag (Write Protect)
</b><br>
This bit is set by hardware when a triggered ISP meets any of the following conditions:
<br>
This bit needs to be cleared by writing 1 to it.
<br>
(1) APROM writes to itself if APUEN is set to 0.
<br>
(2) LDROM writes to itself if LDUEN is set to 0.
<br>
(3) CONFIG is erased/programmed if CFGUEN is set to 0.
<br>
(4) SPROM is erased/programmed if SPUEN is set to 0
<br>
(5) SPROM is programmed at SPROM secured mode.
<br>
(6) Page Erase command at LOCK mode with ICE connection
<br>
(7) Erase or Program command at brown-out detected
<br>
(8) Destination address is illegal, such as over an available range.
<br>
(9) Invalid ISP commands
<br>
(10) Vector address is mapping to SPROM region
<br>
(11) KPROM is erased/programmed if KEYLOCK is set to 1
<br>
(12) APROM(except for Data Flash) is erased/programmed if KEYLOCK is set to 1
<br>
(13) LDROM is erased/programmed if KEYLOCK is set to 1
<br>
(14) SPROM is erased/programmed if KEYLOCK is set to 1 and KEYENROM[1:0] are 1.
<br>
(15) CONFIG is erased/programmed if KEYLOCK is set to 1 and KEYENROM[1:0] are 1
<br>
(16) Invalid operations (except for chip erase) with ICE connection if SBLOCK is not 0x5A
<br>
(17) Read any content of boot loader with ICE connection
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[16]</td><td>BL</td><td><div style="word-wrap: break-word;"><b>Boot Loader Booting (Write Protect)
</b><br>
This bit is initiated with the inversed value of MBS (CONFIG0[5])
<br>
Any reset, except CPU reset (CPU is 1) or system reset (SYS), BL will be reloaded
<br>
This bit is used to check chip boot from Boot Loader or not
<br>
User should keep original value of this bit when updating FMC_ISPCTL register.
<br>
0 = Booting from APROM or LDROM.
<br>
1 = Booting from Boot Loader.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="fmc__reg_8h_source.html#l00963">963</a> of file <a class="el" href="fmc__reg_8h_source.html">fmc_reg.h</a>.</p>

</div>
</div>
<a id="a9c48d59719ca197e52d7eae9d26c6600" name="a9c48d59719ca197e52d7eae9d26c6600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c48d59719ca197e52d7eae9d26c6600">&#9670;&nbsp;</a></span>ISPDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPDAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0008] ISP Data Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ISPDAT
</font><br><p> <font size="2">
Offset: 0x08  ISP Data Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>ISPDAT</td><td><div style="word-wrap: break-word;"><b>ISP Data
</b><br>
Write data to this register before ISP program operation.
<br>
Read data from this register after ISP read operation.
<br>
When ISPFF (FMC_ISPCTL[6]) is 1, ISPDAT = 0xffff_ffff
<br>
For Run CRC32 Checksum Calculation command, ISPDAT is the memory size (byte) and 4 Kbytes alignment
<br>
For ISP Read CRC32 Checksum command, ISPDAT is the checksum result
<br>
If ISPDAT = 0x0000_0000, it means that (1) the checksum calculation is in progress, or (2) the memory range for checksum calculation is incorrect
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="fmc__reg_8h_source.html#l00965">965</a> of file <a class="el" href="fmc__reg_8h_source.html">fmc_reg.h</a>.</p>

</div>
</div>
<a id="a6f4e93377445909cf29c19efd1897cc2" name="a6f4e93377445909cf29c19efd1897cc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f4e93377445909cf29c19efd1897cc2">&#9670;&nbsp;</a></span>ISPSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0040] ISP Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ISPSTS
</font><br><p> <font size="2">
Offset: 0x40  ISP Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>ISPBUSY</td><td><div style="word-wrap: break-word;"><b>ISP Busy Flag (Read Only)
</b><br>
Write 1 to start ISP operation and this bit will be cleared to 0 by hardware automatically when ISP operation is finished.
<br>
This bit is the mirror of ISPGO(FMC_ISPTRG[0]).
<br>
0 = ISP operation is finished.
<br>
1 = ISP is progressed.
<br>
</div></td></tr><tr><td>
[2:1]</td><td>CBS</td><td><div style="word-wrap: break-word;"><b>Boot Selection of CONFIG (Read Only)
</b><br>
This bit is initiated with the CBS (CONFIG0[7:6]) after any reset is happened except CPU reset (CPU is 1) or system reset (SYS) is happened.
<br>
The following function is valid when MBS (FMC_ISPSTS[3])= 1.
<br>
00 = LDROM with IAP mode.
<br>
01 = LDROM without IAP mode.
<br>
10 = APROM with IAP mode.
<br>
11 = APROM without IAP mode.
<br>
</div></td></tr><tr><td>
[3]</td><td>MBS</td><td><div style="word-wrap: break-word;"><b>Boot From Boot Loader Selection Flag (Read Only)
</b><br>
This bit is initiated with the MBS (CONFIG0[5]) after any reset is happened except CPU reset (CPU is 1) or system reset (SYS) is happened
<br>
0 = Booting from Boot Loader.
<br>
1 = Booting from LDROM/APROM.(.see CBS bit setting)
<br>
</div></td></tr><tr><td>
[4]</td><td>FCYCDIS</td><td><div style="word-wrap: break-word;"><b>Flash Access Cycle Auto-tuning Disabled Flag (Read Only)
</b><br>
This bit is set if flash access cycle auto-tuning function is disabled
<br>
The auto-tunning function is disabled by FADIS(FMC_CYCCTL[8]) or HIRC clock is not ready.
<br>
0 = Flash access cycle auto-tuning is enabled.
<br>
1 = Flash access cycle auto-tuning is disabled.
<br>
</div></td></tr><tr><td>
[5]</td><td>PGFF</td><td><div style="word-wrap: break-word;"><b>Flash Program with Fast Verification Flag (Read Only)
</b><br>
This bit is set if data is mismatched at ISP programming verification
<br>
This bit is clear by performing ISP flash erase or ISP read CID operation
<br>
0 = Flash Program is success.
<br>
1 = Flash Program is fail. Program data is different with data in the flash memory
<br>
</div></td></tr><tr><td>
[6]</td><td>ISPFF</td><td><div style="word-wrap: break-word;"><b>ISP Fail Flag (Write Protect)
</b><br>
This bit is the mirror of ISPFF (FMC_ISPCTL[6]), it needs to be cleared by writing 1 to FMC_ISPCTL[6] or FMC_ISPSTS[6]
<br>
This bit is set by hardware when a triggered ISP meets any of the following conditions:
<br>
(1) APROM writes to itself if APUEN is set to 0.
<br>
(2) LDROM writes to itself if LDUEN is set to 0.
<br>
(3) CONFIG is erased/programmed if CFGUEN is set to 0.
<br>
(4) SPROM is erased/programmed if SPUEN is set to 0
<br>
(5) SPROM is programmed at SPROM secured mode.
<br>
(6) Page Erase command at LOCK mode with ICE connection
<br>
(7) Erase or Program command at brown-out detected
<br>
(8) Destination address is illegal, such as over an available range.
<br>
(9) Invalid ISP commands
<br>
(10) Vector address is mapping to SPROM region.
<br>
(11) KPROM is erased/programmed if KEYLOCK is set to 1
<br>
(12) APROM(except for Data Flash) is erased/programmed if KEYLOCK is set to 1
<br>
(13) LDROM is erased/programmed if KEYLOCK is set to 1
<br>
(14) SPROM is erased/programmed if KEYLOCK is set to 1 and KEYENROM[1:0] are 1.
<br>
(15) CONFIG is erased/programmed if KEYLOCK is set to 1 and KEYENROM[1:0] are 1.
<br>
(16) Invalid operations (except for chip erase) with ICE connection if SBLOCK is not 0x5A
<br>
(17) Read any content of boot loader with ICE connection
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[7]</td><td>ALLONE</td><td><div style="word-wrap: break-word;"><b>Flash All-one Verification Flag
</b><br>
This bit is set by hardware if all of flash bits are 1, and clear if flash bits are not all 1 after "Run Flash All-One Verification" complete; this bit also can be clear by writing 1
<br>
0 = All of flash bits are 1 after "Run Flash All-One Verification" complete.
<br>
1 = Flash bits are not all 1 after "Run Flash All-One Verification" complete.
<br>
</div></td></tr><tr><td>
[23:9]</td><td>VECMAP</td><td><div style="word-wrap: break-word;"><b>Vector Page Mapping Address (Read Only)
</b><br>
All access to 0x0000_0000~0x0000_01FF is remapped to the flash memory address {VECMAP[14:0], 9u2019h000} ~ {VECMAP[14:0], 9u2019h1FF}
<br>
</div></td></tr><tr><td>
[31]</td><td>SCODE</td><td><div style="word-wrap: break-word;"><b>Security Code Active Flag
</b><br>
This bit is set by hardware when detecting SPROM secured code is active at flash initiation, or software writes 1 to this bit to make secured code active; this bit is clear by SPROM page erase operation.
<br>
0 = Secured code is inactive.
<br>
1 = Secured code is active.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="fmc__reg_8h_source.html#l00972">972</a> of file <a class="el" href="fmc__reg_8h_source.html">fmc_reg.h</a>.</p>

</div>
</div>
<a id="a172d47d716db9a6a91f01d0c63fae006" name="a172d47d716db9a6a91f01d0c63fae006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a172d47d716db9a6a91f01d0c63fae006">&#9670;&nbsp;</a></span>ISPTRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPTRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0010] ISP Trigger Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ISPTRG
</font><br><p> <font size="2">
Offset: 0x10  ISP Trigger Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>ISPGO</td><td><div style="word-wrap: break-word;"><b>ISP Start Trigger (Write Protect)
</b><br>
Write 1 to start ISP operation and this bit will be cleared to 0 by hardware automatically when ISP operation is finished.
<br>
0 = ISP operation is finished.
<br>
1 = ISP is progressed.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="fmc__reg_8h_source.html#l00967">967</a> of file <a class="el" href="fmc__reg_8h_source.html">fmc_reg.h</a>.</p>

</div>
</div>
<a id="a95629c348cada36e1dabed18b0d4ec4a" name="a95629c348cada36e1dabed18b0d4ec4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95629c348cada36e1dabed18b0d4ec4a">&#9670;&nbsp;</a></span>KPCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::KPCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0068] KPROM KEY-Unmatched Power-On Counting Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">KPCNT
</font><br><p> <font size="2">
Offset: 0x68  KPROM KEY-Unmatched Power-On Counting Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>KPCNT</td><td><div style="word-wrap: break-word;"><b>Power-on Counter for Error Key Entry(Read Only)
</b><br>
KPCNT is the power-on counting for error key entry in Security Key protection
<br>
KPCNT is cleared to 0 if key comparison is matched.
<br>
</div></td></tr><tr><td>
[11:8]</td><td>KPMAX</td><td><div style="word-wrap: break-word;"><b>Power-on Maximum Number for Error Key Entry (Read Only)
</b><br>
KPMAX is the power-on maximum number for error key entry
<br>
When KPMAXROM of KPROM is erased or programmed, KPMAX will also be updated
<br>
KPMAX is used to limit KPCNT (FMC_KPCNT [3:0]) maximum counting
<br>
The FORBID(FMC_KPKEYSTS[3]) will be set to 1 when KPCNT is more than KPMAX
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="fmc__reg_8h_source.html#l00983">983</a> of file <a class="el" href="fmc__reg_8h_source.html">fmc_reg.h</a>.</p>

</div>
</div>
<a id="a8713e9b347a1abc1cadf70b4ccbb2493" name="a8713e9b347a1abc1cadf70b4ccbb2493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8713e9b347a1abc1cadf70b4ccbb2493">&#9670;&nbsp;</a></span>KPKEY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::KPKEY0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0050] KPROM KEY0 Data Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">KPKEY0
</font><br><p> <font size="2">
Offset: 0x50  KPROM KEY0 Data Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KPKEY0</td><td><div style="word-wrap: break-word;"><b>KPROM KEY0 Data (Write Only)
</b><br>
Write KPKEY0 data to this register before KEY Comparison operation.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="fmc__reg_8h_source.html#l00977">977</a> of file <a class="el" href="fmc__reg_8h_source.html">fmc_reg.h</a>.</p>

</div>
</div>
<a id="a5ba8d9240f20343f8653e21320489b52" name="a5ba8d9240f20343f8653e21320489b52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ba8d9240f20343f8653e21320489b52">&#9670;&nbsp;</a></span>KPKEY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::KPKEY1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0054] KPROM KEY1 Data Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">KPKEY1
</font><br><p> <font size="2">
Offset: 0x54  KPROM KEY1 Data Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KPKEY1</td><td><div style="word-wrap: break-word;"><b>KPROM KEY1 Data (Write Only)
</b><br>
Write KPKEY1 data to this register before KEY Comparison operation.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="fmc__reg_8h_source.html#l00978">978</a> of file <a class="el" href="fmc__reg_8h_source.html">fmc_reg.h</a>.</p>

</div>
</div>
<a id="a3b505018ea37fdf1baa9e84b850c56af" name="a3b505018ea37fdf1baa9e84b850c56af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b505018ea37fdf1baa9e84b850c56af">&#9670;&nbsp;</a></span>KPKEY2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::KPKEY2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0058] KPROM KEY2 Data Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">KPKEY2
</font><br><p> <font size="2">
Offset: 0x58  KPROM KEY2 Data Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KPKEY2</td><td><div style="word-wrap: break-word;"><b>KPROM KEY2 Data (Write Only)
</b><br>
Write KPKEY2 data to this register before KEY Comparison operation.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="fmc__reg_8h_source.html#l00979">979</a> of file <a class="el" href="fmc__reg_8h_source.html">fmc_reg.h</a>.</p>

</div>
</div>
<a id="a48c5bc0c74875b8631710e1047f6292b" name="a48c5bc0c74875b8631710e1047f6292b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48c5bc0c74875b8631710e1047f6292b">&#9670;&nbsp;</a></span>KPKEYCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::KPKEYCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0064] KPROM KEY-Unmatched Counting Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">KPKEYCNT
</font><br><p> <font size="2">
Offset: 0x64  KPROM KEY-Unmatched Counting Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[5:0]</td><td>KPKECNT</td><td><div style="word-wrap: break-word;"><b>Error Key Entry Counter at Each Power-on (Read Only)
</b><br>
KPKECNT is increased when entry keys is wrong in Security Key protection
<br>
KPKECNT is cleared to 0 if key comparison is matched or system power-on.
<br>
</div></td></tr><tr><td>
[13:8]</td><td>KPKEMAX</td><td><div style="word-wrap: break-word;"><b>Maximum Number for Error Key Entry at Each Power-on (Read Only)
</b><br>
KPKEMAX is the maximum error key entry number at each power-on
<br>
When KPKEMAXROM of KPROM is erased or programmed, KPKEMAX will also be updated
<br>
KPKEMAX is used to limit KPKECNT(FMC_KPKEY0[5:0]) maximum counting
<br>
The FORBID (FMC_KPKEYSTS [3]) will be set to 1 when KPKECNT is more than KPKEMAX.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="fmc__reg_8h_source.html#l00982">982</a> of file <a class="el" href="fmc__reg_8h_source.html">fmc_reg.h</a>.</p>

</div>
</div>
<a id="a844c8485893b4a5746388419c9ec8a56" name="a844c8485893b4a5746388419c9ec8a56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a844c8485893b4a5746388419c9ec8a56">&#9670;&nbsp;</a></span>KPKEYSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::KPKEYSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0060] KPROM KEY Comparison Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">KPKEYSTS
</font><br><p> <font size="2">
Offset: 0x60  KPROM KEY Comparison Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>KEYBUSY</td><td><div style="word-wrap: break-word;"><b>KEY Comparison Busy (Read Only)
</b><br>
0 = KEY comparison is finished.
<br>
1 = KEY comparison is busy.
<br>
</div></td></tr><tr><td>
[1]</td><td>KEYLOCK</td><td><div style="word-wrap: break-word;"><b>KEY LOCK Flag
</b><br>
This bit is set to 1 if KEYMATCH (FMC_KPKEYSTS [2]) is 0 and cleared to 0 if KEYMATCH is 1 in Security Key protection
<br>
After Mass Erase operation, users must reset or power on /off to clear this bit to 0
<br>
This bit also can be set to 1 while
<br>
  - CPU write 1 to KEYLOCK(FMC_KPKEYSTS[1]) or
<br>
  - KEYFLAG(FMC_KPKEYSTS[4]) is 1 at power-on or reset or
<br>
  - KEYENROM is programmed a non-0xFF value or
<br>
  - Timeout event or
<br>
  - FORBID(FMC_KPKEYSTS[3]) is 1
<br>
0 = KPROM, LDROM and APROM (not include Data Flash) is not in write protection.
<br>
1 = KPROM, LDROM and APROM (not include Data Flash) is in write protection.
<br>
SPROM write protect is depended on SPFLAG.
<br>
CONFIG write protect is depended on CFGFLAG
<br>
</div></td></tr><tr><td>
[2]</td><td>KEYMATCH</td><td><div style="word-wrap: break-word;"><b>KEY Match Flag (Read Only)
</b><br>
This bit is set to 1 after KEY comparison complete if the KEY0, KEY1 and KEY2 are matched with the 96-bit security keys in KPROM; and cleared to 0 if KEYs are unmatched
<br>
This bit is also cleared to 0 while
<br>
  - CPU writing 1 to KEYLOCK(FMC_KPKEYSTS[1]) or
<br>
  - Timeout event or
<br>
  - KPROM is erased or
<br>
  - KEYENROM is programmed to a non-0xFF value.
<br>
  - Chip is in power down mode.
<br>
0 = KEY0, KEY1, and KEY2 are unmatched with the KPROM setting.
<br>
1 = KEY0, KEY1, and KEY2 are matched with the KPROM setting.
<br>
</div></td></tr><tr><td>
[3]</td><td>FORBID</td><td><div style="word-wrap: break-word;"><b>KEY Comparison Forbidden Flag (Read Only)
</b><br>
This bit is set to 1 when KPKECNT(FMC_KPKEY0[4:0]) is more than KPKEMAX (FMC_KPKEY0[12:8]) or KPCNT (FMC_KPCNT [2:0]) is more than KPMAX (FMC_KPCNT [10:8]).
<br>
0 = KEY comparison is not forbidden.
<br>
1 = KEY comparison is forbidden, KEYGO (FMC_KEYTRG [0]) cannot trigger.
<br>
</div></td></tr><tr><td>
[4]</td><td>KEYFLAG</td><td><div style="word-wrap: break-word;"><b>KEY Protection Enabled Flag (Read Only)
</b><br>
This bit is set while the KEYENROM [7:0] is not 0xFF at power-on or reset
<br>
This bit is cleared to 0 by hardware while KPROM is erased
<br>
This bit is set to 1 by hardware while KEYENROM is programmed to a non-0xFF value.
<br>
0 = Security Key protection is disabled.
<br>
1 = Security Key protection is enabled.
<br>
</div></td></tr><tr><td>
[5]</td><td>CFGFLAG</td><td><div style="word-wrap: break-word;"><b>CONFIG Write-protection Enabled Flag (Read Only)
</b><br>
This bit is set while the KEYENROM [0] is 0 at power-on or reset
<br>
This bit is cleared to 0 by hardware while KPROM is erased
<br>
This bit is set to 1 by hardware while KEYENROM[0] is programmed to 0.
<br>
0 = CONFIG write-protection is disabled.
<br>
1 = CONFIG write-protection is enabled.
<br>
</div></td></tr><tr><td>
[6]</td><td>SPFLAG</td><td><div style="word-wrap: break-word;"><b>SPROM Write-protection Enabled Flag (Read Only)
</b><br>
This bit is set while the KEYENROM [1] is 0 at power-on or reset
<br>
This bit is cleared to 0 by hardware while KPROM is erased
<br>
This bit is set to 1 by hardware while KEYENROM[1] is programmed to 0.
<br>
0 = SPROM write-protection is disabled.
<br>
1 = SPROM write-protection is enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="fmc__reg_8h_source.html#l00981">981</a> of file <a class="el" href="fmc__reg_8h_source.html">fmc_reg.h</a>.</p>

</div>
</div>
<a id="af1e13c31358eb7b62b4ff649160210d1" name="af1e13c31358eb7b62b4ff649160210d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1e13c31358eb7b62b4ff649160210d1">&#9670;&nbsp;</a></span>KPKEYTRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::KPKEYTRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x005c] KPROM KEY Comparison Trigger Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">KPKEYTRG
</font><br><p> <font size="2">
Offset: 0x5C  KPROM KEY Comparison Trigger Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>KPKEYGO</td><td><div style="word-wrap: break-word;"><b>KPROM KEY Comparison Start Trigger (Write Protection)
</b><br>
Write 1 to start KEY comparison operation and this bit will be cleared to 0 by hardware automatically when KEY comparison operation is finished
<br>
This trigger operation is valid while FORBID (FMC_KPKEYSTS [3]) is 0.
<br>
0 = KEY comparison operation is finished.
<br>
1 = KEY comparison is progressed.
<br>
Note: This bit is write-protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[1]</td><td>TCEN</td><td><div style="word-wrap: break-word;"><b>Timeout Counting Enable (Write Protection)
</b><br>
0 = Timeout counting is disabled.
<br>
1 = Timeout counting is enabled if input key is matched after key comparison finish.
<br>
10 minutes is at least for timeout, and average is about 20 minutes.
<br>
Note: This bit is write-protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="fmc__reg_8h_source.html#l00980">980</a> of file <a class="el" href="fmc__reg_8h_source.html">fmc_reg.h</a>.</p>

</div>
</div>
<a id="a0b100ed602ea54e8ba1226b36101b42c" name="a0b100ed602ea54e8ba1226b36101b42c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b100ed602ea54e8ba1226b36101b42c">&#9670;&nbsp;</a></span>MPADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::MPADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00c4] ISP Multi-Program Address Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">MPADDR
</font><br><p> <font size="2">
Offset: 0xC4  ISP Multi-Program Address Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>MPADDR</td><td><div style="word-wrap: break-word;"><b>ISP Multi-word Program Address
</b><br>
MPADDR is the address of ISP multi-word program operation when ISPGO flag is 1.
<br>
MPADDR will keep the final ISP address when ISP multi-word program is complete.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="fmc__reg_8h_source.html#l00995">995</a> of file <a class="el" href="fmc__reg_8h_source.html">fmc_reg.h</a>.</p>

</div>
</div>
<a id="a42512a8571832bff135b0c6f2f1be540" name="a42512a8571832bff135b0c6f2f1be540"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42512a8571832bff135b0c6f2f1be540">&#9670;&nbsp;</a></span>MPDAT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::MPDAT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0080] ISP Data0 Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">MPDAT0
</font><br><p> <font size="2">
Offset: 0x80  ISP Data0 Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>ISPDAT0</td><td><div style="word-wrap: break-word;"><b>ISP Data 0
</b><br>
This register is the first 32-bit data for 32-bit/64-bit/multi-word programming, and it is also the mirror of FMC_ISPDAT, both registers keep the same data
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="fmc__reg_8h_source.html#l00987">987</a> of file <a class="el" href="fmc__reg_8h_source.html">fmc_reg.h</a>.</p>

</div>
</div>
<a id="a5b099a7831b7f0ad5cbe228be847bd90" name="a5b099a7831b7f0ad5cbe228be847bd90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b099a7831b7f0ad5cbe228be847bd90">&#9670;&nbsp;</a></span>MPDAT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::MPDAT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0084] ISP Data1 Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">MPDAT1
</font><br><p> <font size="2">
Offset: 0x84  ISP Data1 Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>ISPDAT1</td><td><div style="word-wrap: break-word;"><b>ISP Data 1
</b><br>
This register is the second 32-bit data for 64-bit/multi-word programming.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="fmc__reg_8h_source.html#l00988">988</a> of file <a class="el" href="fmc__reg_8h_source.html">fmc_reg.h</a>.</p>

</div>
</div>
<a id="a1e07ee801277e3e301212d8e61eaee18" name="a1e07ee801277e3e301212d8e61eaee18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e07ee801277e3e301212d8e61eaee18">&#9670;&nbsp;</a></span>MPDAT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::MPDAT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0088] ISP Data2 Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">MPDAT2
</font><br><p> <font size="2">
Offset: 0x88  ISP Data2 Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>ISPDAT2</td><td><div style="word-wrap: break-word;"><b>ISP Data 2
</b><br>
This register is the third 32-bit data for multi-word programming.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="fmc__reg_8h_source.html#l00989">989</a> of file <a class="el" href="fmc__reg_8h_source.html">fmc_reg.h</a>.</p>

</div>
</div>
<a id="a4cb3b0e3ebc01d2daa63b7714f4005f5" name="a4cb3b0e3ebc01d2daa63b7714f4005f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cb3b0e3ebc01d2daa63b7714f4005f5">&#9670;&nbsp;</a></span>MPDAT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::MPDAT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x008c] ISP Data3 Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">MPDAT3
</font><br><p> <font size="2">
Offset: 0x8C  ISP Data3 Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>ISPDAT3</td><td><div style="word-wrap: break-word;"><b>ISP Data 3
</b><br>
This register is the fourth 32-bit data for multi-word programming.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="fmc__reg_8h_source.html#l00990">990</a> of file <a class="el" href="fmc__reg_8h_source.html">fmc_reg.h</a>.</p>

</div>
</div>
<a id="ac5553c8de6ee8057263f6bfbe96ad0cb" name="ac5553c8de6ee8057263f6bfbe96ad0cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5553c8de6ee8057263f6bfbe96ad0cb">&#9670;&nbsp;</a></span>MPSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::MPSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00c0] ISP Multi-Program Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">MPSTS
</font><br><p> <font size="2">
Offset: 0xC0  ISP Multi-Program Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>MPBUSY</td><td><div style="word-wrap: break-word;"><b>ISP Multi-word Program Busy Flag (Read Only)
</b><br>
Write 1 to start ISP Multi-Word program operation and this bit will be cleared to 0 by hardware automatically when ISP Multi-Word program operation is finished.
<br>
This bit is the mirror of ISPGO(FMC_ISPTRG[0]).
<br>
0 = ISP Multi-Word program operation is finished.
<br>
1 = ISP Multi-Word program operation is progressed.
<br>
</div></td></tr><tr><td>
[1]</td><td>PPGO</td><td><div style="word-wrap: break-word;"><b>ISP Multi-program Status (Read Only)
</b><br>
0 = ISP multi-word program operation is not active.
<br>
1 = ISP multi-word program operation is in progress.
<br>
</div></td></tr><tr><td>
[2]</td><td>ISPFF</td><td><div style="word-wrap: break-word;"><b>ISP Fail Flag (Read Only)
</b><br>
This bit is the mirror of ISPFF (FMC_ISPCTL[6]), it needs to be cleared by writing 1 to FMC_ISPCTL[6] or FMC_ISPSTS[6]
<br>
This bit is set by hardware when a triggered ISP meets any of the following conditions:
<br>
(1) APROM writes to itself if APUEN is set to 0.
<br>
(2) LDROM writes to itself if LDUEN is set to 0.
<br>
(3) CONFIG is erased/programmed if CFGUEN is set to 0.
<br>
(4) SPROM is erased/programmed if SPUEN is set to 0
<br>
(5) SPROM is programmed at SPROM secured mode.
<br>
(6) Page Erase command at LOCK mode with ICE connection
<br>
(7) Erase or Program command at brown-out detected
<br>
(8) Destination address is illegal, such as over an available range.
<br>
(9) Invalid ISP commands
<br>
(10) Vector address is mapping to SPROM region.
<br>
</div></td></tr><tr><td>
[4]</td><td>D0</td><td><div style="word-wrap: break-word;"><b>ISP DATA 0 Flag (Read Only)
</b><br>
This bit is set when FMC_MPDAT0 is written and auto-clear to 0 when the FMC_MPDAT0 data is programmed to flash complete.
<br>
0 = FMC_MPDAT0 register is empty, or program to flash complete.
<br>
1 = FMC_MPDAT0 register has been written, and not program to flash complete.
<br>
</div></td></tr><tr><td>
[5]</td><td>D1</td><td><div style="word-wrap: break-word;"><b>ISP DATA 1 Flag (Read Only)
</b><br>
This bit is set when FMC_MPDAT1 is written and auto-clear to 0 when the FMC_MPDAT1 data is programmed to flash complete.
<br>
0 = FMC_MPDAT1 register is empty, or program to flash complete.
<br>
1 = FMC_MPDAT1 register has been written, and not program to flash complete.
<br>
</div></td></tr><tr><td>
[6]</td><td>D2</td><td><div style="word-wrap: break-word;"><b>ISP DATA 2 Flag (Read Only)
</b><br>
This bit is set when FMC_MPDAT2 is written and auto-clear to 0 when the FMC_MPDAT2 data is programmed to flash complete.
<br>
0 = FMC_MPDAT2 register is empty, or program to flash complete.
<br>
1 = FMC_MPDAT2 register has been written, and not program to flash complete.
<br>
</div></td></tr><tr><td>
[7]</td><td>D3</td><td><div style="word-wrap: break-word;"><b>ISP DATA 3 Flag (Read Only)
</b><br>
This bit is set when FMC_MPDAT3 is written and auto-clear to 0 when the FMC_MPDAT3 data is programmed to flash complete.
<br>
0 = FMC_MPDAT3 register is empty, or program to flash complete.
<br>
1 = FMC_MPDAT3 register has been written, and not program to flash complete.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="fmc__reg_8h_source.html#l00994">994</a> of file <a class="el" href="fmc__reg_8h_source.html">fmc_reg.h</a>.</p>

</div>
</div>
<a id="a0aaa7eab3b86ebfdcf5db7de504f4fd3" name="a0aaa7eab3b86ebfdcf5db7de504f4fd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aaa7eab3b86ebfdcf5db7de504f4fd3">&#9670;&nbsp;</a></span>XOMR0STS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t FMC_T::XOMR0STS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00d0] XOM Region 0 Status Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="fmc__reg_8h_source.html#l00999">999</a> of file <a class="el" href="fmc__reg_8h_source.html">fmc_reg.h</a>.</p>

</div>
</div>
<a id="a59609d54583fb50e94f5eeeb5e572739" name="a59609d54583fb50e94f5eeeb5e572739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59609d54583fb50e94f5eeeb5e572739">&#9670;&nbsp;</a></span>XOMR1STS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t FMC_T::XOMR1STS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00d4] XOM Region 1 Status Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="fmc__reg_8h_source.html#l01000">1000</a> of file <a class="el" href="fmc__reg_8h_source.html">fmc_reg.h</a>.</p>

</div>
</div>
<a id="a32d417b1d55614e65745923ad5252685" name="a32d417b1d55614e65745923ad5252685"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32d417b1d55614e65745923ad5252685">&#9670;&nbsp;</a></span>XOMR2STS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t FMC_T::XOMR2STS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00d8] XOM Region 2 Status Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="fmc__reg_8h_source.html#l01001">1001</a> of file <a class="el" href="fmc__reg_8h_source.html">fmc_reg.h</a>.</p>

</div>
</div>
<a id="a7445061376f5d4b4918a6558e700636e" name="a7445061376f5d4b4918a6558e700636e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7445061376f5d4b4918a6558e700636e">&#9670;&nbsp;</a></span>XOMR3STS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t FMC_T::XOMR3STS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00dc] XOM Region 3 Status Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="fmc__reg_8h_source.html#l01002">1002</a> of file <a class="el" href="fmc__reg_8h_source.html">fmc_reg.h</a>.</p>

</div>
</div>
<a id="a52b7f3ceed2613f4a38e6baa9c0a4b24" name="a52b7f3ceed2613f4a38e6baa9c0a4b24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52b7f3ceed2613f4a38e6baa9c0a4b24">&#9670;&nbsp;</a></span>XOMSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t FMC_T::XOMSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00e0] XOM Status Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="fmc__reg_8h_source.html#l01003">1003</a> of file <a class="el" href="fmc__reg_8h_source.html">fmc_reg.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Library/Device/Nuvoton/M480/Include/<a class="el" href="fmc__reg_8h_source.html">fmc_reg.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Sep 18 2025 10:07:26 for M480 BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
