ARM GAS  /tmp/ccUmIcTQ.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM2_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM2_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_TIM2_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM2 init function */
  30:Core/Src/tim.c **** void MX_TIM2_Init(void)
ARM GAS  /tmp/ccUmIcTQ.s 			page 2


  31:Core/Src/tim.c **** {
  29              		.loc 1 31 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 32
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 89B0     		sub	sp, sp, #36
  37              		.cfi_def_cfa_offset 40
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 37 3 view .LVU1
  39              		.loc 1 37 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0493     		str	r3, [sp, #16]
  42 0008 0593     		str	r3, [sp, #20]
  43 000a 0693     		str	r3, [sp, #24]
  44 000c 0793     		str	r3, [sp, #28]
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 38 3 is_stmt 1 view .LVU3
  46              		.loc 1 38 27 is_stmt 0 view .LVU4
  47 000e 0193     		str	r3, [sp, #4]
  48 0010 0293     		str	r3, [sp, #8]
  49 0012 0393     		str	r3, [sp, #12]
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  43:Core/Src/tim.c ****   htim2.Instance = TIM2;
  50              		.loc 1 43 3 is_stmt 1 view .LVU5
  51              		.loc 1 43 18 is_stmt 0 view .LVU6
  52 0014 1548     		ldr	r0, .L9
  53 0016 4FF08042 		mov	r2, #1073741824
  54 001a 0260     		str	r2, [r0]
  44:Core/Src/tim.c ****   htim2.Init.Prescaler = 71;
  55              		.loc 1 44 3 is_stmt 1 view .LVU7
  56              		.loc 1 44 24 is_stmt 0 view .LVU8
  57 001c 4722     		movs	r2, #71
  58 001e 4260     		str	r2, [r0, #4]
  45:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  59              		.loc 1 45 3 is_stmt 1 view .LVU9
  60              		.loc 1 45 26 is_stmt 0 view .LVU10
  61 0020 8360     		str	r3, [r0, #8]
  46:Core/Src/tim.c ****   htim2.Init.Period = 65535;
  62              		.loc 1 46 3 is_stmt 1 view .LVU11
  63              		.loc 1 46 21 is_stmt 0 view .LVU12
  64 0022 4FF6FF72 		movw	r2, #65535
  65 0026 C260     		str	r2, [r0, #12]
  47:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  66              		.loc 1 47 3 is_stmt 1 view .LVU13
  67              		.loc 1 47 28 is_stmt 0 view .LVU14
  68 0028 0361     		str	r3, [r0, #16]
ARM GAS  /tmp/ccUmIcTQ.s 			page 3


  48:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  69              		.loc 1 48 3 is_stmt 1 view .LVU15
  70              		.loc 1 48 32 is_stmt 0 view .LVU16
  71 002a 8361     		str	r3, [r0, #24]
  49:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  72              		.loc 1 49 3 is_stmt 1 view .LVU17
  73              		.loc 1 49 7 is_stmt 0 view .LVU18
  74 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
  75              	.LVL0:
  76              		.loc 1 49 6 view .LVU19
  77 0030 90B9     		cbnz	r0, .L6
  78              	.L2:
  50:Core/Src/tim.c ****   {
  51:Core/Src/tim.c ****     Error_Handler();
  52:Core/Src/tim.c ****   }
  53:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  79              		.loc 1 53 3 is_stmt 1 view .LVU20
  80              		.loc 1 53 34 is_stmt 0 view .LVU21
  81 0032 4FF48053 		mov	r3, #4096
  82 0036 0493     		str	r3, [sp, #16]
  54:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  83              		.loc 1 54 3 is_stmt 1 view .LVU22
  84              		.loc 1 54 7 is_stmt 0 view .LVU23
  85 0038 04A9     		add	r1, sp, #16
  86 003a 0C48     		ldr	r0, .L9
  87 003c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  88              	.LVL1:
  89              		.loc 1 54 6 view .LVU24
  90 0040 68B9     		cbnz	r0, .L7
  91              	.L3:
  55:Core/Src/tim.c ****   {
  56:Core/Src/tim.c ****     Error_Handler();
  57:Core/Src/tim.c ****   }
  58:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  92              		.loc 1 58 3 is_stmt 1 view .LVU25
  93              		.loc 1 58 37 is_stmt 0 view .LVU26
  94 0042 0023     		movs	r3, #0
  95 0044 0193     		str	r3, [sp, #4]
  59:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  96              		.loc 1 59 3 is_stmt 1 view .LVU27
  97              		.loc 1 59 33 is_stmt 0 view .LVU28
  98 0046 0393     		str	r3, [sp, #12]
  60:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  99              		.loc 1 60 3 is_stmt 1 view .LVU29
 100              		.loc 1 60 7 is_stmt 0 view .LVU30
 101 0048 01A9     		add	r1, sp, #4
 102 004a 0848     		ldr	r0, .L9
 103 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 104              	.LVL2:
 105              		.loc 1 60 6 view .LVU31
 106 0050 40B9     		cbnz	r0, .L8
 107              	.L1:
  61:Core/Src/tim.c ****   {
  62:Core/Src/tim.c ****     Error_Handler();
  63:Core/Src/tim.c ****   }
  64:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
  65:Core/Src/tim.c **** 
ARM GAS  /tmp/ccUmIcTQ.s 			page 4


  66:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
  67:Core/Src/tim.c **** 
  68:Core/Src/tim.c **** }
 108              		.loc 1 68 1 view .LVU32
 109 0052 09B0     		add	sp, sp, #36
 110              		.cfi_remember_state
 111              		.cfi_def_cfa_offset 4
 112              		@ sp needed
 113 0054 5DF804FB 		ldr	pc, [sp], #4
 114              	.L6:
 115              		.cfi_restore_state
  51:Core/Src/tim.c ****   }
 116              		.loc 1 51 5 is_stmt 1 view .LVU33
 117 0058 FFF7FEFF 		bl	Error_Handler
 118              	.LVL3:
 119 005c E9E7     		b	.L2
 120              	.L7:
  56:Core/Src/tim.c ****   }
 121              		.loc 1 56 5 view .LVU34
 122 005e FFF7FEFF 		bl	Error_Handler
 123              	.LVL4:
 124 0062 EEE7     		b	.L3
 125              	.L8:
  62:Core/Src/tim.c ****   }
 126              		.loc 1 62 5 view .LVU35
 127 0064 FFF7FEFF 		bl	Error_Handler
 128              	.LVL5:
 129              		.loc 1 68 1 is_stmt 0 view .LVU36
 130 0068 F3E7     		b	.L1
 131              	.L10:
 132 006a 00BF     		.align	2
 133              	.L9:
 134 006c 00000000 		.word	.LANCHOR0
 135              		.cfi_endproc
 136              	.LFE130:
 138              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 139              		.align	1
 140              		.global	HAL_TIM_Base_MspInit
 141              		.syntax unified
 142              		.thumb
 143              		.thumb_func
 144              		.fpu fpv4-sp-d16
 146              	HAL_TIM_Base_MspInit:
 147              	.LVL6:
 148              	.LFB131:
  69:Core/Src/tim.c **** 
  70:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  71:Core/Src/tim.c **** {
 149              		.loc 1 71 1 is_stmt 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 8
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153              		@ link register save eliminated.
  72:Core/Src/tim.c **** 
  73:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 154              		.loc 1 73 3 view .LVU38
 155              		.loc 1 73 20 is_stmt 0 view .LVU39
ARM GAS  /tmp/ccUmIcTQ.s 			page 5


 156 0000 0368     		ldr	r3, [r0]
 157              		.loc 1 73 5 view .LVU40
 158 0002 B3F1804F 		cmp	r3, #1073741824
 159 0006 00D0     		beq	.L17
 160 0008 7047     		bx	lr
 161              	.L17:
  71:Core/Src/tim.c **** 
 162              		.loc 1 71 1 view .LVU41
 163 000a 82B0     		sub	sp, sp, #8
 164              		.cfi_def_cfa_offset 8
  74:Core/Src/tim.c ****   {
  75:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  76:Core/Src/tim.c **** 
  77:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
  78:Core/Src/tim.c ****     /* TIM2 clock enable */
  79:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 165              		.loc 1 79 5 is_stmt 1 view .LVU42
 166              	.LBB2:
 167              		.loc 1 79 5 view .LVU43
 168              		.loc 1 79 5 view .LVU44
 169 000c 03F50433 		add	r3, r3, #135168
 170 0010 DA69     		ldr	r2, [r3, #28]
 171 0012 42F00102 		orr	r2, r2, #1
 172 0016 DA61     		str	r2, [r3, #28]
 173              		.loc 1 79 5 view .LVU45
 174 0018 DB69     		ldr	r3, [r3, #28]
 175 001a 03F00103 		and	r3, r3, #1
 176 001e 0193     		str	r3, [sp, #4]
 177              		.loc 1 79 5 view .LVU46
 178 0020 019B     		ldr	r3, [sp, #4]
 179              	.LBE2:
 180              		.loc 1 79 5 view .LVU47
  80:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  81:Core/Src/tim.c **** 
  82:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
  83:Core/Src/tim.c ****   }
  84:Core/Src/tim.c **** }
 181              		.loc 1 84 1 is_stmt 0 view .LVU48
 182 0022 02B0     		add	sp, sp, #8
 183              		.cfi_def_cfa_offset 0
 184              		@ sp needed
 185 0024 7047     		bx	lr
 186              		.cfi_endproc
 187              	.LFE131:
 189              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 190              		.align	1
 191              		.global	HAL_TIM_Base_MspDeInit
 192              		.syntax unified
 193              		.thumb
 194              		.thumb_func
 195              		.fpu fpv4-sp-d16
 197              	HAL_TIM_Base_MspDeInit:
 198              	.LVL7:
 199              	.LFB132:
  85:Core/Src/tim.c **** 
  86:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
  87:Core/Src/tim.c **** {
ARM GAS  /tmp/ccUmIcTQ.s 			page 6


 200              		.loc 1 87 1 is_stmt 1 view -0
 201              		.cfi_startproc
 202              		@ args = 0, pretend = 0, frame = 0
 203              		@ frame_needed = 0, uses_anonymous_args = 0
 204              		@ link register save eliminated.
  88:Core/Src/tim.c **** 
  89:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 205              		.loc 1 89 3 view .LVU50
 206              		.loc 1 89 20 is_stmt 0 view .LVU51
 207 0000 0368     		ldr	r3, [r0]
 208              		.loc 1 89 5 view .LVU52
 209 0002 B3F1804F 		cmp	r3, #1073741824
 210 0006 00D0     		beq	.L20
 211              	.L18:
  90:Core/Src/tim.c ****   {
  91:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
  92:Core/Src/tim.c **** 
  93:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
  94:Core/Src/tim.c ****     /* Peripheral clock disable */
  95:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
  96:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
  97:Core/Src/tim.c **** 
  98:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
  99:Core/Src/tim.c ****   }
 100:Core/Src/tim.c **** }
 212              		.loc 1 100 1 view .LVU53
 213 0008 7047     		bx	lr
 214              	.L20:
  95:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 215              		.loc 1 95 5 is_stmt 1 view .LVU54
 216 000a 034A     		ldr	r2, .L21
 217 000c D369     		ldr	r3, [r2, #28]
 218 000e 23F00103 		bic	r3, r3, #1
 219 0012 D361     		str	r3, [r2, #28]
 220              		.loc 1 100 1 is_stmt 0 view .LVU55
 221 0014 F8E7     		b	.L18
 222              	.L22:
 223 0016 00BF     		.align	2
 224              	.L21:
 225 0018 00100240 		.word	1073876992
 226              		.cfi_endproc
 227              	.LFE132:
 229              		.global	htim2
 230              		.section	.bss.htim2,"aw",%nobits
 231              		.align	2
 232              		.set	.LANCHOR0,. + 0
 235              	htim2:
 236 0000 00000000 		.space	76
 236      00000000 
 236      00000000 
 236      00000000 
 236      00000000 
 237              		.text
 238              	.Letext0:
 239              		.file 2 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xc.h"
 240              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 241              		.file 4 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
ARM GAS  /tmp/ccUmIcTQ.s 			page 7


 242              		.file 5 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 243              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 244              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim_ex.h"
 245              		.file 8 "Core/Inc/main.h"
 246              		.file 9 "Core/Inc/tim.h"
ARM GAS  /tmp/ccUmIcTQ.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccUmIcTQ.s:18     .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/ccUmIcTQ.s:26     .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/ccUmIcTQ.s:134    .text.MX_TIM2_Init:000000000000006c $d
     /tmp/ccUmIcTQ.s:139    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccUmIcTQ.s:146    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccUmIcTQ.s:190    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccUmIcTQ.s:197    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccUmIcTQ.s:225    .text.HAL_TIM_Base_MspDeInit:0000000000000018 $d
     /tmp/ccUmIcTQ.s:235    .bss.htim2:0000000000000000 htim2
     /tmp/ccUmIcTQ.s:231    .bss.htim2:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
