{"vcs1":{"timestamp_begin":1769671730.939702230, "rt":7.71, "ut":7.31, "st":0.21}}
{"vcselab":{"timestamp_begin":1769671738.700919375, "rt":0.31, "ut":0.22, "st":0.05}}
{"link":{"timestamp_begin":1769671739.045173243, "rt":0.22, "ut":0.15, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769671730.683361196}
{"VCS_COMP_START_TIME": 1769671730.683361196}
{"VCS_COMP_END_TIME": 1769671739.314539590}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 347436}}
{"vcselab": {"peak_mem": 173712}}
