// Seed: 3274487377
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_13;
  for (id_14 = (1); 1; id_1 = 1) begin
    assign id_3 = 1 ? 1 : 1;
    supply0 id_15 = {id_15{1}};
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0] id_13;
  always @(id_7[1], negedge id_5) begin
    id_12 = id_10;
    `define pp_14 0
    if (1) begin
      `pp_14 <= 1;
    end else id_12 <= #id_2 1;
  end
  assign id_7 = (id_13);
  module_0(
      id_8, id_5, id_8, id_5, id_2, id_8, id_8, id_5, id_3, id_8, id_5, id_5
  );
  wire id_15, id_16, id_17;
  assign id_6[1] = id_7;
  assign id_3 = 1 - 1;
endmodule
