<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_81006e530ae69d901a01dddafc7fbce4.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_f6fafb7b8460966eea3ab1a103ac2571.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_25bb3ffbf109156d2ec705487d5a34de.html">arm</a>
  </div>
<div class="contents">
<h1>at91_pmc.h File Reference</h1>AT91 peripherals.  
<a href="#_details">More...</a>
<p>

<p>
<a href="at91__pmc_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>System Clock Enable, Disable and Status Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gc57935782ff7a5f9fa5a901c53807896">PMC_SCER_OFF</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">System clock enable register offset.  <a href="group__xg_nut_arch_arm_at91_pmc.html#gc57935782ff7a5f9fa5a901c53807896"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gacd36b77ddfa06bec89a6cd95c831e92">PMC_SCER</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_SCER_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">System clock enable register address.  <a href="group__xg_nut_arch_arm_at91_pmc.html#gacd36b77ddfa06bec89a6cd95c831e92"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gdc651075be14efbb6c4e24830e3c6684">PMC_SCDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">System clock disable register offset.  <a href="group__xg_nut_arch_arm_at91_pmc.html#gdc651075be14efbb6c4e24830e3c6684"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#ga4807f134f3d0d90daa37f59220f6a83">PMC_SCDR</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_SCDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">System clock disable register address.  <a href="group__xg_nut_arch_arm_at91_pmc.html#ga4807f134f3d0d90daa37f59220f6a83"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gced1a9af18e26cc854bb85095753097a">PMC_SCSR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">System clock status register offset.  <a href="group__xg_nut_arch_arm_at91_pmc.html#gced1a9af18e26cc854bb85095753097a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g72b837f4a2dfe540e16e049c3a20155f">PMC_SCSR</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_SCSR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">System clock status register address.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g72b837f4a2dfe540e16e049c3a20155f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g231dbe6d97f96039000feedc2364415e">PMC_PCK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Processor clock.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g231dbe6d97f96039000feedc2364415e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g38d188153a095ec483ec11b0f5f576f4">PMC_UHP</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USB host port clock.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g38d188153a095ec483ec11b0f5f576f4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g415e799232b39768bd0c00d917ac2871">PMC_UDP</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USB device port clock.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g415e799232b39768bd0c00d917ac2871"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#ga0d5ba135cd6fa930e2bb9a8fae678ba">PMC_PCK0</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 0 output.  <a href="group__xg_nut_arch_arm_at91_pmc.html#ga0d5ba135cd6fa930e2bb9a8fae678ba"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gb60e79e01deabe71e820fad4153ee777">PMC_PCK1</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 1 output.  <a href="group__xg_nut_arch_arm_at91_pmc.html#gb60e79e01deabe71e820fad4153ee777"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g426f2a3aad4007c77a873725f15cef77">PMC_PCK2</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 2 output.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g426f2a3aad4007c77a873725f15cef77"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gd594924b666bb6e41649f70a1adb8e58">PMC_PCK3</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 3 output.  <a href="group__xg_nut_arch_arm_at91_pmc.html#gd594924b666bb6e41649f70a1adb8e58"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Peripheral Clock Enable, Disable and Status Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gf9563c43bdc85dad3052f2ce567c76b9">PMC_PCER_OFF</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Peripheral clock enable register offset.  <a href="group__xg_nut_arch_arm_at91_pmc.html#gf9563c43bdc85dad3052f2ce567c76b9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g17654b41c5f9f88c153bad07eaaf9afc">PMC_PCER</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_PCER_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Peripheral clock enable register address.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g17654b41c5f9f88c153bad07eaaf9afc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g8de5fe3cd0b081ad1d13dec0fbc74c76">PMC_PCDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000014</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Peripheral clock disable register offset.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g8de5fe3cd0b081ad1d13dec0fbc74c76"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g68bfc3402ba2db05d42f9daceeb6c1c1">PMC_PCDR</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_PCDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Peripheral clock disable register address.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g68bfc3402ba2db05d42f9daceeb6c1c1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gabfa2c6457737acc4cec8fb299b3fe73">PMC_PCSR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Peripheral clock status register offset.  <a href="group__xg_nut_arch_arm_at91_pmc.html#gabfa2c6457737acc4cec8fb299b3fe73"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#ge9434030020f0c439e6e27c3e1295fb2">PMC_PCSR</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_PCSR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Peripheral clock status register address.  <a href="group__xg_nut_arch_arm_at91_pmc.html#ge9434030020f0c439e6e27c3e1295fb2"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Clock Generator Main Oscillator Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g7b9a68c57d873b011eb0cb8a6c85b8f7">CKGR_MOR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Main oscillator register offset.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g7b9a68c57d873b011eb0cb8a6c85b8f7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g108629f56688058183fff4032ed2a7dd">CKGR_MOR</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + CKGR_MOR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Main oscillator register address.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g108629f56688058183fff4032ed2a7dd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gd12a037416ff39c363bfd31910f101c8">CKGR_MOSCEN</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Main oscillator enable.  <a href="group__xg_nut_arch_arm_at91_pmc.html#gd12a037416ff39c363bfd31910f101c8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g8cb06fba344393bf706c608b4be020ac">CKGR_OSCBYPASS</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Main oscillator bypass.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g8cb06fba344393bf706c608b4be020ac"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g19d316e4bbc007d8c8dde78419bdb7b4">CKGR_OSCOUNT</a>&nbsp;&nbsp;&nbsp;0x0000FF00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Main oscillator start-up time mask.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g19d316e4bbc007d8c8dde78419bdb7b4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g954f78a08d163230cdfd9e1629c7302c">CKGR_OSCOUNT_LSB</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Main oscillator start-up time LSB.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g954f78a08d163230cdfd9e1629c7302c"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Clock Generator Main Clock Frequency Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gcad3f8a799063831eed5fc02d5a9ce6c">CKGR_MCFR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000024</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Main clock frequency register offset.  <a href="group__xg_nut_arch_arm_at91_pmc.html#gcad3f8a799063831eed5fc02d5a9ce6c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gc41ecef7cbcca0567b1bdf0bcbd1e745">CKGR_MCFR</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + CKGR_MCFR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Main clock frequency register address.  <a href="group__xg_nut_arch_arm_at91_pmc.html#gc41ecef7cbcca0567b1bdf0bcbd1e745"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g5e9a30de723832248ffb483317d08330">CKGR_MAINF</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Main clock frequency mask mask.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g5e9a30de723832248ffb483317d08330"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#ga2c5c33db829153347e5fd293124cd66">CKGR_MAINF_OFF</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Main clock frequency mask LSB.  <a href="group__xg_nut_arch_arm_at91_pmc.html#ga2c5c33db829153347e5fd293124cd66"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g04cfe66750f0e975677569ebb0e8ca18">CKGR_MAINRDY</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Main clock ready.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g04cfe66750f0e975677569ebb0e8ca18"></a><br></td></tr>
<tr><td colspan="2"><br><h2>PLL Registers</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g39c7069b529173a1c7c8ffe32f25a656">CKGR_PLLR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000002C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock generator PLL register offset.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g39c7069b529173a1c7c8ffe32f25a656"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gc3306a289bc7223f867537a5dde62dbd">CKGR_PLLR</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + CKGR_PLLR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock generator PLL register address.  <a href="group__xg_nut_arch_arm_at91_pmc.html#gc3306a289bc7223f867537a5dde62dbd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g4141aa5f6878d0b8a9c6381b10779f6e">CKGR_DIV</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divider.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g4141aa5f6878d0b8a9c6381b10779f6e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g8bf13eac143ebef08a8a61e3b55af6b9">CKGR_DIV_LSB</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Least significant bit of the divider.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g8bf13eac143ebef08a8a61e3b55af6b9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g8f00eb252e9977c93298bfa77a2e95ad">CKGR_DIV_0</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divider output is 0.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g8f00eb252e9977c93298bfa77a2e95ad"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g4795930651d935982c7a71c9c164eec2">CKGR_DIV_BYPASS</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divider is bypassed.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g4795930651d935982c7a71c9c164eec2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g02c71a08624534f143b4519ae92acb1e">CKGR_PLLCOUNT</a>&nbsp;&nbsp;&nbsp;0x00003F00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PLL counter mask.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g02c71a08624534f143b4519ae92acb1e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g207131d589346cc391c6e4b9a01fef13">CKGR_PLLCOUNT_LSB</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PLL counter LSB.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g207131d589346cc391c6e4b9a01fef13"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g6cfb7f252dad39fc4aea123eeebd706f">CKGR_OUT</a>&nbsp;&nbsp;&nbsp;0x0000C000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PLL output frequency range.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g6cfb7f252dad39fc4aea123eeebd706f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g6b5d32e0843a443249e5d81a0adff39c">CKGR_OUT_0</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Please refer to the PLL datasheet.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g6b5d32e0843a443249e5d81a0adff39c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g5e69640ceb2aed51469cb575bd24e131">CKGR_OUT_1</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Please refer to the PLL datasheet.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g5e69640ceb2aed51469cb575bd24e131"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#ga7daf47ca8ae90dc6034005294700e90">CKGR_OUT_2</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Please refer to the PLL datasheet.  <a href="group__xg_nut_arch_arm_at91_pmc.html#ga7daf47ca8ae90dc6034005294700e90"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g2459429323b83909d06cfc0b78f76c65">CKGR_OUT_3</a>&nbsp;&nbsp;&nbsp;0x0000C000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Please refer to the PLL datasheet.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g2459429323b83909d06cfc0b78f76c65"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g7527362f9a7c474fb55b5c2178aeb527">CKGR_MUL</a>&nbsp;&nbsp;&nbsp;0x07FF0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PLL multiplier.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g7527362f9a7c474fb55b5c2178aeb527"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g2e5e167bef0ffe61d3e022f9a6858013">CKGR_MUL_LSB</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Least significant bit of the PLL multiplier.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g2e5e167bef0ffe61d3e022f9a6858013"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g0f87987e0283ad40c1b69d7d6b40ec59">CKGR_USBDIV</a>&nbsp;&nbsp;&nbsp;0x30000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divider for USB clocks.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g0f87987e0283ad40c1b69d7d6b40ec59"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gd36bc14a5e01dabeb8cc09b1f97b9319">CKGR_USBDIV_1</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divider output is PLL clock output.  <a href="group__xg_nut_arch_arm_at91_pmc.html#gd36bc14a5e01dabeb8cc09b1f97b9319"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g15c28f8322cd1c4e02dbc0b7e9adae86">CKGR_USBDIV_2</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divider output is PLL clock output divided by 2.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g15c28f8322cd1c4e02dbc0b7e9adae86"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g8fb7cc9264ac0b19e9017afa6ee7f4f3">CKGR_USBDIV_4</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divider output is PLL clock output divided by 4.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g8fb7cc9264ac0b19e9017afa6ee7f4f3"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Master Clock Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gb8cf62f8e73b4c8c9fcc0aa84cebcc87">PMC_MCKR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Master clock register offset.  <a href="group__xg_nut_arch_arm_at91_pmc.html#gb8cf62f8e73b4c8c9fcc0aa84cebcc87"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g314a6e99b335233bb6335868cf5ea446">PMC_MCKR</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_MCKR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Master clock register address.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g314a6e99b335233bb6335868cf5ea446"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g8b70ee6fa11debde6a39968c86949ae0">PMC_ACKR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000034</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Application clock register offset.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g8b70ee6fa11debde6a39968c86949ae0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gc7cf5e4a7585750d0750e3a10ff7ae18">PMC_ACKR</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_ACKR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Application clock register address.  <a href="group__xg_nut_arch_arm_at91_pmc.html#gc7cf5e4a7585750d0750e3a10ff7ae18"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#ga11f95ad6deb066934f7c0bf0948d98a">PMC_PCKR0_OFF</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 0 register offset.  <a href="group__xg_nut_arch_arm_at91_pmc.html#ga11f95ad6deb066934f7c0bf0948d98a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gd31f77d25d3c1063ab6cca30ad6d1dbe">PMC_PCKR0</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_PCKR0_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 0 register address.  <a href="group__xg_nut_arch_arm_at91_pmc.html#gd31f77d25d3c1063ab6cca30ad6d1dbe"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gccd7ec86a2159b1d15e610383f558f9f">PMC_PCKR1_OFF</a>&nbsp;&nbsp;&nbsp;0x00000044</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 1 register offset.  <a href="group__xg_nut_arch_arm_at91_pmc.html#gccd7ec86a2159b1d15e610383f558f9f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g5e6a6aab5584f20b4e170d3fb15567ff">PMC_PCKR1</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_PCKR1_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 1 register address.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g5e6a6aab5584f20b4e170d3fb15567ff"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g8b27052db01fc1f943a50cd3cac8bf14">PMC_PCKR2_OFF</a>&nbsp;&nbsp;&nbsp;0x00000048</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 2 register offset.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g8b27052db01fc1f943a50cd3cac8bf14"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gb86dfa5ccdc9662180fcd241d056baf4">PMC_PCKR2</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_PCKR2_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 2 register address.  <a href="group__xg_nut_arch_arm_at91_pmc.html#gb86dfa5ccdc9662180fcd241d056baf4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gb18696eccfbd5051e39d13168c8e902e">PMC_PCKR3_OFF</a>&nbsp;&nbsp;&nbsp;0x0000004C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 3 register offset.  <a href="group__xg_nut_arch_arm_at91_pmc.html#gb18696eccfbd5051e39d13168c8e902e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g49c30d6a41bd1e64041ae8905c30995d">PMC_PCKR3</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_PCKR3_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 3 register address.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g49c30d6a41bd1e64041ae8905c30995d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g2a61262b212707a38d072e79b2ab9fe8">PMC_CSS</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock selection mask.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g2a61262b212707a38d072e79b2ab9fe8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#ga9f243eea8a3e887e33ce99aebecc54d">PMC_CSS_SLOW_CLK</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Slow clock selected.  <a href="group__xg_nut_arch_arm_at91_pmc.html#ga9f243eea8a3e887e33ce99aebecc54d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#ga13c221a8f7c7978a2d346201ee5f4b2">PMC_CSS_MAIN_CLK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Main clock selected.  <a href="group__xg_nut_arch_arm_at91_pmc.html#ga13c221a8f7c7978a2d346201ee5f4b2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g683456f2f6594cb145d0af36d988bbc0">PMC_CSS_PLL_CLK</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PLL clock selected.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g683456f2f6594cb145d0af36d988bbc0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gf1017816b63e6df11cf1ba1e1e8537d5">PMC_PRES</a>&nbsp;&nbsp;&nbsp;0x0000001C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock prescaler mask.  <a href="group__xg_nut_arch_arm_at91_pmc.html#gf1017816b63e6df11cf1ba1e1e8537d5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g8f88ddbbc6e0b989f1b84a642255d7db">PMC_PRES_LSB</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock prescaler LSB.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g8f88ddbbc6e0b989f1b84a642255d7db"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g52527e7f8dd43fe8e2853461b181c333">PMC_PRES_CLK</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selected clock, not divided.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g52527e7f8dd43fe8e2853461b181c333"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gf348fd821a415503c338b1bbf235a484">PMC_PRES_CLK_2</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selected clock divided by 2.  <a href="group__xg_nut_arch_arm_at91_pmc.html#gf348fd821a415503c338b1bbf235a484"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gaf2ecdd58b45a04c5ca5416239e8a171">PMC_PRES_CLK_4</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selected clock divided by 4.  <a href="group__xg_nut_arch_arm_at91_pmc.html#gaf2ecdd58b45a04c5ca5416239e8a171"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gf2666304fed2bb4bc083b237f8593f4f">PMC_PRES_CLK_8</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selected clock divided by 8.  <a href="group__xg_nut_arch_arm_at91_pmc.html#gf2666304fed2bb4bc083b237f8593f4f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gb6c3f3b307a0b0717d45f7b42430a980">PMC_PRES_CLK_16</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selected clock divided by 16.  <a href="group__xg_nut_arch_arm_at91_pmc.html#gb6c3f3b307a0b0717d45f7b42430a980"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g79ca75b522171320b471294eef2cc0ff">PMC_PRES_CLK_32</a>&nbsp;&nbsp;&nbsp;0x00000014</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selected clock divided by 32.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g79ca75b522171320b471294eef2cc0ff"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g57b41d94b32255e8054bcd333721a4b7">PMC_PRES_CLK_64</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selected clock divided by 64.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g57b41d94b32255e8054bcd333721a4b7"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Power Management Status and Interrupt Registers</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#ga296bf2932d0b15f2a34a80fec65e473">PMC_IER_OFF</a>&nbsp;&nbsp;&nbsp;0x00000060</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt enable register offset.  <a href="group__xg_nut_arch_arm_at91_pmc.html#ga296bf2932d0b15f2a34a80fec65e473"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g4c2d24c6c42778ac54cffb0b264c641f">PMC_IER</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_IER_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt enable register address.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g4c2d24c6c42778ac54cffb0b264c641f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g159dcfa85d83a98c45edcb340596a7e1">PMC_IDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000064</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt disable register offset.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g159dcfa85d83a98c45edcb340596a7e1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#ge23a907cb7ef6560bf055246a7465722">PMC_IDR</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_IDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt disable register address.  <a href="group__xg_nut_arch_arm_at91_pmc.html#ge23a907cb7ef6560bf055246a7465722"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g10b621b2f1370008816dd0f520ec95fe">PMC_SR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000068</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register offset.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g10b621b2f1370008816dd0f520ec95fe"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#ga809adcd1690770e60a2395914c18887">PMC_SR</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_SR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register address.  <a href="group__xg_nut_arch_arm_at91_pmc.html#ga809adcd1690770e60a2395914c18887"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g82850084e926bad22ee439d84d02ab00">PMC_IMR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000006C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt mask register offset.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g82850084e926bad22ee439d84d02ab00"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g59741d665166a51370dad4f6bc48431c">PMC_IMR</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_IMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt mask register address.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g59741d665166a51370dad4f6bc48431c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g31b32a734f2343d70cc38a757465dd86">PMC_MOSCS</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Main oscillator.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g31b32a734f2343d70cc38a757465dd86"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g3a858de0a8069c7dcbb734b4f6509878">PMC_LOCK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PLL lock.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g3a858de0a8069c7dcbb734b4f6509878"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gd8f13ab6bfcbea061e9cba769451922c">PMC_MCKRDY</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Master clock ready.  <a href="group__xg_nut_arch_arm_at91_pmc.html#gd8f13ab6bfcbea061e9cba769451922c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g9ea1523d5ea5d4e96be664f89943f83b">PMC_OSC_SEL</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">32 kHz external slow clock.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g9ea1523d5ea5d4e96be664f89943f83b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g67041b38199ca237da64ae011be2f3d5">PMC_PCKRDY0</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 0 ready.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g67041b38199ca237da64ae011be2f3d5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g75692fa03f715930ce1f5608e6926716">PMC_PCKRDY1</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 1 ready.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g75692fa03f715930ce1f5608e6926716"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g74dde1449f9a560230d349dfc428c6da">PMC_PCKRDY2</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 2 ready.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g74dde1449f9a560230d349dfc428c6da"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g422ea4db77e02f449f6b334d2b200cac">PMC_PCKRDY3</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 3 ready.  <a href="group__xg_nut_arch_arm_at91_pmc.html#g422ea4db77e02f449f6b334d2b200cac"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
AT91 peripherals. 
<p>
<div class="fragment"><pre class="fragment">
 *
 * $Log$
 * Revision 1.10  2009/02/17 09:33:55  haraldkipp
 * Check for PLL B availability instead of target names.
 *
 * Revision 1.9  2008/08/06 12:51:10  haraldkipp
 * Added support for Ethernut 5 (AT91SAM9XE reference design).
 *
 * Revision 1.8  2008/02/15 17:04:59  haraldkipp
 * Spport for AT91SAM7SE512 added.
 *
 * Revision 1.7  2007/10/04 20:26:26  olereinhardt
 * Support for SAM7S256 added
 *
 * Revision 1.6  2006/09/29 12:43:44  haraldkipp
 * Excluded second PLL from SAM7X builds. Corrected USB divider names.
 *
 * Revision 1.5  2006/08/31 19:08:14  haraldkipp
 * Defining register offsets simplifies assembly programming.
 *
 * Revision 1.4  2006/08/05 11:59:23  haraldkipp
 * Wrong PMC register offsets fixed.
 *
 * Revision 1.3  2006/07/26 11:22:05  haraldkipp
 * Added shift values for multi-bit parameters.
 *
 * Revision 1.2  2006/07/18 14:05:26  haraldkipp
 * Changed coding style to follow existing headers.
 *
 * Revision 1.1  2006/07/05 07:45:28  haraldkipp
 * Split on-chip interface definitions.
 *
 *
 * </pre></div> 
<p>Definition in file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
