Analysis & Synthesis report for top_level
Fri Apr 12 16:59:32 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top_level|controller:U_CONTROLLER|state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4k04:auto_generated
 18. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|reg:U_PROGRAM_COUNTER
 19. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|memory:U_MEMORY|mux_4x1:U_OUT_MUX
 20. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|memory:U_MEMORY|reg:IN_PORT_0
 21. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|memory:U_MEMORY|reg:IN_PORT_1
 22. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|memory:U_MEMORY|reg:U_OUT_PORT
 24. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|reg:U_INSTRUCTION_REGISTER
 25. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|reg:U_MEMORY_DATA_REGISTER
 26. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux_2x1:U_MUX_2x1_A
 27. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux_2x1:U_MUX_2x1_B
 28. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux_4x1:U_MUX_4x1_D
 29. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|reg:U_REGISTER_A
 30. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|reg:U_REGISTER_B
 31. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux_2x1:U_MUX_2x1_D
 32. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|extender:U_SIGN_EXTEND_MUX_4A
 33. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux_4x1:U_MUX_4x1_A
 34. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|alu:U_ALU
 35. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux_4x1:U_MUX_4x1_B
 36. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux_4x1:U_MUX_4x1_C
 37. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|reg:U_ALU_OUT_REGISTER
 38. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|reg:U_LO_REGISTER
 39. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|reg:U_HI_REGISTER
 40. Parameter Settings for Inferred Entity Instance: datapath:U_DATAPATH|alu:U_ALU|lpm_mult:Mult0
 41. Parameter Settings for Inferred Entity Instance: datapath:U_DATAPATH|alu:U_ALU|lpm_mult:Mult1
 42. altsyncram Parameter Settings by Entity Instance
 43. lpm_mult Parameter Settings by Entity Instance
 44. Port Connectivity Checks: "datapath:U_DATAPATH|reg:U_ALU_OUT_REGISTER"
 45. Port Connectivity Checks: "datapath:U_DATAPATH|mux_4x1:U_MUX_4x1_C"
 46. Port Connectivity Checks: "datapath:U_DATAPATH|mux_4x1:U_MUX_4x1_B"
 47. Port Connectivity Checks: "datapath:U_DATAPATH|mux_4x1:U_MUX_4x1_A"
 48. Port Connectivity Checks: "datapath:U_DATAPATH|reg:U_REGISTER_B"
 49. Port Connectivity Checks: "datapath:U_DATAPATH|reg:U_REGISTER_A"
 50. Port Connectivity Checks: "datapath:U_DATAPATH|mux_4x1:U_MUX_4x1_D"
 51. Port Connectivity Checks: "datapath:U_DATAPATH|reg:U_MEMORY_DATA_REGISTER"
 52. Port Connectivity Checks: "datapath:U_DATAPATH|memory:U_MEMORY|reg:IN_PORT_1"
 53. Port Connectivity Checks: "datapath:U_DATAPATH|memory:U_MEMORY|reg:IN_PORT_0"
 54. Port Connectivity Checks: "datapath:U_DATAPATH|memory:U_MEMORY|mux_4x1:U_OUT_MUX"
 55. Port Connectivity Checks: "datapath:U_DATAPATH"
 56. Post-Synthesis Netlist Statistics for Top Partition
 57. Elapsed Time Per Partition
 58. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Apr 12 16:59:32 2019       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; top_level                                   ;
; Top-level Entity Name              ; top_level                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 3,922                                       ;
;     Total combinational functions  ; 2,822                                       ;
;     Dedicated logic registers      ; 1,340                                       ;
; Total registers                    ; 1340                                        ;
; Total pins                         ; 71                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192                                       ;
; Embedded Multiplier 9-bit elements ; 16                                          ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                                      ; top_level          ; top_level          ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                      ;
+-------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                  ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                       ; Library ;
+-------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------+---------+
; ../vhdl/alu/alu.vhd                                               ; yes             ; User VHDL File                         ; //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/alu/alu.vhd                  ;         ;
; ../vhdl/comb_logic/mux_4x1.vhd                                    ; yes             ; User VHDL File                         ; //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/mux_4x1.vhd       ;         ;
; ../vhdl/comb_logic/mux_2x1.vhd                                    ; yes             ; User VHDL File                         ; //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/mux_2x1.vhd       ;         ;
; ../vhdl/comb_logic/extender.vhd                                   ; yes             ; User VHDL File                         ; //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/extender.vhd      ;         ;
; ../vhdl/comb_logic/decoder7seg.vhd                                ; yes             ; User VHDL File                         ; //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/decoder7seg.vhd   ;         ;
; ../vhdl/seq_logic/registers_file.vhd                              ; yes             ; User VHDL File                         ; //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/registers_file.vhd ;         ;
; ../vhdl/seq_logic/reg.vhd                                         ; yes             ; User VHDL File                         ; //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/reg.vhd            ;         ;
; ../vhdl/seq_logic/memory.vhd                                      ; yes             ; User VHDL File                         ; //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd         ;         ;
; ../vhdl/top_level.vhd                                             ; yes             ; User VHDL File                         ; //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd                ;         ;
; ../vhdl/MIPS_LIB.vhd                                              ; yes             ; User VHDL File                         ; //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/MIPS_LIB.vhd                 ;         ;
; ../vhdl/datapath.vhd                                              ; yes             ; User VHDL File                         ; //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd                 ;         ;
; ../vhdl/controller.vhd                                            ; yes             ; User VHDL File                         ; //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/controller.vhd               ;         ;
; ../vhdl/seq_logic/ram.vhd                                         ; yes             ; User Wizard-Generated File             ; //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd            ;         ;
; altsyncram.tdf                                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                              ;         ;
; stratix_ram_block.inc                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                       ;         ;
; lpm_mux.inc                                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                 ;         ;
; lpm_decode.inc                                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                              ;         ;
; aglobal171.inc                                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                              ;         ;
; a_rdenreg.inc                                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                               ;         ;
; altrom.inc                                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                  ;         ;
; altram.inc                                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                  ;         ;
; altdpram.inc                                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                ;         ;
; db/altsyncram_4k04.tdf                                            ; yes             ; Auto-Generated Megafunction            ; //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4k04.tdf      ;         ;
; Y:/GitHub/digital-design/Final-Project/test-cases/bubble_sort.mif ; yes             ; Auto-Found Memory Initialization File  ; Y:/GitHub/digital-design/Final-Project/test-cases/bubble_sort.mif                                  ;         ;
; lpm_mult.tdf                                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf                                ;         ;
; lpm_add_sub.inc                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                             ;         ;
; multcore.inc                                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.inc                                ;         ;
; bypassff.inc                                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                ;         ;
; altshift.inc                                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                ;         ;
; db/mult_qgs.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/mult_qgs.tdf             ;         ;
; db/mult_tns.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/mult_tns.tdf             ;         ;
+-------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 3,922          ;
;                                             ;                ;
; Total combinational functions               ; 2822           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 2119           ;
;     -- 3 input functions                    ; 594            ;
;     -- <=2 input functions                  ; 109            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 2531           ;
;     -- arithmetic mode                      ; 291            ;
;                                             ;                ;
; Total registers                             ; 1340           ;
;     -- Dedicated logic registers            ; 1340           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 71             ;
; Total memory bits                           ; 8192           ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 16             ;
;                                             ;                ;
; Maximum fan-out node                        ; clk50MHz~input ;
; Maximum fan-out                             ; 1372           ;
; Total fan-out                               ; 16405          ;
; Average fan-out                             ; 3.77           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                     ; Entity Name     ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |top_level                                      ; 2822 (2)            ; 1340 (0)                  ; 8192        ; 0          ; 16           ; 0       ; 8         ; 71   ; 0            ; 0          ; |top_level                                                                                                              ; top_level       ; work         ;
;    |controller:U_CONTROLLER|                    ; 79 (79)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|controller:U_CONTROLLER                                                                                      ; controller      ; work         ;
;    |datapath:U_DATAPATH|                        ; 2699 (4)            ; 1324 (0)                  ; 8192        ; 0          ; 16           ; 0       ; 8         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH                                                                                          ; datapath        ; work         ;
;       |alu:U_ALU|                               ; 954 (783)           ; 0 (0)                     ; 0           ; 0          ; 16           ; 0       ; 8         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|alu:U_ALU                                                                                ; alu             ; work         ;
;          |lpm_mult:Mult0|                       ; 92 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|alu:U_ALU|lpm_mult:Mult0                                                                 ; lpm_mult        ; work         ;
;             |mult_qgs:auto_generated|           ; 92 (92)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|alu:U_ALU|lpm_mult:Mult0|mult_qgs:auto_generated                                         ; mult_qgs        ; work         ;
;          |lpm_mult:Mult1|                       ; 79 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|alu:U_ALU|lpm_mult:Mult1                                                                 ; lpm_mult        ; work         ;
;             |mult_tns:auto_generated|           ; 79 (79)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|alu:U_ALU|lpm_mult:Mult1|mult_tns:auto_generated                                         ; mult_tns        ; work         ;
;       |extender:U_SIGN_EXTEND_MUX_4A|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|extender:U_SIGN_EXTEND_MUX_4A                                                            ; extender        ; work         ;
;       |memory:U_MEMORY|                         ; 70 (29)             ; 44 (2)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|memory:U_MEMORY                                                                          ; memory          ; work         ;
;          |mux_4x1:U_OUT_MUX|                    ; 41 (41)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|memory:U_MEMORY|mux_4x1:U_OUT_MUX                                                        ; mux_4x1         ; work         ;
;          |ram:U_RAM|                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM                                                                ; ram             ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;                |altsyncram_4k04:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4k04:auto_generated ; altsyncram_4k04 ; work         ;
;          |reg:IN_PORT_0|                        ; 0 (0)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|memory:U_MEMORY|reg:IN_PORT_0                                                            ; reg             ; work         ;
;          |reg:IN_PORT_1|                        ; 0 (0)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|memory:U_MEMORY|reg:IN_PORT_1                                                            ; reg             ; work         ;
;          |reg:U_OUT_PORT|                       ; 0 (0)               ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|memory:U_MEMORY|reg:U_OUT_PORT                                                           ; reg             ; work         ;
;       |mux_2x1:U_MUX_2x1_A|                     ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|mux_2x1:U_MUX_2x1_A                                                                      ; mux_2x1         ; work         ;
;       |mux_2x1:U_MUX_2x1_B|                     ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|mux_2x1:U_MUX_2x1_B                                                                      ; mux_2x1         ; work         ;
;       |mux_2x1:U_MUX_2x1_D|                     ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|mux_2x1:U_MUX_2x1_D                                                                      ; mux_2x1         ; work         ;
;       |mux_4x1:U_MUX_4x1_A|                     ; 49 (49)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|mux_4x1:U_MUX_4x1_A                                                                      ; mux_4x1         ; work         ;
;       |mux_4x1:U_MUX_4x1_B|                     ; 68 (68)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|mux_4x1:U_MUX_4x1_B                                                                      ; mux_4x1         ; work         ;
;       |mux_4x1:U_MUX_4x1_D|                     ; 98 (98)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|mux_4x1:U_MUX_4x1_D                                                                      ; mux_4x1         ; work         ;
;       |reg:U_ALU_OUT_REGISTER|                  ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|reg:U_ALU_OUT_REGISTER                                                                   ; reg             ; work         ;
;       |reg:U_HI_REGISTER|                       ; 2 (2)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|reg:U_HI_REGISTER                                                                        ; reg             ; work         ;
;       |reg:U_INSTRUCTION_REGISTER|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|reg:U_INSTRUCTION_REGISTER                                                               ; reg             ; work         ;
;       |reg:U_LO_REGISTER|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|reg:U_LO_REGISTER                                                                        ; reg             ; work         ;
;       |reg:U_MEMORY_DATA_REGISTER|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|reg:U_MEMORY_DATA_REGISTER                                                               ; reg             ; work         ;
;       |reg:U_PROGRAM_COUNTER|                   ; 10 (10)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|reg:U_PROGRAM_COUNTER                                                                    ; reg             ; work         ;
;       |reg:U_REGISTER_A|                        ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|reg:U_REGISTER_A                                                                         ; reg             ; work         ;
;       |reg:U_REGISTER_B|                        ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|reg:U_REGISTER_B                                                                         ; reg             ; work         ;
;       |registers_file:U_REGISTERS_FILE|         ; 1395 (1395)         ; 1024 (1024)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|registers_file:U_REGISTERS_FILE                                                          ; registers_file  ; work         ;
;    |decoder7seg:U_LED0|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|decoder7seg:U_LED0                                                                                           ; decoder7seg     ; work         ;
;    |decoder7seg:U_LED1|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|decoder7seg:U_LED1                                                                                           ; decoder7seg     ; work         ;
;    |decoder7seg:U_LED2|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|decoder7seg:U_LED2                                                                                           ; decoder7seg     ; work         ;
;    |decoder7seg:U_LED3|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|decoder7seg:U_LED3                                                                                           ; decoder7seg     ; work         ;
;    |decoder7seg:U_LED4|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|decoder7seg:U_LED4                                                                                           ; decoder7seg     ; work         ;
;    |decoder7seg:U_LED5|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|decoder7seg:U_LED5                                                                                           ; decoder7seg     ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------------------------+
; Name                                                                                                                    ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                               ;
+-------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------------------------+
; datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4k04:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; Y:/GitHub/digital-design/Final-Project/test-cases/bubble_sort.mif ;
+-------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 8           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 16          ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 5           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------+---------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                          ; IP Include File           ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------+---------------------------+
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM ; ../vhdl/seq_logic/ram.vhd ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------+---------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|controller:U_CONTROLLER|state                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------+------------+---------------------+------------+-------------------------+-------------------------+---------------------------+------------------------------+----------------------------+--------------------------+----------------------------------+-------------------------+-------------------------+-------------------+------------------------+------------------------+--------------------------+---------------+-------------------------+
; Name                             ; state.HALT ; state.JUMP_REGISTER ; state.JUMP ; state.WRITE_RETURN_ADDR ; state.BRANCH_COMPLETION ; state.MEMORY_ACCESS_WRITE ; state.MEMORY_READ_COMPLETION ; state.LOAD_MEMORY_DATA_REG ; state.MEMORY_ACCESS_READ ; state.MEMORY_ADDRESS_COMPUTATION ; state.I_TYPE_COMPLETION ; state.R_TYPE_COMPLETION ; state.R_TYPE_WAIT ; state.I_TYPE_EXECUTION ; state.R_TYPE_EXECUTION ; state.INSTRUCTION_DECODE ; state.LOAD_IR ; state.INSTRUCTION_FETCH ;
+----------------------------------+------------+---------------------+------------+-------------------------+-------------------------+---------------------------+------------------------------+----------------------------+--------------------------+----------------------------------+-------------------------+-------------------------+-------------------+------------------------+------------------------+--------------------------+---------------+-------------------------+
; state.INSTRUCTION_FETCH          ; 0          ; 0                   ; 0          ; 0                       ; 0                       ; 0                         ; 0                            ; 0                          ; 0                        ; 0                                ; 0                       ; 0                       ; 0                 ; 0                      ; 0                      ; 0                        ; 0             ; 0                       ;
; state.LOAD_IR                    ; 0          ; 0                   ; 0          ; 0                       ; 0                       ; 0                         ; 0                            ; 0                          ; 0                        ; 0                                ; 0                       ; 0                       ; 0                 ; 0                      ; 0                      ; 0                        ; 1             ; 1                       ;
; state.INSTRUCTION_DECODE         ; 0          ; 0                   ; 0          ; 0                       ; 0                       ; 0                         ; 0                            ; 0                          ; 0                        ; 0                                ; 0                       ; 0                       ; 0                 ; 0                      ; 0                      ; 1                        ; 0             ; 1                       ;
; state.R_TYPE_EXECUTION           ; 0          ; 0                   ; 0          ; 0                       ; 0                       ; 0                         ; 0                            ; 0                          ; 0                        ; 0                                ; 0                       ; 0                       ; 0                 ; 0                      ; 1                      ; 0                        ; 0             ; 1                       ;
; state.I_TYPE_EXECUTION           ; 0          ; 0                   ; 0          ; 0                       ; 0                       ; 0                         ; 0                            ; 0                          ; 0                        ; 0                                ; 0                       ; 0                       ; 0                 ; 1                      ; 0                      ; 0                        ; 0             ; 1                       ;
; state.R_TYPE_WAIT                ; 0          ; 0                   ; 0          ; 0                       ; 0                       ; 0                         ; 0                            ; 0                          ; 0                        ; 0                                ; 0                       ; 0                       ; 1                 ; 0                      ; 0                      ; 0                        ; 0             ; 1                       ;
; state.R_TYPE_COMPLETION          ; 0          ; 0                   ; 0          ; 0                       ; 0                       ; 0                         ; 0                            ; 0                          ; 0                        ; 0                                ; 0                       ; 1                       ; 0                 ; 0                      ; 0                      ; 0                        ; 0             ; 1                       ;
; state.I_TYPE_COMPLETION          ; 0          ; 0                   ; 0          ; 0                       ; 0                       ; 0                         ; 0                            ; 0                          ; 0                        ; 0                                ; 1                       ; 0                       ; 0                 ; 0                      ; 0                      ; 0                        ; 0             ; 1                       ;
; state.MEMORY_ADDRESS_COMPUTATION ; 0          ; 0                   ; 0          ; 0                       ; 0                       ; 0                         ; 0                            ; 0                          ; 0                        ; 1                                ; 0                       ; 0                       ; 0                 ; 0                      ; 0                      ; 0                        ; 0             ; 1                       ;
; state.MEMORY_ACCESS_READ         ; 0          ; 0                   ; 0          ; 0                       ; 0                       ; 0                         ; 0                            ; 0                          ; 1                        ; 0                                ; 0                       ; 0                       ; 0                 ; 0                      ; 0                      ; 0                        ; 0             ; 1                       ;
; state.LOAD_MEMORY_DATA_REG       ; 0          ; 0                   ; 0          ; 0                       ; 0                       ; 0                         ; 0                            ; 1                          ; 0                        ; 0                                ; 0                       ; 0                       ; 0                 ; 0                      ; 0                      ; 0                        ; 0             ; 1                       ;
; state.MEMORY_READ_COMPLETION     ; 0          ; 0                   ; 0          ; 0                       ; 0                       ; 0                         ; 1                            ; 0                          ; 0                        ; 0                                ; 0                       ; 0                       ; 0                 ; 0                      ; 0                      ; 0                        ; 0             ; 1                       ;
; state.MEMORY_ACCESS_WRITE        ; 0          ; 0                   ; 0          ; 0                       ; 0                       ; 1                         ; 0                            ; 0                          ; 0                        ; 0                                ; 0                       ; 0                       ; 0                 ; 0                      ; 0                      ; 0                        ; 0             ; 1                       ;
; state.BRANCH_COMPLETION          ; 0          ; 0                   ; 0          ; 0                       ; 1                       ; 0                         ; 0                            ; 0                          ; 0                        ; 0                                ; 0                       ; 0                       ; 0                 ; 0                      ; 0                      ; 0                        ; 0             ; 1                       ;
; state.WRITE_RETURN_ADDR          ; 0          ; 0                   ; 0          ; 1                       ; 0                       ; 0                         ; 0                            ; 0                          ; 0                        ; 0                                ; 0                       ; 0                       ; 0                 ; 0                      ; 0                      ; 0                        ; 0             ; 1                       ;
; state.JUMP                       ; 0          ; 0                   ; 1          ; 0                       ; 0                       ; 0                         ; 0                            ; 0                          ; 0                        ; 0                                ; 0                       ; 0                       ; 0                 ; 0                      ; 0                      ; 0                        ; 0             ; 1                       ;
; state.JUMP_REGISTER              ; 0          ; 1                   ; 0          ; 0                       ; 0                       ; 0                         ; 0                            ; 0                          ; 0                        ; 0                                ; 0                       ; 0                       ; 0                 ; 0                      ; 0                      ; 0                        ; 0             ; 1                       ;
; state.HALT                       ; 1          ; 0                   ; 0          ; 0                       ; 0                       ; 0                         ; 0                            ; 0                          ; 0                        ; 0                                ; 0                       ; 0                       ; 0                 ; 0                      ; 0                      ; 0                        ; 0             ; 1                       ;
+----------------------------------+------------+---------------------+------------+-------------------------+-------------------------+---------------------------+------------------------------+----------------------------+--------------------------+----------------------------------+-------------------------+-------------------------+-------------------+------------------------+------------------------+--------------------------+---------------+-------------------------+


+----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                       ;
+-----------------------------------------------------------------+----------------------------------------+
; Register name                                                   ; Reason for Removal                     ;
+-----------------------------------------------------------------+----------------------------------------+
; datapath:U_DATAPATH|memory:U_MEMORY|reg:IN_PORT_1|output[9..31] ; Stuck at GND due to stuck port data_in ;
; datapath:U_DATAPATH|memory:U_MEMORY|reg:IN_PORT_0|output[9..31] ; Stuck at GND due to stuck port data_in ;
; controller:U_CONTROLLER|state.R_TYPE_WAIT                       ; Stuck at GND due to stuck port data_in ;
; controller:U_CONTROLLER|state.HALT                              ; Lost fanout                            ;
; Total Number of Removed Registers = 48                          ;                                        ;
+-----------------------------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                    ;
+-------------------------------------------+---------------------------+----------------------------------------+
; Register name                             ; Reason for Removal        ; Registers Removed due to This Register ;
+-------------------------------------------+---------------------------+----------------------------------------+
; controller:U_CONTROLLER|state.R_TYPE_WAIT ; Stuck at GND              ; controller:U_CONTROLLER|state.HALT     ;
;                                           ; due to stuck port data_in ;                                        ;
+-------------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1340  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 1322  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1196  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------+
; Inverted Register Statistics                               ;
+--------------------------------------------------+---------+
; Inverted Register                                ; Fan out ;
+--------------------------------------------------+---------+
; datapath:U_DATAPATH|memory:U_MEMORY|OutMuxSel[0] ; 41      ;
; datapath:U_DATAPATH|memory:U_MEMORY|OutMuxSel[1] ; 41      ;
; Total number of inverted registers = 2           ;         ;
+--------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_level|datapath:U_DATAPATH|reg:U_PROGRAM_COUNTER|output[0]           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_level|datapath:U_DATAPATH|reg:U_PROGRAM_COUNTER|output[31]          ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |top_level|datapath:U_DATAPATH|reg:U_PROGRAM_COUNTER|output[19]          ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |top_level|datapath:U_DATAPATH|reg:U_REGISTER_B|output[3]                ;
; 32:1               ; 32 bits   ; 672 LEs       ; 64 LEs               ; 608 LEs                ; Yes        ; |top_level|datapath:U_DATAPATH|reg:U_HI_REGISTER|output[28]              ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |top_level|datapath:U_DATAPATH|reg:U_REGISTER_A|output[24]               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top_level|datapath:U_DATAPATH|memory:U_MEMORY|mux_4x1:U_OUT_MUX|Mux25   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_level|datapath:U_DATAPATH|mux_4x1:U_MUX_4x1_A|Mux31                 ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |top_level|datapath:U_DATAPATH|mux_4x1:U_MUX_4x1_A|Mux7                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_level|datapath:U_DATAPATH|mux_4x1:U_MUX_4x1_A|Mux26                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_level|controller:U_CONTROLLER|Selector2                             ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |top_level|datapath:U_DATAPATH|mux_4x1:U_MUX_4x1_D|Mux2                  ;
; 64:1               ; 2 bits    ; 84 LEs        ; 8 LEs                ; 76 LEs                 ; No         ; |top_level|controller:U_CONTROLLER|next_state                            ;
; 65:1               ; 5 bits    ; 215 LEs       ; 35 LEs               ; 180 LEs                ; No         ; |top_level|controller:U_CONTROLLER|next_state.MEMORY_ADDRESS_COMPUTATION ;
; 36:1               ; 7 bits    ; 168 LEs       ; 63 LEs               ; 105 LEs                ; No         ; |top_level|datapath:U_DATAPATH|alu:U_ALU|Mux14                           ;
; 35:1               ; 8 bits    ; 184 LEs       ; 72 LEs               ; 112 LEs                ; No         ; |top_level|datapath:U_DATAPATH|alu:U_ALU|Mux16                           ;
; 37:1               ; 4 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; No         ; |top_level|datapath:U_DATAPATH|alu:U_ALU|Mux7                            ;
; 36:1               ; 4 bits    ; 96 LEs        ; 36 LEs               ; 60 LEs                 ; No         ; |top_level|datapath:U_DATAPATH|alu:U_ALU|Mux25                           ;
; 38:1               ; 2 bits    ; 50 LEs        ; 22 LEs               ; 28 LEs                 ; No         ; |top_level|datapath:U_DATAPATH|alu:U_ALU|Mux2                            ;
; 37:1               ; 2 bits    ; 48 LEs        ; 20 LEs               ; 28 LEs                 ; No         ; |top_level|datapath:U_DATAPATH|alu:U_ALU|Mux29                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4k04:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|reg:U_PROGRAM_COUNTER ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|memory:U_MEMORY|mux_4x1:U_OUT_MUX ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|memory:U_MEMORY|reg:IN_PORT_0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|memory:U_MEMORY|reg:IN_PORT_1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------------------------------+-------------------+
; Parameter Name                     ; Value                                                             ; Type              ;
+------------------------------------+-------------------------------------------------------------------+-------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                 ; Untyped           ;
; AUTO_CARRY_CHAINS                  ; ON                                                                ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                               ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS                ; ON                                                                ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                               ; IGNORE_CASCADE    ;
; WIDTH_BYTEENA                      ; 1                                                                 ; Untyped           ;
; OPERATION_MODE                     ; SINGLE_PORT                                                       ; Untyped           ;
; WIDTH_A                            ; 32                                                                ; Signed Integer    ;
; WIDTHAD_A                          ; 8                                                                 ; Signed Integer    ;
; NUMWORDS_A                         ; 256                                                               ; Signed Integer    ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                      ; Untyped           ;
; ADDRESS_ACLR_A                     ; NONE                                                              ; Untyped           ;
; OUTDATA_ACLR_A                     ; NONE                                                              ; Untyped           ;
; WRCONTROL_ACLR_A                   ; NONE                                                              ; Untyped           ;
; INDATA_ACLR_A                      ; NONE                                                              ; Untyped           ;
; BYTEENA_ACLR_A                     ; NONE                                                              ; Untyped           ;
; WIDTH_B                            ; 1                                                                 ; Signed Integer    ;
; WIDTHAD_B                          ; 1                                                                 ; Signed Integer    ;
; NUMWORDS_B                         ; 0                                                                 ; Signed Integer    ;
; INDATA_REG_B                       ; CLOCK1                                                            ; Untyped           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                            ; Untyped           ;
; RDCONTROL_REG_B                    ; CLOCK1                                                            ; Untyped           ;
; ADDRESS_REG_B                      ; CLOCK1                                                            ; Untyped           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                      ; Untyped           ;
; BYTEENA_REG_B                      ; CLOCK1                                                            ; Untyped           ;
; INDATA_ACLR_B                      ; NONE                                                              ; Untyped           ;
; WRCONTROL_ACLR_B                   ; NONE                                                              ; Untyped           ;
; ADDRESS_ACLR_B                     ; NONE                                                              ; Untyped           ;
; OUTDATA_ACLR_B                     ; NONE                                                              ; Untyped           ;
; RDCONTROL_ACLR_B                   ; NONE                                                              ; Untyped           ;
; BYTEENA_ACLR_B                     ; NONE                                                              ; Untyped           ;
; WIDTH_BYTEENA_A                    ; 1                                                                 ; Signed Integer    ;
; WIDTH_BYTEENA_B                    ; 1                                                                 ; Signed Integer    ;
; RAM_BLOCK_TYPE                     ; AUTO                                                              ; Untyped           ;
; BYTE_SIZE                          ; 8                                                                 ; Signed Integer    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                              ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                              ; Untyped           ;
; INIT_FILE                          ; Y:/GitHub/digital-design/Final-Project/test-cases/bubble_sort.mif ; Untyped           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                            ; Untyped           ;
; MAXIMUM_DEPTH                      ; 0                                                                 ; Signed Integer    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                            ; Untyped           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                            ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                            ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                            ; Untyped           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                   ; Untyped           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                   ; Untyped           ;
; ENABLE_ECC                         ; FALSE                                                             ; Untyped           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                             ; Untyped           ;
; WIDTH_ECCSTATUS                    ; 3                                                                 ; Signed Integer    ;
; DEVICE_FAMILY                      ; MAX 10                                                            ; Untyped           ;
; CBXI_PARAMETER                     ; altsyncram_4k04                                                   ; Untyped           ;
+------------------------------------+-------------------------------------------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|memory:U_MEMORY|reg:U_OUT_PORT ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|reg:U_INSTRUCTION_REGISTER ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|reg:U_MEMORY_DATA_REGISTER ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux_2x1:U_MUX_2x1_A ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux_2x1:U_MUX_2x1_B ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux_4x1:U_MUX_4x1_D ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|reg:U_REGISTER_A ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; width          ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|reg:U_REGISTER_B ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; width          ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux_2x1:U_MUX_2x1_D ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|extender:U_SIGN_EXTEND_MUX_4A ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; in_width       ; 16    ; Signed Integer                                                        ;
; out_width      ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux_4x1:U_MUX_4x1_A ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|alu:U_ALU ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; width          ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux_4x1:U_MUX_4x1_B ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux_4x1:U_MUX_4x1_C ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|reg:U_ALU_OUT_REGISTER ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|reg:U_LO_REGISTER ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; width          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|reg:U_HI_REGISTER ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; width          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:U_DATAPATH|alu:U_ALU|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-----------------------------------+
; Parameter Name                                 ; Value    ; Type                              ;
+------------------------------------------------+----------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 32       ; Untyped                           ;
; LPM_WIDTHB                                     ; 32       ; Untyped                           ;
; LPM_WIDTHP                                     ; 64       ; Untyped                           ;
; LPM_WIDTHR                                     ; 64       ; Untyped                           ;
; LPM_WIDTHS                                     ; 1        ; Untyped                           ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                           ;
; LPM_PIPELINE                                   ; 0        ; Untyped                           ;
; LATENCY                                        ; 0        ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                           ;
; USE_EAB                                        ; OFF      ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                           ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                           ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                           ;
+------------------------------------------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:U_DATAPATH|alu:U_ALU|lpm_mult:Mult1 ;
+------------------------------------------------+----------+-----------------------------------+
; Parameter Name                                 ; Value    ; Type                              ;
+------------------------------------------------+----------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 32       ; Untyped                           ;
; LPM_WIDTHB                                     ; 32       ; Untyped                           ;
; LPM_WIDTHP                                     ; 64       ; Untyped                           ;
; LPM_WIDTHR                                     ; 64       ; Untyped                           ;
; LPM_WIDTHS                                     ; 1        ; Untyped                           ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                           ;
; LPM_PIPELINE                                   ; 0        ; Untyped                           ;
; LATENCY                                        ; 0        ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                           ;
; USE_EAB                                        ; OFF      ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                           ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                           ;
; CBXI_PARAMETER                                 ; mult_tns ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                           ;
+------------------------------------------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                          ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Name                                      ; Value                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                             ;
; Entity Instance                           ; datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 32                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 0                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                       ;
+---------------------------------------+----------------------------------------------+
; Name                                  ; Value                                        ;
+---------------------------------------+----------------------------------------------+
; Number of entity instances            ; 2                                            ;
; Entity Instance                       ; datapath:U_DATAPATH|alu:U_ALU|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                           ;
;     -- LPM_WIDTHB                     ; 32                                           ;
;     -- LPM_WIDTHP                     ; 64                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; datapath:U_DATAPATH|alu:U_ALU|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32                                           ;
;     -- LPM_WIDTHB                     ; 32                                           ;
;     -- LPM_WIDTHP                     ; 64                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
+---------------------------------------+----------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:U_DATAPATH|reg:U_ALU_OUT_REGISTER" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                 ;
+------+-------+----------+----------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:U_DATAPATH|mux_4x1:U_MUX_4x1_C" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; in3  ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:U_DATAPATH|mux_4x1:U_MUX_4x1_B" ;
+-----------+-------+----------+--------------------------------------+
; Port      ; Type  ; Severity ; Details                              ;
+-----------+-------+----------+--------------------------------------+
; in2[1..0] ; Input ; Info     ; Stuck at GND                         ;
+-----------+-------+----------+--------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:U_DATAPATH|mux_4x1:U_MUX_4x1_A" ;
+------------+-------+----------+-------------------------------------+
; Port       ; Type  ; Severity ; Details                             ;
+------------+-------+----------+-------------------------------------+
; in1[31..3] ; Input ; Info     ; Stuck at GND                        ;
; in1[1..0]  ; Input ; Info     ; Stuck at GND                        ;
; in1[2]     ; Input ; Info     ; Stuck at VCC                        ;
; in3[1..0]  ; Input ; Info     ; Stuck at GND                        ;
+------------+-------+----------+-------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:U_DATAPATH|reg:U_REGISTER_B" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:U_DATAPATH|reg:U_REGISTER_A" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                           ;
+------+-------+----------+----------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:U_DATAPATH|mux_4x1:U_MUX_4x1_D" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; in3  ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:U_DATAPATH|reg:U_MEMORY_DATA_REGISTER" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                     ;
+------+-------+----------+--------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:U_DATAPATH|memory:U_MEMORY|reg:IN_PORT_1" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:U_DATAPATH|memory:U_MEMORY|reg:IN_PORT_0" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:U_DATAPATH|memory:U_MEMORY|mux_4x1:U_OUT_MUX" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; in3  ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:U_DATAPATH"                                                                           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; inport[31..9]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; outport[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 71                          ;
; cycloneiii_ff         ; 1340                        ;
;     CLR               ; 144                         ;
;     ENA               ; 18                          ;
;     ENA CLR           ; 1174                        ;
;     ENA CLR SLD       ; 4                           ;
; cycloneiii_lcell_comb ; 2830                        ;
;     arith             ; 291                         ;
;         2 data inputs ; 38                          ;
;         3 data inputs ; 253                         ;
;     normal            ; 2539                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 67                          ;
;         3 data inputs ; 341                         ;
;         4 data inputs ; 2119                        ;
; cycloneiii_mac_mult   ; 8                           ;
; cycloneiii_mac_out    ; 8                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 5.89                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:17     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri Apr 12 16:56:56 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Final-Project -c top_level
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/alu/alu.vhd
    Info (12022): Found design unit 1: alu-BHV File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/alu/alu.vhd Line: 24
    Info (12023): Found entity 1: alu File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/alu/alu.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/comb_logic/mux_4x1.vhd
    Info (12022): Found design unit 1: mux_4x1-BHV File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/mux_4x1.vhd Line: 21
    Info (12023): Found entity 1: mux_4x1 File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/mux_4x1.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/comb_logic/mux_2x1.vhd
    Info (12022): Found design unit 1: mux_2x1-BHV File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/mux_2x1.vhd Line: 19
    Info (12023): Found entity 1: mux_2x1 File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/mux_2x1.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/comb_logic/extender.vhd
    Info (12022): Found design unit 1: extender-BHV File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/extender.vhd Line: 21
    Info (12023): Found entity 1: extender File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/extender.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/comb_logic/decoder7seg.vhd
    Info (12022): Found design unit 1: decoder7seg-BHV File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/decoder7seg.vhd Line: 15
    Info (12023): Found entity 1: decoder7seg File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/decoder7seg.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/seq_logic/registers_file.vhd
    Info (12022): Found design unit 1: registers_file-async_read File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/registers_file.vhd Line: 27
    Info (12023): Found entity 1: registers_file File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/registers_file.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/seq_logic/reg.vhd
    Info (12022): Found design unit 1: reg-ASYNC_RST File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/reg.vhd Line: 22
    Info (12023): Found entity 1: reg File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/reg.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/seq_logic/memory.vhd
    Info (12022): Found design unit 1: memory-IO_WRAP File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd Line: 28
    Info (12023): Found entity 1: memory File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/top_level.vhd
    Info (12022): Found design unit 1: top_level-STR File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd Line: 32
    Info (12023): Found entity 1: top_level File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/mips_lib.vhd
    Info (12022): Found design unit 1: MIPS_LIB File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/MIPS_LIB.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/datapath.vhd
    Info (12022): Found design unit 1: datapath-STR File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd Line: 41
    Info (12023): Found entity 1: datapath File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/controller.vhd
    Info (12022): Found design unit 1: controller-FSM File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/controller.vhd Line: 37
    Info (12023): Found entity 1: controller File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/controller.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/seq_logic/ram.vhd
    Info (12022): Found design unit 1: ram-SYN File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd Line: 54
    Info (12023): Found entity 1: ram File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd Line: 42
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:U_DATAPATH" File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd Line: 72
Info (12128): Elaborating entity "reg" for hierarchy "datapath:U_DATAPATH|reg:U_PROGRAM_COUNTER" File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd Line: 70
Info (12128): Elaborating entity "memory" for hierarchy "datapath:U_DATAPATH|memory:U_MEMORY" File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd Line: 84
Info (12128): Elaborating entity "mux_4x1" for hierarchy "datapath:U_DATAPATH|memory:U_MEMORY|mux_4x1:U_OUT_MUX" File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd Line: 81
Info (12128): Elaborating entity "ram" for hierarchy "datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM" File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd Line: 127
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component" File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component" File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd Line: 61
Info (12133): Instantiated megafunction "datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component" with the following parameter: File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "Y:/GitHub/digital-design/Final-Project/test-cases/bubble_sort.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4k04.tdf
    Info (12023): Found entity 1: altsyncram_4k04 File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4k04.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4k04" for hierarchy "datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4k04:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113028): 178 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 2 warnings found, and 2 warnings are reported. File: Y:/GitHub/digital-design/Final-Project/test-cases/bubble_sort.mif Line: 1
    Warning (113027): Addresses ranging from 49 to 79 are not initialized File: Y:/GitHub/digital-design/Final-Project/test-cases/bubble_sort.mif Line: 1
    Warning (113027): Addresses ranging from 109 to 255 are not initialized File: Y:/GitHub/digital-design/Final-Project/test-cases/bubble_sort.mif Line: 1
Info (12128): Elaborating entity "mux_2x1" for hierarchy "datapath:U_DATAPATH|mux_2x1:U_MUX_2x1_A" File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd Line: 123
Info (12128): Elaborating entity "mux_2x1" for hierarchy "datapath:U_DATAPATH|mux_2x1:U_MUX_2x1_B" File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd Line: 134
Info (12128): Elaborating entity "registers_file" for hierarchy "datapath:U_DATAPATH|registers_file:U_REGISTERS_FILE" File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd Line: 158
Info (12128): Elaborating entity "extender" for hierarchy "datapath:U_DATAPATH|extender:U_SIGN_EXTEND_MUX_4A" File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd Line: 207
Info (12128): Elaborating entity "alu" for hierarchy "datapath:U_DATAPATH|alu:U_ALU" File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd Line: 233
Info (12128): Elaborating entity "controller" for hierarchy "controller:U_CONTROLLER" File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd Line: 103
Warning (10492): VHDL Process Statement warning at controller.vhd(355): signal "IR20downto16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/controller.vhd Line: 355
Warning (10492): VHDL Process Statement warning at controller.vhd(357): signal "IR20downto16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/controller.vhd Line: 357
Info (12128): Elaborating entity "decoder7seg" for hierarchy "decoder7seg:U_LED5" File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd Line: 132
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "datapath:U_DATAPATH|alu:U_ALU|Mult0" File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/alu/alu.vhd Line: 39
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "datapath:U_DATAPATH|alu:U_ALU|Mult1" File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/alu/alu.vhd Line: 44
Info (12130): Elaborated megafunction instantiation "datapath:U_DATAPATH|alu:U_ALU|lpm_mult:Mult0" File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/alu/alu.vhd Line: 39
Info (12133): Instantiated megafunction "datapath:U_DATAPATH|alu:U_ALU|lpm_mult:Mult0" with the following parameter: File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/alu/alu.vhd Line: 39
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf
    Info (12023): Found entity 1: mult_qgs File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/mult_qgs.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "datapath:U_DATAPATH|alu:U_ALU|lpm_mult:Mult1" File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/alu/alu.vhd Line: 44
Info (12133): Instantiated megafunction "datapath:U_DATAPATH|alu:U_ALU|lpm_mult:Mult1" with the following parameter: File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/alu/alu.vhd Line: 44
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_tns.tdf
    Info (12023): Found entity 1: mult_tns File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/mult_tns.tdf Line: 30
Info (13014): Ignored 470 buffer(s)
    Info (13019): Ignored 470 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd Line: 63
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led[0]" is stuck at GND File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd Line: 16
    Warning (13410): Pin "led[1]" is stuck at GND File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd Line: 16
    Warning (13410): Pin "led[2]" is stuck at GND File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd Line: 16
    Warning (13410): Pin "led[3]" is stuck at GND File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd Line: 16
    Warning (13410): Pin "led[4]" is stuck at GND File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd Line: 16
    Warning (13410): Pin "led[5]" is stuck at GND File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd Line: 16
    Warning (13410): Pin "led[6]" is stuck at GND File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd Line: 16
    Warning (13410): Pin "led[7]" is stuck at GND File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd Line: 16
    Warning (13410): Pin "led[8]" is stuck at GND File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd Line: 16
    Warning (13410): Pin "led[9]" is stuck at GND File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd Line: 16
    Warning (13410): Pin "led0_dp" is stuck at VCC File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd Line: 18
    Warning (13410): Pin "led1_dp" is stuck at VCC File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd Line: 20
    Warning (13410): Pin "led2_dp" is stuck at VCC File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd Line: 22
    Warning (13410): Pin "led3_dp" is stuck at VCC File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd Line: 24
    Warning (13410): Pin "led4_dp" is stuck at VCC File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd Line: 26
    Warning (13410): Pin "led5_dp" is stuck at VCC File: //vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd Line: 28
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4138 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 58 output pins
    Info (21061): Implemented 4019 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21062): Implemented 16 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 4860 megabytes
    Info: Processing ended: Fri Apr 12 16:59:32 2019
    Info: Elapsed time: 00:02:36
    Info: Total CPU time (on all processors): 00:01:47


