* Lab 1: CMOS Logic Gate Design Using MOSFETs

.include "../lib/nominal.jsim"
.include "../lib/lab1checkoff.jsim"
.include "../lib/gates.jsim"

* F(A, B, C) = C + AÂ·B
.subckt F A B C Z
MPD1 Q A 1 0 NENH sw=8 sl=1
MPD2 1 B 0 0 NENH sw=8 sl=1
MPD3 Q C 0 0 NENH sw=8 sl=1
MPU1 Q A 2 vdd PENH sw=10 sl=1
MPU2 Q B 2 vdd PENH sw=10 sl=1
MPU3 2 C vdd vdd PENH sw=10 sl=1
Xinv0 Q Z inv
.ends