// Seed: 1934465899
module module_0 (
    input  wire id_0,
    output wire id_1,
    input  tri0 id_2,
    input  wor  id_3
);
  logic id_5;
  assign id_5 = -1 == 1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input  tri   id_0,
    output wor   id_1,
    input  tri1  id_2,
    input  tri0  id_3,
    output logic id_4,
    input  wor   id_5,
    input  wor   id_6,
    input  tri1  id_7,
    input  tri0  id_8,
    input  uwire id_9
);
  always @(posedge 1'b0) begin : LABEL_0
    id_4 = 1 | id_6 + ~id_6;
  end
  module_0 modCall_1 (
      id_2,
      id_1,
      id_5,
      id_9
  );
endmodule
