Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8d49ce3276e54000a940cbb21b1f03e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pwm_sim_behav xil_defaultlib.pwm_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/DAC_R2R_PWM/Sim/DAC_R2R_PWM.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pwm(R2R_BITS=2,PWM_BITS=4)
Compiling module xil_defaultlib.pwm_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pwm_sim_behav
