|work.cycloneiii_crcblock|parameter lpm_type "cycloneiii_crcblock";,parameter oscillator_divider 1;|
|altera_mf.dcfifo|parameter intended_device_family "Cyclone III";,parameter lpm_numwords 256;,parameter lpm_showahead "OFF";,parameter lpm_type "dcfifo";,parameter lpm_width 8;,parameter lpm_widthu 8;,parameter overflow_checking "OFF";,parameter rdsync_delaypipe 5;,parameter underflow_checking "OFF";,parameter use_eab "ON";,parameter write_aclr_synch "OFF";,parameter wrsync_delaypipe 5;|
|altera_mf.dcfifo|parameter intended_device_family "Cyclone III";,parameter lpm_numwords 32;,parameter lpm_showahead "OFF";,parameter lpm_type "dcfifo";,parameter lpm_width 21;,parameter lpm_widthu 5;,parameter overflow_checking "OFF";,parameter rdsync_delaypipe 5;,parameter underflow_checking "OFF";,parameter use_eab "ON";,parameter write_aclr_synch "OFF";,parameter wrsync_delaypipe 5;|
|lpm.lpm_shiftreg|parameter lpm_direction "LEFT";,parameter lpm_type "LPM_SHIFTREG";,parameter lpm_width 10;|
|altera_mf.altpll|parameter bandwidth_type "AUTO";,parameter clk0_divide_by 1;,parameter clk0_duty_cycle 50;,parameter clk0_multiply_by 1;,parameter clk0_phase_shift "0";,parameter clk1_divide_by 1;,parameter clk1_duty_cycle 50;,parameter clk1_multiply_by 2;,parameter clk1_phase_shift "0";,parameter clk2_divide_by 10;,parameter clk2_duty_cycle 50;,parameter clk2_multiply_by 1;,parameter clk2_phase_shift "0";,parameter clk3_divide_by 40;,parameter clk3_duty_cycle 50;,parameter clk3_multiply_by 1;,parameter clk3_phase_shift "0";,parameter compensate_clock "CLK0";,parameter inclk0_input_frequency 25000;,parameter inclk1_input_frequency 25000;,parameter intended_device_family "Cyclone III";,parameter lpm_hint "CBX_MODULE_PREFIX=mega_func_pll_40MHz_switchover_cycloneIII";,parameter lpm_type "altpll";,parameter operation_mode "NORMAL";,parameter pll_type "AUTO";,parameter port_activeclock "PORT_USED";,parameter port_areset "PORT_USED";,parameter port_clkbad0 "PORT_USED";,parameter port_clkbad1 "PORT_USED";,parameter port_clkloss "PORT_UNUSED";,parameter port_clkswitch "PORT_USED";,parameter port_configupdate "PORT_UNUSED";,parameter port_fbin "PORT_UNUSED";,parameter port_inclk0 "PORT_USED";,parameter port_inclk1 "PORT_USED";,parameter port_locked "PORT_USED";,parameter port_pfdena "PORT_UNUSED";,parameter port_phasecounterselect "PORT_UNUSED";,parameter port_phasedone "PORT_UNUSED";,parameter port_phasestep "PORT_UNUSED";,parameter port_phaseupdown "PORT_UNUSED";,parameter port_pllena "PORT_UNUSED";,parameter port_scanaclr "PORT_UNUSED";,parameter port_scanclk "PORT_UNUSED";,parameter port_scanclkena "PORT_UNUSED";,parameter port_scandata "PORT_UNUSED";,parameter port_scandataout "PORT_UNUSED";,parameter port_scandone "PORT_UNUSED";,parameter port_scanread "PORT_UNUSED";,parameter port_scanwrite "PORT_UNUSED";,parameter port_clk0 "PORT_USED";,parameter port_clk1 "PORT_USED";,parameter port_clk2 "PORT_USED";,parameter port_clk3 "PORT_USED";,parameter port_clk4 "PORT_UNUSED";,parameter port_clk5 "PORT_UNUSED";,parameter port_clkena0 "PORT_UNUSED";,parameter port_clkena1 "PORT_UNUSED";,parameter port_clkena2 "PORT_UNUSED";,parameter port_clkena3 "PORT_UNUSED";,parameter port_clkena4 "PORT_UNUSED";,parameter port_clkena5 "PORT_UNUSED";,parameter port_extclk0 "PORT_UNUSED";,parameter port_extclk1 "PORT_UNUSED";,parameter port_extclk2 "PORT_UNUSED";,parameter port_extclk3 "PORT_UNUSED";,parameter primary_clock "inclk0";,parameter self_reset_on_loss_lock "OFF";,parameter switch_over_type "AUTO";,parameter width_clock 5;|
