

================================================================
== Vivado HLS Report for 'forward_4'
================================================================
* Date:           Fri May 24 00:15:47 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        zynqconn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.261|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  217479|  217479|  217479|  217479|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  240|  240|         2|          -|          -|   120|    no    |
        |- Loop 2  |  240|  240|         2|          -|          -|   120|    no    |
        |- Loop 3  |  240|  240|         2|          -|          -|   120|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!tmp)
	5  / (tmp)
4 --> 
	3  / true
5 --> 
	6  / (!exitcond_0_i)
	7  / (exitcond_0_i)
6 --> 
	5  / true
7 --> 
	8  / (!tmp_s)
8 --> 
	7  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "call fastcc void @forward_conv.2([400 x i16]* %conv_layer_5_120_1_0_5_5_16_input_data_V, [120 x i16]* %conv_layer_5_120_1_0_5_5_16_output_data_V, [48000 x i16]* %conv_layer_5_120_1_0_5_5_16_W_data_V, [400 x i16]* %conv_layer_5_120_1_0_5_5_16_inpad_data_V)" [zynqconn/CONV_layer.h:51]   --->   Operation 9 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "call fastcc void @forward_conv.2([400 x i16]* %conv_layer_5_120_1_0_5_5_16_input_data_V, [120 x i16]* %conv_layer_5_120_1_0_5_5_16_output_data_V, [48000 x i16]* %conv_layer_5_120_1_0_5_5_16_W_data_V, [400 x i16]* %conv_layer_5_120_1_0_5_5_16_inpad_data_V)" [zynqconn/CONV_layer.h:51]   --->   Operation 10 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 11 [1/1] (1.76ns)   --->   "br label %1" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:52]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%p_i0_0_i = phi i7 [ 0, %0 ], [ %p_i0, %2 ]"   --->   Operation 12 'phi' 'p_i0_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%p_i0_0_i_cast3 = zext i7 %p_i0_0_i to i64" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:52]   --->   Operation 13 'zext' 'p_i0_0_i_cast3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (1.48ns)   --->   "%tmp = icmp eq i7 %p_i0_0_i, -8" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:52]   --->   Operation 14 'icmp' 'tmp' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (1.87ns)   --->   "%p_i0 = add i7 %p_i0_0_i, 1" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:52]   --->   Operation 16 'add' 'p_i0' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader.0.0.i.preheader, label %2" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:52]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%conv_layer_output_d = getelementptr [120 x i16]* %conv_layer_5_120_1_0_5_5_16_output_data_V, i64 0, i64 %p_i0_0_i_cast3" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:52]   --->   Operation 18 'getelementptr' 'conv_layer_output_d' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 19 [2/2] (3.25ns)   --->   "%conv_layer_output_d_1 = load i16* %conv_layer_output_d, align 2" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:52]   --->   Operation 19 'load' 'conv_layer_output_d_1' <Predicate = (!tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_3 : Operation 20 [1/1] (1.76ns)   --->   "br label %.preheader.0.0.i" [zynqconn/RELU_layer.h:22->zynqconn/CONV_layer.h:53]   --->   Operation 20 'br' <Predicate = (tmp)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 21 [1/2] (3.25ns)   --->   "%conv_layer_output_d_1 = load i16* %conv_layer_output_d, align 2" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:52]   --->   Operation 21 'load' 'conv_layer_output_d_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%conv_layer_relu1_inp = getelementptr [120 x i16]* %conv_layer_5_120_1_0_5_5_16_relu1_input_data_V, i64 0, i64 %p_i0_0_i_cast3" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:52]   --->   Operation 22 'getelementptr' 'conv_layer_relu1_inp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (3.25ns)   --->   "store i16 %conv_layer_output_d_1, i16* %conv_layer_relu1_inp, align 2" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:52]   --->   Operation 23 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "br label %1" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:52]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.25>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%p_z_assign_0_i = phi i7 [ %iz_0_i, %_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.0.i ], [ 0, %.preheader.0.0.i.preheader ]" [zynqconn/RELU_layer.h:22->zynqconn/CONV_layer.h:53]   --->   Operation 25 'phi' 'p_z_assign_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (1.48ns)   --->   "%exitcond_0_i = icmp eq i7 %p_z_assign_0_i, -8" [zynqconn/RELU_layer.h:22->zynqconn/CONV_layer.h:53]   --->   Operation 26 'icmp' 'exitcond_0_i' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 27 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (1.87ns)   --->   "%iz_0_i = add i7 %p_z_assign_0_i, 1" [zynqconn/RELU_layer.h:22->zynqconn/CONV_layer.h:53]   --->   Operation 28 'add' 'iz_0_i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_i, label %forward.exit.preheader, label %_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.0.i" [zynqconn/RELU_layer.h:22->zynqconn/CONV_layer.h:53]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_10_0_i = zext i7 %p_z_assign_0_i to i64" [zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/CONV_layer.h:53]   --->   Operation 30 'zext' 'tmp_10_0_i' <Predicate = (!exitcond_0_i)> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%conv_layer_relu1_inp_1 = getelementptr [120 x i16]* %conv_layer_5_120_1_0_5_5_16_relu1_input_data_V, i64 0, i64 %tmp_10_0_i" [zynqconn/RELU_layer.h:24->zynqconn/CONV_layer.h:53]   --->   Operation 31 'getelementptr' 'conv_layer_relu1_inp_1' <Predicate = (!exitcond_0_i)> <Delay = 0.00>
ST_5 : Operation 32 [2/2] (3.25ns)   --->   "%conv_layer_relu1_inp_2 = load i16* %conv_layer_relu1_inp_1, align 2" [zynqconn/RELU_layer.h:24->zynqconn/CONV_layer.h:53]   --->   Operation 32 'load' 'conv_layer_relu1_inp_2' <Predicate = (!exitcond_0_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_5 : Operation 33 [1/1] (1.76ns)   --->   "br label %forward.exit" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:54]   --->   Operation 33 'br' <Predicate = (exitcond_0_i)> <Delay = 1.76>

State 6 <SV = 4> <Delay = 7.26>
ST_6 : Operation 34 [1/2] (3.25ns)   --->   "%conv_layer_relu1_inp_2 = load i16* %conv_layer_relu1_inp_1, align 2" [zynqconn/RELU_layer.h:24->zynqconn/CONV_layer.h:53]   --->   Operation 34 'load' 'conv_layer_relu1_inp_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_71 = trunc i16 %conv_layer_relu1_inp_2 to i15" [zynqconn/RELU_layer.h:26->zynqconn/CONV_layer.h:53]   --->   Operation 35 'trunc' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %conv_layer_relu1_inp_2, i32 15)" [zynqconn/RELU_layer.h:26->zynqconn/CONV_layer.h:53]   --->   Operation 36 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%conv_layer_relu1_out = getelementptr [120 x i15]* %conv_layer_5_120_1_0_5_5_16_relu1_output_data_V, i64 0, i64 %tmp_10_0_i" [zynqconn/RELU_layer.h:27->zynqconn/CONV_layer.h:53]   --->   Operation 37 'getelementptr' 'conv_layer_relu1_out' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.75ns)   --->   "%storemerge_0_i = select i1 %tmp_72, i15 0, i15 %tmp_71" [zynqconn/RELU_layer.h:26->zynqconn/CONV_layer.h:53]   --->   Operation 38 'select' 'storemerge_0_i' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (3.25ns)   --->   "store i15 %storemerge_0_i, i15* %conv_layer_relu1_out, align 2" [zynqconn/RELU_layer.h:27->zynqconn/CONV_layer.h:53]   --->   Operation 39 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "br label %.preheader.0.0.i" [zynqconn/RELU_layer.h:22->zynqconn/CONV_layer.h:53]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 3.25>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%p_i0_0_i1 = phi i7 [ %p_i0_5, %3 ], [ 0, %forward.exit.preheader ]"   --->   Operation 41 'phi' 'p_i0_0_i1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%p_i0_0_i1_cast1 = zext i7 %p_i0_0_i1 to i64" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:54]   --->   Operation 42 'zext' 'p_i0_0_i1_cast1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (1.48ns)   --->   "%tmp_s = icmp eq i7 %p_i0_0_i1, -8" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:54]   --->   Operation 43 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 44 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (1.87ns)   --->   "%p_i0_5 = add i7 %p_i0_0_i1, 1" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:54]   --->   Operation 45 'add' 'p_i0_5' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %"operator=.exit2", label %3" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:54]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%conv_layer_relu1_out_1 = getelementptr [120 x i15]* %conv_layer_5_120_1_0_5_5_16_relu1_output_data_V, i64 0, i64 %p_i0_0_i1_cast1" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:54]   --->   Operation 47 'getelementptr' 'conv_layer_relu1_out_1' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_7 : Operation 48 [2/2] (3.25ns)   --->   "%conv_layer_relu1_out_2 = load i15* %conv_layer_relu1_out_1, align 2" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:54]   --->   Operation 48 'load' 'conv_layer_relu1_out_2' <Predicate = (!tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 49 'ret' <Predicate = (tmp_s)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 6.50>
ST_8 : Operation 50 [1/2] (3.25ns)   --->   "%conv_layer_relu1_out_2 = load i15* %conv_layer_relu1_out_1, align 2" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:54]   --->   Operation 50 'load' 'conv_layer_relu1_out_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%extLd = zext i15 %conv_layer_relu1_out_2 to i16" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:54]   --->   Operation 51 'zext' 'extLd' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%conv_layer_output_d_2 = getelementptr [120 x i16]* %conv_layer_5_120_1_0_5_5_16_output_data_V, i64 0, i64 %p_i0_0_i1_cast1" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:54]   --->   Operation 52 'getelementptr' 'conv_layer_output_d_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (3.25ns)   --->   "store i16 %extLd, i16* %conv_layer_output_d_2, align 2" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:54]   --->   Operation 53 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "br label %forward.exit" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:54]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__i0') with incoming values : ('__i0', zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:52) [10]  (1.77 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'phi' operation ('__i0') with incoming values : ('__i0', zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:52) [10]  (0 ns)
	'getelementptr' operation ('conv_layer_output_d', zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:52) [17]  (0 ns)
	'load' operation ('conv_layer_output_d_1', zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:52) on array 'conv_layer_5_120_1_0_5_5_16_output_data_V' [18]  (3.25 ns)

 <State 4>: 6.51ns
The critical path consists of the following:
	'load' operation ('conv_layer_output_d_1', zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:52) on array 'conv_layer_5_120_1_0_5_5_16_output_data_V' [18]  (3.25 ns)
	'store' operation (zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:52) of variable 'conv_layer_output_d_1', zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:52 on array 'conv_layer_5_120_1_0_5_5_16_relu1_input_data_V' [20]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'phi' operation ('p_z_assign_0_i', zynqconn/RELU_layer.h:22->zynqconn/CONV_layer.h:53) with incoming values : ('iz_0_i', zynqconn/RELU_layer.h:22->zynqconn/CONV_layer.h:53) [25]  (0 ns)
	'getelementptr' operation ('conv_layer_relu1_inp_1', zynqconn/RELU_layer.h:24->zynqconn/CONV_layer.h:53) [32]  (0 ns)
	'load' operation ('conv_layer_relu1_inp_2', zynqconn/RELU_layer.h:24->zynqconn/CONV_layer.h:53) on array 'conv_layer_5_120_1_0_5_5_16_relu1_input_data_V' [33]  (3.25 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'load' operation ('conv_layer_relu1_inp_2', zynqconn/RELU_layer.h:24->zynqconn/CONV_layer.h:53) on array 'conv_layer_5_120_1_0_5_5_16_relu1_input_data_V' [33]  (3.25 ns)
	'select' operation ('storemerge_0_i', zynqconn/RELU_layer.h:26->zynqconn/CONV_layer.h:53) [37]  (0.754 ns)
	'store' operation (zynqconn/RELU_layer.h:27->zynqconn/CONV_layer.h:53) of variable 'storemerge_0_i', zynqconn/RELU_layer.h:26->zynqconn/CONV_layer.h:53 on array 'conv_layer_5_120_1_0_5_5_16_relu1_output_data_V' [38]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'phi' operation ('__i0') with incoming values : ('__i0', zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:54) [43]  (0 ns)
	'getelementptr' operation ('conv_layer_relu1_out_1', zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:54) [50]  (0 ns)
	'load' operation ('conv_layer_relu1_out_2', zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:54) on array 'conv_layer_5_120_1_0_5_5_16_relu1_output_data_V' [51]  (3.25 ns)

 <State 8>: 6.51ns
The critical path consists of the following:
	'load' operation ('conv_layer_relu1_out_2', zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:54) on array 'conv_layer_5_120_1_0_5_5_16_relu1_output_data_V' [51]  (3.25 ns)
	'store' operation (zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:54) of variable 'extLd', zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:54 on array 'conv_layer_5_120_1_0_5_5_16_output_data_V' [54]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
