v 20110115 2
C 40000 40000 0 0 0 title-B.sym
C 45500 46800 1 0 0 7400-1.sym
{
T 46000 47700 5 10 0 0 0 0 1
device=7400
T 45800 47700 5 10 1 1 0 0 1
refdes=U1
T 46000 49050 5 10 0 0 0 0 1
footprint=DIP14
}
C 48200 46600 1 0 0 7400-1.sym
{
T 48700 47500 5 10 0 0 0 0 1
device=7400
T 48500 47500 5 10 1 1 0 0 1
refdes=U1
T 48700 48850 5 10 0 0 0 0 1
footprint=DIP14
T 48200 46600 5 10 0 0 0 0 1
slot=2
}
C 45500 45100 1 0 0 7400-1.sym
{
T 46000 46000 5 10 0 0 0 0 1
device=7400
T 45800 46000 5 10 1 1 0 0 1
refdes=U1
T 46000 47350 5 10 0 0 0 0 1
footprint=DIP14
T 45500 45100 5 10 0 0 0 0 1
slot=3
}
C 45500 43600 1 0 0 7400-1.sym
{
T 46000 44500 5 10 0 0 0 0 1
device=7400
T 45800 44500 5 10 1 1 0 0 1
refdes=U1
T 46000 45850 5 10 0 0 0 0 1
footprint=DIP14
T 45500 43600 5 10 0 0 0 0 1
slot=4
}
C 48400 45100 1 0 0 7410-1.sym
{
T 49000 46000 5 10 0 0 0 0 1
device=7410
T 48800 46000 5 10 1 1 0 0 1
refdes=U2
T 49000 47200 5 10 0 0 0 0 1
footprint=DIP14
}
C 48300 43500 1 0 0 7410-1.sym
{
T 48900 44400 5 10 0 0 0 0 1
device=7410
T 48700 44400 5 10 1 1 0 0 1
refdes=U2
T 48900 45600 5 10 0 0 0 0 1
footprint=DIP14
T 48300 43500 5 10 0 0 0 0 1
slot=2
}
N 45500 47100 45500 47500 4
N 45500 45800 45500 45400 4
N 45500 44300 45500 43900 4
N 46800 47300 48200 47300 4
N 48200 46900 43500 46900 4
N 49500 47100 52500 47100 4
N 47500 47300 47500 48000 4
N 47500 48000 52500 48000 4
N 46800 45600 48400 45600 4
N 48400 46000 43500 46000 4
N 43500 46000 43500 46100 4
N 48400 45200 46800 45200 4
N 46800 45200 46800 44100 4
N 45500 45400 43500 45400 4
N 45500 44300 43500 44300 4
N 48300 44400 48100 44400 4
N 48100 44400 48100 46000 4
N 48300 44000 47600 44000 4
N 47600 44000 47600 45600 4
N 48300 43600 44900 43600 4
N 44900 43600 44900 44300 4
N 49700 45600 52500 45600 4
N 49600 44000 52500 44000 4
N 45500 47500 43500 47500 4
T 43600 47600 9 10 1 0 0 0 1
R/W
T 43600 47000 9 10 1 0 0 0 1
PHI2
T 43600 46100 9 10 1 0 0 0 1
A15
T 43600 45500 9 10 1 0 0 0 1
A14
T 43600 44400 9 10 1 0 0 0 1
A13
T 52000 48100 9 10 1 0 0 0 1
/OE
T 52000 47200 9 10 1 0 0 0 1
/WE
T 52000 45700 9 10 1 0 0 0 1
/CE1
T 52000 44100 9 10 1 0 0 0 1
/CE2
T 53900 40400 9 10 1 0 0 0 1
0.0
T 53900 40100 9 10 1 0 0 0 1
JEFF TRANTER
T 50500 40100 9 10 1 0 0 0 1
1
T 52000 40100 9 10 1 0 0 0 1
2
T 51000 40800 9 20 1 0 0 0 1
APPLE 1 MEMORY CARD
C 42700 41000 1 90 0 capacitor-1.sym
{
T 42000 41200 5 10 0 0 90 0 1
device=CAPACITOR
T 42200 41200 5 10 1 1 90 0 1
value=0.1
T 42700 41000 5 10 1 1 0 0 1
refdes=C1
T 42700 41000 5 10 0 0 0 0 1
symversion=0.1
}
C 43700 41000 1 90 0 capacitor-1.sym
{
T 43000 41200 5 10 0 0 90 0 1
device=CAPACITOR
T 43200 41200 5 10 1 1 90 0 1
value=0.1
T 43700 41000 5 10 1 1 0 0 1
refdes=C2
T 43700 41000 5 10 0 0 0 0 1
symversion=0.1
}
C 44700 41000 1 90 0 capacitor-1.sym
{
T 44000 41200 5 10 0 0 90 0 1
device=CAPACITOR
T 44200 41200 5 10 1 1 90 0 1
value=0.1
T 44700 41000 5 10 1 1 0 0 1
refdes=C3
T 44700 41000 5 10 0 0 0 0 1
symversion=0.1
}
C 45700 41000 1 90 0 capacitor-1.sym
{
T 45000 41200 5 10 0 0 90 0 1
device=CAPACITOR
T 45200 41200 5 10 1 1 90 0 1
value=0.1
T 45700 41000 5 10 1 1 0 0 1
refdes=C4
T 45700 41000 5 10 0 0 0 0 1
symversion=0.1
}
C 46300 41900 1 270 0 capacitor-2.sym
{
T 47000 41700 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 46800 41700 5 10 1 1 270 0 1
refdes=C5
T 47200 41700 5 10 0 0 270 0 1
symversion=0.1
T 46300 41900 5 10 1 1 180 0 1
value=10
}
T 52800 45700 9 10 1 0 0 0 1
$8000-$9FFF
T 52800 44100 9 10 1 0 0 0 1
$A000-$BFFF
T 53400 49600 9 10 1 0 0 0 3
      VCC GND
U1  14    7
U2  14    7
