{signal: 
 [
  
  {name: 'CLK', wave: 'P..........',"period": 1 },
{name: 'Instruction', wave: '24.24..4..2', data: ['I1', 'I2', 'I3','I4','I5','I6']},
   [
   "core",
  { 
    name: 'ctr_request', wave: '01.01.....0',node:'.a..'},
     {name: 'acc_mem', wave: '2.52.5.2.52', data: ['idle', 'w_valid', 'idle','w_valid','idle','w_valid','idle'], node: '..1'},
  { 
    name: 'stall_pipe', wave: '010.1.01.0.',phase: -0.2},
     {name: 'request_dm', wave: '010.10.1.0.',phase: -0.2,node: '.bc'},
    
],
  [
  "Memory",
  {name: 'ready', wave: '1......01..'},
  {name: 'valid', wave: '0.10..10.10'},
 // {name: 'Instruction', wave: 'xx2xxx2xx'},
    ],

],
     edge: [
     'a->b',
    '1->c', '5~>2', 'q-~>c', '6~>2', '0->a','3->c','r->d','t-~>e',,'v-~>1'
  ],
 config: {hscale: 2},
  "head": {
     "text": "Instruction Fetch OBI -  Memory always ready with N delay cycle access: memory releases data N cycles after request from core",
  },
     "foot": {
     "text": "{I2, I4, I5 are memory access instructions} {request_dm stays high one cycle with ready, then FSM goes in w_valid state to wait for the valid}",
  },}