

================================================================
== Vivado HLS Report for 'pooling2d_cl_array_array_ap_fixed_8u_config7_s'
================================================================
* Date:           Tue Jul 20 16:21:59 2021

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      149|      149| 0.745 us | 0.745 us |  149|  149|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      147|      147|         5|          1|          1|   144|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     791|    -|
|FIFO             |        0|      -|     192|     992|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|       2|       2|    -|
|Multiplexer      |        -|      -|       -|     237|    -|
|Register         |        0|      -|     418|      64|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     612|    2086|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2940|   3600|  866400|  433200|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory        |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |pool_table_height17_U  |pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe  |        0|  1|   1|    0|    12|    1|     1|           12|
    |pool_table_width18_U   |pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe  |        0|  1|   1|    0|    12|    1|     1|           12|
    +-----------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                  |                                                              |        0|  2|   2|    0|    24|    2|     2|           24|
    +-----------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +---------------------------+---------+---+----+-----+------+-----+---------+
    |            Name           | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------------+---------+---+----+-----+------+-----+---------+
    |data_window_0_V_V_fifo_U   |        0|  6|   0|    -|    12|   16|      192|
    |data_window_10_V_V_fifo_U  |        0|  6|   0|    -|    12|   16|      192|
    |data_window_11_V_V_fifo_U  |        0|  6|   0|    -|    12|   16|      192|
    |data_window_12_V_V_fifo_U  |        0|  6|   0|    -|    12|   16|      192|
    |data_window_13_V_V_fifo_U  |        0|  6|   0|    -|    12|   16|      192|
    |data_window_14_V_V_fifo_U  |        0|  6|   0|    -|    12|   16|      192|
    |data_window_15_V_V_fifo_U  |        0|  6|   0|    -|    12|   16|      192|
    |data_window_16_V_V_fifo_U  |        0|  6|   0|    -|    12|   16|      192|
    |data_window_17_V_V_fifo_U  |        0|  6|   0|    -|    12|   16|      192|
    |data_window_18_V_V_fifo_U  |        0|  6|   0|    -|    12|   16|      192|
    |data_window_19_V_V_fifo_U  |        0|  6|   0|    -|    12|   16|      192|
    |data_window_1_V_V_fifo_U   |        0|  6|   0|    -|    12|   16|      192|
    |data_window_20_V_V_fifo_U  |        0|  6|   0|    -|    12|   16|      192|
    |data_window_21_V_V_fifo_U  |        0|  6|   0|    -|    12|   16|      192|
    |data_window_22_V_V_fifo_U  |        0|  6|   0|    -|    12|   16|      192|
    |data_window_23_V_V_fifo_U  |        0|  6|   0|    -|    12|   16|      192|
    |data_window_24_V_V_fifo_U  |        0|  6|   0|    -|    12|   16|      192|
    |data_window_25_V_V_fifo_U  |        0|  6|   0|    -|    12|   16|      192|
    |data_window_26_V_V_fifo_U  |        0|  6|   0|    -|    12|   16|      192|
    |data_window_27_V_V_fifo_U  |        0|  6|   0|    -|    12|   16|      192|
    |data_window_28_V_V_fifo_U  |        0|  6|   0|    -|    12|   16|      192|
    |data_window_29_V_V_fifo_U  |        0|  6|   0|    -|    12|   16|      192|
    |data_window_2_V_V_fifo_U   |        0|  6|   0|    -|    12|   16|      192|
    |data_window_30_V_V_fifo_U  |        0|  6|   0|    -|    12|   16|      192|
    |data_window_31_V_V_fifo_U  |        0|  6|   0|    -|    12|   16|      192|
    |data_window_3_V_V_fifo_U   |        0|  6|   0|    -|    12|   16|      192|
    |data_window_4_V_V_fifo_U   |        0|  6|   0|    -|    12|   16|      192|
    |data_window_5_V_V_fifo_U   |        0|  6|   0|    -|    12|   16|      192|
    |data_window_6_V_V_fifo_U   |        0|  6|   0|    -|    12|   16|      192|
    |data_window_7_V_V_fifo_U   |        0|  6|   0|    -|    12|   16|      192|
    |data_window_8_V_V_fifo_U   |        0|  6|   0|    -|    12|   16|      192|
    |data_window_9_V_V_fifo_U   |        0|  6|   0|    -|    12|   16|      192|
    +---------------------------+---------+---+----+-----+------+-----+---------+
    |Total                      |        0|192|   0|    0|   384|  512|     6144|
    +---------------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln142_1_fu_1425_p2            |     +    |      0|  0|  13|           4|           1|
    |add_ln142_fu_1405_p2              |     +    |      0|  0|  15|           8|           1|
    |i_iw_fu_1449_p2                   |     +    |      0|  0|  13|           4|           1|
    |ap_block_state6_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op160         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op314         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln142_fu_1399_p2             |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln143_fu_1411_p2             |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_10_fu_1631_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_11_fu_1790_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_12_fu_1645_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_13_fu_1659_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_14_fu_1801_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_15_fu_1673_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_16_fu_1687_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_17_fu_1812_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_18_fu_1701_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_19_fu_1715_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_1_fu_1547_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_20_fu_1823_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_21_fu_1729_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_22_fu_1743_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_23_fu_1834_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_2_fu_1757_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_3_fu_1561_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_4_fu_1575_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_5_fu_1768_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_6_fu_1589_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_7_fu_1603_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_8_fu_1779_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_9_fu_1617_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_fu_1533_p2            |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln879_fu_1463_p2             |   icmp   |      0|  0|   8|           2|           2|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    or    |      0|  0|   2|           1|           1|
    |res_V_data_0_V_din                |  select  |      0|  0|  16|           1|          16|
    |res_V_data_1_V_din                |  select  |      0|  0|  16|           1|          16|
    |res_V_data_2_V_din                |  select  |      0|  0|  16|           1|          16|
    |res_V_data_3_V_din                |  select  |      0|  0|  16|           1|          16|
    |res_V_data_4_V_din                |  select  |      0|  0|  16|           1|          16|
    |res_V_data_5_V_din                |  select  |      0|  0|  16|           1|          16|
    |res_V_data_6_V_din                |  select  |      0|  0|  16|           1|          16|
    |res_V_data_7_V_din                |  select  |      0|  0|  16|           1|          16|
    |select_ln81_1_fu_1431_p3          |  select  |      0|  0|   4|           1|           4|
    |select_ln81_fu_1417_p3            |  select  |      0|  0|   4|           1|           1|
    |select_ln94_10_fu_1637_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln94_12_fu_1651_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln94_13_fu_1665_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln94_15_fu_1679_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln94_16_fu_1693_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln94_18_fu_1707_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln94_19_fu_1721_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln94_1_fu_1553_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln94_21_fu_1735_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln94_22_fu_1749_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln94_3_fu_1567_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln94_4_fu_1581_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln94_6_fu_1595_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln94_7_fu_1609_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln94_9_fu_1623_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln94_fu_1539_p3            |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 791|         450|         800|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  21|          4|    1|          4|
    |ap_done                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                 |   9|          2|    1|          2|
    |ap_phi_mux_h_idx_assign_phi_fu_1381_p4  |   9|          2|    4|          8|
    |data_V_data_0_V_blk_n                   |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n                   |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n                   |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n                   |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n                   |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n                   |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n                   |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n                   |   9|          2|    1|          2|
    |h_idx_assign_reg_1377                   |   9|          2|    4|          8|
    |indvar_flatten_reg_1366                 |   9|          2|    8|         16|
    |real_start                              |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                    |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                    |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                    |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                    |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n                    |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n                    |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n                    |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n                    |   9|          2|    1|          2|
    |wp_idx_reg_1388                         |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 237|         52|   41|         84|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |h_idx_assign_reg_1377    |   4|   0|    4|          0|
    |icmp_ln142_reg_2037      |   1|   0|    1|          0|
    |icmp_ln879_reg_2070      |   1|   0|    1|          0|
    |indvar_flatten_reg_1366  |   8|   0|    8|          0|
    |or_ln_reg_2066           |   2|   0|    2|          0|
    |select_ln81_1_reg_2046   |   4|   0|    4|          0|
    |select_ln94_10_reg_2116  |  16|   0|   16|          0|
    |select_ln94_12_reg_2122  |  16|   0|   16|          0|
    |select_ln94_13_reg_2128  |  16|   0|   16|          0|
    |select_ln94_15_reg_2134  |  16|   0|   16|          0|
    |select_ln94_16_reg_2140  |  16|   0|   16|          0|
    |select_ln94_18_reg_2146  |  16|   0|   16|          0|
    |select_ln94_19_reg_2152  |  16|   0|   16|          0|
    |select_ln94_1_reg_2080   |  16|   0|   16|          0|
    |select_ln94_21_reg_2158  |  16|   0|   16|          0|
    |select_ln94_22_reg_2164  |  16|   0|   16|          0|
    |select_ln94_3_reg_2086   |  16|   0|   16|          0|
    |select_ln94_4_reg_2092   |  16|   0|   16|          0|
    |select_ln94_6_reg_2098   |  16|   0|   16|          0|
    |select_ln94_7_reg_2104   |  16|   0|   16|          0|
    |select_ln94_9_reg_2110   |  16|   0|   16|          0|
    |select_ln94_reg_2074     |  16|   0|   16|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |wp_idx_reg_1388          |   4|   0|    4|          0|
    |icmp_ln142_reg_2037      |  64|  32|    1|          0|
    |icmp_ln879_reg_2070      |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 418|  64|  292|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+-------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,8u>,config7> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,8u>,config7> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,8u>,config7> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,8u>,config7> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,8u>,config7> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,8u>,config7> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,8u>,config7> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,8u>,config7> | return value |
|start_out                | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,8u>,config7> | return value |
|start_write              | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,8u>,config7> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                 data_V_data_0_V                |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_0_V                |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                 data_V_data_0_V                |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                 data_V_data_1_V                |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_1_V                |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                 data_V_data_1_V                |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                 data_V_data_2_V                |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_2_V                |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                 data_V_data_2_V                |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  |                 data_V_data_3_V                |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_3_V                |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                 data_V_data_3_V                |    pointer   |
|data_V_data_4_V_dout     |  in |   16|   ap_fifo  |                 data_V_data_4_V                |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_4_V                |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                 data_V_data_4_V                |    pointer   |
|data_V_data_5_V_dout     |  in |   16|   ap_fifo  |                 data_V_data_5_V                |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_5_V                |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |                 data_V_data_5_V                |    pointer   |
|data_V_data_6_V_dout     |  in |   16|   ap_fifo  |                 data_V_data_6_V                |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_6_V                |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |                 data_V_data_6_V                |    pointer   |
|data_V_data_7_V_dout     |  in |   16|   ap_fifo  |                 data_V_data_7_V                |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_7_V                |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |                 data_V_data_7_V                |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                 res_V_data_0_V                 |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_0_V                 |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                 res_V_data_0_V                 |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                 res_V_data_1_V                 |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_1_V                 |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                 res_V_data_1_V                 |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                 res_V_data_2_V                 |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_2_V                 |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                 res_V_data_2_V                 |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |                 res_V_data_3_V                 |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_3_V                 |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                 res_V_data_3_V                 |    pointer   |
|res_V_data_4_V_din       | out |   16|   ap_fifo  |                 res_V_data_4_V                 |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_4_V                 |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                 res_V_data_4_V                 |    pointer   |
|res_V_data_5_V_din       | out |   16|   ap_fifo  |                 res_V_data_5_V                 |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_5_V                 |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                 res_V_data_5_V                 |    pointer   |
|res_V_data_6_V_din       | out |   16|   ap_fifo  |                 res_V_data_6_V                 |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_6_V                 |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                 res_V_data_6_V                 |    pointer   |
|res_V_data_7_V_din       | out |   16|   ap_fifo  |                 res_V_data_7_V                 |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_7_V                 |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                 res_V_data_7_V                 |    pointer   |
+-------------------------+-----+-----+------------+------------------------------------------------+--------------+

