
---------- Begin Simulation Statistics ----------
final_tick                                 4089926000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 155699                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724072                       # Number of bytes of host memory used
host_op_rate                                   305134                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    75.49                       # Real time elapsed on the host
host_tick_rate                               54176980                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11753976                       # Number of instructions simulated
sim_ops                                      23035146                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004090                       # Number of seconds simulated
sim_ticks                                  4089926000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12219259                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9780715                       # number of cc regfile writes
system.cpu.committedInsts                    11753976                       # Number of Instructions Simulated
system.cpu.committedOps                      23035146                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.695922                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.695922                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   6463387                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4332148                       # number of floating regfile writes
system.cpu.idleCycles                          205836                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               122123                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2434754                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.106074                       # Inst execution rate
system.cpu.iew.exec_refs                      4904279                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     533094                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  618272                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4696525                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                199                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             13143                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               714608                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27265599                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4371185                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            279173                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25407232                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3855                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                212612                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 116863                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                221898                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            295                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        41523                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80600                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  33834203                       # num instructions consuming a value
system.cpu.iew.wb_count                      25241090                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.627909                       # average fanout of values written-back
system.cpu.iew.wb_producers                  21244816                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.085763                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25283487                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31858128                       # number of integer regfile reads
system.cpu.int_regfile_writes                19217983                       # number of integer regfile writes
system.cpu.ipc                               1.436942                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.436942                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            166200      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17446592     67.92%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18889      0.07%     68.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                630604      2.46%     71.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              198343      0.77%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.01%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               324081      1.26%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11148      0.04%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55436      0.22%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1667728      6.49%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           98668      0.38%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           49203      0.19%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          49152      0.19%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2552045      9.94%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              368850      1.44%     92.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1866924      7.27%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         178864      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25686405                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4664804                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9188740                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4510354                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5043998                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      304083                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011838                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  132252     43.49%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    281      0.09%     43.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     43.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     84      0.03%     43.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   125      0.04%     43.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     43.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     43.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     43.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     43.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     43.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     43.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     43.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     43.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     43.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     43.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     43.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     43.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     43.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     43.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     43.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     43.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     43.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     43.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     43.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     43.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     43.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     43.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     43.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     43.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     43.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     43.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     43.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  28435      9.35%     53.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1291      0.42%     53.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            138025     45.39%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3590      1.18%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21159484                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           50474748                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20730736                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26452297                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27263345                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25686405                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2254                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4230447                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             12578                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2055                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6358769                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7974017                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.221263                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.466856                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1979644     24.83%     24.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              443558      5.56%     30.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              565027      7.09%     37.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1209787     15.17%     52.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1262132     15.83%     68.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              847625     10.63%     79.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              824533     10.34%     89.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              484107      6.07%     95.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              357604      4.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7974017                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.140204                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            282717                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           233122                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4696525                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              714608                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9774123                       # number of misc regfile reads
system.cpu.numCycles                          8179853                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            4473                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   163                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6563                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15213                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       147474                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1582                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       295461                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1583                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5136                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2716                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3847                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3514                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3514                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5136                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        23863                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        23863                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  23863                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       727424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       727424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  727424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8650                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8650    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8650                       # Request fanout histogram
system.membus.reqLayer2.occupancy            28302500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           45948500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4089926000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            131241                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       101551                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8968                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           45062                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16745                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16745                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          9225                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       122017                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        27415                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       416030                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                443445                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1164160                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15206208                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               16370368                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            8109                       # Total snoops (count)
system.tol2bus.snoopTraffic                    173952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           156094                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010180                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.100444                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 154506     98.98%     98.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1587      1.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             156094                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          255533500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         208143998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13844483                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4089926000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 6892                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               132441                       # number of demand (read+write) hits
system.l2.demand_hits::total                   139333                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                6892                       # number of overall hits
system.l2.overall_hits::.cpu.data              132441                       # number of overall hits
system.l2.overall_hits::total                  139333                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2331                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6321                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8652                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2331                       # number of overall misses
system.l2.overall_misses::.cpu.data              6321                       # number of overall misses
system.l2.overall_misses::total                  8652                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    191161000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    496924500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        688085500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    191161000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    496924500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       688085500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             9223                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           138762                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               147985                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            9223                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          138762                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              147985                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.252738                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.045553                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.058465                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.252738                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.045553                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.058465                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82008.151008                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78614.855244                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79529.068423                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82008.151008                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78614.855244                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79529.068423                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2716                       # number of writebacks
system.l2.writebacks::total                      2716                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2331                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6320                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8651                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2331                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6320                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8651                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    167861000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    433665000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    601526000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    167861000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    433665000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    601526000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.252738                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.045546                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058459                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.252738                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.045546                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.058459                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72012.441012                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68617.879747                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69532.539591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72012.441012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68617.879747                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69532.539591                       # average overall mshr miss latency
system.l2.replacements                           8107                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        98835                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            98835                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        98835                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        98835                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         8965                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             8965                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         8965                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         8965                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           39                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            39                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             13231                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13231                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3514                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3514                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    271864000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     271864000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         16745                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16745                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.209854                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.209854                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77365.964713                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77365.964713                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3514                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3514                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    236724000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    236724000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.209854                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.209854                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67365.964713                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67365.964713                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           6892                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               6892                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2331                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2331                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    191161000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    191161000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         9223                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           9223                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.252738                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.252738                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82008.151008                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82008.151008                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2331                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2331                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    167861000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    167861000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.252738                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.252738                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72012.441012                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72012.441012                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        119210                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            119210                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2807                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2807                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    225060500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    225060500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       122017                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        122017                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.023005                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.023005                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80178.304239                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80178.304239                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2806                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2806                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    196941000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    196941000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.022997                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.022997                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70185.673557                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70185.673557                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4089926000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1993.796952                       # Cycle average of tags in use
system.l2.tags.total_refs                      295413                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10155                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     29.090399                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     166.109906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       308.922161                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1518.764885                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.081108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.150841                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.741584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973534                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          179                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1826                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1191971                       # Number of tag accesses
system.l2.tags.data_accesses                  1191971                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4089926000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      2701.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2330.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6203.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004746676500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          157                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          157                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               20448                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2524                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8650                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2716                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8650                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2716                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    117                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    15                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.16                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8650                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2716                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.121019                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.184692                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    180.321200                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            142     90.45%     90.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            8      5.10%     95.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2      1.27%     96.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.64%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.64%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.64%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.64%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            1      0.64%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           157                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          157                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.038217                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.994486                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.244915                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               86     54.78%     54.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.27%     56.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               54     34.39%     90.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      5.10%     95.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      3.82%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.64%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           157                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    7488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  553600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               173824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    135.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     42.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    4089837000                       # Total gap between requests
system.mem_ctrls.avgGap                     359830.81                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       149120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       396992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       171200                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 36460317.374935388565                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 97065814.882714256644                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 41858948.059206940234                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2330                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         6320                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2716                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     71937250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    175123000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 109110702250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30874.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27709.34                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  40173307.16                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       149120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       404480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        553600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       149120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       149120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       173824                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       173824                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2330                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         6320                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           8650                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2716                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2716                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     36460317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     98896655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        135356972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     36460317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     36460317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     42500524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        42500524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     42500524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     36460317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     98896655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       177857497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 8533                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2675                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          561                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          631                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          541                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          776                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          940                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          631                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          248                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          633                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          746                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          649                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          276                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          214                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          433                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          453                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          353                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          164                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          222                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          185                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          237                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          346                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           67                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          121                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          161                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          157                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           59                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           73                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          197                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          212                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                87066500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              42665000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          247060250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10203.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28953.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                6408                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2189                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            75.10                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           81.83                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2605                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   274.892898                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   170.695557                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   289.522489                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          994     38.16%     38.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          607     23.30%     61.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          352     13.51%     74.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          190      7.29%     82.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          110      4.22%     86.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           64      2.46%     88.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           47      1.80%     90.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           43      1.65%     92.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          198      7.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2605                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                546112                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             171200                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              133.526132                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               41.858948                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.37                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               76.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         8418060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4459125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       26824980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       5867280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 322686000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    947530380                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    772611360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    2088397185                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   510.619797                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1999390250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    136500000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1954035750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy        10224480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         5426850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       34100640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       8096220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 322686000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    867036690                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    840395520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    2087966400                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   510.514469                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2176411000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    136500000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1777015000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4089926000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4089926000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 116863                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1294865                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  928610                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            603                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4213657                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1419419                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28277698                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3153                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 530856                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 268468                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 437722                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           27292                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            37074172                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    68934856                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36597485                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6944490                       # Number of floating rename lookups
system.cpu.rename.committedMaps              30398883                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6675283                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      12                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  13                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2886096                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4089926000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4089926000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       741183                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           741183                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       741183                       # number of overall hits
system.cpu.icache.overall_hits::total          741183                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        10542                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          10542                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        10542                       # number of overall misses
system.cpu.icache.overall_misses::total         10542                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    349269499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    349269499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    349269499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    349269499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       751725                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       751725                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       751725                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       751725                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014024                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014024                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014024                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014024                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 33131.236862                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 33131.236862                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 33131.236862                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 33131.236862                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1089                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.347826                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         8968                       # number of writebacks
system.cpu.icache.writebacks::total              8968                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1317                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1317                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1317                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1317                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         9225                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         9225                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         9225                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         9225                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    279494499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    279494499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    279494499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    279494499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012272                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012272                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012272                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012272                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 30297.506667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 30297.506667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 30297.506667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30297.506667                       # average overall mshr miss latency
system.cpu.icache.replacements                   8968                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       741183                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          741183                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        10542                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         10542                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    349269499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    349269499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       751725                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       751725                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014024                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014024                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 33131.236862                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 33131.236862                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1317                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1317                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         9225                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         9225                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    279494499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    279494499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012272                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012272                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 30297.506667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30297.506667                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4089926000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.270980                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              750407                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              9224                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             81.353751                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.270980                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997152                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997152                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6023024                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6023024                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4089926000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       74949                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  611448                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  501                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 295                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 260022                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  212                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    622                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     4463538                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      533767                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           322                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           246                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4089926000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4089926000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4089926000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      752383                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           817                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4089926000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   957062                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2289562                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3980416                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                630114                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 116863                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2389701                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2772                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28861807                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 11332                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         32291054                       # The number of ROB reads
system.cpu.rob.writes                        55023913                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      3717031                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3717031                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3719156                       # number of overall hits
system.cpu.dcache.overall_hits::total         3719156                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1123439                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1123439                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1124060                       # number of overall misses
system.cpu.dcache.overall_misses::total       1124060                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  11751400974                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11751400974                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11751400974                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11751400974                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4840470                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4840470                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4843216                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4843216                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.232093                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.232093                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.232090                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.232090                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 10460.203869                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10460.203869                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 10454.425008                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10454.425008                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13083                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          110                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               929                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.082885                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    36.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        98835                       # number of writebacks
system.cpu.dcache.writebacks::total             98835                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       985089                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       985089                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       985089                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       985089                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       138350                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       138350                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       138762                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       138762                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2088839974                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2088839974                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2100364474                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2100364474                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.028582                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028582                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.028651                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.028651                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 15098.228941                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15098.228941                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15136.452876                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15136.452876                       # average overall mshr miss latency
system.cpu.dcache.replacements                 138506                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3278524                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3278524                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1106692                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1106692                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  11297035500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11297035500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4385216                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4385216                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.252369                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.252369                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 10207.930933                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10207.930933                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       985087                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       985087                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       121605                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       121605                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1651302500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1651302500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027731                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027731                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13579.231939                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13579.231939                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       438507                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         438507                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        16747                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16747                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    454365474                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    454365474                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       455254                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       455254                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.036786                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.036786                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 27131.156267                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27131.156267                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        16745                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16745                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    437537474                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    437537474                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.036782                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.036782                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 26129.440072                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26129.440072                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2125                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2125                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          621                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          621                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2746                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2746                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.226147                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.226147                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          412                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          412                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11524500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11524500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.150036                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.150036                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27972.087379                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27972.087379                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4089926000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.863747                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3857918                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            138762                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.802410                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.863747                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995562                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995562                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38884490                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38884490                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4089926000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   4089926000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3088711                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2926864                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            117247                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2546319                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2542693                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.857598                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   36861                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           11615                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               8706                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2909                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          465                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4180625                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            115150                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      7384631                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.119336                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.518060                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         3122546     42.28%     42.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          840188     11.38%     53.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          415779      5.63%     59.29% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          252648      3.42%     62.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          259673      3.52%     66.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           56088      0.76%     66.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           67409      0.91%     67.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           80530      1.09%     68.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2289770     31.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      7384631                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11753976                       # Number of instructions committed
system.cpu.commit.opsCommitted               23035146                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4539663                       # Number of memory references committed
system.cpu.commit.loads                       4085077                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2257306                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4483498                       # Number of committed floating point instructions.
system.cpu.commit.integer                    20468249                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 27379                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       134211      0.58%      0.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15318918     66.50%     67.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        18643      0.08%     67.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       567325      2.46%     69.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       197707      0.86%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       323704      1.41%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11138      0.05%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        55423      0.24%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1667728      7.24%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        98667      0.43%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        49203      0.21%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        49152      0.21%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2245175      9.75%     90.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       286835      1.25%     91.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1839902      7.99%     99.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       167751      0.73%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     23035146                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2289770                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  11753976                       # Number of Instructions committed
system.cpu.thread0.numOps                    23035146                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles             999206                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15947313                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3088711                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2588260                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6850639                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  239082                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  624                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          3922                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           84                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    751727                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 21706                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            7974017                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.813434                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.446790                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2454987     30.79%     30.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    67254      0.84%     31.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1839417     23.07%     54.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   128329      1.61%     56.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   166982      2.09%     58.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   114303      1.43%     59.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   185544      2.33%     62.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   213001      2.67%     64.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2804200     35.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              7974017                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.377600                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.949584                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
