Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Feb 17 17:03:54 2025
| Host         : hw3-r2-v31 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Lab2_top_timing_summary_routed.rpt -pb Lab2_top_timing_summary_routed.pb -rpx Lab2_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab2_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (88)
5. checking no_input_delay (11)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (88)
-------------------------------------------------
 There are 88 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   96          inf        0.000                      0                   96           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d_in[1]
                            (input port)
  Destination:            d_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.803ns  (logic 4.003ns (45.472%)  route 4.800ns (54.528%))
  Logic Levels:           4  (IBUF=1 LUT3=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  d_in[1] (IN)
                         net (fo=0)                   0.000     0.000    d_in[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  d_in_IBUF[1]_inst/O
                         net (fo=9, routed)           1.927     2.858    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_7_7/A1
    SLICE_X2Y7           RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110     2.968 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_7_7/SP/O
                         net (fo=1, routed)           0.800     3.767    mem_d[7]
    SLICE_X1Y7           LUT3 (Prop_lut3_I0_O)        0.152     3.919 r  d_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.073     5.993    d_out_OBUF[7]
    V19                  OBUF (Prop_obuf_I_O)         2.810     8.803 r  d_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.803    d_out[7]
    V19                                                               r  d_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_in[2]
                            (input port)
  Destination:            d_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.575ns  (logic 4.200ns (48.983%)  route 4.375ns (51.017%))
  Logic Levels:           4  (IBUF=1 LUT3=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  d_in[2] (IN)
                         net (fo=0)                   0.000     0.000    d_in[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  d_in_IBUF[2]_inst/O
                         net (fo=9, routed)           1.657     2.592    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_3_3/A2
    SLICE_X2Y5           RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.304     2.896 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_3_3/SP/O
                         net (fo=1, routed)           0.800     3.696    mem_d[3]
    SLICE_X1Y5           LUT3 (Prop_lut3_I0_O)        0.152     3.848 r  d_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.918     5.766    d_out_OBUF[3]
    T18                  OBUF (Prop_obuf_I_O)         2.810     8.575 r  d_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.575    d_out[3]
    T18                                                               r  d_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_in[1]
                            (input port)
  Destination:            d_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.560ns  (logic 3.997ns (46.694%)  route 4.563ns (53.306%))
  Logic Levels:           4  (IBUF=1 LUT3=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  d_in[1] (IN)
                         net (fo=0)                   0.000     0.000    d_in[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  d_in_IBUF[1]_inst/O
                         net (fo=9, routed)           1.927     2.858    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_5_5/A1
    SLICE_X2Y7           RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.115     2.973 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_5_5/SP/O
                         net (fo=1, routed)           0.567     3.540    mem_d[5]
    SLICE_X1Y7           LUT3 (Prop_lut3_I0_O)        0.150     3.690 r  d_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.069     5.759    d_out_OBUF[5]
    W19                  OBUF (Prop_obuf_I_O)         2.801     8.560 r  d_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.560    d_out[5]
    W19                                                               r  d_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_in[3]
                            (input port)
  Destination:            d_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.462ns  (logic 4.022ns (47.529%)  route 4.440ns (52.471%))
  Logic Levels:           4  (IBUF=1 LUT3=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  d_in[3] (IN)
                         net (fo=0)                   0.000     0.000    d_in[3]
    U16                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  d_in_IBUF[3]_inst/O
                         net (fo=9, routed)           1.766     2.701    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0/A3
    SLICE_X2Y5           RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     2.825 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.799     3.624    mem_d[0]
    SLICE_X1Y5           LUT3 (Prop_lut3_I0_O)        0.152     3.776 r  d_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.875     5.651    d_out_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         2.811     8.462 r  d_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.462    d_out[0]
    V16                                                               r  d_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_in[1]
                            (input port)
  Destination:            d_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.411ns  (logic 3.778ns (44.915%)  route 4.633ns (55.085%))
  Logic Levels:           4  (IBUF=1 LUT3=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  d_in[1] (IN)
                         net (fo=0)                   0.000     0.000    d_in[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  d_in_IBUF[1]_inst/O
                         net (fo=9, routed)           1.927     2.858    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_4_4/A1
    SLICE_X2Y7           RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     2.982 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_4_4/SP/O
                         net (fo=1, routed)           0.799     3.781    mem_d[4]
    SLICE_X1Y7           LUT3 (Prop_lut3_I0_O)        0.124     3.905 r  d_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.908     5.812    d_out_OBUF[4]
    T17                  OBUF (Prop_obuf_I_O)         2.599     8.411 r  d_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.411    d_out[4]
    T17                                                               r  d_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_in[1]
                            (input port)
  Destination:            d_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.007ns  (logic 3.763ns (47.000%)  route 4.244ns (53.000%))
  Logic Levels:           4  (IBUF=1 LUT3=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  d_in[1] (IN)
                         net (fo=0)                   0.000     0.000    d_in[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  d_in_IBUF[1]_inst/O
                         net (fo=9, routed)           1.927     2.858    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_6_6/A1
    SLICE_X2Y7           RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.107     2.965 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_6_6/SP/O
                         net (fo=1, routed)           0.398     3.363    mem_d[6]
    SLICE_X1Y7           LUT3 (Prop_lut3_I0_O)        0.124     3.487 r  d_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.919     5.406    d_out_OBUF[6]
    W18                  OBUF (Prop_obuf_I_O)         2.602     8.007 r  d_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.007    d_out[6]
    W18                                                               r  d_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_in[0]
                            (input port)
  Destination:            d_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.959ns  (logic 4.045ns (50.817%)  route 3.914ns (49.183%))
  Logic Levels:           4  (IBUF=1 LUT3=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  d_in[0] (IN)
                         net (fo=0)                   0.000     0.000    d_in[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  d_in_IBUF[0]_inst/O
                         net (fo=9, routed)           1.480     2.416    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_1_1/A0
    SLICE_X2Y5           RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.395     2.811 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_1_1/SP/O
                         net (fo=1, routed)           0.567     3.379    mem_d[1]
    SLICE_X1Y5           LUT3 (Prop_lut3_I0_O)        0.124     3.503 r  d_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.867     5.370    d_out_OBUF[1]
    U18                  OBUF (Prop_obuf_I_O)         2.589     7.959 r  d_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.959    d_out[1]
    U18                                                               r  d_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_in[0]
                            (input port)
  Destination:            d_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.840ns  (logic 4.046ns (51.602%)  route 3.794ns (48.398%))
  Logic Levels:           4  (IBUF=1 LUT3=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  d_in[0] (IN)
                         net (fo=0)                   0.000     0.000    d_in[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  d_in_IBUF[0]_inst/O
                         net (fo=9, routed)           1.480     2.416    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_2_2/A0
    SLICE_X2Y5           RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.385     2.801 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_2_2/SP/O
                         net (fo=1, routed)           0.398     3.199    mem_d[2]
    SLICE_X1Y5           LUT3 (Prop_lut3_I0_O)        0.124     3.323 r  d_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.917     5.240    d_out_OBUF[2]
    U17                  OBUF (Prop_obuf_I_O)         2.600     7.840 r  d_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.840    d_out[2]
    U17                                                               r  d_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_in[1]
                            (input port)
  Destination:            U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_4_4/SP/ADR1
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.858ns  (logic 0.931ns (32.576%)  route 1.927ns (67.424%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  d_in[1] (IN)
                         net (fo=0)                   0.000     0.000    d_in[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  d_in_IBUF[1]_inst/O
                         net (fo=9, routed)           1.927     2.858    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_4_4/A1
    SLICE_X2Y7           RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_4_4/SP/ADR1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_in[1]
                            (input port)
  Destination:            U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_5_5/SP/ADR1
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.858ns  (logic 0.931ns (32.576%)  route 1.927ns (67.424%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  d_in[1] (IN)
                         net (fo=0)                   0.000     0.000    d_in[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  d_in_IBUF[1]_inst/O
                         net (fo=9, routed)           1.927     2.858    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_5_5/A1
    SLICE_X2Y7           RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_5_5/SP/ADR1
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_d_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_2_2/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.753%)  route 0.112ns (44.247%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE                         0.000     0.000 r  reg_d_reg[2]/C
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_d_reg[2]/Q
                         net (fo=2, routed)           0.112     0.253    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_2_2/D
    SLICE_X2Y5           RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_2_2/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_d_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_3_3/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.753%)  route 0.112ns (44.247%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE                         0.000     0.000 r  reg_d_reg[3]/C
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_d_reg[3]/Q
                         net (fo=2, routed)           0.112     0.253    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_3_3/D
    SLICE_X2Y5           RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_3_3/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_d_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_6_6/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.753%)  route 0.112ns (44.247%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE                         0.000     0.000 r  reg_d_reg[6]/C
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_d_reg[6]/Q
                         net (fo=2, routed)           0.112     0.253    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_6_6/D
    SLICE_X2Y7           RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_6_6/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_d_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_7_7/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.753%)  route 0.112ns (44.247%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE                         0.000     0.000 r  reg_d_reg[7]/C
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_d_reg[7]/Q
                         net (fo=2, routed)           0.112     0.253    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_7_7/D
    SLICE_X2Y7           RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_7_7/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_d_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_1_1/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE                         0.000     0.000 r  reg_d_reg[1]/C
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_d_reg[1]/Q
                         net (fo=2, routed)           0.112     0.253    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_1_1/D
    SLICE_X2Y5           RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_1_1/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_d_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_5_5/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE                         0.000     0.000 r  reg_d_reg[5]/C
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_d_reg[5]/Q
                         net (fo=2, routed)           0.112     0.253    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_5_5/D
    SLICE_X2Y7           RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_5_5/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_d_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.141ns (45.633%)  route 0.168ns (54.367%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE                         0.000     0.000 r  reg_d_reg[0]/C
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_d_reg[0]/Q
                         net (fo=2, routed)           0.168     0.309    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0/D
    SLICE_X2Y5           RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_d_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_4_4/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.141ns (45.633%)  route 0.168ns (54.367%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE                         0.000     0.000 r  reg_d_reg[4]/C
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_d_reg[4]/Q
                         net (fo=2, routed)           0.168     0.309    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_4_4/D
    SLICE_X2Y7           RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_4_4/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_in[7]
                            (input port)
  Destination:            reg_d_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.165ns (32.174%)  route 0.348ns (67.826%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  d_in[7] (IN)
                         net (fo=0)                   0.000     0.000    d_in[7]
    W15                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  d_in_IBUF[7]_inst/O
                         net (fo=1, routed)           0.348     0.512    d_in_IBUF[7]
    SLICE_X1Y7           FDRE                                         r  reg_d_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_in[5]
                            (input port)
  Destination:            U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0/SP/ADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.535ns  (logic 0.164ns (30.647%)  route 0.371ns (69.353%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  d_in[5] (IN)
                         net (fo=0)                   0.000     0.000    d_in[5]
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  d_in_IBUF[5]_inst/O
                         net (fo=9, routed)           0.371     0.535    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0/A5
    SLICE_X2Y5           RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0/SP/ADR5
  -------------------------------------------------------------------    -------------------





