;redcode
;assert 1
	SPL 0, <-2
	ADD 312, @410
	SUB -87, <-120
	SPL <100, #60
	SUB 0, @0
	MOV -9, <-20
	MOV -7, <-20
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMP -7, -20
	JMP -7, -20
	ADD 10, -6
	SUB #127, <106
	SUB #127, <106
	ADD 270, 60
	SUB #127, <106
	SUB 10, 0
	SUB 1, @70
	SUB 1, @70
	JMP 17, <702
	SUB @127, 106
	MOV -7, <-20
	ADD -130, 9
	SUB 0, -3
	SUB @121, 8
	SUB @-1, <-23
	ADD #-2, @303
	SUB 12, 10
	SUB 17, <702
	MOV -7, <-20
	SUB #127, <106
	SUB @107, 105
	SUB @0, @2
	MOV -7, <-20
	SUB @121, 8
	SUB @127, 106
	SUB #127, <106
	SUB 12, 10
	JMP @-72, #303
	MOV -7, <-20
	MOV -37, <0
	SUB 12, 10
	SLT 21, 0
	ADD 312, @410
	MOV -9, <-20
	JMN 127, 150
	SPL <600, #60
	MOV -7, <-20
	ADD 312, @410
	SUB -87, <-120
