{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770792811377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770792811378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 11 12:23:31 2026 " "Processing started: Wed Feb 11 12:23:31 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770792811378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792811378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792811378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1770792811615 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1770792811615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeros.v 1 1 " "Found 1 design units, including 1 entities, in source file zeros.v" { { "Info" "ISGN_ENTITY_NAME" "1 Zeros " "Found entity 1: Zeros" {  } { { "Zeros.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Zeros.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 XOR_8_bit " "Found entity 1: XOR_8_bit" {  } { { "XOR_8_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/XOR_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_16_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16_bit " "Found entity 1: reg_16_bit" {  } { { "reg_16_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8_bit " "Found entity 1: reg_8_bit" {  } { { "reg_8_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_8_bit " "Found entity 1: OR_8_bit" {  } { { "OR_8_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/OR_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ones.v 1 1 " "Found 1 design units, including 1 entities, in source file ones.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ones " "Found entity 1: Ones" {  } { { "Ones.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Ones.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainreg.v 1 1 " "Found 1 design units, including 1 entities, in source file mainreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainreg " "Found entity 1: mainreg" {  } { { "mainreg.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/mainreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem_prgm.v 1 1 " "Found 1 design units, including 1 entities, in source file imem_prgm.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM_PRGM " "Found entity 1: IMEM_PRGM" {  } { { "IMEM_PRGM.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/IMEM_PRGM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.bdf 1 1 " "Found 1 design units, including 1 entities, in source file imem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/IMEM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_prgm.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem_prgm.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM_PRGM " "Found entity 1: DMEM_PRGM" {  } { { "DMEM_PRGM.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/DMEM_PRGM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder3to8 " "Found entity 1: Decoder3to8" {  } { { "Decoder3to8.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Decoder3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder2to4 " "Found entity 1: Decoder2to4" {  } { { "Decoder2to4.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Decoder2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux_16_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file busmux_16_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 busmux_16_to_1 " "Found entity 1: busmux_16_to_1" {  } { { "busmux_16_to_1.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/busmux_16_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux_8_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file busmux_8_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 busmux_8_to_1 " "Found entity 1: busmux_8_to_1" {  } { { "busmux_8_to_1.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/busmux_8_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux_4_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file busmux_4_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 busmux_4_to_1 " "Found entity 1: busmux_4_to_1" {  } { { "busmux_4_to_1.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/busmux_4_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_8_bit " "Found entity 1: AND_8_bit" {  } { { "AND_8_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/AND_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags.v 1 1 " "Found 1 design units, including 1 entities, in source file flags.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flags " "Found entity 1: Flags" {  } { { "Flags.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Flags.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4to16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder4to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4to16 " "Found entity 1: decoder4to16" {  } { { "decoder4to16.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/decoder4to16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dmem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "DMEM.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/DMEM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder1to2.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder1to2.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder1to2 " "Found entity 1: decoder1to2" {  } { { "decoder1to2.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/decoder1to2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file not_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOT_8_bit " "Found entity 1: NOT_8_bit" {  } { { "NOT_8_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/NOT_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817394 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Logic_Shifter.v(20) " "Verilog HDL warning at Logic_Shifter.v(20): extended using \"x\" or \"z\"" {  } { { "Logic_Shifter.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Logic_Shifter.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770792817395 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Logic_Shifter.v(34) " "Verilog HDL warning at Logic_Shifter.v(34): extended using \"x\" or \"z\"" {  } { { "Logic_Shifter.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Logic_Shifter.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770792817395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file logic_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Logic_Shifter " "Found entity 1: Logic_Shifter" {  } { { "Logic_Shifter.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Logic_Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817395 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Arithmetic_Shifter.v(17) " "Verilog HDL warning at Arithmetic_Shifter.v(17): extended using \"x\" or \"z\"" {  } { { "Arithmetic_Shifter.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Arithmetic_Shifter.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770792817396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arithmetic_Shifter " "Found entity 1: Arithmetic_Shifter" {  } { { "Arithmetic_Shifter.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Arithmetic_Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817396 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Circular_Shifter.v(20) " "Verilog HDL warning at Circular_Shifter.v(20): extended using \"x\" or \"z\"" {  } { { "Circular_Shifter.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Circular_Shifter.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770792817397 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Circular_Shifter.v(34) " "Verilog HDL warning at Circular_Shifter.v(34): extended using \"x\" or \"z\"" {  } { { "Circular_Shifter.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Circular_Shifter.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770792817397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circular_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file circular_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Circular_Shifter " "Found entity 1: Circular_Shifter" {  } { { "Circular_Shifter.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Circular_Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmuxn_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file busmuxn_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 busmuxN_2_to_1 " "Found entity 1: busmuxN_2_to_1" {  } { { "busmuxN_2_to_1.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/busmuxN_2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub8b.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddSub8b " "Found entity 1: AddSub8b" {  } { { "AddSub8b.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/AddSub8b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffg.v 1 1 " "Found 1 design units, including 1 entities, in source file dffg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "dffg.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/dffg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817402 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D register.v(4) " "Verilog HDL Implicit Net warning at register.v(4): created implicit net for \"D\"" {  } { { "register.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/register.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770792817403 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1770792817452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:inst2 " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -336 1856 2080 96 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770792817453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4to16 Control_Unit:inst2\|decoder4to16:opdef1 " "Elaborating entity \"decoder4to16\" for hierarchy \"Control_Unit:inst2\|decoder4to16:opdef1\"" {  } { { "Control_Unit.v" "opdef1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Control_Unit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770792817454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder2to4 Control_Unit:inst2\|Decoder2to4:opdec0 " "Elaborating entity \"Decoder2to4\" for hierarchy \"Control_Unit:inst2\|Decoder2to4:opdec0\"" {  } { { "Control_Unit.v" "opdec0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Control_Unit.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770792817455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flags Flags:inst4 " "Elaborating entity \"Flags\" for hierarchy \"Flags:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 144 1464 1616 256 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770792817456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register Flags:inst4\|register:A " "Elaborating entity \"register\" for hierarchy \"Flags:inst4\|register:A\"" {  } { { "Flags.v" "A" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Flags.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770792817457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg Flags:inst4\|register:A\|dffg:my_dff " "Elaborating entity \"dffg\" for hierarchy \"Flags:inst4\|register:A\|dffg:my_dff\"" {  } { { "register.v" "my_dff" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/register.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770792817458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst3 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 208 1216 1392 368 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770792817459 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "AS " "Converted elements in bus name \"AS\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "AS\[2..0\] AS2..0 " "Converted element name(s) from \"AS\[2..0\]\" to \"AS2..0\"" {  } { { "ALU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 544 1104 1151 560 "AS\[2..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1770792817460 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "AS\[2\] AS2 " "Converted element name(s) from \"AS\[2\]\" to \"AS2\"" {  } { { "ALU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 448 976 1104 464 "AS\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1770792817460 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "AS\[1\] AS1 " "Converted element name(s) from \"AS\[1\]\" to \"AS1\"" {  } { { "ALU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 464 976 1104 480 "AS\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1770792817460 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "AS\[0\] AS0 " "Converted element name(s) from \"AS\[0\]\" to \"AS0\"" {  } { { "ALU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 480 976 1104 496 "AS\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1770792817460 ""}  } { { "ALU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 544 1104 1151 560 "AS\[2..0\]" "" } { 448 976 1104 464 "AS\[2\]" "" } { 464 976 1104 480 "AS\[1\]" "" } { 480 976 1104 496 "AS\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1770792817460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub8b ALU:inst3\|AddSub8b:inst1 " "Elaborating entity \"AddSub8b\" for hierarchy \"ALU:inst3\|AddSub8b:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 288 616 768 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770792817460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmux_8_to_1 ALU:inst3\|busmux_8_to_1:inst9 " "Elaborating entity \"busmux_8_to_1\" for hierarchy \"ALU:inst3\|busmux_8_to_1:inst9\"" {  } { { "ALU.bdf" "inst9" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 528 1136 1296 736 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770792817461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_8_bit ALU:inst3\|AND_8_bit:inst2 " "Elaborating entity \"AND_8_bit\" for hierarchy \"ALU:inst3\|AND_8_bit:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 400 616 800 480 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770792817461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_8_bit ALU:inst3\|OR_8_bit:inst3 " "Elaborating entity \"OR_8_bit\" for hierarchy \"ALU:inst3\|OR_8_bit:inst3\"" {  } { { "ALU.bdf" "inst3" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 496 616 800 576 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770792817462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_8_bit ALU:inst3\|XOR_8_bit:inst4 " "Elaborating entity \"XOR_8_bit\" for hierarchy \"ALU:inst3\|XOR_8_bit:inst4\"" {  } { { "ALU.bdf" "inst4" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 592 616 800 672 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770792817463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT_8_bit ALU:inst3\|NOT_8_bit:inst " "Elaborating entity \"NOT_8_bit\" for hierarchy \"ALU:inst3\|NOT_8_bit:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 688 616 776 768 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770792817463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logic_Shifter ALU:inst3\|Logic_Shifter:inst6 " "Elaborating entity \"Logic_Shifter\" for hierarchy \"ALU:inst3\|Logic_Shifter:inst6\"" {  } { { "ALU.bdf" "inst6" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 784 616 808 896 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770792817464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arithmetic_Shifter ALU:inst3\|Arithmetic_Shifter:inst7 " "Elaborating entity \"Arithmetic_Shifter\" for hierarchy \"ALU:inst3\|Arithmetic_Shifter:inst7\"" {  } { { "ALU.bdf" "inst7" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 912 616 808 992 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770792817465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Circular_Shifter ALU:inst3\|Circular_Shifter:inst8 " "Elaborating entity \"Circular_Shifter\" for hierarchy \"ALU:inst3\|Circular_Shifter:inst8\"" {  } { { "ALU.bdf" "inst8" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 1008 616 808 1120 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770792817465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainreg mainreg:inst7 " "Elaborating entity \"mainreg\" for hierarchy \"mainreg:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 104 336 520 344 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770792817466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8_bit mainreg:inst7\|reg_8_bit:A " "Elaborating entity \"reg_8_bit\" for hierarchy \"mainreg:inst7\|reg_8_bit:A\"" {  } { { "mainreg.v" "A" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/mainreg.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770792817468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zeros mainreg:inst7\|Zeros:Z " "Elaborating entity \"Zeros\" for hierarchy \"mainreg:inst7\|Zeros:Z\"" {  } { { "mainreg.v" "Z" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/mainreg.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770792817478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ones mainreg:inst7\|Ones:O " "Elaborating entity \"Ones\" for hierarchy \"mainreg:inst7\|Ones:O\"" {  } { { "mainreg.v" "O" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/mainreg.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770792817478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmux_4_to_1 mainreg:inst7\|busmux_4_to_1:opa " "Elaborating entity \"busmux_4_to_1\" for hierarchy \"mainreg:inst7\|busmux_4_to_1:opa\"" {  } { { "mainreg.v" "opa" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/mainreg.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770792817479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:IMEM " "Elaborating entity \"memory\" for hierarchy \"memory:IMEM\"" {  } { { "CPU.bdf" "IMEM" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -24 -208 56 88 "IMEM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770792817480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst5 " "Elaborating entity \"PC\" for hierarchy \"PC:inst5\"" {  } { { "CPU.bdf" "inst5" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 24 -408 -272 152 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770792817487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmuxN_2_to_1 PC:inst5\|busmuxN_2_to_1:inst4 " "Elaborating entity \"busmuxN_2_to_1\" for hierarchy \"PC:inst5\|busmuxN_2_to_1:inst4\"" {  } { { "PC.bdf" "inst4" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/PC.bdf" { { 32 512 712 144 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770792817488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:DMEM " "Elaborating entity \"memory\" for hierarchy \"memory:DMEM\"" {  } { { "CPU.bdf" "DMEM" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 336 1792 2056 448 "DMEM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770792817490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmuxN_2_to_1 busmuxN_2_to_1:inst1 " "Elaborating entity \"busmuxN_2_to_1\" for hierarchy \"busmuxN_2_to_1:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 408 1360 1560 520 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770792817494 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory:DMEM\|ram " "RAM logic \"memory:DMEM\|ram\" is uninferred due to inappropriate RAM size" {  } { { "memory.v" "ram" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/memory.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1770792817714 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1770792817714 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory:IMEM\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory:IMEM\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1770792817820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1770792817820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1770792817820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1770792817820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1770792817820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1770792817820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1770792817820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1770792817820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1770792817820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1770792817820 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1770792817820 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1770792817820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:IMEM\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"memory:IMEM\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770792817859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:IMEM\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"memory:IMEM\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770792817859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770792817859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770792817859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770792817859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770792817859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770792817859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770792817859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770792817859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770792817859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770792817859 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1770792817859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3c81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3c81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3c81 " "Found entity 1: altsyncram_3c81" {  } { { "db/altsyncram_3c81.tdf" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/db/altsyncram_3c81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770792817893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792817893 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1770792818092 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1770792818439 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vjrai/Documents/SC8bCPU/CPU/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/vjrai/Documents/SC8bCPU/CPU/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792819101 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1770792819187 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770792819187 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "496 " "Implemented 496 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1770792819228 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1770792819228 ""} { "Info" "ICUT_CUT_TM_LCELLS" "444 " "Implemented 444 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1770792819228 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1770792819228 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1770792819228 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770792819241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 11 12:23:39 2026 " "Processing ended: Wed Feb 11 12:23:39 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770792819241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770792819241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770792819241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1770792819241 ""}
