Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=E:/SourceCode/verilog_test/Qsys/ --output-directory=E:/SourceCode/verilog_test/Qsys/DE0Qsys/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:E:/SourceCode/verilog_test/Qsys/DE0Qsys.sopcinfo --report-file=html:E:/SourceCode/verilog_test/Qsys/DE0Qsys.html --report-file=qip:E:/SourceCode/verilog_test/Qsys/DE0Qsys/synthesis/DE0Qsys.qip --report-file=cmp:E:/SourceCode/verilog_test/Qsys/DE0Qsys.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C16F484C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=E:/SourceCode/verilog_test/Qsys/DE0Qsys.qsys --language=VERILOG
Progress: Loading Qsys/DE0Qsys.qsys
Progress: Reading input file
Progress: Adding clk_50m [clock_source 13.0]
Progress: Parameterizing module clk_50m
Progress: Adding nios2cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2cpu
Progress: Adding sram [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module sram
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE0Qsys: Generating DE0Qsys "DE0Qsys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 15 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 9 modules, 35 connections
Info: merlin_domain_transform: After transform: 18 modules, 93 connections
Info: merlin_router_transform: After transform: 23 modules, 113 connections
Info: reset_adaptation_transform: After transform: 24 modules, 90 connections
Info: merlin_network_to_switch_transform: After transform: 33 modules, 110 connections
Info: merlin_mm_transform: After transform: 33 modules, 110 connections
Info: merlin_interrupt_mapper_transform: After transform: 34 modules, 113 connections
Warning: DE0Qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE0Qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE0Qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE0Qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE0Qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE0Qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE0Qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE0Qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE0Qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE0Qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE0Qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE0Qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE0Qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE0Qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE0Qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE0Qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE0Qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE0Qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE0Qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE0Qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE0Qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE0Qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE0Qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE0Qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE0Qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE0Qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE0Qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE0Qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE0Qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE0Qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE0Qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: nios2cpu: Starting RTL generation for module 'DE0Qsys_nios2cpu'
Info: nios2cpu:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=DE0Qsys_nios2cpu --dir=C:/Users/ycpss/AppData/Local/Temp/alt9417_4797472369393966501.dir/0001_nios2cpu_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/ycpss/AppData/Local/Temp/alt9417_4797472369393966501.dir/0001_nios2cpu_gen//DE0Qsys_nios2cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2cpu: # 2023.03.01 16:19:53 (*) Starting Nios II generation
Info: nios2cpu: # 2023.03.01 16:19:53 (*)   Checking for plaintext license.
Info: nios2cpu: # 2023.03.01 16:19:54 (*)   Plaintext license found.
Info: nios2cpu: # 2023.03.01 16:19:54 (*)   Elaborating CPU configuration settings
Info: nios2cpu: # 2023.03.01 16:19:54 (*)   Creating all objects for CPU
Info: nios2cpu: # 2023.03.01 16:19:55 (*)   Generating RTL from CPU objects
Info: nios2cpu: # 2023.03.01 16:19:55 (*)   Creating plain-text RTL
Info: nios2cpu: # 2023.03.01 16:19:56 (*) Done Nios II generation
Info: nios2cpu: Done RTL generation for module 'DE0Qsys_nios2cpu'
Info: nios2cpu: "DE0Qsys" instantiated altera_nios2_qsys "nios2cpu"
Info: sram: Starting RTL generation for module 'DE0Qsys_sram'
Info: sram:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE0Qsys_sram --dir=C:/Users/ycpss/AppData/Local/Temp/alt9417_4797472369393966501.dir/0002_sram_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/ycpss/AppData/Local/Temp/alt9417_4797472369393966501.dir/0002_sram_gen//DE0Qsys_sram_component_configuration.pl  --do_build_sim=0  ]
Info: sram: Done RTL generation for module 'DE0Qsys_sram'
Info: sram: "DE0Qsys" instantiated altera_avalon_onchip_memory2 "sram"
Info: jtag_uart: Starting RTL generation for module 'DE0Qsys_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE0Qsys_jtag_uart --dir=C:/Users/ycpss/AppData/Local/Temp/alt9417_4797472369393966501.dir/0003_jtag_uart_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/ycpss/AppData/Local/Temp/alt9417_4797472369393966501.dir/0003_jtag_uart_gen//DE0Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'DE0Qsys_jtag_uart'
Info: jtag_uart: "DE0Qsys" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: nios2cpu_instruction_master_translator: "DE0Qsys" instantiated altera_merlin_master_translator "nios2cpu_instruction_master_translator"
Info: nios2cpu_jtag_debug_module_translator: "DE0Qsys" instantiated altera_merlin_slave_translator "nios2cpu_jtag_debug_module_translator"
Info: nios2cpu_instruction_master_translator_avalon_universal_master_0_agent: "DE0Qsys" instantiated altera_merlin_master_agent "nios2cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "DE0Qsys" instantiated altera_merlin_slave_agent "nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "DE0Qsys" instantiated altera_avalon_sc_fifo "nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "DE0Qsys" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "DE0Qsys" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "DE0Qsys" instantiated altera_merlin_router "id_router"
Info: id_router_002: "DE0Qsys" instantiated altera_merlin_router "id_router_002"
Info: rst_controller: "DE0Qsys" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "DE0Qsys" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "DE0Qsys" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "DE0Qsys" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux_002: "DE0Qsys" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "DE0Qsys" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file E:/SourceCode/verilog_test/Qsys/DE0Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "DE0Qsys" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file E:/SourceCode/verilog_test/Qsys/DE0Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "DE0Qsys" instantiated altera_irq_mapper "irq_mapper"
Info: DE0Qsys: Done DE0Qsys" with 21 modules, 50 files, 1094557 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
