{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1535997984351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535997984352 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2017  Intel Corporation. All rights reserved. " "Copyright (C) 2017  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535997984352 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535997984352 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535997984352 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535997984352 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535997984352 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535997984352 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535997984352 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535997984352 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel MegaCore Function License Agreement, or other  " "the Intel MegaCore Function License Agreement, or other " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535997984352 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable license agreement, including, without limitation,  " "applicable license agreement, including, without limitation, " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535997984352 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "that your use is for the sole purpose of programming logic  " "that your use is for the sole purpose of programming logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535997984352 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "devices manufactured by Intel and sold by Intel or its  " "devices manufactured by Intel and sold by Intel or its " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535997984352 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "authorized distributors.  Please refer to the applicable  " "authorized distributors.  Please refer to the applicable " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535997984352 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement for further details. " "agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535997984352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep  3 15:06:24 2018 " "Processing started: Mon Sep  3 15:06:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1535997984352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535997984352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --64bit top -l --source=module.v --family=StratixV " "Command: quartus_map --64bit top -l --source=module.v --family=StratixV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535997984352 ""}
{ "Info" "IACF_REVISION_DEFAULT_FILE_CREATED" "top 11.1 /home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/top_assignment_defaults.qdf II " "Revision \"top\" was previously opened in Quartus II software version 11.1. Created Quartus Prime Default Settings File /home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/top_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 11.1." {  } {  } 0 125068 "Revision \"%1!s!\" was previously opened in Quartus %4!s! software version %2!s!. Created Quartus Prime Default Settings File %3!s!, which contains the default assignment setting information from Quartus %4!s! software version %2!s!." 0 0 "Analysis & Synthesis" 0 -1 1535997984432 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "/opt/IntelFPGA/16.1/quartus/linux64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /opt/IntelFPGA/16.1/quartus/linux64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535997984457 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1535997984704 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1535997984704 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 module.v(3356) " "Verilog HDL Declaration information at module.v(3356): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 3356 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1535997996212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 module.v(3356) " "Verilog HDL Declaration information at module.v(3356): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 3356 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1535997996212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 module.v(3356) " "Verilog HDL Declaration information at module.v(3356): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 3356 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1535997996212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 module.v(3356) " "Verilog HDL Declaration information at module.v(3356): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 3356 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1535997996212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 module.v(3356) " "Verilog HDL Declaration information at module.v(3356): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 3356 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1535997996212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 module.v(3356) " "Verilog HDL Declaration information at module.v(3356): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 3356 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1535997996212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 module.v(3356) " "Verilog HDL Declaration information at module.v(3356): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 3356 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1535997996212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 module.v(3356) " "Verilog HDL Declaration information at module.v(3356): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 3356 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1535997996212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module.v 10 10 " "Found 10 design units, including 10 entities, in source file module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535997996215 ""} { "Info" "ISGN_ENTITY_NAME" "2 main " "Found entity 2: main" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535997996215 ""} { "Info" "ISGN_ENTITY_NAME" "3 ram_dual_port " "Found entity 3: ram_dual_port" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 3135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535997996215 ""} { "Info" "ISGN_ENTITY_NAME" "4 rom_dual_port " "Found entity 4: rom_dual_port" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 3249 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535997996215 ""} { "Info" "ISGN_ENTITY_NAME" "5 de2 " "Found entity 5: de2" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 3335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535997996215 ""} { "Info" "ISGN_ENTITY_NAME" "6 de4 " "Found entity 6: de4" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 3455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535997996215 ""} { "Info" "ISGN_ENTITY_NAME" "7 ML605 " "Found entity 7: ML605" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 3487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535997996215 ""} { "Info" "ISGN_ENTITY_NAME" "8 circuit_start_control " "Found entity 8: circuit_start_control" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 3594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535997996215 ""} { "Info" "ISGN_ENTITY_NAME" "9 hex_digits " "Found entity 9: hex_digits" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 3602 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535997996215 ""} { "Info" "ISGN_ENTITY_NAME" "10 main_tb " "Found entity 10: main_tb" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 3634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535997996215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535997996215 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2x module.v(40) " "Verilog HDL Implicit Net warning at module.v(40): created implicit net for \"clk2x\"" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535997996216 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1x_follower module.v(41) " "Verilog HDL Implicit Net warning at module.v(41): created implicit net for \"clk1x_follower\"" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535997996216 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memory_controller_waitrequest module.v(46) " "Verilog HDL Implicit Net warning at module.v(46): created implicit net for \"memory_controller_waitrequest\"" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535997996216 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1535997996270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:main_inst " "Elaborating entity \"main\" for hierarchy \"main:main_inst\"" {  } { { "module.v" "main_inst" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535997996278 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_i01_reg module.v(86) " "Verilog HDL or VHDL warning at module.v(86): object \"main_1_i01_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996285 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep_reg module.v(88) " "Verilog HDL or VHDL warning at module.v(88): object \"main_1_scevgep_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996285 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep2_reg module.v(90) " "Verilog HDL or VHDL warning at module.v(90): object \"main_1_scevgep2_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996285 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep3_reg module.v(92) " "Verilog HDL or VHDL warning at module.v(92): object \"main_1_scevgep3_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996285 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep4_reg module.v(94) " "Verilog HDL or VHDL warning at module.v(94): object \"main_1_scevgep4_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996285 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep5_reg module.v(96) " "Verilog HDL or VHDL warning at module.v(96): object \"main_1_scevgep5_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996285 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep6_reg module.v(98) " "Verilog HDL or VHDL warning at module.v(98): object \"main_1_scevgep6_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996285 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep7_reg module.v(100) " "Verilog HDL or VHDL warning at module.v(100): object \"main_1_scevgep7_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996285 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep8_reg module.v(102) " "Verilog HDL or VHDL warning at module.v(102): object \"main_1_scevgep8_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996285 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep9_reg module.v(104) " "Verilog HDL or VHDL warning at module.v(104): object \"main_1_scevgep9_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996286 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_2_reg module.v(106) " "Verilog HDL or VHDL warning at module.v(106): object \"main_1_2_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996286 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_3_reg module.v(108) " "Verilog HDL or VHDL warning at module.v(108): object \"main_1_3_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996286 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_4_reg module.v(110) " "Verilog HDL or VHDL warning at module.v(110): object \"main_1_4_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996286 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_5_reg module.v(112) " "Verilog HDL or VHDL warning at module.v(112): object \"main_1_5_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996286 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_6_reg module.v(114) " "Verilog HDL or VHDL warning at module.v(114): object \"main_1_6_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996286 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_7_reg module.v(116) " "Verilog HDL or VHDL warning at module.v(116): object \"main_1_7_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996286 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_8_reg module.v(118) " "Verilog HDL or VHDL warning at module.v(118): object \"main_1_8_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996286 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_9_reg module.v(120) " "Verilog HDL or VHDL warning at module.v(120): object \"main_1_9_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996286 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_10_reg module.v(122) " "Verilog HDL or VHDL warning at module.v(122): object \"main_1_10_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996286 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_11_reg module.v(124) " "Verilog HDL or VHDL warning at module.v(124): object \"main_1_11_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996286 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_12_reg module.v(126) " "Verilog HDL or VHDL warning at module.v(126): object \"main_1_12_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996286 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_13_reg module.v(128) " "Verilog HDL or VHDL warning at module.v(128): object \"main_1_13_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996286 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_14_reg module.v(130) " "Verilog HDL or VHDL warning at module.v(130): object \"main_1_14_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996287 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_15_reg module.v(132) " "Verilog HDL or VHDL warning at module.v(132): object \"main_1_15_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996287 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_16_reg module.v(134) " "Verilog HDL or VHDL warning at module.v(134): object \"main_1_16_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996287 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_17_reg module.v(136) " "Verilog HDL or VHDL warning at module.v(136): object \"main_1_17_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996287 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_18_reg module.v(138) " "Verilog HDL or VHDL warning at module.v(138): object \"main_1_18_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996287 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_20_reg module.v(142) " "Verilog HDL or VHDL warning at module.v(142): object \"main_1_20_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996287 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_exitcond1 module.v(143) " "Verilog HDL or VHDL warning at module.v(143): object \"main_1_exitcond1\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996287 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_exitcond1_reg module.v(144) " "Verilog HDL or VHDL warning at module.v(144): object \"main_1_exitcond1_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996287 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_21_23_reg module.v(146) " "Verilog HDL or VHDL warning at module.v(146): object \"main_21_23_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996287 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "loop0_1_i_stage20 module.v(346) " "Verilog HDL or VHDL warning at module.v(346): object \"loop0_1_i_stage20\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 346 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996289 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_sum02_reg_stage20 module.v(348) " "Verilog HDL or VHDL warning at module.v(348): object \"main_1_sum02_reg_stage20\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 348 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996289 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lpm_divide_main_1_16_en module.v(398) " "Verilog HDL or VHDL warning at module.v(398): object \"lpm_divide_main_1_16_en\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 398 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996290 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lpm_divide_main_1_18_en module.v(399) " "Verilog HDL or VHDL warning at module.v(399): object \"lpm_divide_main_1_18_en\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 399 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535997996290 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(1250) " "Verilog HDL assignment warning at module.v(1250): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 1250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535997996306 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(1268) " "Verilog HDL assignment warning at module.v(1268): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 1268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535997996306 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(1286) " "Verilog HDL assignment warning at module.v(1286): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 1286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535997996307 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(1304) " "Verilog HDL assignment warning at module.v(1304): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 1304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535997996307 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(1322) " "Verilog HDL assignment warning at module.v(1322): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 1322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535997996307 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(1340) " "Verilog HDL assignment warning at module.v(1340): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 1340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535997996307 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(1358) " "Verilog HDL assignment warning at module.v(1358): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 1358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535997996307 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(1376) " "Verilog HDL assignment warning at module.v(1376): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 1376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535997996307 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(1394) " "Verilog HDL assignment warning at module.v(1394): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 1394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535997996308 "|top|main:main_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide main:main_inst\|lpm_divide:lpm_divide_main_1_14 " "Elaborating entity \"lpm_divide\" for hierarchy \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\"" {  } { { "module.v" "lpm_divide_main_1_14" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535997997200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main_inst\|lpm_divide:lpm_divide_main_1_14 " "Elaborated megafunction instantiation \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\"" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 410 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535997997204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main_inst\|lpm_divide:lpm_divide_main_1_14 " "Instantiated megafunction \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 32 " "Parameter \"lpm_pipeline\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535997997204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535997997204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535997997204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535997997204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535997997204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535997997204 ""}  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 410 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535997997204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_urs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_urs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_urs " "Found entity 1: lpm_divide_urs" {  } { { "db/lpm_divide_urs.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/lpm_divide_urs.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535997997241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535997997241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_urs main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated " "Elaborating entity \"lpm_divide_urs\" for hierarchy \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "/opt/IntelFPGA/16.1/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535997997242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_hkh " "Found entity 1: abs_divider_hkh" {  } { { "db/abs_divider_hkh.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/abs_divider_hkh.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535997997249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535997997249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abs_divider_hkh main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider " "Elaborating entity \"abs_divider_hkh\" for hierarchy \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\"" {  } { { "db/lpm_divide_urs.tdf" "divider" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/lpm_divide_urs.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535997997249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_7bg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_7bg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_7bg " "Found entity 1: alt_u_div_7bg" {  } { { "db/alt_u_div_7bg.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/alt_u_div_7bg.tdf" 78 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535997997351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535997997351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_7bg main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider " "Elaborating entity \"alt_u_div_7bg\" for hierarchy \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\"" {  } { { "db/abs_divider_hkh.tdf" "divider" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/abs_divider_hkh.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535997997352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_6q9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_6q9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_6q9 " "Found entity 1: lpm_abs_6q9" {  } { { "db/lpm_abs_6q9.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/lpm_abs_6q9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535997997574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535997997574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_abs_6q9 main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|lpm_abs_6q9:my_abs_den " "Elaborating entity \"lpm_abs_6q9\" for hierarchy \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|lpm_abs_6q9:my_abs_den\"" {  } { { "db/abs_divider_hkh.tdf" "my_abs_den" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/abs_divider_hkh.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535997997575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:a " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:a\"" {  } { { "module.v" "a" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535997997580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:b " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:b\"" {  } { { "module.v" "b" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535997997594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:c " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:c\"" {  } { { "module.v" "c" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535997997609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:d " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:d\"" {  } { { "module.v" "d" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535997997623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:e " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:e\"" {  } { { "module.v" "e" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535997997637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:f " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:f\"" {  } { { "module.v" "f" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535997997651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:a2 " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:a2\"" {  } { { "module.v" "a2" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535997997665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:b2 " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:b2\"" {  } { { "module.v" "b2" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535997997679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:c2 " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:c2\"" {  } { { "module.v" "c2" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535997997694 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1535998003944 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "9 " "Found 9 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "main:main_inst\|ram_dual_port:c2\|ram " "RAM logic \"main:main_inst\|ram_dual_port:c2\|ram\" is uninferred due to inappropriate RAM size" {  } { { "module.v" "ram" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 3178 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1535998004012 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "main:main_inst\|ram_dual_port:b2\|ram " "RAM logic \"main:main_inst\|ram_dual_port:b2\|ram\" is uninferred due to inappropriate RAM size" {  } { { "module.v" "ram" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 3178 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1535998004012 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "main:main_inst\|ram_dual_port:a2\|ram " "RAM logic \"main:main_inst\|ram_dual_port:a2\|ram\" is uninferred due to inappropriate RAM size" {  } { { "module.v" "ram" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 3178 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1535998004012 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "main:main_inst\|ram_dual_port:f\|ram " "RAM logic \"main:main_inst\|ram_dual_port:f\|ram\" is uninferred due to inappropriate RAM size" {  } { { "module.v" "ram" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 3178 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1535998004012 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "main:main_inst\|ram_dual_port:e\|ram " "RAM logic \"main:main_inst\|ram_dual_port:e\|ram\" is uninferred due to inappropriate RAM size" {  } { { "module.v" "ram" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 3178 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1535998004012 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "main:main_inst\|ram_dual_port:d\|ram " "RAM logic \"main:main_inst\|ram_dual_port:d\|ram\" is uninferred due to inappropriate RAM size" {  } { { "module.v" "ram" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 3178 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1535998004012 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "main:main_inst\|ram_dual_port:c\|ram " "RAM logic \"main:main_inst\|ram_dual_port:c\|ram\" is uninferred due to inappropriate RAM size" {  } { { "module.v" "ram" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 3178 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1535998004012 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "main:main_inst\|ram_dual_port:b\|ram " "RAM logic \"main:main_inst\|ram_dual_port:b\|ram\" is uninferred due to inappropriate RAM size" {  } { { "module.v" "ram" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 3178 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1535998004012 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "main:main_inst\|ram_dual_port:a\|ram " "RAM logic \"main:main_inst\|ram_dual_port:a\|ram\" is uninferred due to inappropriate RAM size" {  } { { "module.v" "ram" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 3178 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1535998004012 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1535998004012 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 100 /home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/b.mif " "Memory depth (128) in the design file differs from memory depth (100) in the Memory Initialization File \"/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/b.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1535998004520 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 100 /home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/a.mif " "Memory depth (128) in the design file differs from memory depth (100) in the Memory Initialization File \"/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/a.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1535998004566 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 100 /home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/c.mif " "Memory depth (128) in the design file differs from memory depth (100) in the Memory Initialization File \"/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/c.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1535998004611 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 100 /home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/d.mif " "Memory depth (128) in the design file differs from memory depth (100) in the Memory Initialization File \"/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/d.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1535998004655 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 100 /home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/e.mif " "Memory depth (128) in the design file differs from memory depth (100) in the Memory Initialization File \"/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/e.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1535998004699 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 100 /home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/f.mif " "Memory depth (128) in the design file differs from memory depth (100) in the Memory Initialization File \"/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/f.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1535998004744 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 100 /home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/a2.mif " "Memory depth (128) in the design file differs from memory depth (100) in the Memory Initialization File \"/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/a2.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1535998004790 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 100 /home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/b2.mif " "Memory depth (128) in the design file differs from memory depth (100) in the Memory Initialization File \"/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/b2.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1535998004836 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 100 /home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/c2.mif " "Memory depth (128) in the design file differs from memory depth (100) in the Memory Initialization File \"/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/c2.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1535998004882 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "15 " "Inferred 15 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|DFFNumerator_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|DFFNumerator_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 30 " "Parameter TAP_DISTANCE set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008108 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535998008108 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|DFFNumerator_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|DFFNumerator_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 29 " "Parameter TAP_DISTANCE set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008108 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535998008108 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|DFFNumerator_rtl_2 " "Inferred altshift_taps megafunction from the following design logic: \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|DFFNumerator_rtl_2\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 28 " "Parameter TAP_DISTANCE set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535998008108 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|DFFNumerator_rtl_3 " "Inferred altshift_taps megafunction from the following design logic: \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|DFFNumerator_rtl_3\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 27 " "Parameter TAP_DISTANCE set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|DFFNumerator_rtl_4 " "Inferred altshift_taps megafunction from the following design logic: \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|DFFNumerator_rtl_4\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 26 " "Parameter TAP_DISTANCE set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|DFFNumerator_rtl_5 " "Inferred altshift_taps megafunction from the following design logic: \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|DFFNumerator_rtl_5\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 25 " "Parameter TAP_DISTANCE set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|DFFNumerator_rtl_6 " "Inferred altshift_taps megafunction from the following design logic: \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|DFFNumerator_rtl_6\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 24 " "Parameter TAP_DISTANCE set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|DFFNumerator_rtl_7 " "Inferred altshift_taps megafunction from the following design logic: \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|DFFNumerator_rtl_7\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 23 " "Parameter TAP_DISTANCE set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|DFFNumerator_rtl_8 " "Inferred altshift_taps megafunction from the following design logic: \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|DFFNumerator_rtl_8\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 22 " "Parameter TAP_DISTANCE set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|DFFNumerator_rtl_9 " "Inferred altshift_taps megafunction from the following design logic: \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|DFFNumerator_rtl_9\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 21 " "Parameter TAP_DISTANCE set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|DFFNumerator_rtl_10 " "Inferred altshift_taps megafunction from the following design logic: \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|DFFNumerator_rtl_10\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 20 " "Parameter TAP_DISTANCE set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|DFFNumerator_rtl_11 " "Inferred altshift_taps megafunction from the following design logic: \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|DFFNumerator_rtl_11\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 19 " "Parameter TAP_DISTANCE set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|DFFNumerator_rtl_12 " "Inferred altshift_taps megafunction from the following design logic: \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|DFFNumerator_rtl_12\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 18 " "Parameter TAP_DISTANCE set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|DFFNumerator_rtl_13 " "Inferred altshift_taps megafunction from the following design logic: \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|DFFNumerator_rtl_13\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 17 " "Parameter TAP_DISTANCE set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|DFFNumerator_rtl_14 " "Inferred altshift_taps megafunction from the following design logic: \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|DFFNumerator_rtl_14\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535998008109 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535998008109 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1535998008108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_0 " "Elaborated megafunction instantiation \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535998008228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_0 " "Instantiated megafunction \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998008228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 30 " "Parameter \"TAP_DISTANCE\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998008228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998008228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998008228 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535998008228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_6571.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_6571.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_6571 " "Found entity 1: shift_taps_6571" {  } { { "db/shift_taps_6571.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/shift_taps_6571.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998008262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998008262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_79e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_79e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_79e1 " "Found entity 1: altsyncram_79e1" {  } { { "db/altsyncram_79e1.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/altsyncram_79e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998008300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998008300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dkf " "Found entity 1: cntr_dkf" {  } { { "db/cntr_dkf.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/cntr_dkf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998008339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998008339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_fac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_fac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_fac " "Found entity 1: cmpr_fac" {  } { { "db/cmpr_fac.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/cmpr_fac.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998008376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998008376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_1 " "Elaborated megafunction instantiation \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535998008461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_1 " "Instantiated megafunction \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998008461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 29 " "Parameter \"TAP_DISTANCE\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998008461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998008461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998008461 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535998008461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_e571.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_e571.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_e571 " "Found entity 1: shift_taps_e571" {  } { { "db/shift_taps_e571.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/shift_taps_e571.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998008497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998008497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n9e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n9e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n9e1 " "Found entity 1: altsyncram_n9e1" {  } { { "db/altsyncram_n9e1.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/altsyncram_n9e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998008535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998008535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lkf " "Found entity 1: cntr_lkf" {  } { { "db/cntr_lkf.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/cntr_lkf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998008574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998008574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_2 " "Elaborated megafunction instantiation \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535998008665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_2 " "Instantiated megafunction \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998008665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 28 " "Parameter \"TAP_DISTANCE\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998008665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998008665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998008665 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535998008665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_d571.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_d571.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_d571 " "Found entity 1: shift_taps_d571" {  } { { "db/shift_taps_d571.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/shift_taps_d571.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998008701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998008701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l9e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l9e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l9e1 " "Found entity 1: altsyncram_l9e1" {  } { { "db/altsyncram_l9e1.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/altsyncram_l9e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998008739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998008739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kkf " "Found entity 1: cntr_kkf" {  } { { "db/cntr_kkf.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/cntr_kkf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998008778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998008778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_3 " "Elaborated megafunction instantiation \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_3\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535998008868 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_3 " "Instantiated megafunction \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998008868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 27 " "Parameter \"TAP_DISTANCE\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998008868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998008868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998008868 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535998008868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_c571.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_c571.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_c571 " "Found entity 1: shift_taps_c571" {  } { { "db/shift_taps_c571.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/shift_taps_c571.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998008903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998008903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j9e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j9e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j9e1 " "Found entity 1: altsyncram_j9e1" {  } { { "db/altsyncram_j9e1.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/altsyncram_j9e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998008943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998008943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jkf " "Found entity 1: cntr_jkf" {  } { { "db/cntr_jkf.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/cntr_jkf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998008982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998008982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_4 " "Elaborated megafunction instantiation \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_4\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535998009072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_4 " "Instantiated megafunction \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998009072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 26 " "Parameter \"TAP_DISTANCE\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998009072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998009072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998009072 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535998009072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_b571.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_b571.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_b571 " "Found entity 1: shift_taps_b571" {  } { { "db/shift_taps_b571.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/shift_taps_b571.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998009108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998009108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h9e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h9e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h9e1 " "Found entity 1: altsyncram_h9e1" {  } { { "db/altsyncram_h9e1.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/altsyncram_h9e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998009146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998009146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ikf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ikf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ikf " "Found entity 1: cntr_ikf" {  } { { "db/cntr_ikf.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/cntr_ikf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998009184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998009184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_5 " "Elaborated megafunction instantiation \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_5\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535998009271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_5 " "Instantiated megafunction \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998009271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 25 " "Parameter \"TAP_DISTANCE\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998009271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998009271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998009271 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535998009271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_a571.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_a571.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_a571 " "Found entity 1: shift_taps_a571" {  } { { "db/shift_taps_a571.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/shift_taps_a571.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998009306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998009306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f9e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f9e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f9e1 " "Found entity 1: altsyncram_f9e1" {  } { { "db/altsyncram_f9e1.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/altsyncram_f9e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998009344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998009344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hkf " "Found entity 1: cntr_hkf" {  } { { "db/cntr_hkf.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/cntr_hkf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998009382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998009382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_6 " "Elaborated megafunction instantiation \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_6\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535998009470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_6 " "Instantiated megafunction \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998009470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 24 " "Parameter \"TAP_DISTANCE\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998009470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998009470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998009470 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535998009470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_9571.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_9571.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_9571 " "Found entity 1: shift_taps_9571" {  } { { "db/shift_taps_9571.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/shift_taps_9571.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998009506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998009506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d9e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d9e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d9e1 " "Found entity 1: altsyncram_d9e1" {  } { { "db/altsyncram_d9e1.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/altsyncram_d9e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998009545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998009545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gkf " "Found entity 1: cntr_gkf" {  } { { "db/cntr_gkf.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/cntr_gkf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998009584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998009584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_7 " "Elaborated megafunction instantiation \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_7\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535998009672 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_7 " "Instantiated megafunction \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998009672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 23 " "Parameter \"TAP_DISTANCE\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998009672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998009672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998009672 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535998009672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_8571.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_8571.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_8571 " "Found entity 1: shift_taps_8571" {  } { { "db/shift_taps_8571.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/shift_taps_8571.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998009707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998009707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b9e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b9e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b9e1 " "Found entity 1: altsyncram_b9e1" {  } { { "db/altsyncram_b9e1.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/altsyncram_b9e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998009746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998009746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fkf " "Found entity 1: cntr_fkf" {  } { { "db/cntr_fkf.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/cntr_fkf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998009785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998009785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_8 " "Elaborated megafunction instantiation \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_8\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535998009873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_8 " "Instantiated megafunction \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998009873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 22 " "Parameter \"TAP_DISTANCE\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998009873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998009873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998009873 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535998009873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_7571.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_7571.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_7571 " "Found entity 1: shift_taps_7571" {  } { { "db/shift_taps_7571.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/shift_taps_7571.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998009909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998009909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_99e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_99e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_99e1 " "Found entity 1: altsyncram_99e1" {  } { { "db/altsyncram_99e1.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/altsyncram_99e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998009949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998009949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ekf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ekf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ekf " "Found entity 1: cntr_ekf" {  } { { "db/cntr_ekf.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/cntr_ekf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998009987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998009987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_9 " "Elaborated megafunction instantiation \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_9\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535998010076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_9 " "Instantiated megafunction \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998010076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 21 " "Parameter \"TAP_DISTANCE\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998010076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998010076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998010076 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535998010076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_f571.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_f571.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_f571 " "Found entity 1: shift_taps_f571" {  } { { "db/shift_taps_f571.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/shift_taps_f571.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998010112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998010112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_89e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_89e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_89e1 " "Found entity 1: altsyncram_89e1" {  } { { "db/altsyncram_89e1.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/altsyncram_89e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998010151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998010151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mkf " "Found entity 1: cntr_mkf" {  } { { "db/cntr_mkf.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/cntr_mkf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998010190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998010190 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_10 " "Elaborated megafunction instantiation \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_10\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535998010279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_10 " "Instantiated megafunction \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998010279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 20 " "Parameter \"TAP_DISTANCE\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998010279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998010279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998010279 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535998010279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_5571.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_5571.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_5571 " "Found entity 1: shift_taps_5571" {  } { { "db/shift_taps_5571.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/shift_taps_5571.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998010315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998010315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_59e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_59e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_59e1 " "Found entity 1: altsyncram_59e1" {  } { { "db/altsyncram_59e1.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/altsyncram_59e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998010354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998010354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ckf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ckf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ckf " "Found entity 1: cntr_ckf" {  } { { "db/cntr_ckf.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/cntr_ckf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998010394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998010394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_11 " "Elaborated megafunction instantiation \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_11\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535998010485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_11 " "Instantiated megafunction \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998010486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 19 " "Parameter \"TAP_DISTANCE\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998010486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998010486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998010486 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535998010486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_g571.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_g571.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_g571 " "Found entity 1: shift_taps_g571" {  } { { "db/shift_taps_g571.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/shift_taps_g571.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998010522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998010522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m9e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m9e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m9e1 " "Found entity 1: altsyncram_m9e1" {  } { { "db/altsyncram_m9e1.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/altsyncram_m9e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998010560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998010560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nkf " "Found entity 1: cntr_nkf" {  } { { "db/cntr_nkf.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/cntr_nkf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998010598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998010598 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_12 " "Elaborated megafunction instantiation \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_12\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535998010686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_12 " "Instantiated megafunction \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998010686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 18 " "Parameter \"TAP_DISTANCE\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998010686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998010686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998010686 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535998010686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_h571.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_h571.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_h571 " "Found entity 1: shift_taps_h571" {  } { { "db/shift_taps_h571.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/shift_taps_h571.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998010721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998010721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k9e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k9e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k9e1 " "Found entity 1: altsyncram_k9e1" {  } { { "db/altsyncram_k9e1.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/altsyncram_k9e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998010759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998010759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_okf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_okf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_okf " "Found entity 1: cntr_okf" {  } { { "db/cntr_okf.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/cntr_okf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998010797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998010797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_13 " "Elaborated megafunction instantiation \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_13\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535998010885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_13 " "Instantiated megafunction \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998010885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 17 " "Parameter \"TAP_DISTANCE\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998010885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998010885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998010885 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535998010885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_i571.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_i571.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_i571 " "Found entity 1: shift_taps_i571" {  } { { "db/shift_taps_i571.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/shift_taps_i571.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998010920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998010920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i9e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i9e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i9e1 " "Found entity 1: altsyncram_i9e1" {  } { { "db/altsyncram_i9e1.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/altsyncram_i9e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998010959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998010959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pkf " "Found entity 1: cntr_pkf" {  } { { "db/cntr_pkf.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/cntr_pkf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998010998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998010998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_14 " "Elaborated megafunction instantiation \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_14\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535998011086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_14 " "Instantiated megafunction \"main:main_inst\|lpm_divide:lpm_divide_main_1_14\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\|altshift_taps:DFFNumerator_rtl_14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998011086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998011086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998011086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535998011086 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535998011086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_j571.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_j571.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_j571 " "Found entity 1: shift_taps_j571" {  } { { "db/shift_taps_j571.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/shift_taps_j571.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998011121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998011121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e9e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e9e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e9e1 " "Found entity 1: altsyncram_e9e1" {  } { { "db/altsyncram_e9e1.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/altsyncram_e9e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998011160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998011160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qkf " "Found entity 1: cntr_qkf" {  } { { "db/cntr_qkf.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/db/cntr_qkf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535998011198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998011198 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1535998013056 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/top.map.smsg " "Generated suppressed messages file /home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998013484 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1535998013930 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535998013930 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "waitrequest " "No output dependent on input pin \"waitrequest\"" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq2/loops_out/loop0/out.config15.tcl/module.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535998014617 "|top|waitrequest"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1535998014617 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3277 " "Implemented 3277 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1535998014625 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1535998014625 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3200 " "Implemented 3200 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1535998014625 ""} { "Info" "ICUT_CUT_TM_RAMS" "30 " "Implemented 30 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1535998014625 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "10 " "Implemented 10 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1535998014625 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1535998014625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1149 " "Peak virtual memory: 1149 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1535998014662 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep  3 15:06:54 2018 " "Processing ended: Mon Sep  3 15:06:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1535998014662 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1535998014662 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1535998014662 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1535998014662 ""}
