#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xbd0320 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xbe4bd0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xbd7500 .functor NOT 1, L_0xc334d0, C4<0>, C4<0>, C4<0>;
L_0xc33300 .functor XOR 2, L_0xc331c0, L_0xc33260, C4<00>, C4<00>;
L_0xc33410 .functor XOR 2, L_0xc33300, L_0xc33370, C4<00>, C4<00>;
v0xc2f330_0 .net *"_ivl_10", 1 0, L_0xc33370;  1 drivers
v0xc2f430_0 .net *"_ivl_12", 1 0, L_0xc33410;  1 drivers
v0xc2f510_0 .net *"_ivl_2", 1 0, L_0xc33120;  1 drivers
v0xc2f5d0_0 .net *"_ivl_4", 1 0, L_0xc331c0;  1 drivers
v0xc2f6b0_0 .net *"_ivl_6", 1 0, L_0xc33260;  1 drivers
v0xc2f7e0_0 .net *"_ivl_8", 1 0, L_0xc33300;  1 drivers
v0xc2f8c0_0 .net "a", 0 0, v0xc2c360_0;  1 drivers
v0xc2f960_0 .net "b", 0 0, v0xc2c400_0;  1 drivers
v0xc2fa00_0 .net "c", 0 0, v0xc2c4a0_0;  1 drivers
v0xc2faa0_0 .var "clk", 0 0;
v0xc2fb40_0 .net "d", 0 0, v0xc2c5e0_0;  1 drivers
v0xc2fbe0_0 .net "out_pos_dut", 0 0, L_0xc32f60;  1 drivers
v0xc2fc80_0 .net "out_pos_ref", 0 0, L_0xc311b0;  1 drivers
v0xc2fd20_0 .net "out_sop_dut", 0 0, L_0xc31b40;  1 drivers
v0xc2fdc0_0 .net "out_sop_ref", 0 0, L_0xc06d50;  1 drivers
v0xc2fe60_0 .var/2u "stats1", 223 0;
v0xc2ff00_0 .var/2u "strobe", 0 0;
v0xc2ffa0_0 .net "tb_match", 0 0, L_0xc334d0;  1 drivers
v0xc30070_0 .net "tb_mismatch", 0 0, L_0xbd7500;  1 drivers
v0xc30110_0 .net "wavedrom_enable", 0 0, v0xc2c8b0_0;  1 drivers
v0xc301e0_0 .net "wavedrom_title", 511 0, v0xc2c950_0;  1 drivers
L_0xc33120 .concat [ 1 1 0 0], L_0xc311b0, L_0xc06d50;
L_0xc331c0 .concat [ 1 1 0 0], L_0xc311b0, L_0xc06d50;
L_0xc33260 .concat [ 1 1 0 0], L_0xc32f60, L_0xc31b40;
L_0xc33370 .concat [ 1 1 0 0], L_0xc311b0, L_0xc06d50;
L_0xc334d0 .cmp/eeq 2, L_0xc33120, L_0xc33410;
S_0xbe4d60 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xbe4bd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xbd78e0 .functor AND 1, v0xc2c4a0_0, v0xc2c5e0_0, C4<1>, C4<1>;
L_0xbd7cc0 .functor NOT 1, v0xc2c360_0, C4<0>, C4<0>, C4<0>;
L_0xbd80a0 .functor NOT 1, v0xc2c400_0, C4<0>, C4<0>, C4<0>;
L_0xbd8320 .functor AND 1, L_0xbd7cc0, L_0xbd80a0, C4<1>, C4<1>;
L_0xbef8d0 .functor AND 1, L_0xbd8320, v0xc2c4a0_0, C4<1>, C4<1>;
L_0xc06d50 .functor OR 1, L_0xbd78e0, L_0xbef8d0, C4<0>, C4<0>;
L_0xc30630 .functor NOT 1, v0xc2c400_0, C4<0>, C4<0>, C4<0>;
L_0xc306a0 .functor OR 1, L_0xc30630, v0xc2c5e0_0, C4<0>, C4<0>;
L_0xc307b0 .functor AND 1, v0xc2c4a0_0, L_0xc306a0, C4<1>, C4<1>;
L_0xc30870 .functor NOT 1, v0xc2c360_0, C4<0>, C4<0>, C4<0>;
L_0xc30940 .functor OR 1, L_0xc30870, v0xc2c400_0, C4<0>, C4<0>;
L_0xc309b0 .functor AND 1, L_0xc307b0, L_0xc30940, C4<1>, C4<1>;
L_0xc30b30 .functor NOT 1, v0xc2c400_0, C4<0>, C4<0>, C4<0>;
L_0xc30ba0 .functor OR 1, L_0xc30b30, v0xc2c5e0_0, C4<0>, C4<0>;
L_0xc30ac0 .functor AND 1, v0xc2c4a0_0, L_0xc30ba0, C4<1>, C4<1>;
L_0xc30d30 .functor NOT 1, v0xc2c360_0, C4<0>, C4<0>, C4<0>;
L_0xc30e30 .functor OR 1, L_0xc30d30, v0xc2c5e0_0, C4<0>, C4<0>;
L_0xc30ef0 .functor AND 1, L_0xc30ac0, L_0xc30e30, C4<1>, C4<1>;
L_0xc310a0 .functor XNOR 1, L_0xc309b0, L_0xc30ef0, C4<0>, C4<0>;
v0xbd6e30_0 .net *"_ivl_0", 0 0, L_0xbd78e0;  1 drivers
v0xbd7230_0 .net *"_ivl_12", 0 0, L_0xc30630;  1 drivers
v0xbd7610_0 .net *"_ivl_14", 0 0, L_0xc306a0;  1 drivers
v0xbd79f0_0 .net *"_ivl_16", 0 0, L_0xc307b0;  1 drivers
v0xbd7dd0_0 .net *"_ivl_18", 0 0, L_0xc30870;  1 drivers
v0xbd81b0_0 .net *"_ivl_2", 0 0, L_0xbd7cc0;  1 drivers
v0xbd8430_0 .net *"_ivl_20", 0 0, L_0xc30940;  1 drivers
v0xc2a8d0_0 .net *"_ivl_24", 0 0, L_0xc30b30;  1 drivers
v0xc2a9b0_0 .net *"_ivl_26", 0 0, L_0xc30ba0;  1 drivers
v0xc2aa90_0 .net *"_ivl_28", 0 0, L_0xc30ac0;  1 drivers
v0xc2ab70_0 .net *"_ivl_30", 0 0, L_0xc30d30;  1 drivers
v0xc2ac50_0 .net *"_ivl_32", 0 0, L_0xc30e30;  1 drivers
v0xc2ad30_0 .net *"_ivl_36", 0 0, L_0xc310a0;  1 drivers
L_0x7f55d7a0a018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xc2adf0_0 .net *"_ivl_38", 0 0, L_0x7f55d7a0a018;  1 drivers
v0xc2aed0_0 .net *"_ivl_4", 0 0, L_0xbd80a0;  1 drivers
v0xc2afb0_0 .net *"_ivl_6", 0 0, L_0xbd8320;  1 drivers
v0xc2b090_0 .net *"_ivl_8", 0 0, L_0xbef8d0;  1 drivers
v0xc2b170_0 .net "a", 0 0, v0xc2c360_0;  alias, 1 drivers
v0xc2b230_0 .net "b", 0 0, v0xc2c400_0;  alias, 1 drivers
v0xc2b2f0_0 .net "c", 0 0, v0xc2c4a0_0;  alias, 1 drivers
v0xc2b3b0_0 .net "d", 0 0, v0xc2c5e0_0;  alias, 1 drivers
v0xc2b470_0 .net "out_pos", 0 0, L_0xc311b0;  alias, 1 drivers
v0xc2b530_0 .net "out_sop", 0 0, L_0xc06d50;  alias, 1 drivers
v0xc2b5f0_0 .net "pos0", 0 0, L_0xc309b0;  1 drivers
v0xc2b6b0_0 .net "pos1", 0 0, L_0xc30ef0;  1 drivers
L_0xc311b0 .functor MUXZ 1, L_0x7f55d7a0a018, L_0xc309b0, L_0xc310a0, C4<>;
S_0xc2b830 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xbe4bd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xc2c360_0 .var "a", 0 0;
v0xc2c400_0 .var "b", 0 0;
v0xc2c4a0_0 .var "c", 0 0;
v0xc2c540_0 .net "clk", 0 0, v0xc2faa0_0;  1 drivers
v0xc2c5e0_0 .var "d", 0 0;
v0xc2c6d0_0 .var/2u "fail", 0 0;
v0xc2c770_0 .var/2u "fail1", 0 0;
v0xc2c810_0 .net "tb_match", 0 0, L_0xc334d0;  alias, 1 drivers
v0xc2c8b0_0 .var "wavedrom_enable", 0 0;
v0xc2c950_0 .var "wavedrom_title", 511 0;
E_0xbe3490/0 .event negedge, v0xc2c540_0;
E_0xbe3490/1 .event posedge, v0xc2c540_0;
E_0xbe3490 .event/or E_0xbe3490/0, E_0xbe3490/1;
S_0xc2bb60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xc2b830;
 .timescale -12 -12;
v0xc2bda0_0 .var/2s "i", 31 0;
E_0xbe3330 .event posedge, v0xc2c540_0;
S_0xc2bea0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xc2b830;
 .timescale -12 -12;
v0xc2c0a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xc2c180 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xc2b830;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xc2cb30 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xbe4bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xc31960 .functor OR 1, L_0xc31730, L_0xc31870, C4<0>, C4<0>;
L_0xc31b40 .functor OR 1, L_0xc31960, L_0xc31a70, C4<0>, C4<0>;
L_0xc31f10 .functor AND 1, L_0xc31cf0, L_0xc31de0, C4<1>, C4<1>;
L_0xc32110 .functor AND 1, L_0xc31f10, L_0xc32020, C4<1>, C4<1>;
L_0xc324a0 .functor AND 1, L_0xc32110, L_0xc32250, C4<1>, C4<1>;
L_0xc32650 .functor AND 1, L_0xc324a0, L_0xc325b0, C4<1>, C4<1>;
L_0xc328f0 .functor AND 1, L_0xc32650, L_0xc327a0, C4<1>, C4<1>;
L_0xc32aa0 .functor AND 1, L_0xc328f0, L_0xc329b0, C4<1>, C4<1>;
L_0xc32d60 .functor AND 1, L_0xc32aa0, L_0xc32c00, C4<1>, C4<1>;
L_0xc32f60 .functor AND 1, L_0xc32d60, L_0xc32e70, C4<1>, C4<1>;
v0xc2ccf0_0 .net *"_ivl_11", 0 0, L_0xc31960;  1 drivers
L_0x7f55d7a0a0f0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0xc2cdb0_0 .net/2u *"_ivl_12", 3 0, L_0x7f55d7a0a0f0;  1 drivers
v0xc2ce90_0 .net *"_ivl_14", 0 0, L_0xc31a70;  1 drivers
L_0x7f55d7a0a138 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xc2cf60_0 .net/2u *"_ivl_18", 3 0, L_0x7f55d7a0a138;  1 drivers
L_0x7f55d7a0a060 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0xc2d040_0 .net/2u *"_ivl_2", 3 0, L_0x7f55d7a0a060;  1 drivers
v0xc2d170_0 .net *"_ivl_20", 0 0, L_0xc31cf0;  1 drivers
L_0x7f55d7a0a180 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0xc2d230_0 .net/2u *"_ivl_22", 3 0, L_0x7f55d7a0a180;  1 drivers
v0xc2d310_0 .net *"_ivl_24", 0 0, L_0xc31de0;  1 drivers
v0xc2d3d0_0 .net *"_ivl_27", 0 0, L_0xc31f10;  1 drivers
L_0x7f55d7a0a1c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xc2d520_0 .net/2u *"_ivl_28", 3 0, L_0x7f55d7a0a1c8;  1 drivers
v0xc2d600_0 .net *"_ivl_30", 0 0, L_0xc32020;  1 drivers
v0xc2d6c0_0 .net *"_ivl_33", 0 0, L_0xc32110;  1 drivers
L_0x7f55d7a0a210 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0xc2d780_0 .net/2u *"_ivl_34", 3 0, L_0x7f55d7a0a210;  1 drivers
v0xc2d860_0 .net *"_ivl_36", 0 0, L_0xc32250;  1 drivers
v0xc2d920_0 .net *"_ivl_39", 0 0, L_0xc324a0;  1 drivers
v0xc2d9e0_0 .net *"_ivl_4", 0 0, L_0xc31730;  1 drivers
L_0x7f55d7a0a258 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0xc2daa0_0 .net/2u *"_ivl_40", 3 0, L_0x7f55d7a0a258;  1 drivers
v0xc2dc90_0 .net *"_ivl_42", 0 0, L_0xc325b0;  1 drivers
v0xc2dd50_0 .net *"_ivl_45", 0 0, L_0xc32650;  1 drivers
L_0x7f55d7a0a2a0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0xc2de10_0 .net/2u *"_ivl_46", 3 0, L_0x7f55d7a0a2a0;  1 drivers
v0xc2def0_0 .net *"_ivl_48", 0 0, L_0xc327a0;  1 drivers
v0xc2dfb0_0 .net *"_ivl_51", 0 0, L_0xc328f0;  1 drivers
L_0x7f55d7a0a2e8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0xc2e070_0 .net/2u *"_ivl_52", 3 0, L_0x7f55d7a0a2e8;  1 drivers
v0xc2e150_0 .net *"_ivl_54", 0 0, L_0xc329b0;  1 drivers
v0xc2e210_0 .net *"_ivl_57", 0 0, L_0xc32aa0;  1 drivers
L_0x7f55d7a0a330 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0xc2e2d0_0 .net/2u *"_ivl_58", 3 0, L_0x7f55d7a0a330;  1 drivers
L_0x7f55d7a0a0a8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0xc2e3b0_0 .net/2u *"_ivl_6", 3 0, L_0x7f55d7a0a0a8;  1 drivers
v0xc2e490_0 .net *"_ivl_60", 0 0, L_0xc32c00;  1 drivers
v0xc2e550_0 .net *"_ivl_63", 0 0, L_0xc32d60;  1 drivers
L_0x7f55d7a0a378 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0xc2e610_0 .net/2u *"_ivl_64", 3 0, L_0x7f55d7a0a378;  1 drivers
v0xc2e6f0_0 .net *"_ivl_66", 0 0, L_0xc32e70;  1 drivers
v0xc2e7b0_0 .net *"_ivl_8", 0 0, L_0xc31870;  1 drivers
v0xc2e870_0 .net "a", 0 0, v0xc2c360_0;  alias, 1 drivers
v0xc2eb20_0 .net "b", 0 0, v0xc2c400_0;  alias, 1 drivers
v0xc2ec10_0 .net "c", 0 0, v0xc2c4a0_0;  alias, 1 drivers
v0xc2ed00_0 .net "d", 0 0, v0xc2c5e0_0;  alias, 1 drivers
v0xc2edf0_0 .net "inputs", 3 0, L_0xc31360;  1 drivers
v0xc2eed0_0 .net "out_pos", 0 0, L_0xc32f60;  alias, 1 drivers
v0xc2ef90_0 .net "out_sop", 0 0, L_0xc31b40;  alias, 1 drivers
L_0xc31360 .concat [ 1 1 1 1], v0xc2c5e0_0, v0xc2c4a0_0, v0xc2c400_0, v0xc2c360_0;
L_0xc31730 .cmp/eq 4, L_0xc31360, L_0x7f55d7a0a060;
L_0xc31870 .cmp/eq 4, L_0xc31360, L_0x7f55d7a0a0a8;
L_0xc31a70 .cmp/eq 4, L_0xc31360, L_0x7f55d7a0a0f0;
L_0xc31cf0 .cmp/ne 4, L_0xc31360, L_0x7f55d7a0a138;
L_0xc31de0 .cmp/ne 4, L_0xc31360, L_0x7f55d7a0a180;
L_0xc32020 .cmp/ne 4, L_0xc31360, L_0x7f55d7a0a1c8;
L_0xc32250 .cmp/ne 4, L_0xc31360, L_0x7f55d7a0a210;
L_0xc325b0 .cmp/ne 4, L_0xc31360, L_0x7f55d7a0a258;
L_0xc327a0 .cmp/ne 4, L_0xc31360, L_0x7f55d7a0a2a0;
L_0xc329b0 .cmp/ne 4, L_0xc31360, L_0x7f55d7a0a2e8;
L_0xc32c00 .cmp/ne 4, L_0xc31360, L_0x7f55d7a0a330;
L_0xc32e70 .cmp/ne 4, L_0xc31360, L_0x7f55d7a0a378;
S_0xc2f110 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xbe4bd0;
 .timescale -12 -12;
E_0xbcc9f0 .event anyedge, v0xc2ff00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xc2ff00_0;
    %nor/r;
    %assign/vec4 v0xc2ff00_0, 0;
    %wait E_0xbcc9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xc2b830;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc2c6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc2c770_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xc2b830;
T_4 ;
    %wait E_0xbe3490;
    %load/vec4 v0xc2c810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc2c6d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xc2b830;
T_5 ;
    %wait E_0xbe3330;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc2c5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc2c4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc2c400_0, 0;
    %assign/vec4 v0xc2c360_0, 0;
    %wait E_0xbe3330;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc2c5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc2c4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc2c400_0, 0;
    %assign/vec4 v0xc2c360_0, 0;
    %wait E_0xbe3330;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc2c5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc2c4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc2c400_0, 0;
    %assign/vec4 v0xc2c360_0, 0;
    %wait E_0xbe3330;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc2c5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc2c4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc2c400_0, 0;
    %assign/vec4 v0xc2c360_0, 0;
    %wait E_0xbe3330;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc2c5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc2c4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc2c400_0, 0;
    %assign/vec4 v0xc2c360_0, 0;
    %wait E_0xbe3330;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc2c5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc2c4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc2c400_0, 0;
    %assign/vec4 v0xc2c360_0, 0;
    %wait E_0xbe3330;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc2c5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc2c4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc2c400_0, 0;
    %assign/vec4 v0xc2c360_0, 0;
    %wait E_0xbe3330;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc2c5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc2c4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc2c400_0, 0;
    %assign/vec4 v0xc2c360_0, 0;
    %wait E_0xbe3330;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc2c5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc2c4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc2c400_0, 0;
    %assign/vec4 v0xc2c360_0, 0;
    %wait E_0xbe3330;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc2c5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc2c4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc2c400_0, 0;
    %assign/vec4 v0xc2c360_0, 0;
    %wait E_0xbe3330;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc2c5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc2c4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc2c400_0, 0;
    %assign/vec4 v0xc2c360_0, 0;
    %wait E_0xbe3330;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc2c5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc2c4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc2c400_0, 0;
    %assign/vec4 v0xc2c360_0, 0;
    %wait E_0xbe3330;
    %load/vec4 v0xc2c6d0_0;
    %store/vec4 v0xc2c770_0, 0, 1;
    %fork t_1, S_0xc2bb60;
    %jmp t_0;
    .scope S_0xc2bb60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc2bda0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xc2bda0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xbe3330;
    %load/vec4 v0xc2bda0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xc2c5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc2c4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc2c400_0, 0;
    %assign/vec4 v0xc2c360_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc2bda0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xc2bda0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xc2b830;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xbe3490;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xc2c5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc2c4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc2c400_0, 0;
    %assign/vec4 v0xc2c360_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xc2c6d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xc2c770_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xbe4bd0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc2faa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc2ff00_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xbe4bd0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xc2faa0_0;
    %inv;
    %store/vec4 v0xc2faa0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xbe4bd0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xc2c540_0, v0xc30070_0, v0xc2f8c0_0, v0xc2f960_0, v0xc2fa00_0, v0xc2fb40_0, v0xc2fdc0_0, v0xc2fd20_0, v0xc2fc80_0, v0xc2fbe0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xbe4bd0;
T_9 ;
    %load/vec4 v0xc2fe60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xc2fe60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xc2fe60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xc2fe60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xc2fe60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xc2fe60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xc2fe60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xc2fe60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xc2fe60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xc2fe60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xbe4bd0;
T_10 ;
    %wait E_0xbe3490;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc2fe60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc2fe60_0, 4, 32;
    %load/vec4 v0xc2ffa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xc2fe60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc2fe60_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc2fe60_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc2fe60_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xc2fdc0_0;
    %load/vec4 v0xc2fdc0_0;
    %load/vec4 v0xc2fd20_0;
    %xor;
    %load/vec4 v0xc2fdc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xc2fe60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc2fe60_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xc2fe60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc2fe60_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xc2fc80_0;
    %load/vec4 v0xc2fc80_0;
    %load/vec4 v0xc2fbe0_0;
    %xor;
    %load/vec4 v0xc2fc80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xc2fe60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc2fe60_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xc2fe60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc2fe60_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2013_q2/iter0/response54/top_module.sv";
