Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Apr 10 13:09:00 2019
| Host         : CAE-55 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: Clock_Divider/temp_clk_1_reg/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: Clock_Divider/temp_clk_2_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Control/curr_state_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Control/curr_state_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Control/curr_state_reg[2]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 112 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.218        0.000                      0                  114        0.261        0.000                      0                  114        4.500        0.000                       0                    59  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.218        0.000                      0                  114        0.261        0.000                      0                  114        4.500        0.000                       0                    59  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.218ns  (required time - arrival time)
  Source:                 Clock_Divider/clk_ctr_2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.535ns (22.233%)  route 1.871ns (77.767%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.242     4.174    Clock_Divider/CLK100MHZ
    SLICE_X52Y97         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.341     4.515 f  Clock_Divider/clk_ctr_2_reg[19]/Q
                         net (fo=2, routed)           0.810     5.325    Clock_Divider/clk_ctr_2_reg[19]
    SLICE_X53Y97         LUT6 (Prop_lut6_I1_O)        0.097     5.422 r  Clock_Divider/clk_ctr_2[0]_i_3/O
                         net (fo=2, routed)           0.593     6.015    Clock_Divider/clk_ctr_2[0]_i_3_n_0
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.097     6.112 r  Clock_Divider/clk_ctr_2[0]_i_1/O
                         net (fo=28, routed)          0.468     6.580    Clock_Divider/clk_ctr_2[0]_i_1_n_0
    SLICE_X52Y93         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.138    13.916    Clock_Divider/CLK100MHZ
    SLICE_X52Y93         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[0]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X52Y93         FDRE (Setup_fdre_C_R)       -0.314    13.798    Clock_Divider/clk_ctr_2_reg[0]
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  7.218    

Slack (MET) :             7.218ns  (required time - arrival time)
  Source:                 Clock_Divider/clk_ctr_2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.535ns (22.233%)  route 1.871ns (77.767%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.242     4.174    Clock_Divider/CLK100MHZ
    SLICE_X52Y97         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.341     4.515 f  Clock_Divider/clk_ctr_2_reg[19]/Q
                         net (fo=2, routed)           0.810     5.325    Clock_Divider/clk_ctr_2_reg[19]
    SLICE_X53Y97         LUT6 (Prop_lut6_I1_O)        0.097     5.422 r  Clock_Divider/clk_ctr_2[0]_i_3/O
                         net (fo=2, routed)           0.593     6.015    Clock_Divider/clk_ctr_2[0]_i_3_n_0
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.097     6.112 r  Clock_Divider/clk_ctr_2[0]_i_1/O
                         net (fo=28, routed)          0.468     6.580    Clock_Divider/clk_ctr_2[0]_i_1_n_0
    SLICE_X52Y93         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.138    13.916    Clock_Divider/CLK100MHZ
    SLICE_X52Y93         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[1]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X52Y93         FDRE (Setup_fdre_C_R)       -0.314    13.798    Clock_Divider/clk_ctr_2_reg[1]
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  7.218    

Slack (MET) :             7.218ns  (required time - arrival time)
  Source:                 Clock_Divider/clk_ctr_2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.535ns (22.233%)  route 1.871ns (77.767%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.242     4.174    Clock_Divider/CLK100MHZ
    SLICE_X52Y97         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.341     4.515 f  Clock_Divider/clk_ctr_2_reg[19]/Q
                         net (fo=2, routed)           0.810     5.325    Clock_Divider/clk_ctr_2_reg[19]
    SLICE_X53Y97         LUT6 (Prop_lut6_I1_O)        0.097     5.422 r  Clock_Divider/clk_ctr_2[0]_i_3/O
                         net (fo=2, routed)           0.593     6.015    Clock_Divider/clk_ctr_2[0]_i_3_n_0
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.097     6.112 r  Clock_Divider/clk_ctr_2[0]_i_1/O
                         net (fo=28, routed)          0.468     6.580    Clock_Divider/clk_ctr_2[0]_i_1_n_0
    SLICE_X52Y93         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.138    13.916    Clock_Divider/CLK100MHZ
    SLICE_X52Y93         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[2]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X52Y93         FDRE (Setup_fdre_C_R)       -0.314    13.798    Clock_Divider/clk_ctr_2_reg[2]
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  7.218    

Slack (MET) :             7.218ns  (required time - arrival time)
  Source:                 Clock_Divider/clk_ctr_2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.535ns (22.233%)  route 1.871ns (77.767%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.242     4.174    Clock_Divider/CLK100MHZ
    SLICE_X52Y97         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.341     4.515 f  Clock_Divider/clk_ctr_2_reg[19]/Q
                         net (fo=2, routed)           0.810     5.325    Clock_Divider/clk_ctr_2_reg[19]
    SLICE_X53Y97         LUT6 (Prop_lut6_I1_O)        0.097     5.422 r  Clock_Divider/clk_ctr_2[0]_i_3/O
                         net (fo=2, routed)           0.593     6.015    Clock_Divider/clk_ctr_2[0]_i_3_n_0
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.097     6.112 r  Clock_Divider/clk_ctr_2[0]_i_1/O
                         net (fo=28, routed)          0.468     6.580    Clock_Divider/clk_ctr_2[0]_i_1_n_0
    SLICE_X52Y93         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.138    13.916    Clock_Divider/CLK100MHZ
    SLICE_X52Y93         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[3]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X52Y93         FDRE (Setup_fdre_C_R)       -0.314    13.798    Clock_Divider/clk_ctr_2_reg[3]
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  7.218    

Slack (MET) :             7.219ns  (required time - arrival time)
  Source:                 Clock_Divider/clk_ctr_2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_2_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.535ns (22.238%)  route 1.871ns (77.762%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.242     4.174    Clock_Divider/CLK100MHZ
    SLICE_X52Y97         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.341     4.515 f  Clock_Divider/clk_ctr_2_reg[19]/Q
                         net (fo=2, routed)           0.810     5.325    Clock_Divider/clk_ctr_2_reg[19]
    SLICE_X53Y97         LUT6 (Prop_lut6_I1_O)        0.097     5.422 r  Clock_Divider/clk_ctr_2[0]_i_3/O
                         net (fo=2, routed)           0.593     6.015    Clock_Divider/clk_ctr_2[0]_i_3_n_0
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.097     6.112 r  Clock_Divider/clk_ctr_2[0]_i_1/O
                         net (fo=28, routed)          0.468     6.579    Clock_Divider/clk_ctr_2[0]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.138    13.916    Clock_Divider/CLK100MHZ
    SLICE_X52Y96         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[12]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.314    13.798    Clock_Divider/clk_ctr_2_reg[12]
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                  7.219    

Slack (MET) :             7.219ns  (required time - arrival time)
  Source:                 Clock_Divider/clk_ctr_2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.535ns (22.238%)  route 1.871ns (77.762%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.242     4.174    Clock_Divider/CLK100MHZ
    SLICE_X52Y97         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.341     4.515 f  Clock_Divider/clk_ctr_2_reg[19]/Q
                         net (fo=2, routed)           0.810     5.325    Clock_Divider/clk_ctr_2_reg[19]
    SLICE_X53Y97         LUT6 (Prop_lut6_I1_O)        0.097     5.422 r  Clock_Divider/clk_ctr_2[0]_i_3/O
                         net (fo=2, routed)           0.593     6.015    Clock_Divider/clk_ctr_2[0]_i_3_n_0
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.097     6.112 r  Clock_Divider/clk_ctr_2[0]_i_1/O
                         net (fo=28, routed)          0.468     6.579    Clock_Divider/clk_ctr_2[0]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.138    13.916    Clock_Divider/CLK100MHZ
    SLICE_X52Y96         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[13]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.314    13.798    Clock_Divider/clk_ctr_2_reg[13]
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                  7.219    

Slack (MET) :             7.219ns  (required time - arrival time)
  Source:                 Clock_Divider/clk_ctr_2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_2_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.535ns (22.238%)  route 1.871ns (77.762%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.242     4.174    Clock_Divider/CLK100MHZ
    SLICE_X52Y97         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.341     4.515 f  Clock_Divider/clk_ctr_2_reg[19]/Q
                         net (fo=2, routed)           0.810     5.325    Clock_Divider/clk_ctr_2_reg[19]
    SLICE_X53Y97         LUT6 (Prop_lut6_I1_O)        0.097     5.422 r  Clock_Divider/clk_ctr_2[0]_i_3/O
                         net (fo=2, routed)           0.593     6.015    Clock_Divider/clk_ctr_2[0]_i_3_n_0
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.097     6.112 r  Clock_Divider/clk_ctr_2[0]_i_1/O
                         net (fo=28, routed)          0.468     6.579    Clock_Divider/clk_ctr_2[0]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.138    13.916    Clock_Divider/CLK100MHZ
    SLICE_X52Y96         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[14]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.314    13.798    Clock_Divider/clk_ctr_2_reg[14]
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                  7.219    

Slack (MET) :             7.219ns  (required time - arrival time)
  Source:                 Clock_Divider/clk_ctr_2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_2_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.535ns (22.238%)  route 1.871ns (77.762%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.242     4.174    Clock_Divider/CLK100MHZ
    SLICE_X52Y97         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.341     4.515 f  Clock_Divider/clk_ctr_2_reg[19]/Q
                         net (fo=2, routed)           0.810     5.325    Clock_Divider/clk_ctr_2_reg[19]
    SLICE_X53Y97         LUT6 (Prop_lut6_I1_O)        0.097     5.422 r  Clock_Divider/clk_ctr_2[0]_i_3/O
                         net (fo=2, routed)           0.593     6.015    Clock_Divider/clk_ctr_2[0]_i_3_n_0
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.097     6.112 r  Clock_Divider/clk_ctr_2[0]_i_1/O
                         net (fo=28, routed)          0.468     6.579    Clock_Divider/clk_ctr_2[0]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.138    13.916    Clock_Divider/CLK100MHZ
    SLICE_X52Y96         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[15]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.314    13.798    Clock_Divider/clk_ctr_2_reg[15]
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                  7.219    

Slack (MET) :             7.235ns  (required time - arrival time)
  Source:                 Clock_Divider/clk_ctr_2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_2_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.389ns  (logic 0.535ns (22.391%)  route 1.854ns (77.609%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.242     4.174    Clock_Divider/CLK100MHZ
    SLICE_X52Y97         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.341     4.515 f  Clock_Divider/clk_ctr_2_reg[19]/Q
                         net (fo=2, routed)           0.810     5.325    Clock_Divider/clk_ctr_2_reg[19]
    SLICE_X53Y97         LUT6 (Prop_lut6_I1_O)        0.097     5.422 r  Clock_Divider/clk_ctr_2[0]_i_3/O
                         net (fo=2, routed)           0.593     6.015    Clock_Divider/clk_ctr_2[0]_i_3_n_0
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.097     6.112 r  Clock_Divider/clk_ctr_2[0]_i_1/O
                         net (fo=28, routed)          0.451     6.563    Clock_Divider/clk_ctr_2[0]_i_1_n_0
    SLICE_X52Y99         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.138    13.916    Clock_Divider/CLK100MHZ
    SLICE_X52Y99         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[24]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X52Y99         FDRE (Setup_fdre_C_R)       -0.314    13.798    Clock_Divider/clk_ctr_2_reg[24]
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                  7.235    

Slack (MET) :             7.235ns  (required time - arrival time)
  Source:                 Clock_Divider/clk_ctr_2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_2_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.389ns  (logic 0.535ns (22.391%)  route 1.854ns (77.609%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.242     4.174    Clock_Divider/CLK100MHZ
    SLICE_X52Y97         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.341     4.515 f  Clock_Divider/clk_ctr_2_reg[19]/Q
                         net (fo=2, routed)           0.810     5.325    Clock_Divider/clk_ctr_2_reg[19]
    SLICE_X53Y97         LUT6 (Prop_lut6_I1_O)        0.097     5.422 r  Clock_Divider/clk_ctr_2[0]_i_3/O
                         net (fo=2, routed)           0.593     6.015    Clock_Divider/clk_ctr_2[0]_i_3_n_0
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.097     6.112 r  Clock_Divider/clk_ctr_2[0]_i_1/O
                         net (fo=28, routed)          0.451     6.563    Clock_Divider/clk_ctr_2[0]_i_1_n_0
    SLICE_X52Y99         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.138    13.916    Clock_Divider/CLK100MHZ
    SLICE_X52Y99         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[25]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X52Y99         FDRE (Setup_fdre_C_R)       -0.314    13.798    Clock_Divider/clk_ctr_2_reg[25]
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                  7.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Clock_Divider/temp_clk_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/temp_clk_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.809%)  route 0.166ns (47.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.598     1.517    Clock_Divider/CLK100MHZ
    SLICE_X5Y83          FDRE                                         r  Clock_Divider/temp_clk_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  Clock_Divider/temp_clk_1_reg/Q
                         net (fo=4, routed)           0.166     1.825    Clock_Divider/clk
    SLICE_X5Y83          LUT6 (Prop_lut6_I5_O)        0.045     1.870 r  Clock_Divider/temp_clk_1_i_1/O
                         net (fo=1, routed)           0.000     1.870    Clock_Divider/temp_clk_1_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  Clock_Divider/temp_clk_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.867     2.032    Clock_Divider/CLK100MHZ
    SLICE_X5Y83          FDRE                                         r  Clock_Divider/temp_clk_1_reg/C
                         clock pessimism             -0.514     1.517    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.091     1.608    Clock_Divider/temp_clk_1_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Clock_Divider/temp_clk_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/temp_clk_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.794%)  route 0.166ns (47.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.564     1.483    Clock_Divider/CLK100MHZ
    SLICE_X53Y96         FDRE                                         r  Clock_Divider/temp_clk_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  Clock_Divider/temp_clk_2_reg/Q
                         net (fo=2, routed)           0.166     1.791    Clock_Divider/temp_clk_2
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.045     1.836 r  Clock_Divider/temp_clk_2_i_1/O
                         net (fo=1, routed)           0.000     1.836    Clock_Divider/temp_clk_2_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  Clock_Divider/temp_clk_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.834     1.999    Clock_Divider/CLK100MHZ
    SLICE_X53Y96         FDRE                                         r  Clock_Divider/temp_clk_2_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.091     1.574    Clock_Divider/temp_clk_2_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Clock_Divider/clk_ctr_2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.252ns (67.100%)  route 0.124ns (32.900%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.565     1.484    Clock_Divider/CLK100MHZ
    SLICE_X52Y97         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  Clock_Divider/clk_ctr_2_reg[18]/Q
                         net (fo=2, routed)           0.124     1.749    Clock_Divider/clk_ctr_2_reg[18]
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  Clock_Divider/clk_ctr_2_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    Clock_Divider/clk_ctr_2_reg[16]_i_1_n_5
    SLICE_X52Y97         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.835     2.000    Clock_Divider/CLK100MHZ
    SLICE_X52Y97         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[18]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.105     1.589    Clock_Divider/clk_ctr_2_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Clock_Divider/clk_ctr_1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.252ns (66.853%)  route 0.125ns (33.147%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.598     1.517    Clock_Divider/CLK100MHZ
    SLICE_X4Y83          FDRE                                         r  Clock_Divider/clk_ctr_1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  Clock_Divider/clk_ctr_1_reg[18]/Q
                         net (fo=2, routed)           0.125     1.783    Clock_Divider/clk_ctr_1_reg[18]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.894 r  Clock_Divider/clk_ctr_1_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.894    Clock_Divider/clk_ctr_1_reg[16]_i_1_n_5
    SLICE_X4Y83          FDRE                                         r  Clock_Divider/clk_ctr_1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.867     2.032    Clock_Divider/CLK100MHZ
    SLICE_X4Y83          FDRE                                         r  Clock_Divider/clk_ctr_1_reg[18]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X4Y83          FDRE (Hold_fdre_C_D)         0.105     1.622    Clock_Divider/clk_ctr_1_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Clock_Divider/clk_ctr_2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.252ns (66.853%)  route 0.125ns (33.147%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.564     1.483    Clock_Divider/CLK100MHZ
    SLICE_X52Y96         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  Clock_Divider/clk_ctr_2_reg[14]/Q
                         net (fo=2, routed)           0.125     1.749    Clock_Divider/clk_ctr_2_reg[14]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  Clock_Divider/clk_ctr_2_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    Clock_Divider/clk_ctr_2_reg[12]_i_1_n_5
    SLICE_X52Y96         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.834     1.999    Clock_Divider/CLK100MHZ
    SLICE_X52Y96         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[14]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.105     1.588    Clock_Divider/clk_ctr_2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Clock_Divider/clk_ctr_2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.252ns (66.853%)  route 0.125ns (33.147%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.565     1.484    Clock_Divider/CLK100MHZ
    SLICE_X52Y99         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  Clock_Divider/clk_ctr_2_reg[26]/Q
                         net (fo=2, routed)           0.125     1.750    Clock_Divider/clk_ctr_2_reg[26]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.861 r  Clock_Divider/clk_ctr_2_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.861    Clock_Divider/clk_ctr_2_reg[24]_i_1_n_5
    SLICE_X52Y99         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.835     2.000    Clock_Divider/CLK100MHZ
    SLICE_X52Y99         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[26]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.105     1.589    Clock_Divider/clk_ctr_2_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Clock_Divider/clk_ctr_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.252ns (66.853%)  route 0.125ns (33.147%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.564     1.483    Clock_Divider/CLK100MHZ
    SLICE_X52Y94         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  Clock_Divider/clk_ctr_2_reg[6]/Q
                         net (fo=2, routed)           0.125     1.749    Clock_Divider/clk_ctr_2_reg[6]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  Clock_Divider/clk_ctr_2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    Clock_Divider/clk_ctr_2_reg[4]_i_1_n_5
    SLICE_X52Y94         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.834     1.999    Clock_Divider/CLK100MHZ
    SLICE_X52Y94         FDRE                                         r  Clock_Divider/clk_ctr_2_reg[6]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.105     1.588    Clock_Divider/clk_ctr_2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Clock_Divider/clk_ctr_1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.252ns (66.853%)  route 0.125ns (33.147%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.597     1.516    Clock_Divider/CLK100MHZ
    SLICE_X4Y82          FDRE                                         r  Clock_Divider/clk_ctr_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Clock_Divider/clk_ctr_1_reg[14]/Q
                         net (fo=2, routed)           0.125     1.782    Clock_Divider/clk_ctr_1_reg[14]
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.893 r  Clock_Divider/clk_ctr_1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.893    Clock_Divider/clk_ctr_1_reg[12]_i_1_n_5
    SLICE_X4Y82          FDRE                                         r  Clock_Divider/clk_ctr_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.866     2.031    Clock_Divider/CLK100MHZ
    SLICE_X4Y82          FDRE                                         r  Clock_Divider/clk_ctr_1_reg[14]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X4Y82          FDRE (Hold_fdre_C_D)         0.105     1.621    Clock_Divider/clk_ctr_1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Clock_Divider/clk_ctr_1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.252ns (66.853%)  route 0.125ns (33.147%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.599     1.518    Clock_Divider/CLK100MHZ
    SLICE_X4Y85          FDRE                                         r  Clock_Divider/clk_ctr_1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Clock_Divider/clk_ctr_1_reg[26]/Q
                         net (fo=2, routed)           0.125     1.784    Clock_Divider/clk_ctr_1_reg[26]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.895 r  Clock_Divider/clk_ctr_1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    Clock_Divider/clk_ctr_1_reg[24]_i_1_n_5
    SLICE_X4Y85          FDRE                                         r  Clock_Divider/clk_ctr_1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.869     2.034    Clock_Divider/CLK100MHZ
    SLICE_X4Y85          FDRE                                         r  Clock_Divider/clk_ctr_1_reg[26]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.105     1.623    Clock_Divider/clk_ctr_1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Clock_Divider/clk_ctr_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.252ns (66.853%)  route 0.125ns (33.147%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.594     1.513    Clock_Divider/CLK100MHZ
    SLICE_X4Y79          FDRE                                         r  Clock_Divider/clk_ctr_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  Clock_Divider/clk_ctr_1_reg[2]/Q
                         net (fo=2, routed)           0.125     1.779    Clock_Divider/clk_ctr_1_reg[2]
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.890 r  Clock_Divider/clk_ctr_1_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.890    Clock_Divider/clk_ctr_1_reg[0]_i_2_n_5
    SLICE_X4Y79          FDRE                                         r  Clock_Divider/clk_ctr_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.863     2.028    Clock_Divider/CLK100MHZ
    SLICE_X4Y79          FDRE                                         r  Clock_Divider/clk_ctr_1_reg[2]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X4Y79          FDRE (Hold_fdre_C_D)         0.105     1.618    Clock_Divider/clk_ctr_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79     Clock_Divider/clk_ctr_1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y81     Clock_Divider/clk_ctr_1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y81     Clock_Divider/clk_ctr_1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y82     Clock_Divider/clk_ctr_1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y82     Clock_Divider/clk_ctr_1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y82     Clock_Divider/clk_ctr_1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y82     Clock_Divider/clk_ctr_1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y83     Clock_Divider/clk_ctr_1_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y83     Clock_Divider/clk_ctr_1_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     Clock_Divider/clk_ctr_1_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     Clock_Divider/clk_ctr_1_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     Clock_Divider/clk_ctr_1_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     Clock_Divider/clk_ctr_1_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     Clock_Divider/clk_ctr_1_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     Clock_Divider/clk_ctr_1_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     Clock_Divider/clk_ctr_1_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     Clock_Divider/clk_ctr_1_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y81     Clock_Divider/clk_ctr_1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y81     Clock_Divider/clk_ctr_1_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     Clock_Divider/clk_ctr_1_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     Clock_Divider/clk_ctr_1_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     Clock_Divider/clk_ctr_1_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     Clock_Divider/clk_ctr_1_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y85     Clock_Divider/clk_ctr_1_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y85     Clock_Divider/clk_ctr_1_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y85     Clock_Divider/clk_ctr_1_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y85     Clock_Divider/clk_ctr_1_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     Clock_Divider/clk_ctr_1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     Clock_Divider/clk_ctr_1_reg[0]/C



