0.6
2016.4
Jan 23 2017
19:37:30
U:/ECE 440/Project_3/Project_3.sim/sim_1/synth/timing/testbench_time_synth.v,1580935894,verilog,,,,dp;fsm;gcd_core;glbl;wrapper,,,,,,,,
U:/ECE 440/Project_3/Project_3.srcs/sources_1/new/testbench.sv,1580764085,systemVerilog,,,,testbench,,,,,,,,
