# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do register_file.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:13 on Oct 15,2021
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# 
# Top level modules:
# 	register_file_testbench
# End time: 14:51:13 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:13 on Oct 15,2021
# vlog -reportprogress 300 ./register64_32x.sv 
# -- Compiling module register64_32x
# -- Compiling module register64_32x_testbench
# 
# Top level modules:
# 	register64_32x_testbench
# End time: 14:51:13 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:13 on Oct 15,2021
# vlog -reportprogress 300 ./register64.sv 
# -- Compiling module register64
# -- Compiling module register64_testbench
# 
# Top level modules:
# 	register64_testbench
# End time: 14:51:13 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:13 on Oct 15,2021
# vlog -reportprogress 300 ./eD_FF.sv 
# -- Compiling module eD_FF
# -- Compiling module eD_FF_testbench
# 
# Top level modules:
# 	eD_FF_testbench
# End time: 14:51:13 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:13 on Oct 15,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 14:51:13 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:13 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:51:14 on Oct 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:14 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 14:51:14 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:14 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:51:14 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:14 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:51:14 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:14 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder2_4.sv 
# -- Compiling module edecoder2_4
# -- Compiling module edecoder2_4_testbench
# 
# Top level modules:
# 	edecoder2_4_testbench
# End time: 14:51:14 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:14 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder3_8.sv 
# -- Compiling module edecoder3_8
# -- Compiling module edecoder3_8_testbench
# 
# Top level modules:
# 	edecoder3_8_testbench
# End time: 14:51:14 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:14 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder5_32.sv 
# -- Compiling module edecoder5_32
# -- Compiling module edecoder5_32_testbench
# 
# Top level modules:
# 	edecoder5_32_testbench
# End time: 14:51:14 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work register_file_testbench 
# Start time: 14:51:14 on Oct 15,2021
# Loading sv_std.std
# Loading work.register_file_testbench
# Loading work.register_file
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.register64
# Loading work.eD_FF
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3015) ./register64_32x.sv(14): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/r64_32/zero_register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(14): [PCDPC] - Port size (64) does not match connection size (32) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/r64_32/zero_register File: ./register64.sv
# ** Warning: Design size of 11825 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlfttmytqh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttmytqh
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./register_file.sv(52)
#    Time: 2250 ps  Iteration: 1  Instance: /register_file_testbench
# Break in Module register_file_testbench at ./register_file.sv line 52
add wave -position 5  sim:/register_file_testbench/dut/dout
add wave -position end  sim:/register_file_testbench/dut/o
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/hunte/Documents/EE469/Lab1/register_file_wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/hunte/Documents/EE469/Lab1/register_file_wave.do
do register_file.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:54 on Oct 15,2021
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# 
# Top level modules:
# 	register_file_testbench
# End time: 14:57:54 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:54 on Oct 15,2021
# vlog -reportprogress 300 ./register64_32x.sv 
# -- Compiling module register64_32x
# -- Compiling module register64_32x_testbench
# 
# Top level modules:
# 	register64_32x_testbench
# End time: 14:57:54 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:54 on Oct 15,2021
# vlog -reportprogress 300 ./register64.sv 
# -- Compiling module register64
# -- Compiling module register64_testbench
# 
# Top level modules:
# 	register64_testbench
# End time: 14:57:54 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:54 on Oct 15,2021
# vlog -reportprogress 300 ./eD_FF.sv 
# -- Compiling module eD_FF
# -- Compiling module eD_FF_testbench
# 
# Top level modules:
# 	eD_FF_testbench
# End time: 14:57:54 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:54 on Oct 15,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 14:57:55 on Oct 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:55 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:57:55 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:55 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 14:57:55 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:55 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:57:55 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:55 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:57:55 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:55 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder2_4.sv 
# -- Compiling module edecoder2_4
# -- Compiling module edecoder2_4_testbench
# 
# Top level modules:
# 	edecoder2_4_testbench
# End time: 14:57:55 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:55 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder3_8.sv 
# -- Compiling module edecoder3_8
# -- Compiling module edecoder3_8_testbench
# 
# Top level modules:
# 	edecoder3_8_testbench
# End time: 14:57:55 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:55 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder5_32.sv 
# -- Compiling module edecoder5_32
# -- Compiling module edecoder5_32_testbench
# 
# Top level modules:
# 	edecoder5_32_testbench
# End time: 14:57:55 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:57:56 on Oct 15,2021, Elapsed time: 0:06:42
# Errors: 0, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work register_file_testbench 
# Start time: 14:57:56 on Oct 15,2021
# Loading sv_std.std
# Loading work.register_file_testbench
# Loading work.register_file
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.register64
# Loading work.eD_FF
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3015) ./register64_32x.sv(14): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/r64_32/zero_register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(14): [PCDPC] - Port size (64) does not match connection size (32) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/r64_32/zero_register File: ./register64.sv
# ** Warning: Design size of 11825 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftady2hm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftady2hm
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./register_file.sv(52)
#    Time: 2250 ps  Iteration: 1  Instance: /register_file_testbench
# Break in Module register_file_testbench at ./register_file.sv line 52
do register_file.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:35 on Oct 15,2021
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# 
# Top level modules:
# 	register_file_testbench
# End time: 15:04:35 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:35 on Oct 15,2021
# vlog -reportprogress 300 ./register64_32x.sv 
# -- Compiling module register64_32x
# -- Compiling module register64_32x_testbench
# 
# Top level modules:
# 	register64_32x_testbench
# End time: 15:04:35 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:35 on Oct 15,2021
# vlog -reportprogress 300 ./register64.sv 
# -- Compiling module register64
# -- Compiling module register64_testbench
# 
# Top level modules:
# 	register64_testbench
# End time: 15:04:35 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:35 on Oct 15,2021
# vlog -reportprogress 300 ./eD_FF.sv 
# -- Compiling module eD_FF
# -- Compiling module eD_FF_testbench
# 
# Top level modules:
# 	eD_FF_testbench
# End time: 15:04:35 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:35 on Oct 15,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 15:04:35 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:35 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 15:04:35 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:35 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 15:04:35 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:35 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 15:04:35 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:35 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:04:35 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:35 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder2_4.sv 
# -- Compiling module edecoder2_4
# -- Compiling module edecoder2_4_testbench
# 
# Top level modules:
# 	edecoder2_4_testbench
# End time: 15:04:35 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:36 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder3_8.sv 
# -- Compiling module edecoder3_8
# -- Compiling module edecoder3_8_testbench
# 
# Top level modules:
# 	edecoder3_8_testbench
# End time: 15:04:36 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:36 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder5_32.sv 
# -- Compiling module edecoder5_32
# -- Compiling module edecoder5_32_testbench
# 
# Top level modules:
# 	edecoder5_32_testbench
# End time: 15:04:36 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:04:38 on Oct 15,2021, Elapsed time: 0:06:42
# Errors: 0, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work register_file_testbench 
# Start time: 15:04:38 on Oct 15,2021
# Loading sv_std.std
# Loading work.register_file_testbench
# Loading work.register_file
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.register64
# Loading work.eD_FF
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3015) ./register64_32x.sv(14): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/r64_32/zero_register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(14): [PCDPC] - Port size (64) does not match connection size (32) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/r64_32/zero_register File: ./register64.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[0]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[0]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[1]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[1]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[2]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[2]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[3]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[3]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[4]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[4]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[5]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[5]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[6]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[6]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[7]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[7]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[8]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[8]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[9]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[9]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[10]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[10]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[11]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[11]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[12]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[12]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[13]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[13]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[14]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[14]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[15]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[15]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[16]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[16]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[17]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[17]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[18]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[18]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[19]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[19]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[20]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[20]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[21]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[21]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[22]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[22]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[23]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[23]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[24]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[24]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[25]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[25]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[26]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[26]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[27]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[27]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[28]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[28]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[29]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[29]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[30]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[30]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[31]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[31]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[32]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[32]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[33]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[33]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[34]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[34]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[35]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[35]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[36]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[36]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[37]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[37]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[38]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[38]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[39]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[39]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[40]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[40]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[41]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[41]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[42]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[42]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[43]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[43]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[44]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[44]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[45]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[45]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[46]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[46]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[47]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[47]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[48]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[48]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[49]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[49]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[50]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[50]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[51]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[51]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[52]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[52]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[53]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[53]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[54]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[54]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[55]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[55]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[56]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[56]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[57]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[57]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[58]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[58]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[59]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[59]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[60]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[60]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[61]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[61]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[62]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[62]/m32x1_2 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(16): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[63]/m32x1_1 File: ./mux32_1.sv
# ** Warning: (vsim-3015) ./register_file.sv(17): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/eachBit[63]/m32x1_2 File: ./mux32_1.sv
# ** Warning: Design size of 11825 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftctrnye".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftctrnye
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./register_file.sv(52)
#    Time: 2250 ps  Iteration: 1  Instance: /register_file_testbench
# Break in Module register_file_testbench at ./register_file.sv line 52
do register_file.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:41 on Oct 15,2021
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Error: (vlog-13069) ./register_file.sv(16): near "[": syntax error, unexpected '[', expecting ')'.
# ** Error: (vlog-13069) ./register_file.sv(17): near "[": syntax error, unexpected '[', expecting ')'.
# -- Compiling module register_file_testbench
# End time: 15:06:41 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./register_file.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./register_file.sv""
do register_file.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:56 on Oct 15,2021
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Error: (vlog-13069) ./register_file.sv(16): near "[": syntax error, unexpected '[', expecting ')'.
# ** Error: (vlog-13069) ./register_file.sv(17): near "[": syntax error, unexpected '[', expecting ')'.
# -- Compiling module register_file_testbench
# End time: 15:06:56 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./register_file.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./register_file.sv""
mux32_1_64x.do
# couldn't execute ".\mux32_1_64x.do": no such file or directory
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:48 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# ** Error: (vlog-13069) ./mux32_1_64x.sv(18): near "endmodule": syntax error, unexpected endmodule, expecting ';' or ','.
# ** Error (suppressible): ./mux32_1_64x.sv(21): (vlog-2388) 'i' already declared in this scope (mux32_1_64x).
# ** Error (suppressible): ./mux32_1_64x.sv(22): (vlog-2388) 'sel' already declared in this scope (mux32_1_64x).
# ** Error (suppressible): ./mux32_1_64x.sv(23): (vlog-2388) 'out' already declared in this scope (mux32_1_64x).
# End time: 15:29:48 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./mux32_1_64x.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./mux32_1_64x.sv""
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:30 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# ** Warning: ./mux32_1_64x.sv(20): (vlog-2275) 'mux32_1_64x' already exists and will be overwritten.
# -- Compiling module mux32_1_64x
# ** Error (suppressible): (vlog-2997) ./mux32_1_64x.sv(28): Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[63:0] $[31:0]'.
# ** Error (suppressible): (vlog-2997) ./mux32_1_64x.sv(31): Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[63:0] $[31:0]'.
# End time: 15:30:30 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./mux32_1_64x.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./mux32_1_64x.sv""
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:55 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# ** Error (suppressible): (vlog-2997) ./mux32_1_64x.sv(28): Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[63:0] $[31:0]'.
# ** Error (suppressible): (vlog-2997) ./mux32_1_64x.sv(31): Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[63:0] $[31:0]'.
# End time: 15:30:55 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./mux32_1_64x.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./mux32_1_64x.sv""
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:57 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# ** Error (suppressible): (vlog-2997) ./mux32_1_64x.sv(28): Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[63:0] $[31:0]'.
# ** Error (suppressible): (vlog-2997) ./mux32_1_64x.sv(31): Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[63:0] $[31:0]'.
# End time: 15:30:57 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./mux32_1_64x.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./mux32_1_64x.sv""
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:31:33 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# ** Error (suppressible): (vlog-2997) ./mux32_1_64x.sv(28): Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[63:0] $[31:0]'.
# ** Error (suppressible): (vlog-2997) ./mux32_1_64x.sv(31): Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[63:0] $[31:0]'.
# End time: 15:31:33 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./mux32_1_64x.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./mux32_1_64x.sv""
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:59 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 15:35:00 on Oct 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:00 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 15:35:00 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:00 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 15:35:00 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:00 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 15:35:00 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:00 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:35:00 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:35:03 on Oct 15,2021, Elapsed time: 0:30:25
# Errors: 27, Warnings: 134
# vsim -voptargs=""+acc"" -t 1ps -lib work mux32_1_64x_testbench 
# Start time: 15:35:03 on Oct 15,2021
# Loading sv_std.std
# Loading work.mux32_1_64x_testbench
# Loading work.mux32_1_64x
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux2_1
# ** Warning: (vsim-3015) ./mux32_1_64x.sv(9): [PCDPC] - Port size (32) does not match connection size (1) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /mux32_1_64x_testbench/dut/mbit63 File: ./mux32_1.sv
# ** Error: (vsim-8378) ./mux32_1_64x.sv(9): Port size (1) does not match connection size (64) for implicit .name connection port 'out'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /mux32_1_64x_testbench/dut/mbit63 File: ./mux32_1.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./mux32_1_64x.do PAUSED at line 16
mux32_1_64x.do
# couldn't execute ".\mux32_1_64x.do": no such file or directory
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:18 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 15:35:18 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:18 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 15:35:18 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:18 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 15:35:18 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:18 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 15:35:18 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:18 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:35:18 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux32_1_64x_testbench 
# Start time: 15:35:03 on Oct 15,2021
# Loading sv_std.std
# Loading work.mux32_1_64x_testbench
# Loading work.mux32_1_64x
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux2_1
# ** Warning: (vsim-3015) ./mux32_1_64x.sv(9): [PCDPC] - Port size (32) does not match connection size (1) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /mux32_1_64x_testbench/dut/mbit63 File: ./mux32_1.sv
# ** Error: (vsim-8378) ./mux32_1_64x.sv(9): Port size (1) does not match connection size (64) for implicit .name connection port 'out'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /mux32_1_64x_testbench/dut/mbit63 File: ./mux32_1.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./mux32_1_64x.do PAUSED at line 16
mux32_1_64x.do
# couldn't execute ".\mux32_1_64x.do": no such file or directory
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:36 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 15:36:36 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:36 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 15:36:36 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:36 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 15:36:36 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:36 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 15:36:36 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:36 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:36:36 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux32_1_64x_testbench 
# Start time: 15:35:03 on Oct 15,2021
# Loading sv_std.std
# Loading work.mux32_1_64x_testbench
# Loading work.mux32_1_64x
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux2_1
# ** Warning: (vsim-3015) ./mux32_1_64x.sv(9): [PCDPC] - Port size (32) does not match connection size (64) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /mux32_1_64x_testbench/dut/mbit63 File: ./mux32_1.sv
# ** Error: (vsim-8378) ./mux32_1_64x.sv(9): Port size (1) does not match connection size (64) for implicit .name connection port 'out'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /mux32_1_64x_testbench/dut/mbit63 File: ./mux32_1.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./mux32_1_64x.do PAUSED at line 16
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:11 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 15:37:11 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:11 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 15:37:11 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:11 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 15:37:11 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:11 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 15:37:11 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:11 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:37:12 on Oct 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux32_1_64x_testbench 
# Start time: 15:35:03 on Oct 15,2021
# Loading sv_std.std
# Loading work.mux32_1_64x_testbench
# Loading work.mux32_1_64x
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux2_1
# ** Warning: (vsim-3015) ./mux32_1_64x.sv(9): [PCDPC] - Port size (32) does not match connection size (33) for port 'i'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /mux32_1_64x_testbench/dut/mbit63 File: ./mux32_1.sv
# ** Error: (vsim-8378) ./mux32_1_64x.sv(9): Port size (1) does not match connection size (64) for implicit .name connection port 'out'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /mux32_1_64x_testbench/dut/mbit63 File: ./mux32_1.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./mux32_1_64x.do PAUSED at line 16
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:45 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 15:37:45 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:45 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 15:37:45 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:45 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 15:37:45 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:45 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 15:37:45 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:45 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:37:45 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux32_1_64x_testbench 
# Start time: 15:35:03 on Oct 15,2021
# Loading sv_std.std
# Loading work.mux32_1_64x_testbench
# Loading work.mux32_1_64x
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux2_1
# ** Error: (vsim-8378) ./mux32_1_64x.sv(9): Port size (1) does not match connection size (64) for implicit .name connection port 'out'. The port definition is at: ./mux32_1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /mux32_1_64x_testbench/dut/mbit63 File: ./mux32_1.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./mux32_1_64x.do PAUSED at line 16
mux32_1_64x.do
# couldn't execute ".\mux32_1_64x.do": no such file or directory
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:24 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# ** Error: (vlog-13069) ./mux32_1_64x.sv(9): near ";": syntax error, unexpected ';', expecting ')'.
# -- Compiling module mux32_1_64x_testbench
# End time: 15:38:24 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./mux32_1_64x.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./mux32_1_64x.sv""
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:35 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 15:38:35 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:36 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 15:38:36 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:36 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 15:38:36 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:36 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 15:38:36 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:36 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:38:36 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux32_1_64x_testbench 
# Start time: 15:35:03 on Oct 15,2021
# Loading sv_std.std
# Loading work.mux32_1_64x_testbench
# Loading work.mux32_1_64x
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux2_1
# ** Error: Cannot open macro file: mux32_1_64x_wave.do
# Error in macro ./mux32_1_64x.do line 21
# Cannot open macro file: mux32_1_64x_wave.do
#     while executing
# "do mux32_1_64x_wave.do"
add wave -position end  sim:/mux32_1_64x_testbench/i
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlft45x1ra".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft45x1ra
add wave -position end  sim:/mux32_1_64x_testbench/out
add wave -position 1  sim:/mux32_1_64x_testbench/sel
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/hunte/Documents/EE469/Lab1/mux32_1_64x_wave.do
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:11 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 15:39:11 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:11 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 15:39:11 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:11 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 15:39:11 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:11 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 15:39:11 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:11 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:39:11 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:39:12 on Oct 15,2021, Elapsed time: 0:04:09
# Errors: 8, Warnings: 6
# vsim -voptargs=""+acc"" -t 1ps -lib work mux32_1_64x_testbench 
# Start time: 15:39:12 on Oct 15,2021
# Loading sv_std.std
# Loading work.mux32_1_64x_testbench
# Loading work.mux32_1_64x
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux2_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftansm81".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftansm81
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:36 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 15:41:36 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:36 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 15:41:36 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:36 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 15:41:36 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:36 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 15:41:36 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:36 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:41:36 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:41:37 on Oct 15,2021, Elapsed time: 0:02:25
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work mux32_1_64x_testbench 
# Start time: 15:41:37 on Oct 15,2021
# Loading sv_std.std
# Loading work.mux32_1_64x_testbench
# Loading work.mux32_1_64x
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux2_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftqtzrxh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqtzrxh
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:40 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 15:42:40 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:40 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 15:42:40 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:40 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 15:42:40 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:40 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 15:42:40 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:40 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:42:40 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:42:41 on Oct 15,2021, Elapsed time: 0:01:04
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work mux32_1_64x_testbench 
# Start time: 15:42:41 on Oct 15,2021
# Loading sv_std.std
# Loading work.mux32_1_64x_testbench
# Loading work.mux32_1_64x
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux2_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlfty5t29x".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfty5t29x
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position 2  sim:/mux32_1_64x_testbench/dut/bit0s
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/hunte/Documents/EE469/Lab1/mux32_1_64x_wave.do
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:04 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 15:43:04 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:04 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 15:43:04 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:04 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 15:43:04 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:04 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 15:43:04 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:04 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:43:04 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:43:05 on Oct 15,2021, Elapsed time: 0:00:24
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work mux32_1_64x_testbench 
# Start time: 15:43:05 on Oct 15,2021
# Loading sv_std.std
# Loading work.mux32_1_64x_testbench
# Loading work.mux32_1_64x
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux2_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftzcy7e8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzcy7e8
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:20 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 15:44:20 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:20 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 15:44:20 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:20 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 15:44:20 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:20 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 15:44:20 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:20 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:44:20 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:44:21 on Oct 15,2021, Elapsed time: 0:01:16
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work mux32_1_64x_testbench 
# Start time: 15:44:21 on Oct 15,2021
# Loading sv_std.std
# Loading work.mux32_1_64x_testbench
# Loading work.mux32_1_64x
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux2_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlft6nvvrz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6nvvrz
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:25 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 15:45:25 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:25 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 15:45:25 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:25 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 15:45:25 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:25 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 15:45:25 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:25 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:45:25 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:45:26 on Oct 15,2021, Elapsed time: 0:01:05
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work mux32_1_64x_testbench 
# Start time: 15:45:26 on Oct 15,2021
# Loading sv_std.std
# Loading work.mux32_1_64x_testbench
# Loading work.mux32_1_64x
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux2_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlfttk4iqi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttk4iqi
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:25 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# ** Error: ./mux32_1_64x.sv(9): (vlog-2730) Undefined variable: 'k'.
# ** Error: ./mux32_1_64x.sv(9): 'k' is an invalid type in Generate loop. Must be a genvar.
# ** Error: (vlog-13069) ./mux32_1_64x.sv(11): near "end": syntax error, unexpected end, expecting ';' or ','.
# ** Error: (vlog-13069) ./mux32_1_64x.sv(43): near "endmodule": syntax error, unexpected endmodule.
# End time: 15:47:25 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./mux32_1_64x.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./mux32_1_64x.sv""
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:54 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# ** Error: (vlog-13069) ./mux32_1_64x.sv(11): near "end": syntax error, unexpected end, expecting ';' or ','.
# ** Error: (vlog-13069) ./mux32_1_64x.sv(43): near "endmodule": syntax error, unexpected endmodule.
# End time: 15:47:54 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./mux32_1_64x.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./mux32_1_64x.sv""
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:04 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 15:48:04 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:04 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 15:48:04 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:04 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 15:48:04 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:04 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 15:48:04 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:04 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:48:04 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:48:05 on Oct 15,2021, Elapsed time: 0:02:39
# Errors: 12, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work mux32_1_64x_testbench 
# Start time: 15:48:05 on Oct 15,2021
# Loading sv_std.std
# Loading work.mux32_1_64x_testbench
# Loading work.mux32_1_64x
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux2_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlft90fmmg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft90fmmg
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:20 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 15:50:21 on Oct 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:21 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 15:50:21 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:21 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 15:50:21 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:21 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 15:50:21 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:21 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:50:21 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:50:21 on Oct 15,2021, Elapsed time: 0:02:16
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work mux32_1_64x_testbench 
# Start time: 15:50:21 on Oct 15,2021
# Loading sv_std.std
# Loading work.mux32_1_64x_testbench
# Loading work.mux32_1_64x
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux2_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftd6mke1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftd6mke1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:03 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 15:51:03 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:03 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 15:51:03 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:03 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 15:51:03 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:03 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 15:51:03 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:03 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:51:03 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:51:04 on Oct 15,2021, Elapsed time: 0:00:43
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work mux32_1_64x_testbench 
# Start time: 15:51:04 on Oct 15,2021
# Loading sv_std.std
# Loading work.mux32_1_64x_testbench
# Loading work.mux32_1_64x
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux2_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftd8hsgi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftd8hsgi
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:00:54 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 16:00:54 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:00:54 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 16:00:54 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:00:54 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 16:00:54 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:00:54 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 16:00:54 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:00:54 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 16:00:54 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:00:55 on Oct 15,2021, Elapsed time: 0:09:51
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work mux32_1_64x_testbench 
# Start time: 16:00:55 on Oct 15,2021
# Loading sv_std.std
# Loading work.mux32_1_64x_testbench
# Loading work.mux32_1_64x
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux2_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftm9yrzs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftm9yrzs
# ** Error: (vish-4014) No objects found matching '/mux32_1_64x_testbench/dut/bit0s'.
# Executing ONERROR command at macro ./mux32_1_64x_wave.do line 5
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position 2  sim:/mux32_1_64x_testbench/dut/bits
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/hunte/Documents/EE469/Lab1/mux32_1_64x_wave.do
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:38 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 16:01:38 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:38 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 16:01:38 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:38 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 16:01:38 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:38 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 16:01:38 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:38 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 16:01:38 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:01:39 on Oct 15,2021, Elapsed time: 0:00:44
# Errors: 3, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work mux32_1_64x_testbench 
# Start time: 16:01:39 on Oct 15,2021
# Loading sv_std.std
# Loading work.mux32_1_64x_testbench
# Loading work.mux32_1_64x
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux2_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlft4mj0ic".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4mj0ic
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:50 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 16:03:50 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:50 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 16:03:50 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:50 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 16:03:50 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:50 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 16:03:50 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:50 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 16:03:51 on Oct 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:03:51 on Oct 15,2021, Elapsed time: 0:02:12
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work mux32_1_64x_testbench 
# Start time: 16:03:51 on Oct 15,2021
# Loading sv_std.std
# Loading work.mux32_1_64x_testbench
# Loading work.mux32_1_64x
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux2_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftvtfcn4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvtfcn4
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:03 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# ** Error: (vlog-13069) ./mux32_1_64x.sv(27): near "genvar": syntax error, unexpected genvar, expecting ';' or ','.
# ** Error: ./mux32_1_64x.sv(30): (vlog-2730) Undefined variable: 'z'.
# ** Error: ./mux32_1_64x.sv(30): 'z' is an invalid type in Generate loop. Must be a genvar.
# ** Error: ./mux32_1_64x.sv(37): (vlog-2730) Undefined variable: 'bits'.
# -- Compiling module mux32_1_64x_testbench
# End time: 16:05:03 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./mux32_1_64x.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./mux32_1_64x.sv""
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:45 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# ** Error: (vlog-13069) ./mux32_1_64x.sv(27): near "genvar": syntax error, unexpected genvar, expecting ';' or ','.
# ** Error: ./mux32_1_64x.sv(30): (vlog-2730) Undefined variable: 'z'.
# ** Error: ./mux32_1_64x.sv(30): 'z' is an invalid type in Generate loop. Must be a genvar.
# -- Compiling module mux32_1_64x_testbench
# End time: 16:05:45 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./mux32_1_64x.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./mux32_1_64x.sv""
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:18 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 16:06:18 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:18 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 16:06:18 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:18 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 16:06:18 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:18 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 16:06:18 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:18 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 16:06:18 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:06:19 on Oct 15,2021, Elapsed time: 0:02:28
# Errors: 13, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work mux32_1_64x_testbench 
# Start time: 16:06:19 on Oct 15,2021
# Loading sv_std.std
# Loading work.mux32_1_64x_testbench
# Loading work.mux32_1_64x
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux2_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlft3aqmjy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3aqmjy
# ** Error: (vish-4014) No objects found matching '/mux32_1_64x_testbench/dut/bits'.
# Executing ONERROR command at macro ./mux32_1_64x_wave.do line 5
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position 2  sim:/mux32_1_64x_testbench/dut/transposed_bits
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/hunte/Documents/EE469/Lab1/mux32_1_64x_wave.do
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:36 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 16:06:36 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:36 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 16:06:36 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:36 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 16:06:36 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:36 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 16:06:36 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:37 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 16:06:37 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:06:37 on Oct 15,2021, Elapsed time: 0:00:18
# Errors: 3, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work mux32_1_64x_testbench 
# Start time: 16:06:37 on Oct 15,2021
# Loading sv_std.std
# Loading work.mux32_1_64x_testbench
# Loading work.mux32_1_64x
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux2_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftc80s0a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftc80s0a
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:06 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 16:08:06 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:06 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 16:08:06 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:06 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 16:08:06 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:06 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 16:08:06 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:06 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 16:08:06 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:08:07 on Oct 15,2021, Elapsed time: 0:01:30
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work mux32_1_64x_testbench 
# Start time: 16:08:07 on Oct 15,2021
# Loading sv_std.std
# Loading work.mux32_1_64x_testbench
# Loading work.mux32_1_64x
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux2_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftd71ej0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftd71ej0
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:38 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 16:08:38 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:38 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 16:08:38 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:38 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 16:08:38 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:38 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 16:08:38 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:38 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 16:08:38 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:08:39 on Oct 15,2021, Elapsed time: 0:00:32
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work mux32_1_64x_testbench 
# Start time: 16:08:39 on Oct 15,2021
# Loading sv_std.std
# Loading work.mux32_1_64x_testbench
# Loading work.mux32_1_64x
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux2_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlft7r1zmi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7r1zmi
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:05 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# ** Error: (vlog-13069) ./mux32_1_64x.sv(41): near "end": syntax error, unexpected end.
# ** Error (suppressible): ./mux32_1_64x.sv(52): (vlog-2388) 'i' already declared in this scope (mux32_1_64x).
# ** Error (suppressible): ./mux32_1_64x.sv(53): (vlog-2388) 'sel' already declared in this scope (mux32_1_64x).
# ** Error (suppressible): ./mux32_1_64x.sv(54): (vlog-2388) 'out' already declared in this scope (mux32_1_64x).
# ** Error: (vlog-13069) ./mux32_1_64x.sv(65): near "endmodule": syntax error, unexpected endmodule.
# End time: 16:11:05 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./mux32_1_64x.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./mux32_1_64x.sv""
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:39 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 16:11:39 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:39 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 16:11:39 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:39 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 16:11:39 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:39 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 16:11:39 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:39 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 16:11:39 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:11:40 on Oct 15,2021, Elapsed time: 0:03:01
# Errors: 5, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work mux32_1_64x_testbench 
# Start time: 16:11:40 on Oct 15,2021
# Loading sv_std.std
# Loading work.mux32_1_64x_testbench
# Loading work.mux32_1_64x
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux2_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftnms76h".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnms76h
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:31 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# ** Error: ./mux32_1_64x.sv(53): (vlog-2730) Undefined variable: 'j'.
# End time: 16:19:31 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./mux32_1_64x.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./mux32_1_64x.sv""
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:53 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 16:19:53 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:53 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 16:19:53 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:53 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 16:19:53 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:53 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 16:19:53 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:53 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 16:19:53 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:19:54 on Oct 15,2021, Elapsed time: 0:08:14
# Errors: 4, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work mux32_1_64x_testbench 
# Start time: 16:19:54 on Oct 15,2021
# Loading sv_std.std
# Loading work.mux32_1_64x_testbench
# Loading work.mux32_1_64x
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux2_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftmzi168".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmzi168
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do mux32_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:38 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 16:21:38 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:38 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 16:21:38 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:38 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 16:21:38 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:38 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 16:21:38 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:38 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 16:21:38 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:21:39 on Oct 15,2021, Elapsed time: 0:01:45
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work mux32_1_64x_testbench 
# Start time: 16:21:39 on Oct 15,2021
# Loading sv_std.std
# Loading work.mux32_1_64x_testbench
# Loading work.mux32_1_64x
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux2_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlfti0kqfs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti0kqfs
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do register_file.co
# Cannot open macro file: register_file.co
do register_file.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:10 on Oct 15,2021
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Error: ./register_file.sv(13): 'm32_1x64_1' already declared in this scope.
# -- Compiling module register_file_testbench
# End time: 16:25:10 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./register_file.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./register_file.sv""
do register_file.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:54 on Oct 15,2021
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Error: ./register_file.sv(13): 'm32_1x64_1' already declared in this scope.
# -- Compiling module register_file_testbench
# End time: 16:25:54 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./register_file.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./register_file.sv""
do register_file.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:15 on Oct 15,2021
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# 
# Top level modules:
# 	register_file_testbench
# End time: 16:26:15 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:15 on Oct 15,2021
# vlog -reportprogress 300 ./register64_32x.sv 
# -- Compiling module register64_32x
# -- Compiling module register64_32x_testbench
# 
# Top level modules:
# 	register64_32x_testbench
# End time: 16:26:15 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:15 on Oct 15,2021
# vlog -reportprogress 300 ./register64.sv 
# -- Compiling module register64
# -- Compiling module register64_testbench
# 
# Top level modules:
# 	register64_testbench
# End time: 16:26:15 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:15 on Oct 15,2021
# vlog -reportprogress 300 ./eD_FF.sv 
# -- Compiling module eD_FF
# -- Compiling module eD_FF_testbench
# 
# Top level modules:
# 	eD_FF_testbench
# End time: 16:26:15 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:15 on Oct 15,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 16:26:15 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:15 on Oct 15,2021
# vlog -reportprogress 300 .mux32_1_64x.sv 
# ** Error: (vlog-7) Failed to open design unit file ".mux32_1_64x.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 16:26:15 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./register_file.do line 12
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog ".mux32_1_64x.sv""
do register_file.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:05 on Oct 15,2021
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# 
# Top level modules:
# 	register_file_testbench
# End time: 16:27:05 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:05 on Oct 15,2021
# vlog -reportprogress 300 ./register64_32x.sv 
# -- Compiling module register64_32x
# -- Compiling module register64_32x_testbench
# 
# Top level modules:
# 	register64_32x_testbench
# End time: 16:27:05 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:05 on Oct 15,2021
# vlog -reportprogress 300 ./register64.sv 
# -- Compiling module register64
# -- Compiling module register64_testbench
# 
# Top level modules:
# 	register64_testbench
# End time: 16:27:05 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:05 on Oct 15,2021
# vlog -reportprogress 300 ./eD_FF.sv 
# -- Compiling module eD_FF
# -- Compiling module eD_FF_testbench
# 
# Top level modules:
# 	eD_FF_testbench
# End time: 16:27:05 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:05 on Oct 15,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 16:27:05 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:05 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 16:27:05 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:05 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 16:27:05 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:05 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 16:27:05 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:05 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 16:27:05 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:05 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 16:27:05 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:05 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder2_4.sv 
# -- Compiling module edecoder2_4
# -- Compiling module edecoder2_4_testbench
# 
# Top level modules:
# 	edecoder2_4_testbench
# End time: 16:27:05 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:05 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder3_8.sv 
# -- Compiling module edecoder3_8
# -- Compiling module edecoder3_8_testbench
# 
# Top level modules:
# 	edecoder3_8_testbench
# End time: 16:27:05 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:05 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder5_32.sv 
# -- Compiling module edecoder5_32
# -- Compiling module edecoder5_32_testbench
# 
# Top level modules:
# 	edecoder5_32_testbench
# End time: 16:27:05 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:27:06 on Oct 15,2021, Elapsed time: 0:05:27
# Errors: 13, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work register_file_testbench 
# Start time: 16:27:06 on Oct 15,2021
# Loading sv_std.std
# Loading work.register_file_testbench
# Loading work.register_file
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.register64
# Loading work.mux32_1_64x
# Loading work.eD_FF
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3015) ./register64_32x.sv(14): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/r64_32/zero_register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(14): [PCDPC] - Port size (64) does not match connection size (32) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register_file_testbench/dut/r64_32/zero_register File: ./register64.sv
# ** Warning: Design size of 11827 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlft9hr3ak".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9hr3ak
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./register_file.sv(46)
#    Time: 2250 ps  Iteration: 1  Instance: /register_file_testbench
# Break in Module register_file_testbench at ./register_file.sv line 46
do regfile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:31 on Oct 15,2021
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 16:38:31 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:31 on Oct 15,2021
# vlog -reportprogress 300 ./register64_32x.sv 
# -- Compiling module register64_32x
# -- Compiling module register64_32x_testbench
# 
# Top level modules:
# 	register64_32x_testbench
# End time: 16:38:31 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:31 on Oct 15,2021
# vlog -reportprogress 300 ./register64.sv 
# -- Compiling module register64
# -- Compiling module register64_testbench
# 
# Top level modules:
# 	register64_testbench
# End time: 16:38:31 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:31 on Oct 15,2021
# vlog -reportprogress 300 ./eD_FF.sv 
# -- Compiling module eD_FF
# -- Compiling module eD_FF_testbench
# 
# Top level modules:
# 	eD_FF_testbench
# End time: 16:38:31 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:31 on Oct 15,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 16:38:31 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:31 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 16:38:31 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:31 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 16:38:31 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:31 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 16:38:31 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:31 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 16:38:32 on Oct 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:32 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 16:38:32 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:32 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder2_4.sv 
# -- Compiling module edecoder2_4
# -- Compiling module edecoder2_4_testbench
# 
# Top level modules:
# 	edecoder2_4_testbench
# End time: 16:38:32 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:32 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder3_8.sv 
# -- Compiling module edecoder3_8
# -- Compiling module edecoder3_8_testbench
# 
# Top level modules:
# 	edecoder3_8_testbench
# End time: 16:38:32 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:32 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder5_32.sv 
# -- Compiling module edecoder5_32
# -- Compiling module edecoder5_32_testbench
# 
# Top level modules:
# 	edecoder5_32_testbench
# End time: 16:38:32 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:38:32 on Oct 15,2021, Elapsed time: 0:11:26
# Errors: 0, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work regfile_testbench 
# Start time: 16:38:32 on Oct 15,2021
# Loading sv_std.std
# Loading work.regfile_testbench
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.register64
# Loading work.mux32_1_64x
# Loading work.eD_FF
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3015) ./regfile.sv(12): [PCDPC] - Port size (5) does not match connection size (1) for port 'i'. The port definition is at: ./edecoder5_32.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /regfile_testbench/dut/dec File: ./edecoder5_32.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(14): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /regfile_testbench/dut/r64_32/zero_register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(14): [PCDPC] - Port size (64) does not match connection size (32) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /regfile_testbench/dut/r64_32/zero_register File: ./register64.sv
# ** Warning: Design size of 11827 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Error: Cannot open macro file: regfile_wave.do
# Error in macro ./regfile.do line 29
# Cannot open macro file: regfile_wave.do
#     while executing
# "do regfile_wave.do"
add wave -position end  sim:/regfile_testbench/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftqqk6n0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqqk6n0
add wave -position end  sim:/regfile_testbench/ReadRegister1
add wave -position end  sim:/regfile_testbench/ReadRegister2
add wave -position end  sim:/regfile_testbench/RegWrite
add wave -position end  sim:/regfile_testbench/WriteRegister
add wave -position end  sim:/regfile_testbench/WriteData
add wave -position end  sim:/regfile_testbench/ReadData1
add wave -position end  sim:/regfile_testbench/ReadData2
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/hunte/Documents/EE469/Lab1/regfile_wave.do
do regfile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:37 on Oct 15,2021
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 16:39:37 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:37 on Oct 15,2021
# vlog -reportprogress 300 ./register64_32x.sv 
# -- Compiling module register64_32x
# -- Compiling module register64_32x_testbench
# 
# Top level modules:
# 	register64_32x_testbench
# End time: 16:39:37 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:37 on Oct 15,2021
# vlog -reportprogress 300 ./register64.sv 
# -- Compiling module register64
# -- Compiling module register64_testbench
# 
# Top level modules:
# 	register64_testbench
# End time: 16:39:37 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:37 on Oct 15,2021
# vlog -reportprogress 300 ./eD_FF.sv 
# -- Compiling module eD_FF
# -- Compiling module eD_FF_testbench
# 
# Top level modules:
# 	eD_FF_testbench
# End time: 16:39:37 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:37 on Oct 15,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 16:39:37 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:37 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 16:39:37 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:37 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 16:39:37 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:37 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 16:39:37 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:37 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 16:39:37 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:37 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 16:39:37 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:37 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder2_4.sv 
# -- Compiling module edecoder2_4
# -- Compiling module edecoder2_4_testbench
# 
# Top level modules:
# 	edecoder2_4_testbench
# End time: 16:39:37 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:37 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder3_8.sv 
# -- Compiling module edecoder3_8
# -- Compiling module edecoder3_8_testbench
# 
# Top level modules:
# 	edecoder3_8_testbench
# End time: 16:39:37 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:37 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder5_32.sv 
# -- Compiling module edecoder5_32
# -- Compiling module edecoder5_32_testbench
# 
# Top level modules:
# 	edecoder5_32_testbench
# End time: 16:39:37 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:39:38 on Oct 15,2021, Elapsed time: 0:01:06
# Errors: 3, Warnings: 6
# vsim -voptargs=""+acc"" -t 1ps -lib work regfile_testbench 
# Start time: 16:39:38 on Oct 15,2021
# Loading sv_std.std
# Loading work.regfile_testbench
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.register64
# Loading work.mux32_1_64x
# Loading work.eD_FF
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3015) ./regfile.sv(12): [PCDPC] - Port size (5) does not match connection size (1) for port 'i'. The port definition is at: ./edecoder5_32.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /regfile_testbench/dut/dec File: ./edecoder5_32.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(14): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /regfile_testbench/dut/r64_32/zero_register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(14): [PCDPC] - Port size (64) does not match connection size (32) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /regfile_testbench/dut/r64_32/zero_register File: ./register64.sv
# ** Warning: Design size of 11827 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlft6ece2a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6ece2a
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regfile.sv(82)
#    Time: 477500 ns  Iteration: 1  Instance: /regfile_testbench
# Break in Module regfile_testbench at ./regfile.sv line 82
do regfile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:20 on Oct 15,2021
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 16:42:20 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:20 on Oct 15,2021
# vlog -reportprogress 300 ./register64_32x.sv 
# -- Compiling module register64_32x
# -- Compiling module register64_32x_testbench
# 
# Top level modules:
# 	register64_32x_testbench
# End time: 16:42:20 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:20 on Oct 15,2021
# vlog -reportprogress 300 ./register64.sv 
# -- Compiling module register64
# -- Compiling module register64_testbench
# 
# Top level modules:
# 	register64_testbench
# End time: 16:42:20 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:20 on Oct 15,2021
# vlog -reportprogress 300 ./eD_FF.sv 
# -- Compiling module eD_FF
# -- Compiling module eD_FF_testbench
# 
# Top level modules:
# 	eD_FF_testbench
# End time: 16:42:20 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:20 on Oct 15,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 16:42:20 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:20 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 16:42:20 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:20 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 16:42:20 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:20 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 16:42:20 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:20 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 16:42:20 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:20 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 16:42:20 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:20 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder2_4.sv 
# -- Compiling module edecoder2_4
# -- Compiling module edecoder2_4_testbench
# 
# Top level modules:
# 	edecoder2_4_testbench
# End time: 16:42:20 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:20 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder3_8.sv 
# -- Compiling module edecoder3_8
# -- Compiling module edecoder3_8_testbench
# 
# Top level modules:
# 	edecoder3_8_testbench
# End time: 16:42:20 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:20 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder5_32.sv 
# -- Compiling module edecoder5_32
# -- Compiling module edecoder5_32_testbench
# 
# Top level modules:
# 	edecoder5_32_testbench
# End time: 16:42:20 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:42:21 on Oct 15,2021, Elapsed time: 0:02:43
# Errors: 0, Warnings: 6
# vsim -voptargs=""+acc"" -t 1ps -lib work regfile_testbench 
# Start time: 16:42:21 on Oct 15,2021
# Loading sv_std.std
# Loading work.regfile_testbench
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.register64
# Loading work.mux32_1_64x
# Loading work.eD_FF
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3015) ./regfile.sv(12): [PCDPC] - Port size (5) does not match connection size (1) for port 'i'. The port definition is at: ./edecoder5_32.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /regfile_testbench/dut/dec File: ./edecoder5_32.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(14): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /regfile_testbench/dut/r64_32/zero_register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(14): [PCDPC] - Port size (64) does not match connection size (32) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /regfile_testbench/dut/r64_32/zero_register File: ./register64.sv
# ** Warning: Design size of 11827 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftckj72x".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftckj72x
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regfile.sv(82)
#    Time: 477500 ns  Iteration: 1  Instance: /regfile_testbench
# Break in Module regfile_testbench at ./regfile.sv line 82
do regfile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:46 on Oct 15,2021
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 16:44:46 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:46 on Oct 15,2021
# vlog -reportprogress 300 ./register64_32x.sv 
# -- Compiling module register64_32x
# -- Compiling module register64_32x_testbench
# 
# Top level modules:
# 	register64_32x_testbench
# End time: 16:44:46 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:46 on Oct 15,2021
# vlog -reportprogress 300 ./register64.sv 
# -- Compiling module register64
# -- Compiling module register64_testbench
# 
# Top level modules:
# 	register64_testbench
# End time: 16:44:46 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:46 on Oct 15,2021
# vlog -reportprogress 300 ./eD_FF.sv 
# -- Compiling module eD_FF
# -- Compiling module eD_FF_testbench
# 
# Top level modules:
# 	eD_FF_testbench
# End time: 16:44:46 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:46 on Oct 15,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 16:44:46 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:46 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 16:44:46 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:46 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 16:44:47 on Oct 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:47 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 16:44:47 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:47 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 16:44:47 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:47 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 16:44:47 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:47 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder2_4.sv 
# -- Compiling module edecoder2_4
# -- Compiling module edecoder2_4_testbench
# 
# Top level modules:
# 	edecoder2_4_testbench
# End time: 16:44:47 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:47 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder3_8.sv 
# -- Compiling module edecoder3_8
# -- Compiling module edecoder3_8_testbench
# 
# Top level modules:
# 	edecoder3_8_testbench
# End time: 16:44:47 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:47 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder5_32.sv 
# -- Compiling module edecoder5_32
# -- Compiling module edecoder5_32_testbench
# 
# Top level modules:
# 	edecoder5_32_testbench
# End time: 16:44:47 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:44:48 on Oct 15,2021, Elapsed time: 0:02:27
# Errors: 0, Warnings: 6
# vsim -voptargs=""+acc"" -t 1ps -lib work regfile_testbench 
# Start time: 16:44:48 on Oct 15,2021
# Loading sv_std.std
# Loading work.regfile_testbench
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.register64
# Loading work.mux32_1_64x
# Loading work.eD_FF
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3015) ./register64_32x.sv(14): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /regfile_testbench/dut/r64_32/zero_register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(14): [PCDPC] - Port size (64) does not match connection size (32) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /regfile_testbench/dut/r64_32/zero_register File: ./register64.sv
# ** Warning: Design size of 11827 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlft49ze3s".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft49ze3s
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regfile.sv(82)
#    Time: 477500 ns  Iteration: 1  Instance: /regfile_testbench
# Break in Module regfile_testbench at ./regfile.sv line 82
do regfile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:43 on Oct 15,2021
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 16:50:43 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:43 on Oct 15,2021
# vlog -reportprogress 300 ./register64_32x.sv 
# -- Compiling module register64_32x
# -- Compiling module register64_32x_testbench
# 
# Top level modules:
# 	register64_32x_testbench
# End time: 16:50:43 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:43 on Oct 15,2021
# vlog -reportprogress 300 ./register64.sv 
# -- Compiling module register64
# -- Compiling module register64_testbench
# 
# Top level modules:
# 	register64_testbench
# End time: 16:50:43 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:43 on Oct 15,2021
# vlog -reportprogress 300 ./eD_FF.sv 
# -- Compiling module eD_FF
# -- Compiling module eD_FF_testbench
# 
# Top level modules:
# 	eD_FF_testbench
# End time: 16:50:44 on Oct 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:44 on Oct 15,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 16:50:44 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:44 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 16:50:44 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:44 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 16:50:44 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:44 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 16:50:44 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:44 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 16:50:44 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:44 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 16:50:44 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:44 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder2_4.sv 
# -- Compiling module edecoder2_4
# -- Compiling module edecoder2_4_testbench
# 
# Top level modules:
# 	edecoder2_4_testbench
# End time: 16:50:44 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:44 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder3_8.sv 
# -- Compiling module edecoder3_8
# -- Compiling module edecoder3_8_testbench
# 
# Top level modules:
# 	edecoder3_8_testbench
# End time: 16:50:44 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:44 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder5_32.sv 
# -- Compiling module edecoder5_32
# -- Compiling module edecoder5_32_testbench
# 
# Top level modules:
# 	edecoder5_32_testbench
# End time: 16:50:44 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:50:50 on Oct 15,2021, Elapsed time: 0:06:02
# Errors: 0, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work regfile_testbench 
# Start time: 16:50:50 on Oct 15,2021
# Loading sv_std.std
# Loading work.regfile_testbench
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.register64
# Loading work.mux32_1_64x
# Loading work.eD_FF
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3015) ./register64_32x.sv(14): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /regfile_testbench/dut/r64_32/zero_register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(14): [PCDPC] - Port size (64) does not match connection size (32) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /regfile_testbench/dut/r64_32/zero_register File: ./register64.sv
# ** Warning: Design size of 11827 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftwkjavg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwkjavg
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regfile.sv(82)
#    Time: 477500 ns  Iteration: 1  Instance: /regfile_testbench
# Break in Module regfile_testbench at ./regfile.sv line 82
do regfile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:47 on Oct 15,2021
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 16:52:47 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:47 on Oct 15,2021
# vlog -reportprogress 300 ./register64_32x.sv 
# -- Compiling module register64_32x
# -- Compiling module register64_32x_testbench
# 
# Top level modules:
# 	register64_32x_testbench
# End time: 16:52:47 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:47 on Oct 15,2021
# vlog -reportprogress 300 ./register64.sv 
# -- Compiling module register64
# -- Compiling module register64_testbench
# 
# Top level modules:
# 	register64_testbench
# End time: 16:52:47 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:47 on Oct 15,2021
# vlog -reportprogress 300 ./eD_FF.sv 
# -- Compiling module eD_FF
# -- Compiling module eD_FF_testbench
# 
# Top level modules:
# 	eD_FF_testbench
# End time: 16:52:47 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:47 on Oct 15,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 16:52:47 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:47 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 16:52:47 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:47 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 16:52:47 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:47 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 16:52:47 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:47 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 16:52:47 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:48 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 16:52:48 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:48 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder2_4.sv 
# -- Compiling module edecoder2_4
# -- Compiling module edecoder2_4_testbench
# 
# Top level modules:
# 	edecoder2_4_testbench
# End time: 16:52:48 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:48 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder3_8.sv 
# -- Compiling module edecoder3_8
# -- Compiling module edecoder3_8_testbench
# 
# Top level modules:
# 	edecoder3_8_testbench
# End time: 16:52:48 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:48 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder5_32.sv 
# -- Compiling module edecoder5_32
# -- Compiling module edecoder5_32_testbench
# 
# Top level modules:
# 	edecoder5_32_testbench
# End time: 16:52:48 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:52:49 on Oct 15,2021, Elapsed time: 0:01:59
# Errors: 0, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work regfile_testbench 
# Start time: 16:52:49 on Oct 15,2021
# Loading sv_std.std
# Loading work.regfile_testbench
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.register64
# Loading work.mux32_1_64x
# Loading work.eD_FF
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: Design size of 11827 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftn6s0k8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftn6s0k8
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regfile.sv(82)
#    Time: 477500 ns  Iteration: 1  Instance: /regfile_testbench
# Break in Module regfile_testbench at ./regfile.sv line 82
do mux2_1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:15 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 16:59:15 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:59:15 on Oct 15,2021, Elapsed time: 0:06:26
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work mux2_1_testbench 
# Start time: 16:59:15 on Oct 15,2021
# Loading sv_std.std
# Loading work.mux2_1_testbench
# Loading work.mux2_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlfte7zn8v".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfte7zn8v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do mux2_1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:47 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 16:59:47 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:59:48 on Oct 15,2021, Elapsed time: 0:00:33
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work mux2_1_testbench 
# Start time: 16:59:48 on Oct 15,2021
# Loading sv_std.std
# Loading work.mux2_1_testbench
# Loading work.mux2_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlft86424t".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft86424t
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do mux2_1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:12 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 17:01:12 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:01:12 on Oct 15,2021, Elapsed time: 0:01:24
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work mux2_1_testbench 
# Start time: 17:01:12 on Oct 15,2021
# Loading sv_std.std
# Loading work.mux2_1_testbench
# Loading work.mux2_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlfti31v92".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti31v92
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do regfile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:28 on Oct 15,2021
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 17:07:28 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:28 on Oct 15,2021
# vlog -reportprogress 300 ./register64_32x.sv 
# -- Compiling module register64_32x
# -- Compiling module register64_32x_testbench
# 
# Top level modules:
# 	register64_32x_testbench
# End time: 17:07:28 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:28 on Oct 15,2021
# vlog -reportprogress 300 ./register64.sv 
# -- Compiling module register64
# -- Compiling module register64_testbench
# 
# Top level modules:
# 	register64_testbench
# End time: 17:07:28 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:28 on Oct 15,2021
# vlog -reportprogress 300 ./eD_FF.sv 
# -- Compiling module eD_FF
# -- Compiling module eD_FF_testbench
# 
# Top level modules:
# 	eD_FF_testbench
# End time: 17:07:28 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:28 on Oct 15,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 17:07:28 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:28 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 17:07:28 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:28 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 17:07:28 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:28 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 17:07:28 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:28 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 17:07:28 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:28 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 17:07:28 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:29 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder2_4.sv 
# -- Compiling module edecoder2_4
# -- Compiling module edecoder2_4_testbench
# 
# Top level modules:
# 	edecoder2_4_testbench
# End time: 17:07:29 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:29 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder3_8.sv 
# -- Compiling module edecoder3_8
# -- Compiling module edecoder3_8_testbench
# 
# Top level modules:
# 	edecoder3_8_testbench
# End time: 17:07:29 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:29 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder5_32.sv 
# -- Compiling module edecoder5_32
# -- Compiling module edecoder5_32_testbench
# 
# Top level modules:
# 	edecoder5_32_testbench
# End time: 17:07:29 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:07:29 on Oct 15,2021, Elapsed time: 0:06:17
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work regfile_testbench 
# Start time: 17:07:29 on Oct 15,2021
# Loading sv_std.std
# Loading work.regfile_testbench
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.register64
# Loading work.mux32_1_64x
# Loading work.eD_FF
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: Design size of 11827 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlfttq4981".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttq4981
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    2.50 ns Attempting overwrite of register 31, which should always be 0
#    7.50 ns Writing pattern to all registers.
#  317.50 ns Checking pattern.
# ** Note: $stop    : ./regfile.sv(82)
#    Time: 477500 ps  Iteration: 1  Instance: /regfile_testbench
# Break in Module regfile_testbench at ./regfile.sv line 82
# WARNING: No extended dataflow license exists
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do regfile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:52 on Oct 15,2021
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 17:13:52 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:52 on Oct 15,2021
# vlog -reportprogress 300 ./register64_32x.sv 
# -- Compiling module register64_32x
# -- Compiling module register64_32x_testbench
# 
# Top level modules:
# 	register64_32x_testbench
# End time: 17:13:52 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:52 on Oct 15,2021
# vlog -reportprogress 300 ./register64.sv 
# -- Compiling module register64
# -- Compiling module register64_testbench
# 
# Top level modules:
# 	register64_testbench
# End time: 17:13:52 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:52 on Oct 15,2021
# vlog -reportprogress 300 ./eD_FF.sv 
# -- Compiling module eD_FF
# -- Compiling module eD_FF_testbench
# 
# Top level modules:
# 	eD_FF_testbench
# End time: 17:13:52 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:52 on Oct 15,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 17:13:52 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:52 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 17:13:53 on Oct 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:53 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 17:13:53 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:53 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 17:13:53 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:53 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 17:13:53 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:53 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 17:13:53 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:53 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder2_4.sv 
# -- Compiling module edecoder2_4
# -- Compiling module edecoder2_4_testbench
# 
# Top level modules:
# 	edecoder2_4_testbench
# End time: 17:13:53 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:53 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder3_8.sv 
# -- Compiling module edecoder3_8
# -- Compiling module edecoder3_8_testbench
# 
# Top level modules:
# 	edecoder3_8_testbench
# End time: 17:13:53 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:53 on Oct 15,2021
# vlog -reportprogress 300 ./edecoder5_32.sv 
# -- Compiling module edecoder5_32
# -- Compiling module edecoder5_32_testbench
# 
# Top level modules:
# 	edecoder5_32_testbench
# End time: 17:13:53 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 17:13:54 on Oct 15,2021, Elapsed time: 0:06:25
# Errors: 26, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work regfile_testbench 
# Start time: 17:13:54 on Oct 15,2021
# Loading sv_std.std
# Loading work.regfile_testbench
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.register64
# Loading work.mux32_1_64x
# Loading work.eD_FF
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: Design size of 11827 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlft28ji4i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft28ji4i
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    2.50 ns Attempting overwrite of register 31, which should always be 0
#    7.50 ns Writing pattern to all registers.
#  317.50 ns Checking pattern.
# ** Note: $stop    : ./regfile.sv(82)
#    Time: 477500 ps  Iteration: 1  Instance: /regfile_testbench
# Break in Module regfile_testbench at ./regfile.sv line 82
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 17:16:10 on Oct 15,2021, Elapsed time: 0:02:16
# Errors: 35, Warnings: 3
