# Lab 7
In this lab, a 4-bit pattern detector FSM was implemented. It changes the output, z, to high when the patterns 1011, 0110, or 0100 are entered. When a pattern is detected, there is a short delay before the state is reset.<br/>

The simulation run in Vivado is provided below. <br/>
![alt text](https://i.imgur.com/e3WQ0i1.png)
