//
// Generated by Microsoft (R) HLSL Shader Compiler 10.1
//
//
// Buffer Definitions: 
//
// cbuffer CbFluid
// {
//
//   float deltaT;                      // Offset:    0 Size:     4
//   float omega;                       // Offset:    4 Size:     4 [unused]
//   float re;                          // Offset:    8 Size:     4
//   float fluid_dummy;                 // Offset:   12 Size:     4 [unused]
//
// }
//
// Resource bind info for X_buffer
// {
//
//   struct Velocity
//   {
//       
//       float velocity;                // Offset:    0
//       float after;                   // Offset:    4
//
//   } $Element;                        // Offset:    0 Size:     8
//
// }
//
// Resource bind info for Y_buffer
// {
//
//   struct Velocity
//   {
//       
//       float velocity;                // Offset:    0
//       float after;                   // Offset:    4
//
//   } $Element;                        // Offset:    0 Size:     8
//
// }
//
//
// Resource Bindings:
//
// Name                                 Type  Format         Dim      HLSL Bind  Count
// ------------------------------ ---------- ------- ----------- -------------- ------
// X_buffer                              UAV  struct         r/w             u0      1 
// Y_buffer                              UAV  struct         r/w             u1      1 
// CbFluid                           cbuffer      NA          NA            cb8      1 
//
//
//
// Input signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// no Input
//
// Output signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// no Output
cs_5_0
dcl_globalFlags refactoringAllowed
dcl_constantbuffer CB8[1], immediateIndexed
dcl_uav_structured u0, 8
dcl_uav_structured u1, 8
dcl_input vThreadID.xy
dcl_temps 3
dcl_thread_group 10, 10, 1
iadd r0.xyz, vThreadID.xyxx, l(1, 1, 2, 0)
imad r1.xyzw, r0.yyyy, l(13, 13, 12, 12), r0.xzxz
imad r0.xy, r0.yyyy, l(13, 12, 0, 0), vThreadID.xxxx
ld_structured_indexable(structured_buffer, stride=8)(mixed,mixed,mixed,mixed) r0.z, r1.x, l(0), u0.xxxx
ld_structured_indexable(structured_buffer, stride=8)(mixed,mixed,mixed,mixed) r0.w, r1.y, l(0), u0.xxxx
iadd r2.xyzw, r1.xxzz, l(13, -13, 12, -12)
ld_structured_indexable(structured_buffer, stride=8)(mixed,mixed,mixed,mixed) r1.y, r2.x, l(0), u0.xxxx
add r0.w, r0.w, r1.y
ld_structured_indexable(structured_buffer, stride=8)(mixed,mixed,mixed,mixed) r0.x, r0.x, l(0), u0.xxxx
ld_structured_indexable(structured_buffer, stride=8)(mixed,mixed,mixed,mixed) r0.y, r0.y, l(0), u1.xxxx
add r0.x, r0.x, r0.w
ld_structured_indexable(structured_buffer, stride=8)(mixed,mixed,mixed,mixed) r0.w, r2.y, l(0), u0.xxxx
add r0.x, r0.w, r0.x
div r0.w, l(1.000000, 1.000000, 1.000000, 1.000000), cb8[0].z
mul r0.x, r0.x, r0.w
mad r0.x, -r0.x, cb8[0].x, r0.z
store_structured u0.x, r1.x, l(4), r0.x
ld_structured_indexable(structured_buffer, stride=8)(mixed,mixed,mixed,mixed) r0.x, r1.z, l(0), u1.xxxx
ld_structured_indexable(structured_buffer, stride=8)(mixed,mixed,mixed,mixed) r0.z, r1.w, l(0), u1.xxxx
ld_structured_indexable(structured_buffer, stride=8)(mixed,mixed,mixed,mixed) r1.x, r2.z, l(0), u1.xxxx
ld_structured_indexable(structured_buffer, stride=8)(mixed,mixed,mixed,mixed) r1.y, r2.w, l(0), u1.xxxx
add r0.z, r0.z, r1.x
add r0.z, r0.y, r0.z
add r0.y, r1.y, r0.z
mul r0.y, r0.y, r0.w
mad r0.x, -r0.y, cb8[0].x, r0.x
store_structured u1.x, r1.z, l(4), r0.x
ret 
// Approximately 28 instruction slots used
