# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# File: H:\My Drive\VHDL\vga_controller\output_files\vga_controller.csv
# Generated on: Wed Jun 26 11:58:58 2024

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
addressing,Output,PIN_B1,1,B1_N0,PIN_B1,,,,,
clk,Input,PIN_G21,6,B6_N1,PIN_G21,,,,,
h_address[9],Output,,,,PIN_F17,,,,,
h_address[8],Output,,,,PIN_B22,,,,,
h_address[7],Output,,,,PIN_C22,,,,,
h_address[6],Output,,,,PIN_C21,,,,,
h_address[5],Output,,,,PIN_G15,,,,,
h_address[4],Output,,,,PIN_D17,,,,,
h_address[3],Output,,,,PIN_F16,,,,,
h_address[2],Output,,,,PIN_E16,,,,,
h_address[1],Output,,,,PIN_F15,,,,,
h_address[0],Output,,,,PIN_B21,,,,,
hsync,Output,PIN_L21,6,B6_N1,PIN_L21,,,,,
rgb[11],Output,PIN_H21,6,B6_N1,PIN_H21,,,,,
rgb[10],Output,PIN_H20,6,B6_N0,PIN_H20,,,,,
rgb[9],Output,PIN_H17,6,B6_N0,PIN_H17,,,,,
rgb[8],Output,PIN_H19,6,B6_N0,PIN_H19,,,,,
rgb[7],Output,PIN_J21,6,B6_N1,PIN_J21,,,,,
rgb[6],Output,PIN_K17,6,B6_N1,PIN_K17,,,,,
rgb[5],Output,PIN_J17,6,B6_N0,PIN_J17,,,,,
rgb[4],Output,PIN_H22,6,B6_N1,PIN_H22,,,,,
rgb[3],Output,PIN_K18,6,B6_N1,PIN_K18,,,,,
rgb[2],Output,PIN_J22,6,B6_N1,PIN_J22,,,,,
rgb[1],Output,PIN_K21,6,B6_N1,PIN_K21,,,,,
rgb[0],Output,PIN_K22,6,B6_N1,PIN_K22,,,,,
rst,Input,PIN_J6,1,B1_N0,PIN_J6,,,,,
sel,Input,PIN_H5,1,B1_N0,PIN_H5,,,,,
v_address[9],Output,,,,PIN_D22,,,,,
v_address[8],Output,,,,PIN_F22,,,,,
v_address[7],Output,,,,PIN_H18,,,,,
v_address[6],Output,,,,PIN_E22,,,,,
v_address[5],Output,,,,PIN_D21,,,,,
v_address[4],Output,,,,PIN_F21,,,,,
v_address[3],Output,,,,PIN_E21,,,,,
v_address[2],Output,,,,PIN_F20,,,,,
v_address[1],Output,,,,PIN_F19,,,,,
v_address[0],Output,,,,PIN_H16,,,,,
vsync,Output,PIN_L22,6,B6_N1,PIN_L22,,,,,
