Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Dec  6 16:27:47 2018
| Host         : C-1062E59EF5CD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PmodKeypad_SS_control_sets_placed.rpt
| Design       : PmodKeypad_SS
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            4 |
|     14 |            2 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              80 |           12 |
| No           | No                    | Yes                    |              40 |            5 |
| No           | Yes                   | No                     |              20 |            3 |
| Yes          | No                    | No                     |              30 |            5 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |              88 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+---------------------------------------+----------------------------+------------------+----------------+
|          Clock Signal         |             Enable Signal             |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-------------------------------+---------------------------------------+----------------------------+------------------+----------------+
|  V2/T1/b_a_reg[3]             |                                       |                            |                1 |              8 |
|  V2/DECODE_BCD_reg[3]_i_2_n_0 |                                       |                            |                1 |              8 |
|  pointer_OBUF_BUFG            | V1/Col[3]_i_1_n_0                     |                            |                2 |              8 |
|  pointer_OBUF_BUFG            | V1/state                              |                            |                2 |              8 |
|  count_clk                    |                                       |                            |                2 |             14 |
|  count_clk                    | V2/bcd[10]_i_1_n_0                    |                            |                1 |             14 |
|  pointer_OBUF_BUFG            | V2/T1/FSM_onehot_state_reg[7]_i_1_n_0 | reset_IBUF                 |                4 |             16 |
|  pointer_OBUF_BUFG            | V1/state                              | V1/pass_buffer[15]_i_1_n_0 |                3 |             24 |
|  pointer_OBUF_BUFG            |                                       |                            |                8 |             50 |
|  pointer_OBUF_BUFG            |                                       | reset_IBUF                 |                8 |             60 |
|  pointer_OBUF_BUFG            | V1/delay_clk[31]_i_2_n_0              | V1/delay_clk[31]_i_1_n_0   |                9 |             64 |
+-------------------------------+---------------------------------------+----------------------------+------------------+----------------+


