$date
	Fri May 13 15:25:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_counter $end
$var wire 6 ! cnt [5:0] $end
$var reg 1 " clk $end
$var reg 1 # rst_n $end
$scope module c0 $end
$var wire 1 " clk $end
$var wire 1 # rst_n $end
$var wire 6 $ cnt [5:0] $end
$var reg 6 % r_LFSR [5:0] $end
$var reg 1 & r_XNOR $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
b0 %
b0 $
0#
0"
b0 !
$end
#5
1#
#10
b0x %
1"
#20
0"
#30
1"
#40
0"
#50
1"
#60
0"
#70
1"
#80
0"
#90
1"
#100
0"
#105
