// Seed: 2054310085
module module_0 (
    input uwire id_0,
    input wire id_1,
    input supply1 id_2
    , id_5,
    input uwire id_3
);
  assign id_5 = id_0;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input wor id_2,
    output wor id_3,
    input supply0 id_4,
    output logic id_5,
    input supply0 id_6,
    input tri0 id_7,
    input logic id_8,
    input wire id_9,
    input tri id_10,
    input wire id_11,
    input tri id_12,
    output tri0 id_13,
    input tri id_14,
    output wor id_15,
    output tri1 id_16,
    input supply1 id_17,
    output logic id_18,
    output logic id_19
);
  final $display;
  always @(*)
    if (1)
      if (id_1) id_15 = 1;
      else id_19 <= 1;
    else begin
      id_5 <= id_8;
    end
  always_latch id_18 <= 1;
  module_0(
      id_2, id_1, id_2, id_4
  );
  generate
    supply1 id_21 = 1 == 1'h0;
  endgenerate
  wire id_22, id_23;
  wire id_24, id_25;
  wire id_26;
endmodule
