/*
  * This file is automatically generated by afTable.py from the xml descriptions provided as part of the STM32Cube IDE
*/

#ifndef LOWLEVEL_INCLUDE_DEVICE_ALTERNATE_FUNCTION
#define LOWLEVEL_INCLUDE_DEVICE_ALTERNATE_FUNCTION

#define EVENTOUT_PA1_ PA1,GPIO_AF0
#define EVENTOUT_PA11_ PA11,GPIO_AF0
#define EVENTOUT_PA12_ PA12,GPIO_AF0
#define EVENTOUT_PA15_ PA15,GPIO_AF3
#define EVENTOUT_PA6_ PA6,GPIO_AF6
#define EVENTOUT_PA7_ PA7,GPIO_AF6
#define EVENTOUT_PA8_ PA8,GPIO_AF3
#define EVENTOUT_PB0_ PB0,GPIO_AF0
#define EVENTOUT_PB11_ PB11,GPIO_AF0
#define EVENTOUT_PB12_ PB12,GPIO_AF1
#define EVENTOUT_PB3_ PB3,GPIO_AF1
#define EVENTOUT_PB4_ PB4,GPIO_AF2
#define EVENTOUT_PB9_ PB9,GPIO_AF3
#define _EVENTOUT_PA1_ 1
#define _EVENTOUT_PA11_ 1
#define _EVENTOUT_PA12_ 1
#define _EVENTOUT_PA15_ 1
#define _EVENTOUT_PA6_ 1
#define _EVENTOUT_PA7_ 1
#define _EVENTOUT_PA8_ 1
#define _EVENTOUT_PB0_ 1
#define _EVENTOUT_PB11_ 1
#define _EVENTOUT_PB12_ 1
#define _EVENTOUT_PB3_ 1
#define _EVENTOUT_PB4_ 1
#define _EVENTOUT_PB9_ 1

#define HDMI_CEC_CEC_PA5_ PA5,GPIO_AF1
#define HDMI_CEC_CEC_PB10_ PB10,GPIO_AF2
#define HDMI_CEC_CEC_PB8_ PB8,GPIO_AF2
#define _HDMI_CEC_CEC_PA5_ 1
#define _HDMI_CEC_CEC_PB10_ 1
#define _HDMI_CEC_CEC_PB8_ 1

#define I2C1_SCL_PA9_ PA9,GPIO_AF4
#define I2C1_SCL_PB10_ PB10,GPIO_AF1
#define I2C1_SCL_PB6_ PB6,GPIO_AF1
#define I2C1_SCL_PB8_ PB8,GPIO_AF1
#define _I2C1_SCL_PA9_ 1
#define _I2C1_SCL_PB10_ 1
#define _I2C1_SCL_PB6_ 1
#define _I2C1_SCL_PB8_ 1

#define I2C1_SDA_PA10_ PA10,GPIO_AF4
#define I2C1_SDA_PB11_ PB11,GPIO_AF1
#define I2C1_SDA_PB7_ PB7,GPIO_AF1
#define I2C1_SDA_PB9_ PB9,GPIO_AF1
#define _I2C1_SDA_PA10_ 1
#define _I2C1_SDA_PB11_ 1
#define _I2C1_SDA_PB7_ 1
#define _I2C1_SDA_PB9_ 1

#define I2C1_SMBA_PB5_ PB5,GPIO_AF3
#define _I2C1_SMBA_PB5_ 1

#define I2C2_SCL_PB10_ PB10,GPIO_AF1
#define _I2C2_SCL_PB10_ 1

#define I2C2_SDA_PB11_ PB11,GPIO_AF1
#define _I2C2_SDA_PB11_ 1

#define I2S1_CK_PA5_ PA5,GPIO_AF0
#define I2S1_CK_PB3_ PB3,GPIO_AF0
#define _I2S1_CK_PA5_ 1
#define _I2S1_CK_PB3_ 1

#define I2S1_MCK_PA6_ PA6,GPIO_AF0
#define I2S1_MCK_PB4_ PB4,GPIO_AF0
#define _I2S1_MCK_PA6_ 1
#define _I2S1_MCK_PB4_ 1

#define I2S1_SD_PA7_ PA7,GPIO_AF0
#define I2S1_SD_PB5_ PB5,GPIO_AF0
#define _I2S1_SD_PA7_ 1
#define _I2S1_SD_PB5_ 1

#define I2S1_WS_PA15_ PA15,GPIO_AF0
#define I2S1_WS_PA4_ PA4,GPIO_AF0
#define _I2S1_WS_PA15_ 1
#define _I2S1_WS_PA4_ 1

#define IR_OUT_PA13_ PA13,GPIO_AF1
#define IR_OUT_PB9_ PB9,GPIO_AF0
#define _IR_OUT_PA13_ 1
#define _IR_OUT_PB9_ 1

#define RCC_MCO_PA8_ PA8,GPIO_AF0
#define _RCC_MCO_PA8_ 1

#define RTC_REFIN_PB15_ PB15,GPIO_AF0
#define _RTC_REFIN_PB15_ 1

#define RTC_TAMP2_PA0_ PA0,GPIO_AF0
#define _RTC_TAMP2_PA0_ 1

#define SPI1_MISO_PA6_ PA6,GPIO_AF0
#define SPI1_MISO_PB14_ PB14,GPIO_AF0
#define SPI1_MISO_PB4_ PB4,GPIO_AF0
#define _SPI1_MISO_PA6_ 1
#define _SPI1_MISO_PB14_ 1
#define _SPI1_MISO_PB4_ 1

#define SPI1_MOSI_PA7_ PA7,GPIO_AF0
#define SPI1_MOSI_PB15_ PB15,GPIO_AF0
#define SPI1_MOSI_PB5_ PB5,GPIO_AF0
#define _SPI1_MOSI_PA7_ 1
#define _SPI1_MOSI_PB15_ 1
#define _SPI1_MOSI_PB5_ 1

#define SPI1_NSS_PA15_ PA15,GPIO_AF0
#define SPI1_NSS_PA4_ PA4,GPIO_AF0
#define SPI1_NSS_PB12_ PB12,GPIO_AF0
#define _SPI1_NSS_PA15_ 1
#define _SPI1_NSS_PA4_ 1
#define _SPI1_NSS_PB12_ 1

#define SPI1_SCK_PA5_ PA5,GPIO_AF0
#define SPI1_SCK_PB13_ PB13,GPIO_AF0
#define SPI1_SCK_PB3_ PB3,GPIO_AF0
#define _SPI1_SCK_PA5_ 1
#define _SPI1_SCK_PB13_ 1
#define _SPI1_SCK_PB3_ 1

#define SPI2_MISO_PB14_ PB14,GPIO_AF0
#define _SPI2_MISO_PB14_ 1

#define SPI2_MOSI_PB15_ PB15,GPIO_AF0
#define _SPI2_MOSI_PB15_ 1

#define SPI2_NSS_PB12_ PB12,GPIO_AF0
#define _SPI2_NSS_PB12_ 1

#define SPI2_SCK_PB13_ PB13,GPIO_AF0
#define _SPI2_SCK_PB13_ 1

#define SYS_SWCLK_PA14_ PA14,GPIO_AF0
#define _SYS_SWCLK_PA14_ 1

#define SYS_WKUP1_PA0_ PA0,GPIO_AF0
#define _SYS_WKUP1_PA0_ 1

#define TIM14_CH1_PA4_ PA4,GPIO_AF4
#define TIM14_CH1_PA7_ PA7,GPIO_AF4
#define TIM14_CH1_PB1_ PB1,GPIO_AF0
#define _TIM14_CH1_PA4_ 1
#define _TIM14_CH1_PA7_ 1
#define _TIM14_CH1_PB1_ 1

#define TIM15_BKIN_PA9_ PA9,GPIO_AF0
#define _TIM15_BKIN_PA9_ 1

#define TIM15_CH1_PA2_ PA2,GPIO_AF0
#define TIM15_CH1_PB14_ PB14,GPIO_AF1
#define _TIM15_CH1_PA2_ 1
#define _TIM15_CH1_PB14_ 1

#define TIM15_CH1N_PB15_ PB15,GPIO_AF3
#define _TIM15_CH1N_PB15_ 1

#define TIM15_CH2_PA3_ PA3,GPIO_AF0
#define TIM15_CH2_PB15_ PB15,GPIO_AF1
#define _TIM15_CH2_PA3_ 1
#define _TIM15_CH2_PB15_ 1

#define TIM16_BKIN_PB5_ PB5,GPIO_AF2
#define _TIM16_BKIN_PB5_ 1

#define TIM16_CH1_PA6_ PA6,GPIO_AF5
#define TIM16_CH1_PB8_ PB8,GPIO_AF2
#define _TIM16_CH1_PA6_ 1
#define _TIM16_CH1_PB8_ 1

#define TIM16_CH1N_PB6_ PB6,GPIO_AF2
#define _TIM16_CH1N_PB6_ 1

#define TIM17_BKIN_PA10_ PA10,GPIO_AF0
#define _TIM17_BKIN_PA10_ 1

#define TIM17_CH1_PA7_ PA7,GPIO_AF5
#define TIM17_CH1_PB9_ PB9,GPIO_AF2
#define _TIM17_CH1_PA7_ 1
#define _TIM17_CH1_PB9_ 1

#define TIM17_CH1N_PB7_ PB7,GPIO_AF2
#define _TIM17_CH1N_PB7_ 1

#define TIM1_BKIN_PA6_ PA6,GPIO_AF2
#define TIM1_BKIN_PB12_ PB12,GPIO_AF2
#define _TIM1_BKIN_PA6_ 1
#define _TIM1_BKIN_PB12_ 1

#define TIM1_CH1_PA8_ PA8,GPIO_AF2
#define _TIM1_CH1_PA8_ 1

#define TIM1_CH1N_PA7_ PA7,GPIO_AF2
#define TIM1_CH1N_PB13_ PB13,GPIO_AF2
#define _TIM1_CH1N_PA7_ 1
#define _TIM1_CH1N_PB13_ 1

#define TIM1_CH2_PA9_ PA9,GPIO_AF2
#define _TIM1_CH2_PA9_ 1

#define TIM1_CH2N_PB0_ PB0,GPIO_AF2
#define TIM1_CH2N_PB14_ PB14,GPIO_AF2
#define _TIM1_CH2N_PB0_ 1
#define _TIM1_CH2N_PB14_ 1

#define TIM1_CH3_PA10_ PA10,GPIO_AF2
#define _TIM1_CH3_PA10_ 1

#define TIM1_CH3N_PB1_ PB1,GPIO_AF2
#define TIM1_CH3N_PB15_ PB15,GPIO_AF2
#define _TIM1_CH3N_PB1_ 1
#define _TIM1_CH3N_PB15_ 1

#define TIM1_CH4_PA11_ PA11,GPIO_AF2
#define _TIM1_CH4_PA11_ 1

#define TIM1_ETR_PA12_ PA12,GPIO_AF2
#define _TIM1_ETR_PA12_ 1

#define TIM2_CH1_PA0_ PA0,GPIO_AF2
#define TIM2_CH1_PA15_ PA15,GPIO_AF2
#define TIM2_CH1_PA5_ PA5,GPIO_AF2
#define _TIM2_CH1_PA0_ 1
#define _TIM2_CH1_PA15_ 1
#define _TIM2_CH1_PA5_ 1

#define TIM2_CH2_PA1_ PA1,GPIO_AF2
#define TIM2_CH2_PB3_ PB3,GPIO_AF2
#define _TIM2_CH2_PA1_ 1
#define _TIM2_CH2_PB3_ 1

#define TIM2_CH3_PA2_ PA2,GPIO_AF2
#define TIM2_CH3_PB10_ PB10,GPIO_AF2
#define _TIM2_CH3_PA2_ 1
#define _TIM2_CH3_PB10_ 1

#define TIM2_CH4_PA3_ PA3,GPIO_AF2
#define TIM2_CH4_PB11_ PB11,GPIO_AF2
#define _TIM2_CH4_PA3_ 1
#define _TIM2_CH4_PB11_ 1

#define TIM2_ETR_PA0_ PA0,GPIO_AF2
#define TIM2_ETR_PA15_ PA15,GPIO_AF2
#define TIM2_ETR_PA5_ PA5,GPIO_AF2
#define _TIM2_ETR_PA0_ 1
#define _TIM2_ETR_PA15_ 1
#define _TIM2_ETR_PA5_ 1

#define TIM3_CH1_PA6_ PA6,GPIO_AF1
#define TIM3_CH1_PB4_ PB4,GPIO_AF1
#define _TIM3_CH1_PA6_ 1
#define _TIM3_CH1_PB4_ 1

#define TIM3_CH2_PA7_ PA7,GPIO_AF1
#define TIM3_CH2_PB5_ PB5,GPIO_AF1
#define _TIM3_CH2_PA7_ 1
#define _TIM3_CH2_PB5_ 1

#define TIM3_CH3_PB0_ PB0,GPIO_AF1
#define _TIM3_CH3_PB0_ 1

#define TIM3_CH4_PB1_ PB1,GPIO_AF1
#define _TIM3_CH4_PB1_ 1

#define TSC_G1_IO1_PA0_ PA0,GPIO_AF3
#define _TSC_G1_IO1_PA0_ 1

#define TSC_G1_IO2_PA1_ PA1,GPIO_AF3
#define _TSC_G1_IO2_PA1_ 1

#define TSC_G1_IO3_PA2_ PA2,GPIO_AF3
#define _TSC_G1_IO3_PA2_ 1

#define TSC_G1_IO4_PA3_ PA3,GPIO_AF3
#define _TSC_G1_IO4_PA3_ 1

#define TSC_G2_IO1_PA4_ PA4,GPIO_AF3
#define _TSC_G2_IO1_PA4_ 1

#define TSC_G2_IO2_PA5_ PA5,GPIO_AF3
#define _TSC_G2_IO2_PA5_ 1

#define TSC_G2_IO3_PA6_ PA6,GPIO_AF3
#define _TSC_G2_IO3_PA6_ 1

#define TSC_G2_IO4_PA7_ PA7,GPIO_AF3
#define _TSC_G2_IO4_PA7_ 1

#define TSC_G3_IO2_PB0_ PB0,GPIO_AF3
#define _TSC_G3_IO2_PB0_ 1

#define TSC_G3_IO3_PB1_ PB1,GPIO_AF3
#define _TSC_G3_IO3_PB1_ 1

#define TSC_G3_IO4_PB2_ PB2,GPIO_AF3
#define _TSC_G3_IO4_PB2_ 1

#define TSC_G4_IO1_PA9_ PA9,GPIO_AF3
#define _TSC_G4_IO1_PA9_ 1

#define TSC_G4_IO2_PA10_ PA10,GPIO_AF3
#define _TSC_G4_IO2_PA10_ 1

#define TSC_G4_IO3_PA11_ PA11,GPIO_AF3
#define _TSC_G4_IO3_PA11_ 1

#define TSC_G4_IO4_PA12_ PA12,GPIO_AF3
#define _TSC_G4_IO4_PA12_ 1

#define TSC_G5_IO1_PB3_ PB3,GPIO_AF3
#define _TSC_G5_IO1_PB3_ 1

#define TSC_G5_IO2_PB4_ PB4,GPIO_AF3
#define _TSC_G5_IO2_PB4_ 1

#define TSC_G5_IO3_PB6_ PB6,GPIO_AF3
#define _TSC_G5_IO3_PB6_ 1

#define TSC_G5_IO4_PB7_ PB7,GPIO_AF3
#define _TSC_G5_IO4_PB7_ 1

#define TSC_G6_IO1_PB11_ PB11,GPIO_AF3
#define _TSC_G6_IO1_PB11_ 1

#define TSC_G6_IO2_PB12_ PB12,GPIO_AF3
#define _TSC_G6_IO2_PB12_ 1

#define TSC_G6_IO3_PB13_ PB13,GPIO_AF3
#define _TSC_G6_IO3_PB13_ 1

#define TSC_G6_IO4_PB14_ PB14,GPIO_AF3
#define _TSC_G6_IO4_PB14_ 1

#define TSC_SYNC_PB10_ PB10,GPIO_AF3
#define TSC_SYNC_PB8_ PB8,GPIO_AF3
#define _TSC_SYNC_PB10_ 1
#define _TSC_SYNC_PB8_ 1

#define UART1_CK_PA4_ PA4,GPIO_AF1
#define UART1_CK_PA8_ PA8,GPIO_AF1
#define _UART1_CK_PA4_ 1
#define _UART1_CK_PA8_ 1

#define UART1_CTS_PA0_ PA0,GPIO_AF1
#define UART1_CTS_PA11_ PA11,GPIO_AF1
#define _UART1_CTS_PA0_ 1
#define _UART1_CTS_PA11_ 1

#define UART1_DE_PA1_ PA1,GPIO_AF1
#define UART1_DE_PA12_ PA12,GPIO_AF1
#define _UART1_DE_PA1_ 1
#define _UART1_DE_PA12_ 1

#define UART1_RTS_PA1_ PA1,GPIO_AF1
#define UART1_RTS_PA12_ PA12,GPIO_AF1
#define _UART1_RTS_PA1_ 1
#define _UART1_RTS_PA12_ 1

#define UART1_RX_PA10_ PA10,GPIO_AF1
#define UART1_RX_PA15_ PA15,GPIO_AF1
#define UART1_RX_PA3_ PA3,GPIO_AF1
#define UART1_RX_PB7_ PB7,GPIO_AF0
#define _UART1_RX_PA10_ 1
#define _UART1_RX_PA15_ 1
#define _UART1_RX_PA3_ 1
#define _UART1_RX_PB7_ 1

#define UART1_TX_PA14_ PA14,GPIO_AF1
#define UART1_TX_PA2_ PA2,GPIO_AF1
#define UART1_TX_PA9_ PA9,GPIO_AF1
#define UART1_TX_PB6_ PB6,GPIO_AF0
#define _UART1_TX_PA14_ 1
#define _UART1_TX_PA2_ 1
#define _UART1_TX_PA9_ 1
#define _UART1_TX_PB6_ 1

#define UART2_CK_PA4_ PA4,GPIO_AF1
#define _UART2_CK_PA4_ 1

#define UART2_CTS_PA0_ PA0,GPIO_AF1
#define _UART2_CTS_PA0_ 1

#define UART2_DE_PA1_ PA1,GPIO_AF1
#define _UART2_DE_PA1_ 1

#define UART2_RTS_PA1_ PA1,GPIO_AF1
#define _UART2_RTS_PA1_ 1

#define UART2_RX_PA15_ PA15,GPIO_AF1
#define UART2_RX_PA3_ PA3,GPIO_AF1
#define _UART2_RX_PA15_ 1
#define _UART2_RX_PA3_ 1

#define UART2_TX_PA14_ PA14,GPIO_AF1
#define UART2_TX_PA2_ PA2,GPIO_AF1
#define _UART2_TX_PA14_ 1
#define _UART2_TX_PA2_ 1

#define USART1_CK_PA4_ PA4,GPIO_AF1
#define USART1_CK_PA8_ PA8,GPIO_AF1
#define _USART1_CK_PA4_ 1
#define _USART1_CK_PA8_ 1

#define USART1_CTS_PA0_ PA0,GPIO_AF1
#define USART1_CTS_PA11_ PA11,GPIO_AF1
#define _USART1_CTS_PA0_ 1
#define _USART1_CTS_PA11_ 1

#define USART1_DE_PA1_ PA1,GPIO_AF1
#define USART1_DE_PA12_ PA12,GPIO_AF1
#define _USART1_DE_PA1_ 1
#define _USART1_DE_PA12_ 1

#define USART1_RTS_PA1_ PA1,GPIO_AF1
#define USART1_RTS_PA12_ PA12,GPIO_AF1
#define _USART1_RTS_PA1_ 1
#define _USART1_RTS_PA12_ 1

#define USART1_RX_PA10_ PA10,GPIO_AF1
#define USART1_RX_PA15_ PA15,GPIO_AF1
#define USART1_RX_PA3_ PA3,GPIO_AF1
#define USART1_RX_PB7_ PB7,GPIO_AF0
#define _USART1_RX_PA10_ 1
#define _USART1_RX_PA15_ 1
#define _USART1_RX_PA3_ 1
#define _USART1_RX_PB7_ 1

#define USART1_TX_PA14_ PA14,GPIO_AF1
#define USART1_TX_PA2_ PA2,GPIO_AF1
#define USART1_TX_PA9_ PA9,GPIO_AF1
#define USART1_TX_PB6_ PB6,GPIO_AF0
#define _USART1_TX_PA14_ 1
#define _USART1_TX_PA2_ 1
#define _USART1_TX_PA9_ 1
#define _USART1_TX_PB6_ 1

#define USART2_CK_PA4_ PA4,GPIO_AF1
#define _USART2_CK_PA4_ 1

#define USART2_CTS_PA0_ PA0,GPIO_AF1
#define _USART2_CTS_PA0_ 1

#define USART2_DE_PA1_ PA1,GPIO_AF1
#define _USART2_DE_PA1_ 1

#define USART2_RTS_PA1_ PA1,GPIO_AF1
#define _USART2_RTS_PA1_ 1

#define USART2_RX_PA15_ PA15,GPIO_AF1
#define USART2_RX_PA3_ PA3,GPIO_AF1
#define _USART2_RX_PA15_ 1
#define _USART2_RX_PA3_ 1

#define USART2_TX_PA14_ PA14,GPIO_AF1
#define USART2_TX_PA2_ PA2,GPIO_AF1
#define _USART2_TX_PA14_ 1
#define _USART2_TX_PA2_ 1

#endif /* LOWLEVEL_INCLUDE_DEVICE_ALTERNATE_FUNCTION */