

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Feb 26 11:08:52 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.218 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      9|        -|        -|    -|
|Expression           |        -|      6|        0|      794|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        -|      -|      473|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     15|      473|      830|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------------------------+------------------------------------------+--------------+
    |                   Instance                  |                  Module                  |  Expression  |
    +---------------------------------------------+------------------------------------------+--------------+
    |myproject_mac_mulsub_11s_11s_16s_21_1_1_U1   |myproject_mac_mulsub_11s_11s_16s_21_1_1   | i0 - i1 * i2 |
    |myproject_mac_mulsub_22s_17s_31ns_31_1_1_U7  |myproject_mac_mulsub_22s_17s_31ns_31_1_1  | i0 - i1 * i2 |
    |myproject_mul_mul_11s_11s_22_1_1_U2          |myproject_mul_mul_11s_11s_22_1_1          |    i0 * i0   |
    |myproject_mul_mul_11s_11s_22_1_1_U3          |myproject_mul_mul_11s_11s_22_1_1          |    i0 * i0   |
    |myproject_mul_mul_11s_6s_16_1_1_U5           |myproject_mul_mul_11s_6s_16_1_1           |    i0 * i1   |
    |myproject_mul_mul_13s_13s_26_1_1_U4          |myproject_mul_mul_13s_13s_26_1_1          |    i0 * i0   |
    |myproject_mul_mul_14s_11ns_25_1_1_U6         |myproject_mul_mul_14s_11ns_25_1_1         |    i0 * i1   |
    |myproject_mul_mul_21s_6ns_27_1_1_U8          |myproject_mul_mul_21s_6ns_27_1_1          |    i0 * i1   |
    |myproject_mul_mul_27s_11ns_35_1_1_U9         |myproject_mul_mul_27s_11ns_35_1_1         |    i0 * i1   |
    +---------------------------------------------+------------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln700_1_fu_523_p2             |     *    |      2|  0|  50|          22|          26|
    |mul_ln700_2_fu_583_p2             |     *    |      2|  0|  29|          41|          11|
    |r_V_19_fu_546_p2                  |     *    |      2|  0|  40|          28|          10|
    |add_ln1116_fu_498_p2              |     +    |      0|  0|  43|          36|          36|
    |add_ln1192_fu_292_p2              |     +    |      0|  0|  20|          13|          12|
    |add_ln700_1_fu_588_p2             |     +    |      0|  0|  41|          41|          41|
    |add_ln700_fu_344_p2               |     +    |      0|  0|  41|          21|          21|
    |add_ln703_fu_468_p2               |     +    |      0|  0|  41|          14|          14|
    |r_V_15_fu_208_p2                  |     +    |      0|  0|  21|          14|          14|
    |r_V_16_fu_240_p2                  |     +    |      0|  0|  21|          14|          14|
    |ret_V_10_fu_536_p2                |     +    |      0|  0|  28|          21|          16|
    |ret_V_13_fu_350_p2                |     +    |      0|  0|  41|          21|          15|
    |ret_V_15_fu_555_p2                |     +    |      0|  0|  44|          37|          36|
    |ret_V_17_fu_594_p2                |     +    |      0|  0|  41|          41|          36|
    |ret_V_18_fu_617_p2                |     +    |      0|  0|  53|          46|          46|
    |ret_V_4_fu_474_p2                 |     +    |      0|  0|  41|          14|          10|
    |ret_V_6_fu_424_p2                 |     +    |      0|  0|  24|          17|          17|
    |ret_V_8_fu_448_p2                 |     +    |      0|  0|  20|          13|           5|
    |ret_V_fu_376_p2                   |     +    |      0|  0|  41|          12|           7|
    |r_V_18_fu_322_p2                  |     -    |      0|  0|  26|          19|          19|
    |ret_V_12_fu_254_p2                |     -    |      0|  0|  22|          15|          15|
    |ret_V_14_fu_370_p2                |     -    |      0|  0|  41|           4|          12|
    |ret_V_16_fu_438_p2                |     -    |      0|  0|  19|          12|          12|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      6|  0| 794|         519|         449|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  176|        352|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  179|        358|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+-----+----+-----+-----------+
    |              Name              |  FF | LUT| Bits| Const Bits|
    +--------------------------------+-----+----+-----+-----------+
    |add_ln1116_reg_740              |   36|   0|   36|          0|
    |ap_CS_fsm                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |    1|   0|    1|          0|
    |mul_ln700_1_reg_750             |   41|   0|   41|          0|
    |mul_ln728_reg_735               |   16|   0|   16|          0|
    |r_V_10_reg_725                  |   22|   0|   22|          0|
    |r_V_12_reg_730                  |   26|   0|   26|          0|
    |r_V_13_reg_755                  |   27|   0|   27|          0|
    |r_V_8_reg_710                   |   22|   0|   22|          0|
    |ret_V_6_reg_715                 |   17|   0|   17|          0|
    |ret_V_reg_704                   |   12|   0|   12|          0|
    |sub_ln700_1_reg_720             |   21|   0|   21|          0|
    |sub_ln700_reg_745               |   31|   0|   31|          0|
    |trunc_ln_reg_699                |   11|   0|   11|          0|
    |trunc_ln_reg_699_pp0_iter1_reg  |   11|   0|   11|          0|
    |x_V_ap_vld_preg                 |    1|   0|    1|          0|
    |x_V_preg                        |  176|   0|  176|          0|
    +--------------------------------+-----+----+-----+-----------+
    |Total                           |  473|   0|  473|          0|
    +--------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  176|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   11|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   11|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   11|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   11|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   11|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

