INFO: [VRFC 10-2263] Analyzing Verilog file "E:/semester 7/Digital system design/project_1/project_1.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/semester 7/Digital system design/project_1/project_1.srcs/sources_1/new/transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/semester 7/Digital system design/project_1/project_1.srcs/sources_1/new/baud_rate_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/semester 7/Digital system design/project_1/project_1.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/semester 7/Digital system design/project_1/project_1.srcs/sim_1/new/uart_tx_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/semester 7/Digital system design/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
