/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_moca_intc_l2_lo.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 6/14/12 1:39p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jun 13 16:39:03 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7429/rdb/b0/bchp_moca_intc_l2_lo.h $
 * 
 * Hydra_Software_Devel/1   6/14/12 1:39p pntruong
 * SW7429-185: Initial version.
 *
 ***************************************************************************/

#ifndef BCHP_MOCA_INTC_L2_LO_H__
#define BCHP_MOCA_INTC_L2_LO_H__

/***************************************************************************
 *MOCA_INTC_L2_LO - MOCA_INTC_L2 registers LO
 ***************************************************************************/
#define BCHP_MOCA_INTC_L2_LO_L2_GPIO_STATUS      0x00bf8800 /* GPIO L2 controller Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_GPIO_SET         0x00bf8804 /* GPIO L2 controller Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_GPIO_CLR         0x00bf8808 /* GPIO L2 controller Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_GPIO_MASK_STATUS 0x00bf880c /* GPIO L2 controller Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_GPIO_MASK_SET    0x00bf8810 /* GPIO L2 controller Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_GPIO_MASK_CLR    0x00bf8814 /* GPIO L2 controller Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS0_STATUS      0x00bf8818 /* Assorted system related interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS0_SET         0x00bf881c /* Assorted system related interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS0_CLR         0x00bf8820 /* Assorted system related interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS0_MASK_STATUS 0x00bf8824 /* Assorted system related interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS0_MASK_SET    0x00bf8828 /* Assorted system related interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS0_MASK_CLR    0x00bf882c /* Assorted system related interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS1_STATUS      0x00bf8830 /* Assorted system related interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS1_SET         0x00bf8834 /* Assorted system related interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS1_CLR         0x00bf8838 /* Assorted system related interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS1_MASK_STATUS 0x00bf883c /* Assorted system related interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS1_MASK_SET    0x00bf8840 /* Assorted system related interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS1_MASK_CLR    0x00bf8844 /* Assorted system related interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY0_STATUS 0x00bf8848 /* LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY0_SET 0x00bf884c /* LLM queue empty interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY0_CLR 0x00bf8850 /* LLM queue empty interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY0_MASK_STATUS 0x00bf8854 /* LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY0_MASK_SET 0x00bf8858 /* LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY0_MASK_CLR 0x00bf885c /* LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY1_STATUS 0x00bf8860 /* LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY1_SET 0x00bf8864 /* LLM queue empty interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY1_CLR 0x00bf8868 /* LLM queue empty interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY1_MASK_STATUS 0x00bf886c /* LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY1_MASK_SET 0x00bf8870 /* LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY1_MASK_CLR 0x00bf8874 /* LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY2_STATUS 0x00bf8878 /* LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY2_SET 0x00bf887c /* LLM queue empty interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY2_CLR 0x00bf8880 /* LLM queue empty interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY2_MASK_STATUS 0x00bf8884 /* LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY2_MASK_SET 0x00bf8888 /* LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY2_MASK_CLR 0x00bf888c /* LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY3_STATUS 0x00bf8890 /* LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY3_SET 0x00bf8894 /* LLM queue empty interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY3_CLR 0x00bf8898 /* LLM queue empty interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY3_MASK_STATUS 0x00bf889c /* LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY3_MASK_SET 0x00bf88a0 /* LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY3_MASK_CLR 0x00bf88a4 /* LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY4_STATUS 0x00bf88a8 /* LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY4_SET 0x00bf88ac /* LLM queue empty interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY4_CLR 0x00bf88b0 /* LLM queue empty interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY4_MASK_STATUS 0x00bf88b4 /* LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY4_MASK_SET 0x00bf88b8 /* LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY4_MASK_CLR 0x00bf88bc /* LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY5_STATUS 0x00bf88c0 /* LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY5_SET 0x00bf88c4 /* LLM queue empty interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY5_CLR 0x00bf88c8 /* LLM queue empty interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY5_MASK_STATUS 0x00bf88cc /* LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY5_MASK_SET 0x00bf88d0 /* LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY5_MASK_CLR 0x00bf88d4 /* LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY6_STATUS 0x00bf88d8 /* LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY6_SET 0x00bf88dc /* LLM queue empty interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY6_CLR 0x00bf88e0 /* LLM queue empty interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY6_MASK_STATUS 0x00bf88e4 /* LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY6_MASK_SET 0x00bf88e8 /* LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY6_MASK_CLR 0x00bf88ec /* LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY7_STATUS 0x00bf88f0 /* LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY7_SET 0x00bf88f4 /* LLM queue empty interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY7_CLR 0x00bf88f8 /* LLM queue empty interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY7_MASK_STATUS 0x00bf88fc /* LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY7_MASK_SET 0x00bf8900 /* LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY7_MASK_CLR 0x00bf8904 /* LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE0_STATUS 0x00bf8908 /* LLM command complete interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE0_SET 0x00bf890c /* LLM command complete interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE0_CLR 0x00bf8910 /* LLM command complete interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE0_MASK_STATUS 0x00bf8914 /* LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE0_MASK_SET 0x00bf8918 /* LLM command complete interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE0_MASK_CLR 0x00bf891c /* LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE1_STATUS 0x00bf8920 /* LLM command complete interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE1_SET 0x00bf8924 /* LLM command complete interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE1_CLR 0x00bf8928 /* LLM command complete interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE1_MASK_STATUS 0x00bf892c /* LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE1_MASK_SET 0x00bf8930 /* LLM command complete interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE1_MASK_CLR 0x00bf8934 /* LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE2_STATUS 0x00bf8938 /* LLM command complete interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE2_SET 0x00bf893c /* LLM command complete interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE2_CLR 0x00bf8940 /* LLM command complete interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE2_MASK_STATUS 0x00bf8944 /* LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE2_MASK_SET 0x00bf8948 /* LLM command complete interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE2_MASK_CLR 0x00bf894c /* LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE3_STATUS 0x00bf8950 /* LLM command complete interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE3_SET 0x00bf8954 /* LLM command complete interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE3_CLR 0x00bf8958 /* LLM command complete interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE3_MASK_STATUS 0x00bf895c /* LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE3_MASK_SET 0x00bf8960 /* LLM command complete interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE3_MASK_CLR 0x00bf8964 /* LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE4_STATUS 0x00bf8968 /* LLM command complete interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE4_SET 0x00bf896c /* LLM command complete interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE4_CLR 0x00bf8970 /* LLM command complete interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE4_MASK_STATUS 0x00bf8974 /* LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE4_MASK_SET 0x00bf8978 /* LLM command complete interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE4_MASK_CLR 0x00bf897c /* LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE5_STATUS 0x00bf8980 /* LLM command complete interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE5_SET 0x00bf8984 /* LLM command complete interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE5_CLR 0x00bf8988 /* LLM command complete interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE5_MASK_STATUS 0x00bf898c /* LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE5_MASK_SET 0x00bf8990 /* LLM command complete interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE5_MASK_CLR 0x00bf8994 /* LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE6_STATUS 0x00bf8998 /* LLM command complete interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE6_SET 0x00bf899c /* LLM command complete interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE6_CLR 0x00bf89a0 /* LLM command complete interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE6_MASK_STATUS 0x00bf89a4 /* LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE6_MASK_SET 0x00bf89a8 /* LLM command complete interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE6_MASK_CLR 0x00bf89ac /* LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE7_STATUS 0x00bf89b0 /* LLM command complete interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE7_SET 0x00bf89b4 /* LLM command complete interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE7_CLR 0x00bf89b8 /* LLM command complete interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE7_MASK_STATUS 0x00bf89bc /* LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE7_MASK_SET 0x00bf89c0 /* LLM command complete interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE7_MASK_CLR 0x00bf89c4 /* LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_FIFO_STATUS_STATUS 0x00bf89c8 /* LLM FIFO status controller Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_FIFO_STATUS_SET 0x00bf89cc /* LLM FIFO status controller Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_FIFO_STATUS_CLR 0x00bf89d0 /* LLM FIFO status controller Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_FIFO_STATUS_MASK_STATUS 0x00bf89d4 /* LLM FIFO status controller Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_FIFO_STATUS_MASK_SET 0x00bf89d8 /* LLM FIFO status controller Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_FIFO_STATUS_MASK_CLR 0x00bf89dc /* LLM FIFO status controller Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH0_STATUS 0x00bf89e0 /* LLM buffer high threshold interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH0_SET 0x00bf89e4 /* LLM buffer high threshold interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH0_CLR 0x00bf89e8 /* LLM buffer high threshold interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH0_MASK_STATUS 0x00bf89ec /* LLM buffer high threshold interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH0_MASK_SET 0x00bf89f0 /* LLM buffer high threshold interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH0_MASK_CLR 0x00bf89f4 /* LLM buffer high threshold interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH1_STATUS 0x00bf89f8 /* LLM buffer high threshold interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH1_SET 0x00bf89fc /* LLM buffer high threshold interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH1_CLR 0x00bf8a00 /* LLM buffer high threshold interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH1_MASK_STATUS 0x00bf8a04 /* LLM buffer high threshold interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH1_MASK_SET 0x00bf8a08 /* LLM buffer high threshold interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH1_MASK_CLR 0x00bf8a0c /* LLM buffer high threshold interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW0_STATUS 0x00bf8a10 /* LLM buffer low threshold interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW0_SET 0x00bf8a14 /* LLM buffer low threshold interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW0_CLR 0x00bf8a18 /* LLM buffer low threshold interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW0_MASK_STATUS 0x00bf8a1c /* LLM buffer low threshold interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW0_MASK_SET 0x00bf8a20 /* LLM buffer low threshold interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW0_MASK_CLR 0x00bf8a24 /* LLM buffer low threshold interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW1_STATUS 0x00bf8a28 /* LLM buffer low threshold interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW1_SET 0x00bf8a2c /* LLM buffer low threshold interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW1_CLR 0x00bf8a30 /* LLM buffer low threshold interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW1_MASK_STATUS 0x00bf8a34 /* LLM buffer low threshold interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW1_MASK_SET 0x00bf8a38 /* LLM buffer low threshold interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW1_MASK_CLR 0x00bf8a3c /* LLM buffer low threshold interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_STATUS_STATUS 0x00bf8a40 /* Assorted ECL status and error interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_STATUS_SET   0x00bf8a44 /* Assorted ECL status and error interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_STATUS_CLR   0x00bf8a48 /* Assorted ECL status and error interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_STATUS_MASK_STATUS 0x00bf8a4c /* Assorted ECL status and error interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_STATUS_MASK_SET 0x00bf8a50 /* Assorted ECL status and error interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_STATUS_MASK_CLR 0x00bf8a54 /* Assorted ECL status and error interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PQOS_STATUS 0x00bf8a58 /* ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PQOS_SET 0x00bf8a5c /* ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PQOS_CLR 0x00bf8a60 /* ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PQOS_MASK_STATUS 0x00bf8a64 /* ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PQOS_MASK_SET 0x00bf8a68 /* ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PQOS_MASK_CLR 0x00bf8a6c /* ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PRI_STATUS 0x00bf8a70 /* ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PRI_SET 0x00bf8a74 /* ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PRI_CLR 0x00bf8a78 /* ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PRI_MASK_STATUS 0x00bf8a7c /* ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PRI_MASK_SET 0x00bf8a80 /* ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PRI_MASK_CLR 0x00bf8a84 /* ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PQOS_STATUS 0x00bf8a88 /* ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PQOS_SET 0x00bf8a8c /* ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PQOS_CLR 0x00bf8a90 /* ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PQOS_MASK_STATUS 0x00bf8a94 /* ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PQOS_MASK_SET 0x00bf8a98 /* ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PQOS_MASK_CLR 0x00bf8a9c /* ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PRI_STATUS 0x00bf8aa0 /* ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PRI_SET 0x00bf8aa4 /* ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PRI_CLR 0x00bf8aa8 /* ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PRI_MASK_STATUS 0x00bf8aac /* ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PRI_MASK_SET 0x00bf8ab0 /* ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PRI_MASK_CLR 0x00bf8ab4 /* ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PQOS_STATUS 0x00bf8ab8 /* ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PQOS_SET 0x00bf8abc /* ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PQOS_CLR 0x00bf8ac0 /* ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PQOS_MASK_STATUS 0x00bf8ac4 /* ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PQOS_MASK_SET 0x00bf8ac8 /* ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PQOS_MASK_CLR 0x00bf8acc /* ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PRI_STATUS 0x00bf8ad0 /* ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PRI_SET 0x00bf8ad4 /* ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PRI_CLR 0x00bf8ad8 /* ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PRI_MASK_STATUS 0x00bf8adc /* ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PRI_MASK_SET 0x00bf8ae0 /* ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PRI_MASK_CLR 0x00bf8ae4 /* ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_RX_DMA_STATUS 0x00bf8ae8 /* ECL RX DMA interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_RX_DMA_SET   0x00bf8aec /* ECL RX DMA interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_RX_DMA_CLR   0x00bf8af0 /* ECL RX DMA interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_RX_DMA_MASK_STATUS 0x00bf8af4 /* ECL RX DMA interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_RX_DMA_MASK_SET 0x00bf8af8 /* ECL RX DMA interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_RX_DMA_MASK_CLR 0x00bf8afc /* ECL RX DMA interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_STATUS_STATUS 0x00bf8b00 /* Assorted MAC status and error interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_STATUS_SET   0x00bf8b04 /* Assorted MAC status and error interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_STATUS_CLR   0x00bf8b08 /* Assorted MAC status and error interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_STATUS_MASK_STATUS 0x00bf8b0c /* Assorted MAC status and error interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_STATUS_MASK_SET 0x00bf8b10 /* Assorted MAC status and error interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_STATUS_MASK_CLR 0x00bf8b14 /* Assorted MAC status and error interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER0_STATUS 0x00bf8b18 /* Network and System timers Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER0_SET   0x00bf8b1c /* Network and System timers Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER0_CLR   0x00bf8b20 /* Network and System timers Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER0_MASK_STATUS 0x00bf8b24 /* Network and System timers Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER0_MASK_SET 0x00bf8b28 /* Network and System timers Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER0_MASK_CLR 0x00bf8b2c /* Network and System timers Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER1_STATUS 0x00bf8b30 /* Network and System timers Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER1_SET   0x00bf8b34 /* Network and System timers Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER1_CLR   0x00bf8b38 /* Network and System timers Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER1_MASK_STATUS 0x00bf8b3c /* Network and System timers Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER1_MASK_SET 0x00bf8b40 /* Network and System timers Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER1_MASK_CLR 0x00bf8b44 /* Network and System timers Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER2_STATUS 0x00bf8b48 /* Network and System timers Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER2_SET   0x00bf8b4c /* Network and System timers Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER2_CLR   0x00bf8b50 /* Network and System timers Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER2_MASK_STATUS 0x00bf8b54 /* Network and System timers Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER2_MASK_SET 0x00bf8b58 /* Network and System timers Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER2_MASK_CLR 0x00bf8b5c /* Network and System timers Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER3_STATUS 0x00bf8b60 /* Network and System timers Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER3_SET   0x00bf8b64 /* Network and System timers Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER3_CLR   0x00bf8b68 /* Network and System timers Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER3_MASK_STATUS 0x00bf8b6c /* Network and System timers Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER3_MASK_SET 0x00bf8b70 /* Network and System timers Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER3_MASK_CLR 0x00bf8b74 /* Network and System timers Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA0_TX_DMA_STATUS 0x00bf8b78 /* MAC DATA 0 TX DMA interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA0_TX_DMA_SET 0x00bf8b7c /* MAC DATA 0 TX DMA interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA0_TX_DMA_CLR 0x00bf8b80 /* MAC DATA 0 TX DMA interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA0_TX_DMA_MASK_STATUS 0x00bf8b84 /* MAC DATA 0 TX DMA interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA0_TX_DMA_MASK_SET 0x00bf8b88 /* MAC DATA 0 TX DMA interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA0_TX_DMA_MASK_CLR 0x00bf8b8c /* MAC DATA 0 TX DMA interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA1_TX_DMA_STATUS 0x00bf8b90 /* MAC DATA 1 TX DMA interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA1_TX_DMA_SET 0x00bf8b94 /* MAC DATA 1 TX DMA interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA1_TX_DMA_CLR 0x00bf8b98 /* MAC DATA 1 TX DMA interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA1_TX_DMA_MASK_STATUS 0x00bf8b9c /* MAC DATA 1 TX DMA interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA1_TX_DMA_MASK_SET 0x00bf8ba0 /* MAC DATA 1 TX DMA interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA1_TX_DMA_MASK_CLR 0x00bf8ba4 /* MAC DATA 1 TX DMA interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC0_STATUS 0x00bf8ba8 /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC0_SET 0x00bf8bac /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC0_CLR 0x00bf8bb0 /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC0_MASK_STATUS 0x00bf8bb4 /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC0_MASK_SET 0x00bf8bb8 /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC0_MASK_CLR 0x00bf8bbc /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC1_STATUS 0x00bf8bc0 /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC1_SET 0x00bf8bc4 /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC1_CLR 0x00bf8bc8 /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC1_MASK_STATUS 0x00bf8bcc /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC1_MASK_SET 0x00bf8bd0 /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC1_MASK_CLR 0x00bf8bd4 /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP0_STATUS 0x00bf8bd8 /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP0_SET 0x00bf8bdc /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP0_CLR 0x00bf8be0 /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP0_MASK_STATUS 0x00bf8be4 /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP0_MASK_SET 0x00bf8be8 /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP0_MASK_CLR 0x00bf8bec /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP1_STATUS 0x00bf8bf0 /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP1_SET 0x00bf8bf4 /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP1_CLR 0x00bf8bf8 /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP1_MASK_STATUS 0x00bf8bfc /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP1_MASK_SET 0x00bf8c00 /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP1_MASK_CLR 0x00bf8c04 /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK0_STATUS 0x00bf8c08 /* MAC RX DMA link interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK0_SET 0x00bf8c0c /* MAC RX DMA link interrupts for 10 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK0_CLR 0x00bf8c10 /* MAC RX DMA link interrupts for 10 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK0_MASK_STATUS 0x00bf8c14 /* MAC RX DMA link interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK0_MASK_SET 0x00bf8c18 /* MAC RX DMA link interrupts for 10 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK0_MASK_CLR 0x00bf8c1c /* MAC RX DMA link interrupts for 10 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK1_STATUS 0x00bf8c20 /* MAC RX DMA link interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK1_SET 0x00bf8c24 /* MAC RX DMA link interrupts for 10 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK1_CLR 0x00bf8c28 /* MAC RX DMA link interrupts for 10 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK1_MASK_STATUS 0x00bf8c2c /* MAC RX DMA link interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK1_MASK_SET 0x00bf8c30 /* MAC RX DMA link interrupts for 10 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK1_MASK_CLR 0x00bf8c34 /* MAC RX DMA link interrupts for 10 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_CONFIG_DMA_STATUS 0x00bf8c38 /* MAC CONFIG 0 DMA interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_CONFIG_DMA_SET 0x00bf8c3c /* MAC CONFIG 0 DMA interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_CONFIG_DMA_CLR 0x00bf8c40 /* MAC CONFIG 0 DMA interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_CONFIG_DMA_MASK_STATUS 0x00bf8c44 /* MAC CONFIG 0 DMA interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_CONFIG_DMA_MASK_SET 0x00bf8c48 /* MAC CONFIG 0 DMA interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_CONFIG_DMA_MASK_CLR 0x00bf8c4c /* MAC CONFIG 0 DMA interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DESC_STATUS 0x00bf8c50 /* MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DESC_SET 0x00bf8c54 /* MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DESC_CLR 0x00bf8c58 /* MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DESC_MASK_STATUS 0x00bf8c5c /* MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DESC_MASK_SET 0x00bf8c60 /* MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DESC_MASK_CLR 0x00bf8c64 /* MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DROP_STATUS 0x00bf8c68 /* MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DROP_SET 0x00bf8c6c /* MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DROP_CLR 0x00bf8c70 /* MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DROP_MASK_STATUS 0x00bf8c74 /* MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DROP_MASK_SET 0x00bf8c78 /* MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DROP_MASK_CLR 0x00bf8c7c /* MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_LINK_STATUS 0x00bf8c80 /* MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_LINK_SET 0x00bf8c84 /* MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_LINK_CLR 0x00bf8c88 /* MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_LINK_MASK_STATUS 0x00bf8c8c /* MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_LINK_MASK_SET 0x00bf8c90 /* MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_LINK_MASK_CLR 0x00bf8c94 /* MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT0_STATUS   0x00bf8c98 /* Software Interrupt controller Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT0_SET      0x00bf8c9c /* Software Interrupt controller Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT0_CLR      0x00bf8ca0 /* Software Interrupt controller Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT0_MASK_STATUS 0x00bf8ca4 /* Software Interrupt controller Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT0_MASK_SET 0x00bf8ca8 /* Software Interrupt controller Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT0_MASK_CLR 0x00bf8cac /* Software Interrupt controller Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT1_STATUS   0x00bf8cb0 /* Software Interrupt controller Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT1_SET      0x00bf8cb4 /* Software Interrupt controller Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT1_CLR      0x00bf8cb8 /* Software Interrupt controller Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT1_MASK_STATUS 0x00bf8cbc /* Software Interrupt controller Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT1_MASK_SET 0x00bf8cc0 /* Software Interrupt controller Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT1_MASK_CLR 0x00bf8cc4 /* Software Interrupt controller Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT2_STATUS   0x00bf8cc8 /* Software Interrupt controller Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT2_SET      0x00bf8ccc /* Software Interrupt controller Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT2_CLR      0x00bf8cd0 /* Software Interrupt controller Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT2_MASK_STATUS 0x00bf8cd4 /* Software Interrupt controller Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT2_MASK_SET 0x00bf8cd8 /* Software Interrupt controller Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT2_MASK_CLR 0x00bf8cdc /* Software Interrupt controller Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT3_STATUS   0x00bf8ce0 /* Software Interrupt controller Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT3_SET      0x00bf8ce4 /* Software Interrupt controller Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT3_CLR      0x00bf8ce8 /* Software Interrupt controller Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT3_MASK_STATUS 0x00bf8cec /* Software Interrupt controller Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT3_MASK_SET 0x00bf8cf0 /* Software Interrupt controller Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT3_MASK_CLR 0x00bf8cf4 /* Software Interrupt controller Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M0_STATUS      0x00bf8cf8 /* Reserved interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M0_SET         0x00bf8cfc /* Reserved interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M0_CLR         0x00bf8d00 /* Reserved interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M0_MASK_STATUS 0x00bf8d04 /* Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M0_MASK_SET    0x00bf8d08 /* Reserved interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M0_MASK_CLR    0x00bf8d0c /* Reserved interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M1_STATUS      0x00bf8d10 /* Reserved interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M1_SET         0x00bf8d14 /* Reserved interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M1_CLR         0x00bf8d18 /* Reserved interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M1_MASK_STATUS 0x00bf8d1c /* Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M1_MASK_SET    0x00bf8d20 /* Reserved interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M1_MASK_CLR    0x00bf8d24 /* Reserved interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED0_STATUS 0x00bf8d28 /* Reserved interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED0_SET    0x00bf8d2c /* Reserved interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED0_CLR    0x00bf8d30 /* Reserved interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED0_MASK_STATUS 0x00bf8d34 /* Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED0_MASK_SET 0x00bf8d38 /* Reserved interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED0_MASK_CLR 0x00bf8d3c /* Reserved interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED1_STATUS 0x00bf8d40 /* Reserved interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED1_SET    0x00bf8d44 /* Reserved interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED1_CLR    0x00bf8d48 /* Reserved interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED1_MASK_STATUS 0x00bf8d4c /* Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED1_MASK_SET 0x00bf8d50 /* Reserved interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED1_MASK_CLR 0x00bf8d54 /* Reserved interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED2_STATUS 0x00bf8d58 /* Reserved interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED2_SET    0x00bf8d5c /* Reserved interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED2_CLR    0x00bf8d60 /* Reserved interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED2_MASK_STATUS 0x00bf8d64 /* Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED2_MASK_SET 0x00bf8d68 /* Reserved interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED2_MASK_CLR 0x00bf8d6c /* Reserved interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED3_STATUS 0x00bf8d70 /* Reserved interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED3_SET    0x00bf8d74 /* Reserved interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED3_CLR    0x00bf8d78 /* Reserved interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED3_MASK_STATUS 0x00bf8d7c /* Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED3_MASK_SET 0x00bf8d80 /* Reserved interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED3_MASK_CLR 0x00bf8d84 /* Reserved interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */

#endif /* #ifndef BCHP_MOCA_INTC_L2_LO_H__ */

/* End of File */
