// Seed: 1019009932
module module_0;
  bit ["" : -1] id_1;
  always @(id_1 or negedge id_1)
    if (1) id_1 <= 1;
    else begin : LABEL_0
      id_1 = -1;
    end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  input wire id_1;
  assign id_7 = id_6;
endmodule
