// Seed: 395713319
module module_0;
  logic [-1 : 1 'b0] id_1;
  ;
  assign module_2.id_4 = 0;
  assign module_1.id_1 = 0;
  assign id_1 = -1;
  wire id_2;
endmodule
module module_1 (
    output wand id_0,
    output uwire id_1,
    input supply0 id_2,
    input tri0 id_3,
    output uwire id_4
);
  wire id_6;
  module_0 modCall_1 ();
  assign id_4 = id_6 ? 1 : id_6;
endmodule
module module_2 (
    output wor id_0,
    output tri id_1,
    input tri id_2,
    output supply1 id_3,
    output tri1 id_4
);
  parameter id_6 = -1'b0;
  module_0 modCall_1 ();
  wire id_7 = -1;
  wire id_8 = id_8;
endmodule
