<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>PMCID1SR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">PMCID1SR, CONTEXTIDR_EL1 Sample Register</h1><p>The PMCID1SR characteristics are:</p><h2>Purpose</h2>
        <p>Contains the sampled value of <a href="AArch64-contextidr_el1.html">CONTEXTIDR_EL1</a>, captured on reading <a href="ext-pmpcsr.html">PMPCSR</a>[31:0].</p>
      <h2>Configuration</h2><p>PMCID1SR is in the Core power domain.
        </p><p>This register is present only
    when ARMv8.2-PCSample is implemented.
      
    Otherwise, direct accesses to PMCID1SR are <span class="arm-defined-word">RES0</span>.</p>
        <div class="note"><span class="note-header">Note</span><p>Before Armv8.2, the PC Sample-based Profiling Extension can be implemented in the external debug register space, as indicated by the value of <a href="ext-eddevid.html">EDDEVID</a>.PCSample.</p></div>
      <h2>Attributes</h2>
            <p>PMCID1SR is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The PMCID1SR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#CONTEXTIDR_EL1_31">CONTEXTIDR_EL1</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="CONTEXTIDR_EL1_31">CONTEXTIDR_EL1, bits [31:0]
                  </h4>
          
  <p>Context ID. The value of <span class="xref">CONTEXTIDR</span> that is associated with the most recent <a href="ext-pmpcsr.html">PMPCSR</a> sample. When the most recent <a href="ext-pmpcsr.html">PMPCSR</a> sample was generated:</p>
<ul>
<li>If EL1 is using AArch64, then the Context ID is sampled from <a href="AArch64-contextidr_el1.html">CONTEXTIDR_EL1</a>.
</li><li>If EL1 is using AArch32, then the Context ID is sampled from <a href="AArch32-contextidr.html">CONTEXTIDR</a>.
</li><li>If EL3 is implemented and is using AArch32, then <a href="AArch32-contextidr.html">CONTEXTIDR</a> is a banked register and PMCID1SR samples the current banked copy of <a href="AArch32-contextidr.html">CONTEXTIDR</a> for the Security state that is associated with the most recent <a href="ext-pmpcsr.html">PMPCSR</a> sample.
</li></ul>
<p>Because the value written to PMCID1SR is an indirect read of <span class="xref">CONTEXTIDR</span>, it is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> whether PMCID1SR is set to the original or new value if <a href="ext-pmpcsr.html">PMPCSR</a> samples:</p>
<ul>
<li>An instruction that writes to <span class="xref">CONTEXTIDR</span>.
</li><li>The next Context synchronization event.
</li><li>Any instruction executed between these two instructions.
</li></ul>

          
            
  

          <p>The following resets apply:</p><ul><li><p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p></li><li><p>On an External debug reset, the value of this field is unchanged.</p></li><li><p>On a Warm reset, the value of this field is unchanged.</p></li></ul><div class="text_after_fields">
    
  

    </div><h2>Accessing the PMCID1SR</h2>
        <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span> extensions to external debug might make the value of this register <span class="arm-defined-word">UNKNOWN</span>, see <span class="xref">'Permitted behavior that might make the PC Sample-based profiling registers UNKNOWN' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile</span></p>
      <h4>PMCID1SR can be accessed through the external debug interface:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>PMU</td><td><span class="hexnumber">0x208</span></td><td>PMCID1SR</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When IsCorePowered(), !DoubleLockStatus() and !OSLockStatus()
            accesses to this register are <span class="access_level">RO</span>.
          </li><li>Otherwise 
            accesses to this register generate an error response.
          </li></ul><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>PMU</td><td><span class="hexnumber">0x228</span></td><td>PMCID1SR</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When IsCorePowered(), !DoubleLockStatus() and !OSLockStatus()
            accesses to this register are <span class="access_level">RO</span>.
          </li><li>Otherwise 
            accesses to this register generate an error response.
          </li></ul><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
