--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml FPGA_TOP_ML505.twx FPGA_TOP_ML505.ncd -o FPGA_TOP_ML505.twr
FPGA_TOP_ML505.pcf

Design file:              FPGA_TOP_ML505.ncd
Physical constraint file: FPGA_TOP_ML505.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-04-23, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6959 paths analyzed, 528 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.217ns.
--------------------------------------------------------------------------------

Paths for end point uart/uareceive/BitCounter_2 (SLICE_X22Y59.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/uareceive/BitCounter_0 (FF)
  Destination:          uart/uareceive/BitCounter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.150ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.638 - 0.670)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: uart/uareceive/BitCounter_0 to uart/uareceive/BitCounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y59.AQ      Tcko                  0.450   uart/uareceive/BitCounter<0>
                                                       uart/uareceive/BitCounter_0
    SLICE_X43Y59.A3      net (fanout=11)       1.851   uart/uareceive/BitCounter<0>
    SLICE_X43Y59.A       Tilo                  0.094   Reset
                                                       uart/uareceive/Mcount_BitCounter_val1
    SLICE_X22Y59.SR      net (fanout=2)        1.210   uart/uareceive/Mcount_BitCounter_val
    SLICE_X22Y59.CLK     Tsrck                 0.545   uart/uareceive/BitCounter<2>
                                                       uart/uareceive/BitCounter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.150ns (1.089ns logic, 3.061ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/uareceive/BitCounter_2 (FF)
  Destination:          uart/uareceive/BitCounter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.010ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: uart/uareceive/BitCounter_2 to uart/uareceive/BitCounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.AQ      Tcko                  0.450   uart/uareceive/BitCounter<2>
                                                       uart/uareceive/BitCounter_2
    SLICE_X43Y59.A1      net (fanout=18)       1.711   uart/uareceive/BitCounter<2>
    SLICE_X43Y59.A       Tilo                  0.094   Reset
                                                       uart/uareceive/Mcount_BitCounter_val1
    SLICE_X22Y59.SR      net (fanout=2)        1.210   uart/uareceive/Mcount_BitCounter_val
    SLICE_X22Y59.CLK     Tsrck                 0.545   uart/uareceive/BitCounter<2>
                                                       uart/uareceive/BitCounter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.010ns (1.089ns logic, 2.921ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/uareceive/BitCounter_3 (FF)
  Destination:          uart/uareceive/BitCounter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.814ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.638 - 0.648)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: uart/uareceive/BitCounter_3 to uart/uareceive/BitCounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y59.BQ      Tcko                  0.450   uart/uareceive/BitCounter<3>
                                                       uart/uareceive/BitCounter_3
    SLICE_X43Y59.A4      net (fanout=8)        1.515   uart/uareceive/BitCounter<3>
    SLICE_X43Y59.A       Tilo                  0.094   Reset
                                                       uart/uareceive/Mcount_BitCounter_val1
    SLICE_X22Y59.SR      net (fanout=2)        1.210   uart/uareceive/Mcount_BitCounter_val
    SLICE_X22Y59.CLK     Tsrck                 0.545   uart/uareceive/BitCounter<2>
                                                       uart/uareceive/BitCounter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.814ns (1.089ns logic, 2.725ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point uart/uareceive/BitCounter_0 (SLICE_X19Y59.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/uareceive/BitCounter_0 (FF)
  Destination:          uart/uareceive/BitCounter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.136ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: uart/uareceive/BitCounter_0 to uart/uareceive/BitCounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y59.AQ      Tcko                  0.450   uart/uareceive/BitCounter<0>
                                                       uart/uareceive/BitCounter_0
    SLICE_X43Y59.A3      net (fanout=11)       1.851   uart/uareceive/BitCounter<0>
    SLICE_X43Y59.A       Tilo                  0.094   Reset
                                                       uart/uareceive/Mcount_BitCounter_val1
    SLICE_X19Y59.SR      net (fanout=2)        1.196   uart/uareceive/Mcount_BitCounter_val
    SLICE_X19Y59.CLK     Tsrck                 0.545   uart/uareceive/BitCounter<0>
                                                       uart/uareceive/BitCounter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.136ns (1.089ns logic, 3.047ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/uareceive/BitCounter_2 (FF)
  Destination:          uart/uareceive/BitCounter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.996ns (Levels of Logic = 1)
  Clock Path Skew:      -0.063ns (0.623 - 0.686)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: uart/uareceive/BitCounter_2 to uart/uareceive/BitCounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.AQ      Tcko                  0.450   uart/uareceive/BitCounter<2>
                                                       uart/uareceive/BitCounter_2
    SLICE_X43Y59.A1      net (fanout=18)       1.711   uart/uareceive/BitCounter<2>
    SLICE_X43Y59.A       Tilo                  0.094   Reset
                                                       uart/uareceive/Mcount_BitCounter_val1
    SLICE_X19Y59.SR      net (fanout=2)        1.196   uart/uareceive/Mcount_BitCounter_val
    SLICE_X19Y59.CLK     Tsrck                 0.545   uart/uareceive/BitCounter<0>
                                                       uart/uareceive/BitCounter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.996ns (1.089ns logic, 2.907ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/uareceive/BitCounter_3 (FF)
  Destination:          uart/uareceive/BitCounter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.800ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.623 - 0.648)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: uart/uareceive/BitCounter_3 to uart/uareceive/BitCounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y59.BQ      Tcko                  0.450   uart/uareceive/BitCounter<3>
                                                       uart/uareceive/BitCounter_3
    SLICE_X43Y59.A4      net (fanout=8)        1.515   uart/uareceive/BitCounter<3>
    SLICE_X43Y59.A       Tilo                  0.094   Reset
                                                       uart/uareceive/Mcount_BitCounter_val1
    SLICE_X19Y59.SR      net (fanout=2)        1.196   uart/uareceive/Mcount_BitCounter_val
    SLICE_X19Y59.CLK     Tsrck                 0.545   uart/uareceive/BitCounter<0>
                                                       uart/uareceive/BitCounter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.800ns (1.089ns logic, 2.711ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point resetParse/BP[0].D/CntReg/Out_19 (SLICE_X88Y50.CIN), 370 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_9 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.066ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.114 - 0.130)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_9 to resetParse/BP[0].D/CntReg/Out_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y48.BQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/CntReg/Out_9
    SLICE_X89Y48.D1      net (fanout=7)        0.885   resetParse/BP[0].D/CntReg/Out<9>
    SLICE_X89Y48.D       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/NextCount_and000055_SW1
    SLICE_X89Y48.A1      net (fanout=17)       0.746   N111
    SLICE_X89Y48.A       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A2      net (fanout=1)        0.787   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CIN     net (fanout=1)        0.010   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CLK     Tcinck                0.168   resetParse/BP[0].D/CntReg/Out<19>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_xor<19>
                                                       resetParse/BP[0].D/CntReg/Out_19
    -------------------------------------------------  ---------------------------
    Total                                      4.066ns (1.638ns logic, 2.428ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_14 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.919ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.114 - 0.123)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_14 to resetParse/BP[0].D/CntReg/Out_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.CQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/CntReg/Out_14
    SLICE_X89Y48.B1      net (fanout=4)        0.860   resetParse/BP[0].D/CntReg/Out<14>
    SLICE_X89Y48.B       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/NextCount_and000040
    SLICE_X89Y48.A3      net (fanout=21)       0.624   resetParse/BP[0].D/NextCount_and000040
    SLICE_X89Y48.A       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A2      net (fanout=1)        0.787   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CIN     net (fanout=1)        0.010   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CLK     Tcinck                0.168   resetParse/BP[0].D/CntReg/Out<19>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_xor<19>
                                                       resetParse/BP[0].D/CntReg/Out_19
    -------------------------------------------------  ---------------------------
    Total                                      3.919ns (1.638ns logic, 2.281ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_8 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.819ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.114 - 0.130)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_8 to resetParse/BP[0].D/CntReg/Out_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y48.AQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/CntReg/Out_8
    SLICE_X89Y48.D2      net (fanout=6)        0.638   resetParse/BP[0].D/CntReg/Out<8>
    SLICE_X89Y48.D       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/NextCount_and000055_SW1
    SLICE_X89Y48.A1      net (fanout=17)       0.746   N111
    SLICE_X89Y48.A       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A2      net (fanout=1)        0.787   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CIN     net (fanout=1)        0.010   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CLK     Tcinck                0.168   resetParse/BP[0].D/CntReg/Out<19>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_xor<19>
                                                       resetParse/BP[0].D/CntReg/Out_19
    -------------------------------------------------  ---------------------------
    Total                                      3.819ns (1.638ns logic, 2.181ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point resetParse/BP[0].D/CntReg/Out_17 (SLICE_X88Y50.CIN), 370 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_9 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.009ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.114 - 0.130)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_9 to resetParse/BP[0].D/CntReg/Out_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y48.BQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/CntReg/Out_9
    SLICE_X89Y48.D1      net (fanout=7)        0.885   resetParse/BP[0].D/CntReg/Out<9>
    SLICE_X89Y48.D       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/NextCount_and000055_SW1
    SLICE_X89Y48.A1      net (fanout=17)       0.746   N111
    SLICE_X89Y48.A       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A2      net (fanout=1)        0.787   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CIN     net (fanout=1)        0.010   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CLK     Tcinck                0.111   resetParse/BP[0].D/CntReg/Out<19>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_xor<19>
                                                       resetParse/BP[0].D/CntReg/Out_17
    -------------------------------------------------  ---------------------------
    Total                                      4.009ns (1.581ns logic, 2.428ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_14 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.862ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.114 - 0.123)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_14 to resetParse/BP[0].D/CntReg/Out_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.CQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/CntReg/Out_14
    SLICE_X89Y48.B1      net (fanout=4)        0.860   resetParse/BP[0].D/CntReg/Out<14>
    SLICE_X89Y48.B       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/NextCount_and000040
    SLICE_X89Y48.A3      net (fanout=21)       0.624   resetParse/BP[0].D/NextCount_and000040
    SLICE_X89Y48.A       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A2      net (fanout=1)        0.787   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CIN     net (fanout=1)        0.010   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CLK     Tcinck                0.111   resetParse/BP[0].D/CntReg/Out<19>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_xor<19>
                                                       resetParse/BP[0].D/CntReg/Out_17
    -------------------------------------------------  ---------------------------
    Total                                      3.862ns (1.581ns logic, 2.281ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_8 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.762ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.114 - 0.130)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_8 to resetParse/BP[0].D/CntReg/Out_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y48.AQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/CntReg/Out_8
    SLICE_X89Y48.D2      net (fanout=6)        0.638   resetParse/BP[0].D/CntReg/Out<8>
    SLICE_X89Y48.D       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/NextCount_and000055_SW1
    SLICE_X89Y48.A1      net (fanout=17)       0.746   N111
    SLICE_X89Y48.A       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A2      net (fanout=1)        0.787   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CIN     net (fanout=1)        0.010   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CLK     Tcinck                0.111   resetParse/BP[0].D/CntReg/Out<19>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_xor<19>
                                                       resetParse/BP[0].D/CntReg/Out_17
    -------------------------------------------------  ---------------------------
    Total                                      3.762ns (1.581ns logic, 2.181ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point resetParse/BP[0].D/CntReg/Out_18 (SLICE_X88Y50.CIN), 370 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_9 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.993ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.114 - 0.130)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_9 to resetParse/BP[0].D/CntReg/Out_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y48.BQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/CntReg/Out_9
    SLICE_X89Y48.D1      net (fanout=7)        0.885   resetParse/BP[0].D/CntReg/Out<9>
    SLICE_X89Y48.D       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/NextCount_and000055_SW1
    SLICE_X89Y48.A1      net (fanout=17)       0.746   N111
    SLICE_X89Y48.A       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A2      net (fanout=1)        0.787   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CIN     net (fanout=1)        0.010   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CLK     Tcinck                0.095   resetParse/BP[0].D/CntReg/Out<19>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_xor<19>
                                                       resetParse/BP[0].D/CntReg/Out_18
    -------------------------------------------------  ---------------------------
    Total                                      3.993ns (1.565ns logic, 2.428ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_14 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.846ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.114 - 0.123)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_14 to resetParse/BP[0].D/CntReg/Out_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.CQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/CntReg/Out_14
    SLICE_X89Y48.B1      net (fanout=4)        0.860   resetParse/BP[0].D/CntReg/Out<14>
    SLICE_X89Y48.B       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/NextCount_and000040
    SLICE_X89Y48.A3      net (fanout=21)       0.624   resetParse/BP[0].D/NextCount_and000040
    SLICE_X89Y48.A       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A2      net (fanout=1)        0.787   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CIN     net (fanout=1)        0.010   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CLK     Tcinck                0.095   resetParse/BP[0].D/CntReg/Out<19>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_xor<19>
                                                       resetParse/BP[0].D/CntReg/Out_18
    -------------------------------------------------  ---------------------------
    Total                                      3.846ns (1.565ns logic, 2.281ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_8 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.746ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.114 - 0.130)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_8 to resetParse/BP[0].D/CntReg/Out_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y48.AQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/CntReg/Out_8
    SLICE_X89Y48.D2      net (fanout=6)        0.638   resetParse/BP[0].D/CntReg/Out<8>
    SLICE_X89Y48.D       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/NextCount_and000055_SW1
    SLICE_X89Y48.A1      net (fanout=17)       0.746   N111
    SLICE_X89Y48.A       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A2      net (fanout=1)        0.787   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CIN     net (fanout=1)        0.010   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CLK     Tcinck                0.095   resetParse/BP[0].D/CntReg/Out<19>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_xor<19>
                                                       resetParse/BP[0].D/CntReg/Out_18
    -------------------------------------------------  ---------------------------
    Total                                      3.746ns (1.565ns logic, 2.181ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point resetParse/BP[0].D/CntReg/Out_15 (SLICE_X88Y49.CIN), 282 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_9 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.952ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.114 - 0.130)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_9 to resetParse/BP[0].D/CntReg/Out_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y48.BQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/CntReg/Out_9
    SLICE_X89Y48.D1      net (fanout=7)        0.885   resetParse/BP[0].D/CntReg/Out<9>
    SLICE_X89Y48.D       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/NextCount_and000055_SW1
    SLICE_X89Y48.A1      net (fanout=17)       0.746   N111
    SLICE_X89Y48.A       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A2      net (fanout=1)        0.787   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CLK     Tcinck                0.168   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       resetParse/BP[0].D/CntReg/Out_15
    -------------------------------------------------  ---------------------------
    Total                                      3.952ns (1.534ns logic, 2.418ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_14 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.805ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_14 to resetParse/BP[0].D/CntReg/Out_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.CQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/CntReg/Out_14
    SLICE_X89Y48.B1      net (fanout=4)        0.860   resetParse/BP[0].D/CntReg/Out<14>
    SLICE_X89Y48.B       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/NextCount_and000040
    SLICE_X89Y48.A3      net (fanout=21)       0.624   resetParse/BP[0].D/NextCount_and000040
    SLICE_X89Y48.A       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A2      net (fanout=1)        0.787   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CLK     Tcinck                0.168   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       resetParse/BP[0].D/CntReg/Out_15
    -------------------------------------------------  ---------------------------
    Total                                      3.805ns (1.534ns logic, 2.271ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_8 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.705ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.114 - 0.130)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_8 to resetParse/BP[0].D/CntReg/Out_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y48.AQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/CntReg/Out_8
    SLICE_X89Y48.D2      net (fanout=6)        0.638   resetParse/BP[0].D/CntReg/Out<8>
    SLICE_X89Y48.D       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/NextCount_and000055_SW1
    SLICE_X89Y48.A1      net (fanout=17)       0.746   N111
    SLICE_X89Y48.A       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A2      net (fanout=1)        0.787   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CLK     Tcinck                0.168   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       resetParse/BP[0].D/CntReg/Out_15
    -------------------------------------------------  ---------------------------
    Total                                      3.705ns (1.534ns logic, 2.171ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point resetParse/BP[0].D/CntReg/Out_16 (SLICE_X88Y50.CIN), 370 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_9 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.937ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.114 - 0.130)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_9 to resetParse/BP[0].D/CntReg/Out_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y48.BQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/CntReg/Out_9
    SLICE_X89Y48.D1      net (fanout=7)        0.885   resetParse/BP[0].D/CntReg/Out<9>
    SLICE_X89Y48.D       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/NextCount_and000055_SW1
    SLICE_X89Y48.A1      net (fanout=17)       0.746   N111
    SLICE_X89Y48.A       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A2      net (fanout=1)        0.787   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CIN     net (fanout=1)        0.010   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CLK     Tcinck                0.039   resetParse/BP[0].D/CntReg/Out<19>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_xor<19>
                                                       resetParse/BP[0].D/CntReg/Out_16
    -------------------------------------------------  ---------------------------
    Total                                      3.937ns (1.509ns logic, 2.428ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_14 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.790ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.114 - 0.123)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_14 to resetParse/BP[0].D/CntReg/Out_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.CQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/CntReg/Out_14
    SLICE_X89Y48.B1      net (fanout=4)        0.860   resetParse/BP[0].D/CntReg/Out<14>
    SLICE_X89Y48.B       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/NextCount_and000040
    SLICE_X89Y48.A3      net (fanout=21)       0.624   resetParse/BP[0].D/NextCount_and000040
    SLICE_X89Y48.A       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A2      net (fanout=1)        0.787   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CIN     net (fanout=1)        0.010   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CLK     Tcinck                0.039   resetParse/BP[0].D/CntReg/Out<19>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_xor<19>
                                                       resetParse/BP[0].D/CntReg/Out_16
    -------------------------------------------------  ---------------------------
    Total                                      3.790ns (1.509ns logic, 2.281ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_8 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.690ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.114 - 0.130)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_8 to resetParse/BP[0].D/CntReg/Out_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y48.AQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/CntReg/Out_8
    SLICE_X89Y48.D2      net (fanout=6)        0.638   resetParse/BP[0].D/CntReg/Out<8>
    SLICE_X89Y48.D       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/NextCount_and000055_SW1
    SLICE_X89Y48.A1      net (fanout=17)       0.746   N111
    SLICE_X89Y48.A       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A2      net (fanout=1)        0.787   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CIN     net (fanout=1)        0.010   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CLK     Tcinck                0.039   resetParse/BP[0].D/CntReg/Out<19>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_xor<19>
                                                       resetParse/BP[0].D/CntReg/Out_16
    -------------------------------------------------  ---------------------------
    Total                                      3.690ns (1.509ns logic, 2.181ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point resetParse/BP[0].D/CntReg/Out_13 (SLICE_X88Y49.CIN), 282 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_9 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.895ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.114 - 0.130)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_9 to resetParse/BP[0].D/CntReg/Out_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y48.BQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/CntReg/Out_9
    SLICE_X89Y48.D1      net (fanout=7)        0.885   resetParse/BP[0].D/CntReg/Out<9>
    SLICE_X89Y48.D       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/NextCount_and000055_SW1
    SLICE_X89Y48.A1      net (fanout=17)       0.746   N111
    SLICE_X89Y48.A       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A2      net (fanout=1)        0.787   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CLK     Tcinck                0.111   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       resetParse/BP[0].D/CntReg/Out_13
    -------------------------------------------------  ---------------------------
    Total                                      3.895ns (1.477ns logic, 2.418ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_14 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.748ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_14 to resetParse/BP[0].D/CntReg/Out_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.CQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/CntReg/Out_14
    SLICE_X89Y48.B1      net (fanout=4)        0.860   resetParse/BP[0].D/CntReg/Out<14>
    SLICE_X89Y48.B       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/NextCount_and000040
    SLICE_X89Y48.A3      net (fanout=21)       0.624   resetParse/BP[0].D/NextCount_and000040
    SLICE_X89Y48.A       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A2      net (fanout=1)        0.787   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CLK     Tcinck                0.111   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       resetParse/BP[0].D/CntReg/Out_13
    -------------------------------------------------  ---------------------------
    Total                                      3.748ns (1.477ns logic, 2.271ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_8 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.648ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.114 - 0.130)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_8 to resetParse/BP[0].D/CntReg/Out_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y48.AQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/CntReg/Out_8
    SLICE_X89Y48.D2      net (fanout=6)        0.638   resetParse/BP[0].D/CntReg/Out<8>
    SLICE_X89Y48.D       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/NextCount_and000055_SW1
    SLICE_X89Y48.A1      net (fanout=17)       0.746   N111
    SLICE_X89Y48.A       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A2      net (fanout=1)        0.787   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CLK     Tcinck                0.111   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       resetParse/BP[0].D/CntReg/Out_13
    -------------------------------------------------  ---------------------------
    Total                                      3.648ns (1.477ns logic, 2.171ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point resetParse/BP[0].D/CntReg/Out_14 (SLICE_X88Y49.CIN), 282 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_9 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.879ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.114 - 0.130)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_9 to resetParse/BP[0].D/CntReg/Out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y48.BQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/CntReg/Out_9
    SLICE_X89Y48.D1      net (fanout=7)        0.885   resetParse/BP[0].D/CntReg/Out<9>
    SLICE_X89Y48.D       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/NextCount_and000055_SW1
    SLICE_X89Y48.A1      net (fanout=17)       0.746   N111
    SLICE_X89Y48.A       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A2      net (fanout=1)        0.787   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CLK     Tcinck                0.095   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       resetParse/BP[0].D/CntReg/Out_14
    -------------------------------------------------  ---------------------------
    Total                                      3.879ns (1.461ns logic, 2.418ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_14 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.732ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_14 to resetParse/BP[0].D/CntReg/Out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.CQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/CntReg/Out_14
    SLICE_X89Y48.B1      net (fanout=4)        0.860   resetParse/BP[0].D/CntReg/Out<14>
    SLICE_X89Y48.B       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/NextCount_and000040
    SLICE_X89Y48.A3      net (fanout=21)       0.624   resetParse/BP[0].D/NextCount_and000040
    SLICE_X89Y48.A       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A2      net (fanout=1)        0.787   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CLK     Tcinck                0.095   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       resetParse/BP[0].D/CntReg/Out_14
    -------------------------------------------------  ---------------------------
    Total                                      3.732ns (1.461ns logic, 2.271ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_8 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.632ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.114 - 0.130)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_8 to resetParse/BP[0].D/CntReg/Out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y48.AQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/CntReg/Out_8
    SLICE_X89Y48.D2      net (fanout=6)        0.638   resetParse/BP[0].D/CntReg/Out<8>
    SLICE_X89Y48.D       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/NextCount_and000055_SW1
    SLICE_X89Y48.A1      net (fanout=17)       0.746   N111
    SLICE_X89Y48.A       Tilo                  0.094   N111
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A2      net (fanout=1)        0.787   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CLK     Tcinck                0.095   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       resetParse/BP[0].D/CntReg/Out_14
    -------------------------------------------------  ---------------------------
    Total                                      3.632ns (1.461ns logic, 2.171ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point uart/uatransmit/ClockCounter_6 (SLICE_X53Y61.D1), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/uatransmit/BitCounter_1 (FF)
  Destination:          uart/uatransmit/ClockCounter_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.709ns (Levels of Logic = 3)
  Clock Path Skew:      -0.151ns (1.123 - 1.274)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: uart/uatransmit/BitCounter_1 to uart/uatransmit/ClockCounter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y60.AQ      Tcko                  0.471   uart/uatransmit/BitCounter<1>
                                                       uart/uatransmit/BitCounter_1
    SLICE_X45Y60.D2      net (fanout=8)        0.643   uart/uatransmit/BitCounter<1>
    SLICE_X45Y60.D       Tilo                  0.094   uart/uatransmit/BitCounter<3>
                                                       uart/uatransmit/TXShift_mux0000<1>11
    SLICE_X51Y61.B1      net (fanout=14)       1.483   uart/uatransmit/N01
    SLICE_X51Y61.B       Tilo                  0.094   uart/uatransmit/ClockCounter<2>
                                                       uart/uatransmit/ClockCounter_or00002
    SLICE_X53Y61.D1      net (fanout=10)       0.896   uart/uatransmit/ClockCounter_or0000
    SLICE_X53Y61.CLK     Tas                   0.028   uart/uatransmit/ClockCounter<6>
                                                       uart/uatransmit/ClockCounter_6_rstpot
                                                       uart/uatransmit/ClockCounter_6
    -------------------------------------------------  ---------------------------
    Total                                      3.709ns (0.687ns logic, 3.022ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/uatransmit/BitCounter_0 (FF)
  Destination:          uart/uatransmit/ClockCounter_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.676ns (Levels of Logic = 3)
  Clock Path Skew:      -0.175ns (1.123 - 1.298)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: uart/uatransmit/BitCounter_0 to uart/uatransmit/ClockCounter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y60.DQ      Tcko                  0.450   uart/uatransmit/BitCounter<0>
                                                       uart/uatransmit/BitCounter_0
    SLICE_X45Y60.D3      net (fanout=9)        0.631   uart/uatransmit/BitCounter<0>
    SLICE_X45Y60.D       Tilo                  0.094   uart/uatransmit/BitCounter<3>
                                                       uart/uatransmit/TXShift_mux0000<1>11
    SLICE_X51Y61.B1      net (fanout=14)       1.483   uart/uatransmit/N01
    SLICE_X51Y61.B       Tilo                  0.094   uart/uatransmit/ClockCounter<2>
                                                       uart/uatransmit/ClockCounter_or00002
    SLICE_X53Y61.D1      net (fanout=10)       0.896   uart/uatransmit/ClockCounter_or0000
    SLICE_X53Y61.CLK     Tas                   0.028   uart/uatransmit/ClockCounter<6>
                                                       uart/uatransmit/ClockCounter_6_rstpot
                                                       uart/uatransmit/ClockCounter_6
    -------------------------------------------------  ---------------------------
    Total                                      3.676ns (0.666ns logic, 3.010ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               has_char (FF)
  Destination:          uart/uatransmit/ClockCounter_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.605ns (Levels of Logic = 3)
  Clock Path Skew:      -0.199ns (1.123 - 1.322)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: has_char to uart/uatransmit/ClockCounter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.AQ      Tcko                  0.450   has_char
                                                       has_char
    SLICE_X45Y60.D5      net (fanout=4)        0.560   has_char
    SLICE_X45Y60.D       Tilo                  0.094   uart/uatransmit/BitCounter<3>
                                                       uart/uatransmit/TXShift_mux0000<1>11
    SLICE_X51Y61.B1      net (fanout=14)       1.483   uart/uatransmit/N01
    SLICE_X51Y61.B       Tilo                  0.094   uart/uatransmit/ClockCounter<2>
                                                       uart/uatransmit/ClockCounter_or00002
    SLICE_X53Y61.D1      net (fanout=10)       0.896   uart/uatransmit/ClockCounter_or0000
    SLICE_X53Y61.CLK     Tas                   0.028   uart/uatransmit/ClockCounter<6>
                                                       uart/uatransmit/ClockCounter_6_rstpot
                                                       uart/uatransmit/ClockCounter_6
    -------------------------------------------------  ---------------------------
    Total                                      3.605ns (0.666ns logic, 2.939ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uart/uatransmit/TXShift_3 (SLICE_X42Y61.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               char_2 (FF)
  Destination:          uart/uatransmit/TXShift_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (0.566 - 0.514)
  Source Clock:         Clock rising at 10.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: char_2 to uart/uatransmit/TXShift_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y61.CQ      Tcko                  0.414   char<3>
                                                       char_2
    SLICE_X42Y61.D6      net (fanout=1)        0.286   char<2>
    SLICE_X42Y61.CLK     Tah         (-Th)     0.195   uart/uatransmit/TXShift<3>
                                                       uart/uatransmit/TXShift_3_rstpot
                                                       uart/uatransmit/TXShift_3
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.219ns logic, 0.286ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point char_0 (SLICE_X39Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart/uareceive/RXShift_1 (FF)
  Destination:          char_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.552 - 0.518)
  Source Clock:         Clock rising at 10.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart/uareceive/RXShift_1 to char_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y61.AQ      Tcko                  0.433   uart/uareceive/RXShift<4>
                                                       uart/uareceive/RXShift_1
    SLICE_X39Y61.AX      net (fanout=1)        0.285   uart/uareceive/RXShift<1>
    SLICE_X39Y61.CLK     Tckdi       (-Th)     0.229   char<3>
                                                       char_0
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.204ns logic, 0.285ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point uart/txreg/Out_0 (SLICE_X42Y60.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart/uatransmit/BitCounter_3 (FF)
  Destination:          uart/txreg/Out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.527ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.567 - 0.496)
  Source Clock:         Clock rising at 10.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart/uatransmit/BitCounter_3 to uart/txreg/Out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y60.AQ      Tcko                  0.414   uart/uatransmit/BitCounter<3>
                                                       uart/uatransmit/BitCounter_3
    SLICE_X42Y60.D6      net (fanout=6)        0.308   uart/uatransmit/BitCounter<3>
    SLICE_X42Y60.CLK     Tah         (-Th)     0.195   uart/txreg/Out<0>
                                                       uart/uatransmit/SOut1
                                                       uart/txreg/Out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.527ns (0.219ns logic, 0.308ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point uart/uatransmit/TXShift_7 (SLICE_X43Y61.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               char_6 (FF)
  Destination:          uart/uatransmit/TXShift_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.496ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.539 - 0.504)
  Source Clock:         Clock rising at 10.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: char_6 to uart/uatransmit/TXShift_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y61.CQ      Tcko                  0.433   char<7>
                                                       char_6
    SLICE_X43Y61.D6      net (fanout=1)        0.258   char<6>
    SLICE_X43Y61.CLK     Tah         (-Th)     0.195   uart/uatransmit/TXShift<7>
                                                       uart/uatransmit/TXShift_7_rstpot
                                                       uart/uatransmit/TXShift_7
    -------------------------------------------------  ---------------------------
    Total                                      0.496ns (0.238ns logic, 0.258ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Paths for end point char_1 (SLICE_X39Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart/uareceive/RXShift_2 (FF)
  Destination:          char_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.552 - 0.518)
  Source Clock:         Clock rising at 10.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart/uareceive/RXShift_2 to char_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y61.BQ      Tcko                  0.433   uart/uareceive/RXShift<4>
                                                       uart/uareceive/RXShift_2
    SLICE_X39Y61.BX      net (fanout=2)        0.302   uart/uareceive/RXShift<2>
    SLICE_X39Y61.CLK     Tckdi       (-Th)     0.231   char<3>
                                                       char_1
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.202ns logic, 0.302ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point char_5 (SLICE_X40Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart/uareceive/RXShift_6 (FF)
  Destination:          char_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.542 - 0.539)
  Source Clock:         Clock rising at 10.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart/uareceive/RXShift_6 to char_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y61.BQ      Tcko                  0.414   uart/uareceive/RXShift<7>
                                                       uart/uareceive/RXShift_6
    SLICE_X40Y61.BX      net (fanout=2)        0.303   uart/uareceive/RXShift<6>
    SLICE_X40Y61.CLK     Tckdi       (-Th)     0.242   char<7>
                                                       char_5
    -------------------------------------------------  ---------------------------
    Total                                      0.475ns (0.172ns logic, 0.303ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point char_4 (SLICE_X40Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart/uareceive/RXShift_5 (FF)
  Destination:          char_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.542 - 0.539)
  Source Clock:         Clock rising at 10.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart/uareceive/RXShift_5 to char_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y61.AQ      Tcko                  0.414   uart/uareceive/RXShift<7>
                                                       uart/uareceive/RXShift_5
    SLICE_X40Y61.AX      net (fanout=2)        0.298   uart/uareceive/RXShift<5>
    SLICE_X40Y61.CLK     Tckdi       (-Th)     0.236   char<7>
                                                       char_4
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.178ns logic, 0.298ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point char_2 (SLICE_X39Y61.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart/uareceive/RXShift_3 (FF)
  Destination:          char_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.508ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.552 - 0.518)
  Source Clock:         Clock rising at 10.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart/uareceive/RXShift_3 to char_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y61.CQ      Tcko                  0.433   uart/uareceive/RXShift<4>
                                                       uart/uareceive/RXShift_3
    SLICE_X39Y61.CX      net (fanout=2)        0.293   uart/uareceive/RXShift<3>
    SLICE_X39Y61.CLK     Tckdi       (-Th)     0.218   char<3>
                                                       char_2
    -------------------------------------------------  ---------------------------
    Total                                      0.508ns (0.215ns logic, 0.293ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Paths for end point char_6 (SLICE_X40Y61.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart/uareceive/RXShift_7 (FF)
  Destination:          char_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.482ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.542 - 0.539)
  Source Clock:         Clock rising at 10.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart/uareceive/RXShift_7 to char_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y61.CQ      Tcko                  0.414   uart/uareceive/RXShift<7>
                                                       uart/uareceive/RXShift_7
    SLICE_X40Y61.CX      net (fanout=2)        0.298   uart/uareceive/RXShift<7>
    SLICE_X40Y61.CLK     Tckdi       (-Th)     0.230   char<7>
                                                       char_6
    -------------------------------------------------  ---------------------------
    Total                                      0.482ns (0.184ns logic, 0.298ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point uart/uatransmit/TXShift_6 (SLICE_X43Y61.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.488ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart/uatransmit/TXShift_7 (FF)
  Destination:          uart/uatransmit/TXShift_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.488ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 10.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart/uatransmit/TXShift_7 to uart/uatransmit/TXShift_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y61.DQ      Tcko                  0.414   uart/uatransmit/TXShift<7>
                                                       uart/uatransmit/TXShift_7
    SLICE_X43Y61.C6      net (fanout=2)        0.269   uart/uatransmit/TXShift<7>
    SLICE_X43Y61.CLK     Tah         (-Th)     0.195   uart/uatransmit/TXShift<7>
                                                       uart/uatransmit/TXShift_6_rstpot
                                                       uart/uatransmit/TXShift_6
    -------------------------------------------------  ---------------------------
    Total                                      0.488ns (0.219ns logic, 0.269ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: uart/uareceive/RXShift<8>/CLK
  Logical resource: uart/uareceive/Mshreg_RXShift_8/CLK
  Location pin: SLICE_X40Y60.CLK
  Clock network: Clock
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: uart/uareceive/RXShift<8>/CLK
  Logical resource: uart/uareceive/Mshreg_RXShift_8/CLK
  Location pin: SLICE_X40Y60.CLK
  Clock network: Clock
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: clockBuf/I0
  Logical resource: clockBuf/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: USER_CLK_IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock USER_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLK       |    4.217|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6959 paths, 0 nets, and 580 connections

Design statistics:
   Minimum period:   4.217ns{1}   (Maximum frequency: 237.135MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr 29 21:49:05 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 606 MB



