 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 50
        -capacitance
Design : rob
Version: T-2022.03-SP3
Date   : Thu Jun  8 22:40:32 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[11][18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U7117/ZN (NAND3_X1)                                0.18       2.18 f
  n5032 (net)                    2         3.67      0.00       2.18 f
  U7118/ZN (NOR3_X1)                                 0.69       2.88 r
  n5036 (net)                    8        15.91      0.00       2.88 r
  U4324/Z (CLKBUF_X1)                                0.71       3.59 r
  n5101 (net)                   25        57.62      0.00       3.59 r
  U7176/ZN (AOI22_X1)                                0.18       3.77 f
  n5073 (net)                    1         1.77      0.00       3.77 f
  U7178/ZN (OAI211_X1)                               0.15       3.92 r
  n659 (net)                     1         1.42      0.00       3.92 r
  reg_value_reg[11][18]/D (DFF_X1)                   0.01       3.92 r
  data arrival time                                             3.92

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[11][18]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.92
  ---------------------------------------------------------------------
  slack (MET)                                                   5.93


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[11][20]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U7117/ZN (NAND3_X1)                                0.18       2.18 f
  n5032 (net)                    2         3.67      0.00       2.18 f
  U7118/ZN (NOR3_X1)                                 0.69       2.88 r
  n5036 (net)                    8        15.91      0.00       2.88 r
  U4324/Z (CLKBUF_X1)                                0.71       3.59 r
  n5101 (net)                   25        57.62      0.00       3.59 r
  U7182/ZN (AOI22_X1)                                0.18       3.77 f
  n5077 (net)                    1         1.77      0.00       3.77 f
  U7184/ZN (OAI211_X1)                               0.15       3.92 r
  n661 (net)                     1         1.42      0.00       3.92 r
  reg_value_reg[11][20]/D (DFF_X1)                   0.01       3.92 r
  data arrival time                                             3.92

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[11][20]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.92
  ---------------------------------------------------------------------
  slack (MET)                                                   5.93


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[23][20]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U5845/ZN (NAND3_X1)                                0.18       2.18 f
  n4103 (net)                    2         3.62      0.00       2.18 f
  U5847/ZN (NOR3_X1)                                 0.68       2.86 r
  n4111 (net)                    8        15.97      0.00       2.86 r
  U4318/Z (CLKBUF_X1)                                0.71       3.57 r
  n4173 (net)                   25        57.61      0.00       3.57 r
  U5912/ZN (AOI22_X1)                                0.18       3.75 f
  n4148 (net)                    1         1.77      0.00       3.75 f
  U5914/ZN (OAI211_X1)                               0.15       3.90 r
  n277 (net)                     1         1.42      0.00       3.90 r
  reg_value_reg[23][20]/D (DFF_X1)                   0.01       3.91 r
  data arrival time                                             3.91

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[23][20]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.91
  ---------------------------------------------------------------------
  slack (MET)                                                   5.95


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[23][19]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U5845/ZN (NAND3_X1)                                0.18       2.18 f
  n4103 (net)                    2         3.62      0.00       2.18 f
  U5847/ZN (NOR3_X1)                                 0.68       2.86 r
  n4111 (net)                    8        15.97      0.00       2.86 r
  U4318/Z (CLKBUF_X1)                                0.71       3.57 r
  n4173 (net)                   25        57.61      0.00       3.57 r
  U5909/ZN (AOI22_X1)                                0.18       3.75 f
  n4146 (net)                    1         1.77      0.00       3.75 f
  U5911/ZN (OAI211_X1)                               0.15       3.90 r
  n276 (net)                     1         1.42      0.00       3.90 r
  reg_value_reg[23][19]/D (DFF_X1)                   0.01       3.91 r
  data arrival time                                             3.91

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[23][19]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.91
  ---------------------------------------------------------------------
  slack (MET)                                                   5.95


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[7][18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U7541/ZN (NAND3_X1)                                0.18       2.18 f
  n5350 (net)                    2         3.62      0.00       2.18 f
  U7546/ZN (NOR3_X1)                                 0.68       2.86 r
  n5364 (net)                    8        15.94      0.00       2.86 r
  U4325/Z (CLKBUF_X1)                                0.71       3.57 r
  n5420 (net)                   25        57.64      0.00       3.57 r
  U7600/ZN (AOI22_X1)                                0.18       3.75 f
  n5392 (net)                    1         1.77      0.00       3.75 f
  U7602/ZN (OAI211_X1)                               0.15       3.90 r
  n787 (net)                     1         1.42      0.00       3.90 r
  reg_value_reg[7][18]/D (DFF_X1)                    0.01       3.91 r
  data arrival time                                             3.91

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[7][18]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.91
  ---------------------------------------------------------------------
  slack (MET)                                                   5.95


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[27][30]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U5418/ZN (NAND3_X1)                                0.18       2.18 f
  n3795 (net)                    2         3.62      0.00       2.18 f
  U5419/ZN (NOR3_X1)                                 0.68       2.86 r
  n3803 (net)                    8        15.94      0.00       2.86 r
  U4316/Z (CLKBUF_X1)                                0.71       3.57 r
  n3865 (net)                   25        57.68      0.00       3.57 r
  U5513/ZN (AOI22_X1)                                0.18       3.75 f
  n3862 (net)                    1         1.77      0.00       3.75 f
  U5515/ZN (OAI211_X1)                               0.15       3.90 r
  n159 (net)                     1         1.42      0.00       3.90 r
  reg_value_reg[27][30]/D (DFF_X1)                   0.01       3.91 r
  data arrival time                                             3.91

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[27][30]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.91
  ---------------------------------------------------------------------
  slack (MET)                                                   5.95


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[27][20]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U5418/ZN (NAND3_X1)                                0.18       2.18 f
  n3795 (net)                    2         3.62      0.00       2.18 f
  U5419/ZN (NOR3_X1)                                 0.68       2.86 r
  n3803 (net)                    8        15.94      0.00       2.86 r
  U4316/Z (CLKBUF_X1)                                0.71       3.57 r
  n3865 (net)                   25        57.68      0.00       3.57 r
  U5483/ZN (AOI22_X1)                                0.18       3.75 f
  n3840 (net)                    1         1.77      0.00       3.75 f
  U5485/ZN (OAI211_X1)                               0.15       3.90 r
  n149 (net)                     1         1.42      0.00       3.90 r
  reg_value_reg[27][20]/D (DFF_X1)                   0.01       3.91 r
  data arrival time                                             3.91

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[27][20]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.91
  ---------------------------------------------------------------------
  slack (MET)                                                   5.95


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[7][19]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U7541/ZN (NAND3_X1)                                0.18       2.18 f
  n5350 (net)                    2         3.62      0.00       2.18 f
  U7546/ZN (NOR3_X1)                                 0.68       2.86 r
  n5364 (net)                    8        15.94      0.00       2.86 r
  U4325/Z (CLKBUF_X1)                                0.71       3.57 r
  n5420 (net)                   25        57.64      0.00       3.57 r
  U7603/ZN (AOI22_X1)                                0.18       3.75 f
  n5394 (net)                    1         1.77      0.00       3.75 f
  U7605/ZN (OAI211_X1)                               0.15       3.90 r
  n788 (net)                     1         1.42      0.00       3.90 r
  reg_value_reg[7][19]/D (DFF_X1)                    0.01       3.91 r
  data arrival time                                             3.91

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[7][19]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.91
  ---------------------------------------------------------------------
  slack (MET)                                                   5.95


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[11][26]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U7117/ZN (NAND3_X1)                                0.18       2.18 f
  n5032 (net)                    2         3.67      0.00       2.18 f
  U7118/ZN (NOR3_X1)                                 0.69       2.88 r
  n5036 (net)                    8        15.91      0.00       2.88 r
  U4324/Z (CLKBUF_X1)                                0.71       3.59 r
  n5101 (net)                   25        57.62      0.00       3.59 r
  U7200/ZN (AOI22_X1)                                0.14       3.72 f
  n5089 (net)                    1         1.77      0.00       3.72 f
  U7202/ZN (OAI211_X1)                               0.15       3.87 r
  n667 (net)                     1         1.42      0.00       3.87 r
  reg_value_reg[11][26]/D (DFF_X1)                   0.01       3.88 r
  data arrival time                                             3.88

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[11][26]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.88
  ---------------------------------------------------------------------
  slack (MET)                                                   5.98


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[11][27]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U7117/ZN (NAND3_X1)                                0.18       2.18 f
  n5032 (net)                    2         3.67      0.00       2.18 f
  U7118/ZN (NOR3_X1)                                 0.69       2.88 r
  n5036 (net)                    8        15.91      0.00       2.88 r
  U4324/Z (CLKBUF_X1)                                0.71       3.59 r
  n5101 (net)                   25        57.62      0.00       3.59 r
  U7203/ZN (AOI22_X1)                                0.14       3.72 f
  n5091 (net)                    1         1.77      0.00       3.72 f
  U7205/ZN (OAI211_X1)                               0.15       3.87 r
  n668 (net)                     1         1.42      0.00       3.87 r
  reg_value_reg[11][27]/D (DFF_X1)                   0.01       3.88 r
  data arrival time                                             3.88

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[11][27]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.88
  ---------------------------------------------------------------------
  slack (MET)                                                   5.98


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[11][17]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U7117/ZN (NAND3_X1)                                0.18       2.18 f
  n5032 (net)                    2         3.67      0.00       2.18 f
  U7118/ZN (NOR3_X1)                                 0.69       2.88 r
  n5036 (net)                    8        15.91      0.00       2.88 r
  U4324/Z (CLKBUF_X1)                                0.71       3.59 r
  n5101 (net)                   25        57.62      0.00       3.59 r
  U7173/ZN (AOI22_X1)                                0.14       3.72 f
  n5071 (net)                    1         1.77      0.00       3.72 f
  U7175/ZN (OAI211_X1)                               0.15       3.87 r
  n658 (net)                     1         1.42      0.00       3.87 r
  reg_value_reg[11][17]/D (DFF_X1)                   0.01       3.88 r
  data arrival time                                             3.88

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[11][17]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.88
  ---------------------------------------------------------------------
  slack (MET)                                                   5.98


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[11][29]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U7117/ZN (NAND3_X1)                                0.18       2.18 f
  n5032 (net)                    2         3.67      0.00       2.18 f
  U7118/ZN (NOR3_X1)                                 0.69       2.88 r
  n5036 (net)                    8        15.91      0.00       2.88 r
  U4324/Z (CLKBUF_X1)                                0.71       3.59 r
  n5101 (net)                   25        57.62      0.00       3.59 r
  U7209/ZN (AOI22_X1)                                0.14       3.72 f
  n5096 (net)                    1         1.77      0.00       3.72 f
  U7211/ZN (OAI211_X1)                               0.15       3.87 r
  n670 (net)                     1         1.42      0.00       3.87 r
  reg_value_reg[11][29]/D (DFF_X1)                   0.01       3.88 r
  data arrival time                                             3.88

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[11][29]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.88
  ---------------------------------------------------------------------
  slack (MET)                                                   5.98


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[11][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U7117/ZN (NAND3_X1)                                0.18       2.18 f
  n5032 (net)                    2         3.67      0.00       2.18 f
  U7118/ZN (NOR3_X1)                                 0.69       2.88 r
  n5036 (net)                    8        15.91      0.00       2.88 r
  U4324/Z (CLKBUF_X1)                                0.71       3.59 r
  n5101 (net)                   25        57.62      0.00       3.59 r
  U7215/ZN (AOI22_X1)                                0.14       3.72 f
  n5104 (net)                    1         1.77      0.00       3.72 f
  U7217/ZN (OAI211_X1)                               0.15       3.87 r
  n672 (net)                     1         1.42      0.00       3.87 r
  reg_value_reg[11][31]/D (DFF_X1)                   0.01       3.88 r
  data arrival time                                             3.88

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[11][31]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.88
  ---------------------------------------------------------------------
  slack (MET)                                                   5.98


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[11][13]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U7117/ZN (NAND3_X1)                                0.18       2.18 f
  n5032 (net)                    2         3.67      0.00       2.18 f
  U7118/ZN (NOR3_X1)                                 0.69       2.88 r
  n5036 (net)                    8        15.91      0.00       2.88 r
  U4324/Z (CLKBUF_X1)                                0.71       3.59 r
  n5101 (net)                   25        57.62      0.00       3.59 r
  U7161/ZN (AOI22_X1)                                0.14       3.72 f
  n5063 (net)                    1         1.77      0.00       3.72 f
  U7163/ZN (OAI211_X1)                               0.15       3.87 r
  n654 (net)                     1         1.42      0.00       3.87 r
  reg_value_reg[11][13]/D (DFF_X1)                   0.01       3.88 r
  data arrival time                                             3.88

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[11][13]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.88
  ---------------------------------------------------------------------
  slack (MET)                                                   5.98


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[11][28]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U7117/ZN (NAND3_X1)                                0.18       2.18 f
  n5032 (net)                    2         3.67      0.00       2.18 f
  U7118/ZN (NOR3_X1)                                 0.69       2.88 r
  n5036 (net)                    8        15.91      0.00       2.88 r
  U4324/Z (CLKBUF_X1)                                0.71       3.59 r
  n5101 (net)                   25        57.62      0.00       3.59 r
  U7206/ZN (AOI22_X1)                                0.14       3.72 f
  n5093 (net)                    1         1.77      0.00       3.72 f
  U7208/ZN (OAI211_X1)                               0.15       3.87 r
  n669 (net)                     1         1.42      0.00       3.87 r
  reg_value_reg[11][28]/D (DFF_X1)                   0.01       3.88 r
  data arrival time                                             3.88

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[11][28]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.88
  ---------------------------------------------------------------------
  slack (MET)                                                   5.98


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[11][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U7117/ZN (NAND3_X1)                                0.18       2.18 f
  n5032 (net)                    2         3.67      0.00       2.18 f
  U7118/ZN (NOR3_X1)                                 0.69       2.88 r
  n5036 (net)                    8        15.91      0.00       2.88 r
  U4324/Z (CLKBUF_X1)                                0.71       3.59 r
  n5101 (net)                   25        57.62      0.00       3.59 r
  U7137/ZN (AOI22_X1)                                0.14       3.72 f
  n5046 (net)                    1         1.77      0.00       3.72 f
  U7139/ZN (OAI211_X1)                               0.15       3.87 r
  n646 (net)                     1         1.42      0.00       3.87 r
  reg_value_reg[11][5]/D (DFF_X1)                    0.01       3.88 r
  data arrival time                                             3.88

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[11][5]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.88
  ---------------------------------------------------------------------
  slack (MET)                                                   5.98


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[11][9]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U7117/ZN (NAND3_X1)                                0.18       2.18 f
  n5032 (net)                    2         3.67      0.00       2.18 f
  U7118/ZN (NOR3_X1)                                 0.69       2.88 r
  n5036 (net)                    8        15.91      0.00       2.88 r
  U4324/Z (CLKBUF_X1)                                0.71       3.59 r
  n5101 (net)                   25        57.62      0.00       3.59 r
  U7149/ZN (AOI22_X1)                                0.14       3.72 f
  n5054 (net)                    1         1.77      0.00       3.72 f
  U7151/ZN (OAI211_X1)                               0.15       3.87 r
  n650 (net)                     1         1.42      0.00       3.87 r
  reg_value_reg[11][9]/D (DFF_X1)                    0.01       3.88 r
  data arrival time                                             3.88

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[11][9]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.88
  ---------------------------------------------------------------------
  slack (MET)                                                   5.98


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[11][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U7117/ZN (NAND3_X1)                                0.18       2.18 f
  n5032 (net)                    2         3.67      0.00       2.18 f
  U7118/ZN (NOR3_X1)                                 0.69       2.88 r
  n5036 (net)                    8        15.91      0.00       2.88 r
  U4324/Z (CLKBUF_X1)                                0.71       3.59 r
  n5101 (net)                   25        57.62      0.00       3.59 r
  U7124/ZN (AOI22_X1)                                0.14       3.72 f
  n5038 (net)                    1         1.77      0.00       3.72 f
  U7126/ZN (OAI211_X1)                               0.15       3.87 r
  n642 (net)                     1         1.42      0.00       3.87 r
  reg_value_reg[11][1]/D (DFF_X1)                    0.01       3.88 r
  data arrival time                                             3.88

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[11][1]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.88
  ---------------------------------------------------------------------
  slack (MET)                                                   5.98


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[10][21]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U7222/ZN (NAND3_X1)                                0.18       2.18 f
  n5110 (net)                    2         3.67      0.00       2.18 f
  U7223/ZN (NOR3_X1)                                 0.63       2.81 r
  n5116 (net)                    7        13.83      0.00       2.81 r
  U4271/Z (CLKBUF_X1)                                0.72       3.53 r
  n5176 (net)                   26        59.99      0.00       3.53 r
  U7290/ZN (AOI22_X1)                                0.18       3.71 f
  n5157 (net)                    1         1.77      0.00       3.71 f
  U7292/ZN (OAI211_X1)                               0.15       3.86 r
  n694 (net)                     1         1.42      0.00       3.86 r
  reg_value_reg[10][21]/D (DFF_X1)                   0.01       3.87 r
  data arrival time                                             3.87

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[10][21]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.87
  ---------------------------------------------------------------------
  slack (MET)                                                   5.99


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[10][15]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U7222/ZN (NAND3_X1)                                0.18       2.18 f
  n5110 (net)                    2         3.67      0.00       2.18 f
  U7223/ZN (NOR3_X1)                                 0.63       2.81 r
  n5116 (net)                    7        13.83      0.00       2.81 r
  U4271/Z (CLKBUF_X1)                                0.72       3.53 r
  n5176 (net)                   26        59.99      0.00       3.53 r
  U7272/ZN (AOI22_X1)                                0.18       3.71 f
  n5145 (net)                    1         1.77      0.00       3.71 f
  U7274/ZN (OAI211_X1)                               0.15       3.86 r
  n688 (net)                     1         1.42      0.00       3.86 r
  reg_value_reg[10][15]/D (DFF_X1)                   0.01       3.87 r
  data arrival time                                             3.87

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[10][15]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.87
  ---------------------------------------------------------------------
  slack (MET)                                                   5.99


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[10][24]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U7222/ZN (NAND3_X1)                                0.18       2.18 f
  n5110 (net)                    2         3.67      0.00       2.18 f
  U7223/ZN (NOR3_X1)                                 0.63       2.81 r
  n5116 (net)                    7        13.83      0.00       2.81 r
  U4271/Z (CLKBUF_X1)                                0.72       3.53 r
  n5176 (net)                   26        59.99      0.00       3.53 r
  U7299/ZN (AOI22_X1)                                0.18       3.71 f
  n5163 (net)                    1         1.77      0.00       3.71 f
  U7301/ZN (OAI211_X1)                               0.15       3.86 r
  n697 (net)                     1         1.42      0.00       3.86 r
  reg_value_reg[10][24]/D (DFF_X1)                   0.01       3.87 r
  data arrival time                                             3.87

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[10][24]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.87
  ---------------------------------------------------------------------
  slack (MET)                                                   5.99


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[10][18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U7222/ZN (NAND3_X1)                                0.18       2.18 f
  n5110 (net)                    2         3.67      0.00       2.18 f
  U7223/ZN (NOR3_X1)                                 0.63       2.81 r
  n5116 (net)                    7        13.83      0.00       2.81 r
  U4271/Z (CLKBUF_X1)                                0.72       3.53 r
  n5176 (net)                   26        59.99      0.00       3.53 r
  U7281/ZN (AOI22_X1)                                0.18       3.71 f
  n5151 (net)                    1         1.77      0.00       3.71 f
  U7283/ZN (OAI211_X1)                               0.15       3.86 r
  n691 (net)                     1         1.42      0.00       3.86 r
  reg_value_reg[10][18]/D (DFF_X1)                   0.01       3.87 r
  data arrival time                                             3.87

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[10][18]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.87
  ---------------------------------------------------------------------
  slack (MET)                                                   5.99


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[6][21]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U7647/ZN (NAND3_X1)                                0.18       2.18 f
  n5429 (net)                    2         3.67      0.00       2.18 f
  U7648/ZN (NOR3_X1)                                 0.63       2.81 r
  n5435 (net)                    7        13.81      0.00       2.81 r
  U4294/Z (CLKBUF_X1)                                0.72       3.53 r
  n5499 (net)                   26        59.90      0.00       3.53 r
  U7715/ZN (AOI22_X1)                                0.18       3.71 f
  n5476 (net)                    1         1.77      0.00       3.71 f
  U7717/ZN (OAI211_X1)                               0.15       3.86 r
  n822 (net)                     1         1.42      0.00       3.86 r
  reg_value_reg[6][21]/D (DFF_X1)                    0.01       3.87 r
  data arrival time                                             3.87

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[6][21]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.87
  ---------------------------------------------------------------------
  slack (MET)                                                   5.99


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[5][21]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U7752/ZN (NAND3_X1)                                0.18       2.18 f
  n5510 (net)                    2         3.67      0.00       2.18 f
  U7757/ZN (NOR3_X1)                                 0.63       2.81 r
  n5514 (net)                    7        13.80      0.00       2.81 r
  U7761/Z (CLKBUF_X1)                                0.72       3.53 r
  n5568 (net)                   26        60.00      0.00       3.53 r
  U7821/ZN (AOI22_X1)                                0.18       3.71 f
  n5557 (net)                    1         1.77      0.00       3.71 f
  U7823/ZN (OAI211_X1)                               0.15       3.86 r
  n854 (net)                     1         1.42      0.00       3.86 r
  reg_value_reg[5][21]/D (DFF_X1)                    0.01       3.87 r
  data arrival time                                             3.87

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[5][21]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.87
  ---------------------------------------------------------------------
  slack (MET)                                                   5.99


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[6][23]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U7647/ZN (NAND3_X1)                                0.18       2.18 f
  n5429 (net)                    2         3.67      0.00       2.18 f
  U7648/ZN (NOR3_X1)                                 0.63       2.81 r
  n5435 (net)                    7        13.81      0.00       2.81 r
  U4294/Z (CLKBUF_X1)                                0.72       3.53 r
  n5499 (net)                   26        59.90      0.00       3.53 r
  U7721/ZN (AOI22_X1)                                0.18       3.71 f
  n5480 (net)                    1         1.77      0.00       3.71 f
  U7723/ZN (OAI211_X1)                               0.15       3.86 r
  n824 (net)                     1         1.42      0.00       3.86 r
  reg_value_reg[6][23]/D (DFF_X1)                    0.01       3.87 r
  data arrival time                                             3.87

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[6][23]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.87
  ---------------------------------------------------------------------
  slack (MET)                                                   5.99


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[5][15]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U7752/ZN (NAND3_X1)                                0.18       2.18 f
  n5510 (net)                    2         3.67      0.00       2.18 f
  U7757/ZN (NOR3_X1)                                 0.63       2.81 r
  n5514 (net)                    7        13.80      0.00       2.81 r
  U7761/Z (CLKBUF_X1)                                0.72       3.53 r
  n5568 (net)                   26        60.00      0.00       3.53 r
  U7803/ZN (AOI22_X1)                                0.18       3.71 f
  n5545 (net)                    1         1.77      0.00       3.71 f
  U7805/ZN (OAI211_X1)                               0.15       3.86 r
  n848 (net)                     1         1.42      0.00       3.86 r
  reg_value_reg[5][15]/D (DFF_X1)                    0.01       3.87 r
  data arrival time                                             3.87

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[5][15]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.87
  ---------------------------------------------------------------------
  slack (MET)                                                   5.99


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[6][24]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U7647/ZN (NAND3_X1)                                0.18       2.18 f
  n5429 (net)                    2         3.67      0.00       2.18 f
  U7648/ZN (NOR3_X1)                                 0.63       2.81 r
  n5435 (net)                    7        13.81      0.00       2.81 r
  U4294/Z (CLKBUF_X1)                                0.72       3.53 r
  n5499 (net)                   26        59.90      0.00       3.53 r
  U7724/ZN (AOI22_X1)                                0.18       3.71 f
  n5482 (net)                    1         1.77      0.00       3.71 f
  U7726/ZN (OAI211_X1)                               0.15       3.86 r
  n825 (net)                     1         1.42      0.00       3.86 r
  reg_value_reg[6][24]/D (DFF_X1)                    0.01       3.87 r
  data arrival time                                             3.87

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[6][24]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.87
  ---------------------------------------------------------------------
  slack (MET)                                                   5.99


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[6][18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U7647/ZN (NAND3_X1)                                0.18       2.18 f
  n5429 (net)                    2         3.67      0.00       2.18 f
  U7648/ZN (NOR3_X1)                                 0.63       2.81 r
  n5435 (net)                    7        13.81      0.00       2.81 r
  U4294/Z (CLKBUF_X1)                                0.72       3.53 r
  n5499 (net)                   26        59.90      0.00       3.53 r
  U7706/ZN (AOI22_X1)                                0.18       3.71 f
  n5470 (net)                    1         1.77      0.00       3.71 f
  U7708/ZN (OAI211_X1)                               0.15       3.86 r
  n819 (net)                     1         1.42      0.00       3.86 r
  reg_value_reg[6][18]/D (DFF_X1)                    0.01       3.87 r
  data arrival time                                             3.87

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[6][18]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.87
  ---------------------------------------------------------------------
  slack (MET)                                                   5.99


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[6][20]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U7647/ZN (NAND3_X1)                                0.18       2.18 f
  n5429 (net)                    2         3.67      0.00       2.18 f
  U7648/ZN (NOR3_X1)                                 0.63       2.81 r
  n5435 (net)                    7        13.81      0.00       2.81 r
  U4294/Z (CLKBUF_X1)                                0.72       3.53 r
  n5499 (net)                   26        59.90      0.00       3.53 r
  U7712/ZN (AOI22_X1)                                0.18       3.71 f
  n5474 (net)                    1         1.77      0.00       3.71 f
  U7714/ZN (OAI211_X1)                               0.15       3.86 r
  n821 (net)                     1         1.42      0.00       3.86 r
  reg_value_reg[6][20]/D (DFF_X1)                    0.01       3.87 r
  data arrival time                                             3.87

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[6][20]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.87
  ---------------------------------------------------------------------
  slack (MET)                                                   5.99


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[5][20]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U7752/ZN (NAND3_X1)                                0.18       2.18 f
  n5510 (net)                    2         3.67      0.00       2.18 f
  U7757/ZN (NOR3_X1)                                 0.63       2.81 r
  n5514 (net)                    7        13.80      0.00       2.81 r
  U7761/Z (CLKBUF_X1)                                0.72       3.53 r
  n5568 (net)                   26        60.00      0.00       3.53 r
  U7818/ZN (AOI22_X1)                                0.18       3.71 f
  n5555 (net)                    1         1.77      0.00       3.71 f
  U7820/ZN (OAI211_X1)                               0.15       3.86 r
  n853 (net)                     1         1.42      0.00       3.86 r
  reg_value_reg[5][20]/D (DFF_X1)                    0.01       3.87 r
  data arrival time                                             3.87

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[5][20]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.87
  ---------------------------------------------------------------------
  slack (MET)                                                   5.99


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[21][15]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U6057/ZN (NAND3_X1)                                0.18       2.18 f
  n4255 (net)                    2         3.67      0.00       2.18 f
  U6058/ZN (NOR3_X1)                                 0.63       2.81 r
  n4259 (net)                    7        13.80      0.00       2.81 r
  U4292/Z (CLKBUF_X1)                                0.72       3.53 r
  n4321 (net)                   26        59.94      0.00       3.53 r
  U6107/ZN (AOI22_X1)                                0.18       3.71 f
  n4290 (net)                    1         1.77      0.00       3.71 f
  U6109/ZN (OAI211_X1)                               0.15       3.86 r
  n336 (net)                     1         1.42      0.00       3.86 r
  reg_value_reg[21][15]/D (DFF_X1)                   0.01       3.87 r
  data arrival time                                             3.87

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[21][15]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.87
  ---------------------------------------------------------------------
  slack (MET)                                                   5.99


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[21][23]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U6057/ZN (NAND3_X1)                                0.18       2.18 f
  n4255 (net)                    2         3.67      0.00       2.18 f
  U6058/ZN (NOR3_X1)                                 0.63       2.81 r
  n4259 (net)                    7        13.80      0.00       2.81 r
  U4292/Z (CLKBUF_X1)                                0.72       3.53 r
  n4321 (net)                   26        59.94      0.00       3.53 r
  U6131/ZN (AOI22_X1)                                0.18       3.71 f
  n4306 (net)                    1         1.77      0.00       3.71 f
  U6133/ZN (OAI211_X1)                               0.15       3.86 r
  n344 (net)                     1         1.42      0.00       3.86 r
  reg_value_reg[21][23]/D (DFF_X1)                   0.01       3.87 r
  data arrival time                                             3.87

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[21][23]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.87
  ---------------------------------------------------------------------
  slack (MET)                                                   5.99


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[21][30]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U6057/ZN (NAND3_X1)                                0.18       2.18 f
  n4255 (net)                    2         3.67      0.00       2.18 f
  U6058/ZN (NOR3_X1)                                 0.63       2.81 r
  n4259 (net)                    7        13.80      0.00       2.81 r
  U4292/Z (CLKBUF_X1)                                0.72       3.53 r
  n4321 (net)                   26        59.94      0.00       3.53 r
  U6152/ZN (AOI22_X1)                                0.18       3.71 f
  n4324 (net)                    1         1.77      0.00       3.71 f
  U6154/ZN (OAI211_X1)                               0.15       3.86 r
  n351 (net)                     1         1.42      0.00       3.86 r
  reg_value_reg[21][30]/D (DFF_X1)                   0.01       3.87 r
  data arrival time                                             3.87

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[21][30]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.87
  ---------------------------------------------------------------------
  slack (MET)                                                   5.99


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[21][19]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U6057/ZN (NAND3_X1)                                0.18       2.18 f
  n4255 (net)                    2         3.67      0.00       2.18 f
  U6058/ZN (NOR3_X1)                                 0.63       2.81 r
  n4259 (net)                    7        13.80      0.00       2.81 r
  U4292/Z (CLKBUF_X1)                                0.72       3.53 r
  n4321 (net)                   26        59.94      0.00       3.53 r
  U6119/ZN (AOI22_X1)                                0.18       3.71 f
  n4298 (net)                    1         1.77      0.00       3.71 f
  U6121/ZN (OAI211_X1)                               0.15       3.86 r
  n340 (net)                     1         1.42      0.00       3.86 r
  reg_value_reg[21][19]/D (DFF_X1)                   0.01       3.87 r
  data arrival time                                             3.87

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[21][19]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.87
  ---------------------------------------------------------------------
  slack (MET)                                                   5.99


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[23][26]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U5845/ZN (NAND3_X1)                                0.18       2.18 f
  n4103 (net)                    2         3.62      0.00       2.18 f
  U5847/ZN (NOR3_X1)                                 0.68       2.86 r
  n4111 (net)                    8        15.97      0.00       2.86 r
  U4318/Z (CLKBUF_X1)                                0.71       3.57 r
  n4173 (net)                   25        57.61      0.00       3.57 r
  U5930/ZN (AOI22_X1)                                0.14       3.71 f
  n4161 (net)                    1         1.77      0.00       3.71 f
  U5932/ZN (OAI211_X1)                               0.15       3.86 r
  n283 (net)                     1         1.42      0.00       3.86 r
  reg_value_reg[23][26]/D (DFF_X1)                   0.01       3.87 r
  data arrival time                                             3.87

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[23][26]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.87
  ---------------------------------------------------------------------
  slack (MET)                                                   5.99


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[23][14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U5845/ZN (NAND3_X1)                                0.18       2.18 f
  n4103 (net)                    2         3.62      0.00       2.18 f
  U5847/ZN (NOR3_X1)                                 0.68       2.86 r
  n4111 (net)                    8        15.97      0.00       2.86 r
  U4318/Z (CLKBUF_X1)                                0.71       3.57 r
  n4173 (net)                   25        57.61      0.00       3.57 r
  U5894/ZN (AOI22_X1)                                0.14       3.71 f
  n4136 (net)                    1         1.77      0.00       3.71 f
  U5896/ZN (OAI211_X1)                               0.15       3.86 r
  n271 (net)                     1         1.42      0.00       3.86 r
  reg_value_reg[23][14]/D (DFF_X1)                   0.01       3.87 r
  data arrival time                                             3.87

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[23][14]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.87
  ---------------------------------------------------------------------
  slack (MET)                                                   5.99


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[23][27]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U5845/ZN (NAND3_X1)                                0.18       2.18 f
  n4103 (net)                    2         3.62      0.00       2.18 f
  U5847/ZN (NOR3_X1)                                 0.68       2.86 r
  n4111 (net)                    8        15.97      0.00       2.86 r
  U4318/Z (CLKBUF_X1)                                0.71       3.57 r
  n4173 (net)                   25        57.61      0.00       3.57 r
  U5933/ZN (AOI22_X1)                                0.14       3.71 f
  n4163 (net)                    1         1.77      0.00       3.71 f
  U5935/ZN (OAI211_X1)                               0.15       3.86 r
  n284 (net)                     1         1.42      0.00       3.86 r
  reg_value_reg[23][27]/D (DFF_X1)                   0.01       3.87 r
  data arrival time                                             3.87

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[23][27]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.87
  ---------------------------------------------------------------------
  slack (MET)                                                   5.99


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[23][17]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U5845/ZN (NAND3_X1)                                0.18       2.18 f
  n4103 (net)                    2         3.62      0.00       2.18 f
  U5847/ZN (NOR3_X1)                                 0.68       2.86 r
  n4111 (net)                    8        15.97      0.00       2.86 r
  U4318/Z (CLKBUF_X1)                                0.71       3.57 r
  n4173 (net)                   25        57.61      0.00       3.57 r
  U5903/ZN (AOI22_X1)                                0.14       3.71 f
  n4142 (net)                    1         1.77      0.00       3.71 f
  U5905/ZN (OAI211_X1)                               0.15       3.86 r
  n274 (net)                     1         1.42      0.00       3.86 r
  reg_value_reg[23][17]/D (DFF_X1)                   0.01       3.87 r
  data arrival time                                             3.87

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[23][17]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.87
  ---------------------------------------------------------------------
  slack (MET)                                                   5.99


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[23][29]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U5845/ZN (NAND3_X1)                                0.18       2.18 f
  n4103 (net)                    2         3.62      0.00       2.18 f
  U5847/ZN (NOR3_X1)                                 0.68       2.86 r
  n4111 (net)                    8        15.97      0.00       2.86 r
  U4318/Z (CLKBUF_X1)                                0.71       3.57 r
  n4173 (net)                   25        57.61      0.00       3.57 r
  U5939/ZN (AOI22_X1)                                0.14       3.71 f
  n4168 (net)                    1         1.77      0.00       3.71 f
  U5941/ZN (OAI211_X1)                               0.15       3.86 r
  n286 (net)                     1         1.42      0.00       3.86 r
  reg_value_reg[23][29]/D (DFF_X1)                   0.01       3.87 r
  data arrival time                                             3.87

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[23][29]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.87
  ---------------------------------------------------------------------
  slack (MET)                                                   5.99


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[23][25]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U5845/ZN (NAND3_X1)                                0.18       2.18 f
  n4103 (net)                    2         3.62      0.00       2.18 f
  U5847/ZN (NOR3_X1)                                 0.68       2.86 r
  n4111 (net)                    8        15.97      0.00       2.86 r
  U4318/Z (CLKBUF_X1)                                0.71       3.57 r
  n4173 (net)                   25        57.61      0.00       3.57 r
  U5927/ZN (AOI22_X1)                                0.14       3.71 f
  n4159 (net)                    1         1.77      0.00       3.71 f
  U5929/ZN (OAI211_X1)                               0.15       3.86 r
  n282 (net)                     1         1.42      0.00       3.86 r
  reg_value_reg[23][25]/D (DFF_X1)                   0.01       3.87 r
  data arrival time                                             3.87

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[23][25]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.87
  ---------------------------------------------------------------------
  slack (MET)                                                   5.99


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[23][13]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U5845/ZN (NAND3_X1)                                0.18       2.18 f
  n4103 (net)                    2         3.62      0.00       2.18 f
  U5847/ZN (NOR3_X1)                                 0.68       2.86 r
  n4111 (net)                    8        15.97      0.00       2.86 r
  U4318/Z (CLKBUF_X1)                                0.71       3.57 r
  n4173 (net)                   25        57.61      0.00       3.57 r
  U5891/ZN (AOI22_X1)                                0.14       3.71 f
  n4134 (net)                    1         1.77      0.00       3.71 f
  U5893/ZN (OAI211_X1)                               0.15       3.86 r
  n270 (net)                     1         1.42      0.00       3.86 r
  reg_value_reg[23][13]/D (DFF_X1)                   0.01       3.87 r
  data arrival time                                             3.87

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[23][13]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.87
  ---------------------------------------------------------------------
  slack (MET)                                                   5.99


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[2][18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U8059/ZN (NAND3_X1)                                0.18       2.18 f
  n5741 (net)                    2         3.67      0.00       2.18 f
  U8060/ZN (NOR3_X1)                                 0.63       2.81 r
  n5747 (net)                    7        13.83      0.00       2.81 r
  U4277/Z (CLKBUF_X1)                                0.72       3.53 r
  n5808 (net)                   26        59.90      0.00       3.53 r
  U8117/ZN (AOI22_X1)                                0.18       3.71 f
  n5784 (net)                    1         1.77      0.00       3.71 f
  U8119/ZN (OAI211_X1)                               0.15       3.86 r
  n947 (net)                     1         1.42      0.00       3.86 r
  reg_value_reg[2][18]/D (DFF_X1)                    0.01       3.87 r
  data arrival time                                             3.87

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[2][18]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.87
  ---------------------------------------------------------------------
  slack (MET)                                                   5.99


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[11][14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U7117/ZN (NAND3_X1)                                0.18       2.18 f
  n5032 (net)                    2         3.67      0.00       2.18 f
  U7118/ZN (NOR3_X1)                                 0.69       2.88 r
  n5036 (net)                    8        15.91      0.00       2.88 r
  U4324/Z (CLKBUF_X1)                                0.71       3.59 r
  n5101 (net)                   25        57.62      0.00       3.59 r
  U7165/ZN (NAND2_X1)                                0.13       3.71 f
  n5064 (net)                    1         1.75      0.00       3.71 f
  U7166/ZN (OAI211_X1)                               0.14       3.86 r
  n655 (net)                     1         1.42      0.00       3.86 r
  reg_value_reg[11][14]/D (DFF_X1)                   0.01       3.87 r
  data arrival time                                             3.87

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[11][14]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.87
  ---------------------------------------------------------------------
  slack (MET)                                                   5.99


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[11][16]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U7117/ZN (NAND3_X1)                                0.18       2.18 f
  n5032 (net)                    2         3.67      0.00       2.18 f
  U7118/ZN (NOR3_X1)                                 0.69       2.88 r
  n5036 (net)                    8        15.91      0.00       2.88 r
  U4324/Z (CLKBUF_X1)                                0.71       3.59 r
  n5101 (net)                   25        57.62      0.00       3.59 r
  U7171/ZN (NAND2_X1)                                0.13       3.71 f
  n5068 (net)                    1         1.75      0.00       3.71 f
  U7172/ZN (OAI211_X1)                               0.14       3.86 r
  n657 (net)                     1         1.42      0.00       3.86 r
  reg_value_reg[11][16]/D (DFF_X1)                   0.01       3.87 r
  data arrival time                                             3.87

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[11][16]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.87
  ---------------------------------------------------------------------
  slack (MET)                                                   5.99


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[11][11]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U7117/ZN (NAND3_X1)                                0.18       2.18 f
  n5032 (net)                    2         3.67      0.00       2.18 f
  U7118/ZN (NOR3_X1)                                 0.69       2.88 r
  n5036 (net)                    8        15.91      0.00       2.88 r
  U4324/Z (CLKBUF_X1)                                0.71       3.59 r
  n5101 (net)                   25        57.62      0.00       3.59 r
  U7156/ZN (NAND2_X1)                                0.13       3.71 f
  n5058 (net)                    1         1.75      0.00       3.71 f
  U7157/ZN (OAI211_X1)                               0.14       3.86 r
  n652 (net)                     1         1.42      0.00       3.86 r
  reg_value_reg[11][11]/D (DFF_X1)                   0.01       3.87 r
  data arrival time                                             3.87

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[11][11]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.87
  ---------------------------------------------------------------------
  slack (MET)                                                   5.99


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[11][25]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U7117/ZN (NAND3_X1)                                0.18       2.18 f
  n5032 (net)                    2         3.67      0.00       2.18 f
  U7118/ZN (NOR3_X1)                                 0.69       2.88 r
  n5036 (net)                    8        15.91      0.00       2.88 r
  U4324/Z (CLKBUF_X1)                                0.71       3.59 r
  n5101 (net)                   25        57.62      0.00       3.59 r
  U7198/ZN (NAND2_X1)                                0.13       3.71 f
  n5086 (net)                    1         1.75      0.00       3.71 f
  U7199/ZN (OAI211_X1)                               0.14       3.86 r
  n666 (net)                     1         1.42      0.00       3.86 r
  reg_value_reg[11][25]/D (DFF_X1)                   0.01       3.87 r
  data arrival time                                             3.87

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[11][25]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.87
  ---------------------------------------------------------------------
  slack (MET)                                                   5.99


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[13][23]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U6906/ZN (NAND3_X1)                                0.18       2.18 f
  n4877 (net)                    2         3.67      0.00       2.18 f
  U6911/ZN (NOR3_X1)                                 0.63       2.81 r
  n4882 (net)                    7        13.71      0.00       2.81 r
  U4272/Z (CLKBUF_X1)                                0.72       3.52 r
  n4945 (net)                   26        60.04      0.00       3.52 r
  U6980/ZN (AOI22_X1)                                0.18       3.71 f
  n4927 (net)                    1         1.77      0.00       3.71 f
  U6982/ZN (OAI211_X1)                               0.15       3.86 r
  n600 (net)                     1         1.42      0.00       3.86 r
  reg_value_reg[13][23]/D (DFF_X1)                   0.01       3.87 r
  data arrival time                                             3.87

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[13][23]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.87
  ---------------------------------------------------------------------
  slack (MET)                                                   5.99


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[11][12]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U7117/ZN (NAND3_X1)                                0.18       2.18 f
  n5032 (net)                    2         3.67      0.00       2.18 f
  U7118/ZN (NOR3_X1)                                 0.69       2.88 r
  n5036 (net)                    8        15.91      0.00       2.88 r
  U4324/Z (CLKBUF_X1)                                0.71       3.59 r
  n5101 (net)                   25        57.62      0.00       3.59 r
  U7159/ZN (NAND2_X1)                                0.13       3.71 f
  n5060 (net)                    1         1.75      0.00       3.71 f
  U7160/ZN (OAI211_X1)                               0.14       3.86 r
  n653 (net)                     1         1.42      0.00       3.86 r
  reg_value_reg[11][12]/D (DFF_X1)                   0.01       3.87 r
  data arrival time                                             3.87

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[11][12]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.87
  ---------------------------------------------------------------------
  slack (MET)                                                   5.99


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[7][14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U7541/ZN (NAND3_X1)                                0.18       2.18 f
  n5350 (net)                    2         3.62      0.00       2.18 f
  U7546/ZN (NOR3_X1)                                 0.68       2.86 r
  n5364 (net)                    8        15.94      0.00       2.86 r
  U4325/Z (CLKBUF_X1)                                0.71       3.57 r
  n5420 (net)                   25        57.64      0.00       3.57 r
  U7588/ZN (AOI22_X1)                                0.14       3.71 f
  n5383 (net)                    1         1.77      0.00       3.71 f
  U7590/ZN (OAI211_X1)                               0.15       3.86 r
  n783 (net)                     1         1.42      0.00       3.86 r
  reg_value_reg[7][14]/D (DFF_X1)                    0.01       3.87 r
  data arrival time                                             3.87

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[7][14]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.87
  ---------------------------------------------------------------------
  slack (MET)                                                   5.99


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reg_value_reg[13][24]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                119         0.00      0.00       0.10 f
  U4268/ZN (INV_X1)                                  0.50       0.60 r
  n5585 (net)                   30        57.64      0.00       0.60 r
  U4269/Z (CLKBUF_X1)                                0.71       1.32 r
  n5816 (net)                   30        57.65      0.00       1.32 r
  U4267/Z (CLKBUF_X1)                                0.69       2.00 r
  n5917 (net)                   24        54.50      0.00       2.00 r
  U6906/ZN (NAND3_X1)                                0.18       2.18 f
  n4877 (net)                    2         3.67      0.00       2.18 f
  U6911/ZN (NOR3_X1)                                 0.63       2.81 r
  n4882 (net)                    7        13.71      0.00       2.81 r
  U4272/Z (CLKBUF_X1)                                0.72       3.52 r
  n4945 (net)                   26        60.04      0.00       3.52 r
  U6983/ZN (AOI22_X1)                                0.18       3.71 f
  n4929 (net)                    1         1.77      0.00       3.71 f
  U6985/ZN (OAI211_X1)                               0.15       3.86 r
  n601 (net)                     1         1.42      0.00       3.86 r
  reg_value_reg[13][24]/D (DFF_X1)                   0.01       3.87 r
  data arrival time                                             3.87

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[13][24]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.87
  ---------------------------------------------------------------------
  slack (MET)                                                   5.99


  Startpoint: fifo_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: empty_o (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  fifo_cnt_reg[0]/CK (DFF_X1)                        0.00 #     0.00 r
  fifo_cnt_reg[0]/Q (DFF_X1)                         0.30       0.30 f
  fifo_cnt[0] (net)              6        11.22      0.00       0.30 f
  U4431/ZN (NOR3_X1)                                 0.27       0.57 r
  n6031 (net)                    2         3.91      0.00       0.57 r
  U4432/ZN (NAND2_X1)                                0.13       0.70 f
  n6033 (net)                    3         6.87      0.00       0.70 f
  U4270/ZN (NOR2_X2)                                 0.40       1.10 r
  N5809 (net)                    3        28.94      0.00       1.10 r
  empty_o (out)                                      0.19       1.29 r
  data arrival time                                             1.29

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -1.29
  ---------------------------------------------------------------------
  slack (MET)                                                   8.56


  Startpoint: tail_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: rob_idx_o[0]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  tail_reg[0]/CK (DFF_X1)                            0.00 #     0.00 r
  tail_reg[0]/Q (DFF_X1)                             0.58       0.58 r
  rob_idx_o[0] (net)             5        33.20      0.00       0.58 r
  rob_idx_o[0] (out)                                 0.21       0.79 r
  data arrival time                                             0.79

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.79
  ---------------------------------------------------------------------
  slack (MET)                                                   9.06


  Startpoint: tail_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: rob_idx_o[3]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  tail_reg[3]/CK (DFF_X1)                            0.00 #     0.00 r
  tail_reg[3]/Q (DFF_X1)                             0.56       0.56 r
  rob_idx_o[3] (net)             4        31.05      0.00       0.56 r
  rob_idx_o[3] (out)                                 0.21       0.77 r
  data arrival time                                             0.77

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.77
  ---------------------------------------------------------------------
  slack (MET)                                                   9.08


  Startpoint: tail_reg[4]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: rob_idx_o[4]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  tail_reg[4]/CK (DFF_X1)                            0.00 #     0.00 r
  tail_reg[4]/Q (DFF_X1)                             0.54       0.54 r
  rob_idx_o[4] (net)             3        29.03      0.00       0.54 r
  rob_idx_o[4] (out)                                 0.19       0.74 r
  data arrival time                                             0.74

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.74
  ---------------------------------------------------------------------
  slack (MET)                                                   9.11


  Startpoint: tail_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: rob_idx_o[1]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  tail_reg[1]/CK (DFF_X1)                            0.00 #     0.00 r
  tail_reg[1]/Q (DFF_X1)                             0.54       0.54 r
  rob_idx_o[1] (net)             3        28.35      0.00       0.54 r
  rob_idx_o[1] (out)                                 0.19       0.73 r
  data arrival time                                             0.73

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.73
  ---------------------------------------------------------------------
  slack (MET)                                                   9.12


  Startpoint: tail_reg[2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: rob_idx_o[2]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  tail_reg[2]/CK (DFF_X1)                            0.00 #     0.00 r
  tail_reg[2]/Q (DFF_X1)                             0.52       0.52 r
  rob_idx_o[2] (net)             2        26.91      0.00       0.52 r
  rob_idx_o[2] (out)                                 0.18       0.70 r
  data arrival time                                             0.70

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.70
  ---------------------------------------------------------------------
  slack (MET)                                                   9.15


  Startpoint: commitment_valid_o_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: commitment_valid_o
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  commitment_valid_o_reg/CK (DFF_X1)                 0.00 #     0.00 r
  commitment_valid_o_reg/Q (DFF_X1)                  0.51       0.51 r
  commitment_valid_o (net)       1        25.00      0.00       0.51 r
  commitment_valid_o (out)                           0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_committed_o_reg[31]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[31]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[31]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[31]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[31] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[31] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[30]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[30]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[30]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[30]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[30] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[30] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[29]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[29]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[29]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[29]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[29] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[29] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[28]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[28]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[28]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[28]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[28] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[28] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[27]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[27]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[27]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[27]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[27] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[27] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[26]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[26]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[26]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[26]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[26] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[26] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[25]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[25]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[25]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[25]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[25] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[25] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[24]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[24]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[24]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[24]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[24] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[24] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[23]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[23]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[23]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[23]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[23] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[23] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[22]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[22]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[22]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[22]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[22] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[22] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[21]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[21]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[21]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[21]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[21] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[21] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[20]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[20]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[20]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[20]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[20] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[20] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[19]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[19]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[19]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[19]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[19] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[19] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[18]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[18]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[18]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[18]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[18] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[18] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[17]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[17]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[17]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[17]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[17] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[17] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[16]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[16]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[16]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[16]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[16] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[16] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[15]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[15]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[15]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[15]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[15] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[15] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[14]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[14]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[14]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[14]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[14] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[14] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[13]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[13]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[13]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[13]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[13] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[13] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[12]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[12]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[12]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[12]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[12] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[12] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[11]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[11]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[11]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[11]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[11] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[11] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[10]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[10]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[10]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[10]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[10] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[10] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[9]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_committed_o_reg[9]/CK (DFF_X1)                0.00 #     0.00 r
  inst_committed_o_reg[9]/Q (DFF_X1)                 0.51       0.51 r
  inst_committed_o[9] (net)      1        25.00      0.00       0.51 r
  inst_committed_o[9] (out)                          0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_committed_o_reg[8]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[8]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_committed_o_reg[8]/CK (DFF_X1)                0.00 #     0.00 r
  inst_committed_o_reg[8]/Q (DFF_X1)                 0.51       0.51 r
  inst_committed_o[8] (net)      1        25.00      0.00       0.51 r
  inst_committed_o[8] (out)                          0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_committed_o_reg[7]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[7]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_committed_o_reg[7]/CK (DFF_X1)                0.00 #     0.00 r
  inst_committed_o_reg[7]/Q (DFF_X1)                 0.51       0.51 r
  inst_committed_o[7] (net)      1        25.00      0.00       0.51 r
  inst_committed_o[7] (out)                          0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_committed_o_reg[6]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[6]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_committed_o_reg[6]/CK (DFF_X1)                0.00 #     0.00 r
  inst_committed_o_reg[6]/Q (DFF_X1)                 0.51       0.51 r
  inst_committed_o[6] (net)      1        25.00      0.00       0.51 r
  inst_committed_o[6] (out)                          0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_committed_o_reg[5]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[5]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_committed_o_reg[5]/CK (DFF_X1)                0.00 #     0.00 r
  inst_committed_o_reg[5]/Q (DFF_X1)                 0.51       0.51 r
  inst_committed_o[5] (net)      1        25.00      0.00       0.51 r
  inst_committed_o[5] (out)                          0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_committed_o_reg[4]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[4]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_committed_o_reg[4]/CK (DFF_X1)                0.00 #     0.00 r
  inst_committed_o_reg[4]/Q (DFF_X1)                 0.51       0.51 r
  inst_committed_o[4] (net)      1        25.00      0.00       0.51 r
  inst_committed_o[4] (out)                          0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_committed_o_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[3]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_committed_o_reg[3]/CK (DFF_X1)                0.00 #     0.00 r
  inst_committed_o_reg[3]/Q (DFF_X1)                 0.51       0.51 r
  inst_committed_o[3] (net)      1        25.00      0.00       0.51 r
  inst_committed_o[3] (out)                          0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_committed_o_reg[2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[2]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_committed_o_reg[2]/CK (DFF_X1)                0.00 #     0.00 r
  inst_committed_o_reg[2]/Q (DFF_X1)                 0.51       0.51 r
  inst_committed_o[2] (net)      1        25.00      0.00       0.51 r
  inst_committed_o[2] (out)                          0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_committed_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[1]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_committed_o_reg[1]/CK (DFF_X1)                0.00 #     0.00 r
  inst_committed_o_reg[1]/Q (DFF_X1)                 0.51       0.51 r
  inst_committed_o[1] (net)      1        25.00      0.00       0.51 r
  inst_committed_o[1] (out)                          0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_committed_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[0]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_committed_o_reg[0]/CK (DFF_X1)                0.00 #     0.00 r
  inst_committed_o_reg[0]/Q (DFF_X1)                 0.51       0.51 r
  inst_committed_o[0] (net)      1        25.00      0.00       0.51 r
  inst_committed_o[0] (out)                          0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_committed_o_reg[10]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[10]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[10]/CK (DFF_X1)                 0.00 #     0.00 r
  pc_committed_o_reg[10]/Q (DFF_X1)                  0.51       0.51 r
  pc_committed_o[10] (net)       1        25.00      0.00       0.51 r
  pc_committed_o[10] (out)                           0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_committed_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[9]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[9]/CK (DFF_X1)                  0.00 #     0.00 r
  pc_committed_o_reg[9]/Q (DFF_X1)                   0.51       0.51 r
  pc_committed_o[9] (net)        1        25.00      0.00       0.51 r
  pc_committed_o[9] (out)                            0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_committed_o_reg[8]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[8]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[8]/CK (DFF_X1)                  0.00 #     0.00 r
  pc_committed_o_reg[8]/Q (DFF_X1)                   0.51       0.51 r
  pc_committed_o[8] (net)        1        25.00      0.00       0.51 r
  pc_committed_o[8] (out)                            0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_committed_o_reg[7]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[7]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[7]/CK (DFF_X1)                  0.00 #     0.00 r
  pc_committed_o_reg[7]/Q (DFF_X1)                   0.51       0.51 r
  pc_committed_o[7] (net)        1        25.00      0.00       0.51 r
  pc_committed_o[7] (out)                            0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_committed_o_reg[6]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[6]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[6]/CK (DFF_X1)                  0.00 #     0.00 r
  pc_committed_o_reg[6]/Q (DFF_X1)                   0.51       0.51 r
  pc_committed_o[6] (net)        1        25.00      0.00       0.51 r
  pc_committed_o[6] (out)                            0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_committed_o_reg[5]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[5]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[5]/CK (DFF_X1)                  0.00 #     0.00 r
  pc_committed_o_reg[5]/Q (DFF_X1)                   0.51       0.51 r
  pc_committed_o[5] (net)        1        25.00      0.00       0.51 r
  pc_committed_o[5] (out)                            0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_committed_o_reg[4]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[4]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[4]/CK (DFF_X1)                  0.00 #     0.00 r
  pc_committed_o_reg[4]/Q (DFF_X1)                   0.51       0.51 r
  pc_committed_o[4] (net)        1        25.00      0.00       0.51 r
  pc_committed_o[4] (out)                            0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_committed_o_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[3]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[3]/CK (DFF_X1)                  0.00 #     0.00 r
  pc_committed_o_reg[3]/Q (DFF_X1)                   0.51       0.51 r
  pc_committed_o[3] (net)        1        25.00      0.00       0.51 r
  pc_committed_o[3] (out)                            0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_committed_o_reg[2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[2]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[2]/CK (DFF_X1)                  0.00 #     0.00 r
  pc_committed_o_reg[2]/Q (DFF_X1)                   0.51       0.51 r
  pc_committed_o[2] (net)        1        25.00      0.00       0.51 r
  pc_committed_o[2] (out)                            0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_committed_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[1]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[1]/CK (DFF_X1)                  0.00 #     0.00 r
  pc_committed_o_reg[1]/Q (DFF_X1)                   0.51       0.51 r
  pc_committed_o[1] (net)        1        25.00      0.00       0.51 r
  pc_committed_o[1] (out)                            0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_committed_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[0]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[0]/CK (DFF_X1)                  0.00 #     0.00 r
  pc_committed_o_reg[0]/Q (DFF_X1)                   0.51       0.51 r
  pc_committed_o[0] (net)        1        25.00      0.00       0.51 r
  pc_committed_o[0] (out)                            0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: head_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: fifo_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  head_reg[0]/CK (DFF_X1)                            0.00 #     0.00 r
  head_reg[0]/Q (DFF_X1)                             0.34       0.34 r
  head[0] (net)                  2         3.84      0.00       0.34 r
  U4391/ZN (NAND2_X1)                                0.07       0.41 f
  n3098 (net)                    2         3.68      0.00       0.41 f
  U4392/ZN (NOR2_X1)                                 0.59       0.99 r
  n3444 (net)                   13        25.55      0.00       0.99 r
  U4301/Z (CLKBUF_X1)                                0.61       1.60 r
  n3418 (net)                   21        45.88      0.00       1.60 r
  U4393/ZN (AOI22_X1)                                0.16       1.76 f
  n3086 (net)                    1         1.77      0.00       1.76 f
  U4399/ZN (OAI211_X1)                               0.24       1.99 r
  n3079 (net)                    7        14.63      0.00       1.99 r
  U4472/ZN (INV_X1)                                  0.14       2.13 f
  n6028 (net)                    5         9.12      0.00       2.13 f
  U4479/ZN (NOR3_X1)                                 0.43       2.57 r
  n6048 (net)                    5        10.09      0.00       2.57 r
  U4482/ZN (NOR3_X1)                                 0.15       2.72 f
  n6044 (net)                    4         7.52      0.00       2.72 f
  U4483/ZN (AOI211_X1)                               0.30       3.02 r
  n3091 (net)                    1         1.95      0.00       3.02 r
  U4484/ZN (INV_X1)                                  0.05       3.07 f
  n3092 (net)                    1         1.18      0.00       3.07 f
  U4485/Z (MUX2_X1)                                  0.23       3.30 f
  n1030 (net)                    1         1.34      0.00       3.30 f
  fifo_cnt_reg[4]/D (DFF_X1)                         0.01       3.30 f
  data arrival time                                             3.30

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  fifo_cnt_reg[4]/CK (DFF_X1)                        0.00       9.95 r
  library setup time                                -0.14       9.81
  data required time                                            9.81
  ---------------------------------------------------------------------
  data required time                                            9.81
  data arrival time                                            -3.30
  ---------------------------------------------------------------------
  slack (MET)                                                   6.51


  Startpoint: head_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: fifo_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  head_reg[0]/CK (DFF_X1)                            0.00 #     0.00 r
  head_reg[0]/Q (DFF_X1)                             0.34       0.34 r
  head[0] (net)                  2         3.84      0.00       0.34 r
  U4391/ZN (NAND2_X1)                                0.07       0.41 f
  n3098 (net)                    2         3.68      0.00       0.41 f
  U4392/ZN (NOR2_X1)                                 0.59       0.99 r
  n3444 (net)                   13        25.55      0.00       0.99 r
  U4301/Z (CLKBUF_X1)                                0.61       1.60 r
  n3418 (net)                   21        45.88      0.00       1.60 r
  U4393/ZN (AOI22_X1)                                0.16       1.76 f
  n3086 (net)                    1         1.77      0.00       1.76 f
  U4399/ZN (OAI211_X1)                               0.24       1.99 r
  n3079 (net)                    7        14.63      0.00       1.99 r
  U4472/ZN (INV_X1)                                  0.14       2.13 f
  n6028 (net)                    5         9.12      0.00       2.13 f
  U4473/ZN (OAI211_X1)                               0.32       2.45 r
  n6049 (net)                    5        10.18      0.00       2.45 r
  U4480/ZN (INV_X1)                                  0.11       2.57 f
  n6045 (net)                    4         7.25      0.00       2.57 f
  U4482/ZN (NOR3_X1)                                 0.41       2.97 r
  n6044 (net)                    4         7.96      0.00       2.97 r
  U8370/ZN (AOI211_X1)                               0.11       3.08 f
  n6034 (net)                    1         1.85      0.00       3.08 f
  U8371/ZN (OAI222_X1)                               0.20       3.29 r
  n1031 (net)                    1         1.42      0.00       3.29 r
  fifo_cnt_reg[3]/D (DFF_X1)                         0.01       3.30 r
  data arrival time                                             3.30

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  fifo_cnt_reg[3]/CK (DFF_X1)                        0.00       9.95 r
  library setup time                                -0.11       9.84
  data required time                                            9.84
  ---------------------------------------------------------------------
  data required time                                            9.84
  data arrival time                                            -3.30
  ---------------------------------------------------------------------
  slack (MET)                                                   6.55


  Startpoint: head_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: fifo_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  head_reg[0]/CK (DFF_X1)                            0.00 #     0.00 r
  head_reg[0]/Q (DFF_X1)                             0.34       0.34 r
  head[0] (net)                  2         3.84      0.00       0.34 r
  U4391/ZN (NAND2_X1)                                0.07       0.41 f
  n3098 (net)                    2         3.68      0.00       0.41 f
  U4392/ZN (NOR2_X1)                                 0.59       0.99 r
  n3444 (net)                   13        25.55      0.00       0.99 r
  U4301/Z (CLKBUF_X1)                                0.61       1.60 r
  n3418 (net)                   21        45.88      0.00       1.60 r
  U4393/ZN (AOI22_X1)                                0.16       1.76 f
  n3086 (net)                    1         1.77      0.00       1.76 f
  U4399/ZN (OAI211_X1)                               0.24       1.99 r
  n3079 (net)                    7        14.63      0.00       1.99 r
  U4472/ZN (INV_X1)                                  0.14       2.13 f
  n6028 (net)                    5         9.12      0.00       2.13 f
  U4473/ZN (OAI211_X1)                               0.32       2.45 r
  n6049 (net)                    5        10.18      0.00       2.45 r
  U4480/ZN (INV_X1)                                  0.11       2.57 f
  n6045 (net)                    4         7.25      0.00       2.57 f
  U4482/ZN (NOR3_X1)                                 0.41       2.97 r
  n6044 (net)                    4         7.96      0.00       2.97 r
  U8378/ZN (INV_X1)                                  0.08       3.06 f
  n6051 (net)                    2         3.58      0.00       3.06 f
  U8380/ZN (AOI22_X1)                                0.18       3.24 r
  n1033 (net)                    1         1.42      0.00       3.24 r
  fifo_cnt_reg[1]/D (DFF_X1)                         0.01       3.24 r
  data arrival time                                             3.24

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  fifo_cnt_reg[1]/CK (DFF_X1)                        0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.24
  ---------------------------------------------------------------------
  slack (MET)                                                   6.62


  Startpoint: head_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: fifo_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  head_reg[0]/CK (DFF_X1)                            0.00 #     0.00 r
  head_reg[0]/Q (DFF_X1)                             0.34       0.34 r
  head[0] (net)                  2         3.84      0.00       0.34 r
  U4391/ZN (NAND2_X1)                                0.07       0.41 f
  n3098 (net)                    2         3.68      0.00       0.41 f
  U4392/ZN (NOR2_X1)                                 0.59       0.99 r
  n3444 (net)                   13        25.55      0.00       0.99 r
  U4301/Z (CLKBUF_X1)                                0.61       1.60 r
  n3418 (net)                   21        45.88      0.00       1.60 r
  U4393/ZN (AOI22_X1)                                0.16       1.76 f
  n3086 (net)                    1         1.77      0.00       1.76 f
  U4399/ZN (OAI211_X1)                               0.24       1.99 r
  n3079 (net)                    7        14.63      0.00       1.99 r
  U4472/ZN (INV_X1)                                  0.14       2.13 f
  n6028 (net)                    5         9.12      0.00       2.13 f
  U4473/ZN (OAI211_X1)                               0.32       2.45 r
  n6049 (net)                    5        10.18      0.00       2.45 r
  U4480/ZN (INV_X1)                                  0.11       2.57 f
  n6045 (net)                    4         7.25      0.00       2.57 f
  U4482/ZN (NOR3_X1)                                 0.41       2.97 r
  n6044 (net)                    4         7.96      0.00       2.97 r
  U8378/ZN (INV_X1)                                  0.08       3.06 f
  n6051 (net)                    2         3.58      0.00       3.06 f
  U8382/ZN (AOI22_X1)                                0.16       3.22 r
  n1034 (net)                    1         1.42      0.00       3.22 r
  fifo_cnt_reg[0]/D (DFF_X1)                         0.01       3.22 r
  data arrival time                                             3.22

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  fifo_cnt_reg[0]/CK (DFF_X1)                        0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -3.22
  ---------------------------------------------------------------------
  slack (MET)                                                   6.64


  Startpoint: head_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: fifo_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  head_reg[0]/CK (DFF_X1)                            0.00 #     0.00 r
  head_reg[0]/Q (DFF_X1)                             0.34       0.34 r
  head[0] (net)                  2         3.84      0.00       0.34 r
  U4391/ZN (NAND2_X1)                                0.07       0.41 f
  n3098 (net)                    2         3.68      0.00       0.41 f
  U4392/ZN (NOR2_X1)                                 0.59       0.99 r
  n3444 (net)                   13        25.55      0.00       0.99 r
  U4301/Z (CLKBUF_X1)                                0.61       1.60 r
  n3418 (net)                   21        45.88      0.00       1.60 r
  U4393/ZN (AOI22_X1)                                0.16       1.76 f
  n3086 (net)                    1         1.77      0.00       1.76 f
  U4399/ZN (OAI211_X1)                               0.24       1.99 r
  n3079 (net)                    7        14.63      0.00       1.99 r
  U4472/ZN (INV_X1)                                  0.14       2.13 f
  n6028 (net)                    5         9.12      0.00       2.13 f
  U4473/ZN (OAI211_X1)                               0.32       2.45 r
  n6049 (net)                    5        10.18      0.00       2.45 r
  U4480/ZN (INV_X1)                                  0.11       2.57 f
  n6045 (net)                    4         7.25      0.00       2.57 f
  U4482/ZN (NOR3_X1)                                 0.41       2.97 r
  n6044 (net)                    4         7.96      0.00       2.97 r
  U8376/ZN (OAI21_X1)                                0.11       3.09 f
  n6041 (net)                    1         1.76      0.00       3.09 f
  U8377/ZN (OAI21_X1)                                0.10       3.19 r
  n1032 (net)                    1         1.42      0.00       3.19 r
  fifo_cnt_reg[2]/D (DFF_X1)                         0.01       3.20 r
  data arrival time                                             3.20

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  fifo_cnt_reg[2]/CK (DFF_X1)                        0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -3.20
  ---------------------------------------------------------------------
  slack (MET)                                                   6.67


  Startpoint: head_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_pc/rd_ptr_reg[4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  head_reg[0]/CK (DFF_X1)                                           0.00 #     0.00 r
  head_reg[0]/Q (DFF_X1)                                            0.34       0.34 r
  head[0] (net)                                 2         3.84      0.00       0.34 r
  U4391/ZN (NAND2_X1)                                               0.07       0.41 f
  n3098 (net)                                   2         3.68      0.00       0.41 f
  U4392/ZN (NOR2_X1)                                                0.59       0.99 r
  n3444 (net)                                  13        25.55      0.00       0.99 r
  U4301/Z (CLKBUF_X1)                                               0.61       1.60 r
  n3418 (net)                                  21        45.88      0.00       1.60 r
  U4393/ZN (AOI22_X1)                                               0.16       1.76 f
  n3086 (net)                                   1         1.77      0.00       1.76 f
  U4399/ZN (OAI211_X1)                                              0.24       1.99 r
  n3079 (net)                                   7        14.63      0.00       1.99 r
  cbuf_pc/rd_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_1)                   0.00       1.99 r
  cbuf_pc/rd_i (net)                                     14.63      0.00       1.99 r
  cbuf_pc/U50/ZN (INV_X1)                                           0.09       2.08 f
  cbuf_pc/n942 (net)                            2         3.44      0.00       2.08 f
  cbuf_pc/U60/ZN (NOR2_X1)                                          0.20       2.28 r
  cbuf_pc/n941 (net)                            3         5.82      0.00       2.28 r
  cbuf_pc/U61/ZN (NAND2_X1)                                         0.11       2.39 f
  cbuf_pc/n943 (net)                            3         5.42      0.00       2.39 f
  cbuf_pc/U2021/ZN (NOR2_X1)                                        0.17       2.56 r
  cbuf_pc/n944 (net)                            2         3.93      0.00       2.56 r
  cbuf_pc/U2023/ZN (INV_X1)                                         0.06       2.63 f
  cbuf_pc/n945 (net)                            2         3.54      0.00       2.63 f
  cbuf_pc/U2024/ZN (NOR2_X1)                                        0.16       2.79 r
  cbuf_pc/n946 (net)                            2         3.82      0.00       2.79 r
  cbuf_pc/U2026/ZN (OAI21_X1)                                       0.08       2.87 f
  cbuf_pc/n947 (net)                            1         1.78      0.00       2.87 f
  cbuf_pc/U2027/ZN (AOI21_X1)                                       0.16       3.04 r
  cbuf_pc/n2090 (net)                           1         1.42      0.00       3.04 r
  cbuf_pc/rd_ptr_reg[4]/D (DFF_X1)                                  0.01       3.04 r
  data arrival time                                                            3.04

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  cbuf_pc/rd_ptr_reg[4]/CK (DFF_X1)                                 0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -3.04
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  6.81


  Startpoint: head_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/rd_ptr_reg[4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  head_reg[0]/CK (DFF_X1)                                           0.00 #     0.00 r
  head_reg[0]/Q (DFF_X1)                                            0.34       0.34 r
  head[0] (net)                                 2         3.84      0.00       0.34 r
  U4391/ZN (NAND2_X1)                                               0.07       0.41 f
  n3098 (net)                                   2         3.68      0.00       0.41 f
  U4392/ZN (NOR2_X1)                                                0.59       0.99 r
  n3444 (net)                                  13        25.55      0.00       0.99 r
  U4301/Z (CLKBUF_X1)                                               0.61       1.60 r
  n3418 (net)                                  21        45.88      0.00       1.60 r
  U4393/ZN (AOI22_X1)                                               0.16       1.76 f
  n3086 (net)                                   1         1.77      0.00       1.76 f
  U4399/ZN (OAI211_X1)                                              0.24       1.99 r
  n3079 (net)                                   7        14.63      0.00       1.99 r
  cbuf_inst/rd_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_0)                 0.00       1.99 r
  cbuf_inst/rd_i (net)                                   14.63      0.00       1.99 r
  cbuf_inst/U60/ZN (INV_X1)                                         0.09       2.08 f
  cbuf_inst/n942 (net)                          2         3.44      0.00       2.08 f
  cbuf_inst/U61/ZN (NOR2_X1)                                        0.20       2.28 r
  cbuf_inst/n941 (net)                          3         5.82      0.00       2.28 r
  cbuf_inst/U62/ZN (NAND2_X1)                                       0.11       2.39 f
  cbuf_inst/n943 (net)                          3         5.42      0.00       2.39 f
  cbuf_inst/U2021/ZN (NOR2_X1)                                      0.17       2.56 r
  cbuf_inst/n944 (net)                          2         3.93      0.00       2.56 r
  cbuf_inst/U2023/ZN (INV_X1)                                       0.06       2.63 f
  cbuf_inst/n945 (net)                          2         3.54      0.00       2.63 f
  cbuf_inst/U2024/ZN (NOR2_X1)                                      0.16       2.79 r
  cbuf_inst/n946 (net)                          2         3.82      0.00       2.79 r
  cbuf_inst/U2026/ZN (OAI21_X1)                                     0.08       2.87 f
  cbuf_inst/n947 (net)                          1         1.78      0.00       2.87 f
  cbuf_inst/U2027/ZN (AOI21_X1)                                     0.16       3.04 r
  cbuf_inst/n3052 (net)                         1         1.42      0.00       3.04 r
  cbuf_inst/rd_ptr_reg[4]/D (DFF_X1)                                0.01       3.04 r
  data arrival time                                                            3.04

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  cbuf_inst/rd_ptr_reg[4]/CK (DFF_X1)                               0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -3.04
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  6.81


  Startpoint: head_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_pc/rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  head_reg[0]/CK (DFF_X1)                                           0.00 #     0.00 r
  head_reg[0]/Q (DFF_X1)                                            0.34       0.34 r
  head[0] (net)                                 2         3.84      0.00       0.34 r
  U4391/ZN (NAND2_X1)                                               0.07       0.41 f
  n3098 (net)                                   2         3.68      0.00       0.41 f
  U4392/ZN (NOR2_X1)                                                0.59       0.99 r
  n3444 (net)                                  13        25.55      0.00       0.99 r
  U4301/Z (CLKBUF_X1)                                               0.61       1.60 r
  n3418 (net)                                  21        45.88      0.00       1.60 r
  U4393/ZN (AOI22_X1)                                               0.16       1.76 f
  n3086 (net)                                   1         1.77      0.00       1.76 f
  U4399/ZN (OAI211_X1)                                              0.24       1.99 r
  n3079 (net)                                   7        14.63      0.00       1.99 r
  cbuf_pc/rd_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_1)                   0.00       1.99 r
  cbuf_pc/rd_i (net)                                     14.63      0.00       1.99 r
  cbuf_pc/U50/ZN (INV_X1)                                           0.09       2.08 f
  cbuf_pc/n942 (net)                            2         3.44      0.00       2.08 f
  cbuf_pc/U60/ZN (NOR2_X1)                                          0.20       2.28 r
  cbuf_pc/n941 (net)                            3         5.82      0.00       2.28 r
  cbuf_pc/U61/ZN (NAND2_X1)                                         0.11       2.39 f
  cbuf_pc/n943 (net)                            3         5.42      0.00       2.39 f
  cbuf_pc/U2021/ZN (NOR2_X1)                                        0.17       2.56 r
  cbuf_pc/n944 (net)                            2         3.93      0.00       2.56 r
  cbuf_pc/U2023/ZN (INV_X1)                                         0.06       2.63 f
  cbuf_pc/n945 (net)                            2         3.54      0.00       2.63 f
  cbuf_pc/U2024/ZN (NOR2_X1)                                        0.16       2.79 r
  cbuf_pc/n946 (net)                            2         3.82      0.00       2.79 r
  cbuf_pc/U2025/ZN (AOI211_X1)                                      0.07       2.86 f
  cbuf_pc/n2089 (net)                           1         1.34      0.00       2.86 f
  cbuf_pc/rd_ptr_reg[3]/D (DFF_X1)                                  0.01       2.87 f
  data arrival time                                                            2.87

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  cbuf_pc/rd_ptr_reg[3]/CK (DFF_X1)                                 0.00       9.95 r
  library setup time                                               -0.14       9.81
  data required time                                                           9.81
  ------------------------------------------------------------------------------------
  data required time                                                           9.81
  data arrival time                                                           -2.87
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  6.94


  Startpoint: head_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  head_reg[0]/CK (DFF_X1)                                           0.00 #     0.00 r
  head_reg[0]/Q (DFF_X1)                                            0.34       0.34 r
  head[0] (net)                                 2         3.84      0.00       0.34 r
  U4391/ZN (NAND2_X1)                                               0.07       0.41 f
  n3098 (net)                                   2         3.68      0.00       0.41 f
  U4392/ZN (NOR2_X1)                                                0.59       0.99 r
  n3444 (net)                                  13        25.55      0.00       0.99 r
  U4301/Z (CLKBUF_X1)                                               0.61       1.60 r
  n3418 (net)                                  21        45.88      0.00       1.60 r
  U4393/ZN (AOI22_X1)                                               0.16       1.76 f
  n3086 (net)                                   1         1.77      0.00       1.76 f
  U4399/ZN (OAI211_X1)                                              0.24       1.99 r
  n3079 (net)                                   7        14.63      0.00       1.99 r
  cbuf_inst/rd_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_0)                 0.00       1.99 r
  cbuf_inst/rd_i (net)                                   14.63      0.00       1.99 r
  cbuf_inst/U60/ZN (INV_X1)                                         0.09       2.08 f
  cbuf_inst/n942 (net)                          2         3.44      0.00       2.08 f
  cbuf_inst/U61/ZN (NOR2_X1)                                        0.20       2.28 r
  cbuf_inst/n941 (net)                          3         5.82      0.00       2.28 r
  cbuf_inst/U62/ZN (NAND2_X1)                                       0.11       2.39 f
  cbuf_inst/n943 (net)                          3         5.42      0.00       2.39 f
  cbuf_inst/U2021/ZN (NOR2_X1)                                      0.17       2.56 r
  cbuf_inst/n944 (net)                          2         3.93      0.00       2.56 r
  cbuf_inst/U2023/ZN (INV_X1)                                       0.06       2.63 f
  cbuf_inst/n945 (net)                          2         3.54      0.00       2.63 f
  cbuf_inst/U2024/ZN (NOR2_X1)                                      0.16       2.79 r
  cbuf_inst/n946 (net)                          2         3.82      0.00       2.79 r
  cbuf_inst/U2025/ZN (AOI211_X1)                                    0.07       2.86 f
  cbuf_inst/n3053 (net)                         1         1.34      0.00       2.86 f
  cbuf_inst/rd_ptr_reg[3]/D (DFF_X1)                                0.01       2.87 f
  data arrival time                                                            2.87

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  cbuf_inst/rd_ptr_reg[3]/CK (DFF_X1)                               0.00       9.95 r
  library setup time                                               -0.14       9.81
  data required time                                                           9.81
  ------------------------------------------------------------------------------------
  data required time                                                           9.81
  data arrival time                                                           -2.87
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  6.94


  Startpoint: cbuf_pc/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_pc/mem_reg[12][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_pc/wr_ptr_reg[3]/CK (DFF_X1)                  0.00 #     0.00 r
  cbuf_pc/wr_ptr_reg[3]/QN (DFF_X1)                  0.30       0.30 f
  cbuf_pc/n976 (net)             4         9.02      0.00       0.30 f
  cbuf_pc/U1483/ZN (NOR3_X1)                         0.63       0.93 r
  cbuf_pc/n822 (net)             7        14.59      0.00       0.93 r
  cbuf_pc/U1557/ZN (NAND2_X1)                        0.42       1.34 f
  cbuf_pc/n806 (net)            18        37.05      0.00       1.34 f
  cbuf_pc/U1558/Z (CLKBUF_X1)                        0.37       1.71 f
  cbuf_pc/n808 (net)            16        33.07      0.00       1.71 f
  cbuf_pc/U1559/ZN (NAND2_X1)                        0.63       2.34 r
  cbuf_pc/n807 (net)            26        57.48      0.00       2.34 r
  cbuf_pc/U1560/Z (CLKBUF_X1)                        0.35       2.69 r
  cbuf_pc/n809 (net)             7        14.12      0.00       2.69 r
  cbuf_pc/U1566/ZN (OAI22_X1)                        0.10       2.79 f
  cbuf_pc/n1670 (net)            1         1.34      0.00       2.79 f
  cbuf_pc/mem_reg[12][5]/D (DFF_X1)                  0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_pc/mem_reg[12][5]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_pc/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_pc/mem_reg[12][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_pc/wr_ptr_reg[3]/CK (DFF_X1)                  0.00 #     0.00 r
  cbuf_pc/wr_ptr_reg[3]/QN (DFF_X1)                  0.30       0.30 f
  cbuf_pc/n976 (net)             4         9.02      0.00       0.30 f
  cbuf_pc/U1483/ZN (NOR3_X1)                         0.63       0.93 r
  cbuf_pc/n822 (net)             7        14.59      0.00       0.93 r
  cbuf_pc/U1557/ZN (NAND2_X1)                        0.42       1.34 f
  cbuf_pc/n806 (net)            18        37.05      0.00       1.34 f
  cbuf_pc/U1558/Z (CLKBUF_X1)                        0.37       1.71 f
  cbuf_pc/n808 (net)            16        33.07      0.00       1.71 f
  cbuf_pc/U1559/ZN (NAND2_X1)                        0.63       2.34 r
  cbuf_pc/n807 (net)            26        57.48      0.00       2.34 r
  cbuf_pc/U1560/Z (CLKBUF_X1)                        0.35       2.69 r
  cbuf_pc/n809 (net)             7        14.12      0.00       2.69 r
  cbuf_pc/U1565/ZN (OAI22_X1)                        0.10       2.79 f
  cbuf_pc/n1669 (net)            1         1.34      0.00       2.79 f
  cbuf_pc/mem_reg[12][4]/D (DFF_X1)                  0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_pc/mem_reg[12][4]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_pc/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_pc/mem_reg[12][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_pc/wr_ptr_reg[3]/CK (DFF_X1)                  0.00 #     0.00 r
  cbuf_pc/wr_ptr_reg[3]/QN (DFF_X1)                  0.30       0.30 f
  cbuf_pc/n976 (net)             4         9.02      0.00       0.30 f
  cbuf_pc/U1483/ZN (NOR3_X1)                         0.63       0.93 r
  cbuf_pc/n822 (net)             7        14.59      0.00       0.93 r
  cbuf_pc/U1557/ZN (NAND2_X1)                        0.42       1.34 f
  cbuf_pc/n806 (net)            18        37.05      0.00       1.34 f
  cbuf_pc/U1558/Z (CLKBUF_X1)                        0.37       1.71 f
  cbuf_pc/n808 (net)            16        33.07      0.00       1.71 f
  cbuf_pc/U1559/ZN (NAND2_X1)                        0.63       2.34 r
  cbuf_pc/n807 (net)            26        57.48      0.00       2.34 r
  cbuf_pc/U1560/Z (CLKBUF_X1)                        0.35       2.69 r
  cbuf_pc/n809 (net)             7        14.12      0.00       2.69 r
  cbuf_pc/U1564/ZN (OAI22_X1)                        0.10       2.79 f
  cbuf_pc/n1668 (net)            1         1.34      0.00       2.79 f
  cbuf_pc/mem_reg[12][3]/D (DFF_X1)                  0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_pc/mem_reg[12][3]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_pc/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_pc/mem_reg[12][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_pc/wr_ptr_reg[3]/CK (DFF_X1)                  0.00 #     0.00 r
  cbuf_pc/wr_ptr_reg[3]/QN (DFF_X1)                  0.30       0.30 f
  cbuf_pc/n976 (net)             4         9.02      0.00       0.30 f
  cbuf_pc/U1483/ZN (NOR3_X1)                         0.63       0.93 r
  cbuf_pc/n822 (net)             7        14.59      0.00       0.93 r
  cbuf_pc/U1557/ZN (NAND2_X1)                        0.42       1.34 f
  cbuf_pc/n806 (net)            18        37.05      0.00       1.34 f
  cbuf_pc/U1558/Z (CLKBUF_X1)                        0.37       1.71 f
  cbuf_pc/n808 (net)            16        33.07      0.00       1.71 f
  cbuf_pc/U1559/ZN (NAND2_X1)                        0.63       2.34 r
  cbuf_pc/n807 (net)            26        57.48      0.00       2.34 r
  cbuf_pc/U1560/Z (CLKBUF_X1)                        0.35       2.69 r
  cbuf_pc/n809 (net)             7        14.12      0.00       2.69 r
  cbuf_pc/U1563/ZN (OAI22_X1)                        0.10       2.79 f
  cbuf_pc/n1667 (net)            1         1.34      0.00       2.79 f
  cbuf_pc/mem_reg[12][2]/D (DFF_X1)                  0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_pc/mem_reg[12][2]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_pc/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_pc/mem_reg[12][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_pc/wr_ptr_reg[3]/CK (DFF_X1)                  0.00 #     0.00 r
  cbuf_pc/wr_ptr_reg[3]/QN (DFF_X1)                  0.30       0.30 f
  cbuf_pc/n976 (net)             4         9.02      0.00       0.30 f
  cbuf_pc/U1483/ZN (NOR3_X1)                         0.63       0.93 r
  cbuf_pc/n822 (net)             7        14.59      0.00       0.93 r
  cbuf_pc/U1557/ZN (NAND2_X1)                        0.42       1.34 f
  cbuf_pc/n806 (net)            18        37.05      0.00       1.34 f
  cbuf_pc/U1558/Z (CLKBUF_X1)                        0.37       1.71 f
  cbuf_pc/n808 (net)            16        33.07      0.00       1.71 f
  cbuf_pc/U1559/ZN (NAND2_X1)                        0.63       2.34 r
  cbuf_pc/n807 (net)            26        57.48      0.00       2.34 r
  cbuf_pc/U1560/Z (CLKBUF_X1)                        0.35       2.69 r
  cbuf_pc/n809 (net)             7        14.12      0.00       2.69 r
  cbuf_pc/U1562/ZN (OAI22_X1)                        0.10       2.79 f
  cbuf_pc/n1666 (net)            1         1.34      0.00       2.79 f
  cbuf_pc/mem_reg[12][1]/D (DFF_X1)                  0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_pc/mem_reg[12][1]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_pc/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_pc/mem_reg[12][0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_pc/wr_ptr_reg[3]/CK (DFF_X1)                  0.00 #     0.00 r
  cbuf_pc/wr_ptr_reg[3]/QN (DFF_X1)                  0.30       0.30 f
  cbuf_pc/n976 (net)             4         9.02      0.00       0.30 f
  cbuf_pc/U1483/ZN (NOR3_X1)                         0.63       0.93 r
  cbuf_pc/n822 (net)             7        14.59      0.00       0.93 r
  cbuf_pc/U1557/ZN (NAND2_X1)                        0.42       1.34 f
  cbuf_pc/n806 (net)            18        37.05      0.00       1.34 f
  cbuf_pc/U1558/Z (CLKBUF_X1)                        0.37       1.71 f
  cbuf_pc/n808 (net)            16        33.07      0.00       1.71 f
  cbuf_pc/U1559/ZN (NAND2_X1)                        0.63       2.34 r
  cbuf_pc/n807 (net)            26        57.48      0.00       2.34 r
  cbuf_pc/U1560/Z (CLKBUF_X1)                        0.35       2.69 r
  cbuf_pc/n809 (net)             7        14.12      0.00       2.69 r
  cbuf_pc/U1561/ZN (OAI22_X1)                        0.10       2.79 f
  cbuf_pc/n1665 (net)            1         1.34      0.00       2.79 f
  cbuf_pc/mem_reg[12][0]/D (DFF_X1)                  0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_pc/mem_reg[12][0]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_pc/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_pc/mem_reg[13][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_pc/wr_ptr_reg[3]/CK (DFF_X1)                  0.00 #     0.00 r
  cbuf_pc/wr_ptr_reg[3]/QN (DFF_X1)                  0.30       0.30 f
  cbuf_pc/n976 (net)             4         9.02      0.00       0.30 f
  cbuf_pc/U1483/ZN (NOR3_X1)                         0.63       0.93 r
  cbuf_pc/n822 (net)             7        14.59      0.00       0.93 r
  cbuf_pc/U1520/ZN (NAND2_X1)                        0.42       1.34 f
  cbuf_pc/n802 (net)            18        37.05      0.00       1.34 f
  cbuf_pc/U1521/Z (CLKBUF_X1)                        0.37       1.71 f
  cbuf_pc/n804 (net)            16        33.07      0.00       1.71 f
  cbuf_pc/U1522/ZN (NAND2_X1)                        0.63       2.34 r
  cbuf_pc/n805 (net)            26        57.48      0.00       2.34 r
  cbuf_pc/U1523/Z (CLKBUF_X1)                        0.35       2.69 r
  cbuf_pc/n803 (net)             7        14.12      0.00       2.69 r
  cbuf_pc/U1530/ZN (OAI22_X1)                        0.10       2.79 f
  cbuf_pc/n1638 (net)            1         1.34      0.00       2.79 f
  cbuf_pc/mem_reg[13][5]/D (DFF_X1)                  0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_pc/mem_reg[13][5]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_pc/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_pc/mem_reg[13][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_pc/wr_ptr_reg[3]/CK (DFF_X1)                  0.00 #     0.00 r
  cbuf_pc/wr_ptr_reg[3]/QN (DFF_X1)                  0.30       0.30 f
  cbuf_pc/n976 (net)             4         9.02      0.00       0.30 f
  cbuf_pc/U1483/ZN (NOR3_X1)                         0.63       0.93 r
  cbuf_pc/n822 (net)             7        14.59      0.00       0.93 r
  cbuf_pc/U1520/ZN (NAND2_X1)                        0.42       1.34 f
  cbuf_pc/n802 (net)            18        37.05      0.00       1.34 f
  cbuf_pc/U1521/Z (CLKBUF_X1)                        0.37       1.71 f
  cbuf_pc/n804 (net)            16        33.07      0.00       1.71 f
  cbuf_pc/U1522/ZN (NAND2_X1)                        0.63       2.34 r
  cbuf_pc/n805 (net)            26        57.48      0.00       2.34 r
  cbuf_pc/U1523/Z (CLKBUF_X1)                        0.35       2.69 r
  cbuf_pc/n803 (net)             7        14.12      0.00       2.69 r
  cbuf_pc/U1529/ZN (OAI22_X1)                        0.10       2.79 f
  cbuf_pc/n1637 (net)            1         1.34      0.00       2.79 f
  cbuf_pc/mem_reg[13][4]/D (DFF_X1)                  0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_pc/mem_reg[13][4]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_pc/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_pc/mem_reg[13][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_pc/wr_ptr_reg[3]/CK (DFF_X1)                  0.00 #     0.00 r
  cbuf_pc/wr_ptr_reg[3]/QN (DFF_X1)                  0.30       0.30 f
  cbuf_pc/n976 (net)             4         9.02      0.00       0.30 f
  cbuf_pc/U1483/ZN (NOR3_X1)                         0.63       0.93 r
  cbuf_pc/n822 (net)             7        14.59      0.00       0.93 r
  cbuf_pc/U1520/ZN (NAND2_X1)                        0.42       1.34 f
  cbuf_pc/n802 (net)            18        37.05      0.00       1.34 f
  cbuf_pc/U1521/Z (CLKBUF_X1)                        0.37       1.71 f
  cbuf_pc/n804 (net)            16        33.07      0.00       1.71 f
  cbuf_pc/U1522/ZN (NAND2_X1)                        0.63       2.34 r
  cbuf_pc/n805 (net)            26        57.48      0.00       2.34 r
  cbuf_pc/U1523/Z (CLKBUF_X1)                        0.35       2.69 r
  cbuf_pc/n803 (net)             7        14.12      0.00       2.69 r
  cbuf_pc/U1528/ZN (OAI22_X1)                        0.10       2.79 f
  cbuf_pc/n1636 (net)            1         1.34      0.00       2.79 f
  cbuf_pc/mem_reg[13][3]/D (DFF_X1)                  0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_pc/mem_reg[13][3]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_pc/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_pc/mem_reg[13][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_pc/wr_ptr_reg[3]/CK (DFF_X1)                  0.00 #     0.00 r
  cbuf_pc/wr_ptr_reg[3]/QN (DFF_X1)                  0.30       0.30 f
  cbuf_pc/n976 (net)             4         9.02      0.00       0.30 f
  cbuf_pc/U1483/ZN (NOR3_X1)                         0.63       0.93 r
  cbuf_pc/n822 (net)             7        14.59      0.00       0.93 r
  cbuf_pc/U1520/ZN (NAND2_X1)                        0.42       1.34 f
  cbuf_pc/n802 (net)            18        37.05      0.00       1.34 f
  cbuf_pc/U1521/Z (CLKBUF_X1)                        0.37       1.71 f
  cbuf_pc/n804 (net)            16        33.07      0.00       1.71 f
  cbuf_pc/U1522/ZN (NAND2_X1)                        0.63       2.34 r
  cbuf_pc/n805 (net)            26        57.48      0.00       2.34 r
  cbuf_pc/U1523/Z (CLKBUF_X1)                        0.35       2.69 r
  cbuf_pc/n803 (net)             7        14.12      0.00       2.69 r
  cbuf_pc/U1527/ZN (OAI22_X1)                        0.10       2.79 f
  cbuf_pc/n1635 (net)            1         1.34      0.00       2.79 f
  cbuf_pc/mem_reg[13][2]/D (DFF_X1)                  0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_pc/mem_reg[13][2]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_pc/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_pc/mem_reg[13][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_pc/wr_ptr_reg[3]/CK (DFF_X1)                  0.00 #     0.00 r
  cbuf_pc/wr_ptr_reg[3]/QN (DFF_X1)                  0.30       0.30 f
  cbuf_pc/n976 (net)             4         9.02      0.00       0.30 f
  cbuf_pc/U1483/ZN (NOR3_X1)                         0.63       0.93 r
  cbuf_pc/n822 (net)             7        14.59      0.00       0.93 r
  cbuf_pc/U1520/ZN (NAND2_X1)                        0.42       1.34 f
  cbuf_pc/n802 (net)            18        37.05      0.00       1.34 f
  cbuf_pc/U1521/Z (CLKBUF_X1)                        0.37       1.71 f
  cbuf_pc/n804 (net)            16        33.07      0.00       1.71 f
  cbuf_pc/U1522/ZN (NAND2_X1)                        0.63       2.34 r
  cbuf_pc/n805 (net)            26        57.48      0.00       2.34 r
  cbuf_pc/U1523/Z (CLKBUF_X1)                        0.35       2.69 r
  cbuf_pc/n803 (net)             7        14.12      0.00       2.69 r
  cbuf_pc/U1526/ZN (OAI22_X1)                        0.10       2.79 f
  cbuf_pc/n1634 (net)            1         1.34      0.00       2.79 f
  cbuf_pc/mem_reg[13][1]/D (DFF_X1)                  0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_pc/mem_reg[13][1]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_pc/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_pc/mem_reg[14][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_pc/wr_ptr_reg[3]/CK (DFF_X1)                  0.00 #     0.00 r
  cbuf_pc/wr_ptr_reg[3]/QN (DFF_X1)                  0.30       0.30 f
  cbuf_pc/n976 (net)             4         9.02      0.00       0.30 f
  cbuf_pc/U1483/ZN (NOR3_X1)                         0.63       0.93 r
  cbuf_pc/n822 (net)             7        14.59      0.00       0.93 r
  cbuf_pc/U1484/ZN (NAND2_X1)                        0.42       1.34 f
  cbuf_pc/n798 (net)            18        37.05      0.00       1.34 f
  cbuf_pc/U1485/Z (CLKBUF_X1)                        0.37       1.71 f
  cbuf_pc/n800 (net)            16        33.07      0.00       1.71 f
  cbuf_pc/U1486/ZN (NAND2_X1)                        0.63       2.34 r
  cbuf_pc/n799 (net)            26        57.48      0.00       2.34 r
  cbuf_pc/U1487/Z (CLKBUF_X1)                        0.35       2.69 r
  cbuf_pc/n801 (net)             7        14.12      0.00       2.69 r
  cbuf_pc/U1493/ZN (OAI22_X1)                        0.10       2.79 f
  cbuf_pc/n1606 (net)            1         1.34      0.00       2.79 f
  cbuf_pc/mem_reg[14][5]/D (DFF_X1)                  0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_pc/mem_reg[14][5]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_pc/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_pc/mem_reg[14][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_pc/wr_ptr_reg[3]/CK (DFF_X1)                  0.00 #     0.00 r
  cbuf_pc/wr_ptr_reg[3]/QN (DFF_X1)                  0.30       0.30 f
  cbuf_pc/n976 (net)             4         9.02      0.00       0.30 f
  cbuf_pc/U1483/ZN (NOR3_X1)                         0.63       0.93 r
  cbuf_pc/n822 (net)             7        14.59      0.00       0.93 r
  cbuf_pc/U1484/ZN (NAND2_X1)                        0.42       1.34 f
  cbuf_pc/n798 (net)            18        37.05      0.00       1.34 f
  cbuf_pc/U1485/Z (CLKBUF_X1)                        0.37       1.71 f
  cbuf_pc/n800 (net)            16        33.07      0.00       1.71 f
  cbuf_pc/U1486/ZN (NAND2_X1)                        0.63       2.34 r
  cbuf_pc/n799 (net)            26        57.48      0.00       2.34 r
  cbuf_pc/U1487/Z (CLKBUF_X1)                        0.35       2.69 r
  cbuf_pc/n801 (net)             7        14.12      0.00       2.69 r
  cbuf_pc/U1492/ZN (OAI22_X1)                        0.10       2.79 f
  cbuf_pc/n1605 (net)            1         1.34      0.00       2.79 f
  cbuf_pc/mem_reg[14][4]/D (DFF_X1)                  0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_pc/mem_reg[14][4]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_pc/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_pc/mem_reg[14][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_pc/wr_ptr_reg[3]/CK (DFF_X1)                  0.00 #     0.00 r
  cbuf_pc/wr_ptr_reg[3]/QN (DFF_X1)                  0.30       0.30 f
  cbuf_pc/n976 (net)             4         9.02      0.00       0.30 f
  cbuf_pc/U1483/ZN (NOR3_X1)                         0.63       0.93 r
  cbuf_pc/n822 (net)             7        14.59      0.00       0.93 r
  cbuf_pc/U1484/ZN (NAND2_X1)                        0.42       1.34 f
  cbuf_pc/n798 (net)            18        37.05      0.00       1.34 f
  cbuf_pc/U1485/Z (CLKBUF_X1)                        0.37       1.71 f
  cbuf_pc/n800 (net)            16        33.07      0.00       1.71 f
  cbuf_pc/U1486/ZN (NAND2_X1)                        0.63       2.34 r
  cbuf_pc/n799 (net)            26        57.48      0.00       2.34 r
  cbuf_pc/U1487/Z (CLKBUF_X1)                        0.35       2.69 r
  cbuf_pc/n801 (net)             7        14.12      0.00       2.69 r
  cbuf_pc/U1491/ZN (OAI22_X1)                        0.10       2.79 f
  cbuf_pc/n1604 (net)            1         1.34      0.00       2.79 f
  cbuf_pc/mem_reg[14][3]/D (DFF_X1)                  0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_pc/mem_reg[14][3]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_pc/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_pc/mem_reg[14][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_pc/wr_ptr_reg[3]/CK (DFF_X1)                  0.00 #     0.00 r
  cbuf_pc/wr_ptr_reg[3]/QN (DFF_X1)                  0.30       0.30 f
  cbuf_pc/n976 (net)             4         9.02      0.00       0.30 f
  cbuf_pc/U1483/ZN (NOR3_X1)                         0.63       0.93 r
  cbuf_pc/n822 (net)             7        14.59      0.00       0.93 r
  cbuf_pc/U1484/ZN (NAND2_X1)                        0.42       1.34 f
  cbuf_pc/n798 (net)            18        37.05      0.00       1.34 f
  cbuf_pc/U1485/Z (CLKBUF_X1)                        0.37       1.71 f
  cbuf_pc/n800 (net)            16        33.07      0.00       1.71 f
  cbuf_pc/U1486/ZN (NAND2_X1)                        0.63       2.34 r
  cbuf_pc/n799 (net)            26        57.48      0.00       2.34 r
  cbuf_pc/U1487/Z (CLKBUF_X1)                        0.35       2.69 r
  cbuf_pc/n801 (net)             7        14.12      0.00       2.69 r
  cbuf_pc/U1490/ZN (OAI22_X1)                        0.10       2.79 f
  cbuf_pc/n1603 (net)            1         1.34      0.00       2.79 f
  cbuf_pc/mem_reg[14][2]/D (DFF_X1)                  0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_pc/mem_reg[14][2]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_pc/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_pc/mem_reg[14][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_pc/wr_ptr_reg[3]/CK (DFF_X1)                  0.00 #     0.00 r
  cbuf_pc/wr_ptr_reg[3]/QN (DFF_X1)                  0.30       0.30 f
  cbuf_pc/n976 (net)             4         9.02      0.00       0.30 f
  cbuf_pc/U1483/ZN (NOR3_X1)                         0.63       0.93 r
  cbuf_pc/n822 (net)             7        14.59      0.00       0.93 r
  cbuf_pc/U1484/ZN (NAND2_X1)                        0.42       1.34 f
  cbuf_pc/n798 (net)            18        37.05      0.00       1.34 f
  cbuf_pc/U1485/Z (CLKBUF_X1)                        0.37       1.71 f
  cbuf_pc/n800 (net)            16        33.07      0.00       1.71 f
  cbuf_pc/U1486/ZN (NAND2_X1)                        0.63       2.34 r
  cbuf_pc/n799 (net)            26        57.48      0.00       2.34 r
  cbuf_pc/U1487/Z (CLKBUF_X1)                        0.35       2.69 r
  cbuf_pc/n801 (net)             7        14.12      0.00       2.69 r
  cbuf_pc/U1489/ZN (OAI22_X1)                        0.10       2.79 f
  cbuf_pc/n1602 (net)            1         1.34      0.00       2.79 f
  cbuf_pc/mem_reg[14][1]/D (DFF_X1)                  0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_pc/mem_reg[14][1]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_pc/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_pc/mem_reg[14][0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_pc/wr_ptr_reg[3]/CK (DFF_X1)                  0.00 #     0.00 r
  cbuf_pc/wr_ptr_reg[3]/QN (DFF_X1)                  0.30       0.30 f
  cbuf_pc/n976 (net)             4         9.02      0.00       0.30 f
  cbuf_pc/U1483/ZN (NOR3_X1)                         0.63       0.93 r
  cbuf_pc/n822 (net)             7        14.59      0.00       0.93 r
  cbuf_pc/U1484/ZN (NAND2_X1)                        0.42       1.34 f
  cbuf_pc/n798 (net)            18        37.05      0.00       1.34 f
  cbuf_pc/U1485/Z (CLKBUF_X1)                        0.37       1.71 f
  cbuf_pc/n800 (net)            16        33.07      0.00       1.71 f
  cbuf_pc/U1486/ZN (NAND2_X1)                        0.63       2.34 r
  cbuf_pc/n799 (net)            26        57.48      0.00       2.34 r
  cbuf_pc/U1487/Z (CLKBUF_X1)                        0.35       2.69 r
  cbuf_pc/n801 (net)             7        14.12      0.00       2.69 r
  cbuf_pc/U1488/ZN (OAI22_X1)                        0.10       2.79 f
  cbuf_pc/n1601 (net)            1         1.34      0.00       2.79 f
  cbuf_pc/mem_reg[14][0]/D (DFF_X1)                  0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_pc/mem_reg[14][0]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_inst/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[12][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/wr_ptr_reg[3]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/wr_ptr_reg[3]/QN (DFF_X1)                0.30       0.30 f
  cbuf_inst/n976 (net)           4         9.02      0.00       0.30 f
  cbuf_inst/U1484/ZN (NOR3_X1)                       0.63       0.93 r
  cbuf_inst/n822 (net)           7        14.59      0.00       0.93 r
  cbuf_inst/U1557/ZN (NAND2_X1)                      0.42       1.34 f
  cbuf_inst/n806 (net)          18        37.05      0.00       1.34 f
  cbuf_inst/U1558/Z (CLKBUF_X1)                      0.37       1.71 f
  cbuf_inst/n808 (net)          16        33.07      0.00       1.71 f
  cbuf_inst/U1559/ZN (NAND2_X1)                      0.63       2.34 r
  cbuf_inst/n807 (net)          26        57.48      0.00       2.34 r
  cbuf_inst/U1560/Z (CLKBUF_X1)                      0.35       2.69 r
  cbuf_inst/n809 (net)           7        14.12      0.00       2.69 r
  cbuf_inst/U1566/ZN (OAI22_X1)                      0.10       2.79 f
  cbuf_inst/n3472 (net)          1         1.34      0.00       2.79 f
  cbuf_inst/mem_reg[12][5]/D (DFF_X1)                0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_inst/mem_reg[12][5]/CK (DFF_X1)               0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_inst/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[12][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/wr_ptr_reg[3]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/wr_ptr_reg[3]/QN (DFF_X1)                0.30       0.30 f
  cbuf_inst/n976 (net)           4         9.02      0.00       0.30 f
  cbuf_inst/U1484/ZN (NOR3_X1)                       0.63       0.93 r
  cbuf_inst/n822 (net)           7        14.59      0.00       0.93 r
  cbuf_inst/U1557/ZN (NAND2_X1)                      0.42       1.34 f
  cbuf_inst/n806 (net)          18        37.05      0.00       1.34 f
  cbuf_inst/U1558/Z (CLKBUF_X1)                      0.37       1.71 f
  cbuf_inst/n808 (net)          16        33.07      0.00       1.71 f
  cbuf_inst/U1559/ZN (NAND2_X1)                      0.63       2.34 r
  cbuf_inst/n807 (net)          26        57.48      0.00       2.34 r
  cbuf_inst/U1560/Z (CLKBUF_X1)                      0.35       2.69 r
  cbuf_inst/n809 (net)           7        14.12      0.00       2.69 r
  cbuf_inst/U1565/ZN (OAI22_X1)                      0.10       2.79 f
  cbuf_inst/n3473 (net)          1         1.34      0.00       2.79 f
  cbuf_inst/mem_reg[12][4]/D (DFF_X1)                0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_inst/mem_reg[12][4]/CK (DFF_X1)               0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_inst/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[12][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/wr_ptr_reg[3]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/wr_ptr_reg[3]/QN (DFF_X1)                0.30       0.30 f
  cbuf_inst/n976 (net)           4         9.02      0.00       0.30 f
  cbuf_inst/U1484/ZN (NOR3_X1)                       0.63       0.93 r
  cbuf_inst/n822 (net)           7        14.59      0.00       0.93 r
  cbuf_inst/U1557/ZN (NAND2_X1)                      0.42       1.34 f
  cbuf_inst/n806 (net)          18        37.05      0.00       1.34 f
  cbuf_inst/U1558/Z (CLKBUF_X1)                      0.37       1.71 f
  cbuf_inst/n808 (net)          16        33.07      0.00       1.71 f
  cbuf_inst/U1559/ZN (NAND2_X1)                      0.63       2.34 r
  cbuf_inst/n807 (net)          26        57.48      0.00       2.34 r
  cbuf_inst/U1560/Z (CLKBUF_X1)                      0.35       2.69 r
  cbuf_inst/n809 (net)           7        14.12      0.00       2.69 r
  cbuf_inst/U1564/ZN (OAI22_X1)                      0.10       2.79 f
  cbuf_inst/n3474 (net)          1         1.34      0.00       2.79 f
  cbuf_inst/mem_reg[12][3]/D (DFF_X1)                0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_inst/mem_reg[12][3]/CK (DFF_X1)               0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_inst/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[12][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/wr_ptr_reg[3]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/wr_ptr_reg[3]/QN (DFF_X1)                0.30       0.30 f
  cbuf_inst/n976 (net)           4         9.02      0.00       0.30 f
  cbuf_inst/U1484/ZN (NOR3_X1)                       0.63       0.93 r
  cbuf_inst/n822 (net)           7        14.59      0.00       0.93 r
  cbuf_inst/U1557/ZN (NAND2_X1)                      0.42       1.34 f
  cbuf_inst/n806 (net)          18        37.05      0.00       1.34 f
  cbuf_inst/U1558/Z (CLKBUF_X1)                      0.37       1.71 f
  cbuf_inst/n808 (net)          16        33.07      0.00       1.71 f
  cbuf_inst/U1559/ZN (NAND2_X1)                      0.63       2.34 r
  cbuf_inst/n807 (net)          26        57.48      0.00       2.34 r
  cbuf_inst/U1560/Z (CLKBUF_X1)                      0.35       2.69 r
  cbuf_inst/n809 (net)           7        14.12      0.00       2.69 r
  cbuf_inst/U1563/ZN (OAI22_X1)                      0.10       2.79 f
  cbuf_inst/n3475 (net)          1         1.34      0.00       2.79 f
  cbuf_inst/mem_reg[12][2]/D (DFF_X1)                0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_inst/mem_reg[12][2]/CK (DFF_X1)               0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_inst/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[12][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/wr_ptr_reg[3]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/wr_ptr_reg[3]/QN (DFF_X1)                0.30       0.30 f
  cbuf_inst/n976 (net)           4         9.02      0.00       0.30 f
  cbuf_inst/U1484/ZN (NOR3_X1)                       0.63       0.93 r
  cbuf_inst/n822 (net)           7        14.59      0.00       0.93 r
  cbuf_inst/U1557/ZN (NAND2_X1)                      0.42       1.34 f
  cbuf_inst/n806 (net)          18        37.05      0.00       1.34 f
  cbuf_inst/U1558/Z (CLKBUF_X1)                      0.37       1.71 f
  cbuf_inst/n808 (net)          16        33.07      0.00       1.71 f
  cbuf_inst/U1559/ZN (NAND2_X1)                      0.63       2.34 r
  cbuf_inst/n807 (net)          26        57.48      0.00       2.34 r
  cbuf_inst/U1560/Z (CLKBUF_X1)                      0.35       2.69 r
  cbuf_inst/n809 (net)           7        14.12      0.00       2.69 r
  cbuf_inst/U1562/ZN (OAI22_X1)                      0.10       2.79 f
  cbuf_inst/n3476 (net)          1         1.34      0.00       2.79 f
  cbuf_inst/mem_reg[12][1]/D (DFF_X1)                0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_inst/mem_reg[12][1]/CK (DFF_X1)               0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_inst/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[12][0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/wr_ptr_reg[3]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/wr_ptr_reg[3]/QN (DFF_X1)                0.30       0.30 f
  cbuf_inst/n976 (net)           4         9.02      0.00       0.30 f
  cbuf_inst/U1484/ZN (NOR3_X1)                       0.63       0.93 r
  cbuf_inst/n822 (net)           7        14.59      0.00       0.93 r
  cbuf_inst/U1557/ZN (NAND2_X1)                      0.42       1.34 f
  cbuf_inst/n806 (net)          18        37.05      0.00       1.34 f
  cbuf_inst/U1558/Z (CLKBUF_X1)                      0.37       1.71 f
  cbuf_inst/n808 (net)          16        33.07      0.00       1.71 f
  cbuf_inst/U1559/ZN (NAND2_X1)                      0.63       2.34 r
  cbuf_inst/n807 (net)          26        57.48      0.00       2.34 r
  cbuf_inst/U1560/Z (CLKBUF_X1)                      0.35       2.69 r
  cbuf_inst/n809 (net)           7        14.12      0.00       2.69 r
  cbuf_inst/U1561/ZN (OAI22_X1)                      0.10       2.79 f
  cbuf_inst/n3477 (net)          1         1.34      0.00       2.79 f
  cbuf_inst/mem_reg[12][0]/D (DFF_X1)                0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_inst/mem_reg[12][0]/CK (DFF_X1)               0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_inst/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[13][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/wr_ptr_reg[3]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/wr_ptr_reg[3]/QN (DFF_X1)                0.30       0.30 f
  cbuf_inst/n976 (net)           4         9.02      0.00       0.30 f
  cbuf_inst/U1484/ZN (NOR3_X1)                       0.63       0.93 r
  cbuf_inst/n822 (net)           7        14.59      0.00       0.93 r
  cbuf_inst/U1521/ZN (NAND2_X1)                      0.42       1.34 f
  cbuf_inst/n802 (net)          18        37.05      0.00       1.34 f
  cbuf_inst/U1522/Z (CLKBUF_X1)                      0.37       1.71 f
  cbuf_inst/n804 (net)          16        33.07      0.00       1.71 f
  cbuf_inst/U1523/ZN (NAND2_X1)                      0.63       2.34 r
  cbuf_inst/n805 (net)          26        57.48      0.00       2.34 r
  cbuf_inst/U1524/Z (CLKBUF_X1)                      0.35       2.69 r
  cbuf_inst/n803 (net)           7        14.12      0.00       2.69 r
  cbuf_inst/U1530/ZN (OAI22_X1)                      0.10       2.79 f
  cbuf_inst/n3504 (net)          1         1.34      0.00       2.79 f
  cbuf_inst/mem_reg[13][5]/D (DFF_X1)                0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_inst/mem_reg[13][5]/CK (DFF_X1)               0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_inst/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[13][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/wr_ptr_reg[3]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/wr_ptr_reg[3]/QN (DFF_X1)                0.30       0.30 f
  cbuf_inst/n976 (net)           4         9.02      0.00       0.30 f
  cbuf_inst/U1484/ZN (NOR3_X1)                       0.63       0.93 r
  cbuf_inst/n822 (net)           7        14.59      0.00       0.93 r
  cbuf_inst/U1521/ZN (NAND2_X1)                      0.42       1.34 f
  cbuf_inst/n802 (net)          18        37.05      0.00       1.34 f
  cbuf_inst/U1522/Z (CLKBUF_X1)                      0.37       1.71 f
  cbuf_inst/n804 (net)          16        33.07      0.00       1.71 f
  cbuf_inst/U1523/ZN (NAND2_X1)                      0.63       2.34 r
  cbuf_inst/n805 (net)          26        57.48      0.00       2.34 r
  cbuf_inst/U1524/Z (CLKBUF_X1)                      0.35       2.69 r
  cbuf_inst/n803 (net)           7        14.12      0.00       2.69 r
  cbuf_inst/U1529/ZN (OAI22_X1)                      0.10       2.79 f
  cbuf_inst/n3505 (net)          1         1.34      0.00       2.79 f
  cbuf_inst/mem_reg[13][4]/D (DFF_X1)                0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_inst/mem_reg[13][4]/CK (DFF_X1)               0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_inst/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[13][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/wr_ptr_reg[3]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/wr_ptr_reg[3]/QN (DFF_X1)                0.30       0.30 f
  cbuf_inst/n976 (net)           4         9.02      0.00       0.30 f
  cbuf_inst/U1484/ZN (NOR3_X1)                       0.63       0.93 r
  cbuf_inst/n822 (net)           7        14.59      0.00       0.93 r
  cbuf_inst/U1521/ZN (NAND2_X1)                      0.42       1.34 f
  cbuf_inst/n802 (net)          18        37.05      0.00       1.34 f
  cbuf_inst/U1522/Z (CLKBUF_X1)                      0.37       1.71 f
  cbuf_inst/n804 (net)          16        33.07      0.00       1.71 f
  cbuf_inst/U1523/ZN (NAND2_X1)                      0.63       2.34 r
  cbuf_inst/n805 (net)          26        57.48      0.00       2.34 r
  cbuf_inst/U1524/Z (CLKBUF_X1)                      0.35       2.69 r
  cbuf_inst/n803 (net)           7        14.12      0.00       2.69 r
  cbuf_inst/U1528/ZN (OAI22_X1)                      0.10       2.79 f
  cbuf_inst/n3506 (net)          1         1.34      0.00       2.79 f
  cbuf_inst/mem_reg[13][3]/D (DFF_X1)                0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_inst/mem_reg[13][3]/CK (DFF_X1)               0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_inst/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[13][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/wr_ptr_reg[3]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/wr_ptr_reg[3]/QN (DFF_X1)                0.30       0.30 f
  cbuf_inst/n976 (net)           4         9.02      0.00       0.30 f
  cbuf_inst/U1484/ZN (NOR3_X1)                       0.63       0.93 r
  cbuf_inst/n822 (net)           7        14.59      0.00       0.93 r
  cbuf_inst/U1521/ZN (NAND2_X1)                      0.42       1.34 f
  cbuf_inst/n802 (net)          18        37.05      0.00       1.34 f
  cbuf_inst/U1522/Z (CLKBUF_X1)                      0.37       1.71 f
  cbuf_inst/n804 (net)          16        33.07      0.00       1.71 f
  cbuf_inst/U1523/ZN (NAND2_X1)                      0.63       2.34 r
  cbuf_inst/n805 (net)          26        57.48      0.00       2.34 r
  cbuf_inst/U1524/Z (CLKBUF_X1)                      0.35       2.69 r
  cbuf_inst/n803 (net)           7        14.12      0.00       2.69 r
  cbuf_inst/U1527/ZN (OAI22_X1)                      0.10       2.79 f
  cbuf_inst/n3507 (net)          1         1.34      0.00       2.79 f
  cbuf_inst/mem_reg[13][2]/D (DFF_X1)                0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_inst/mem_reg[13][2]/CK (DFF_X1)               0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_inst/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[13][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/wr_ptr_reg[3]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/wr_ptr_reg[3]/QN (DFF_X1)                0.30       0.30 f
  cbuf_inst/n976 (net)           4         9.02      0.00       0.30 f
  cbuf_inst/U1484/ZN (NOR3_X1)                       0.63       0.93 r
  cbuf_inst/n822 (net)           7        14.59      0.00       0.93 r
  cbuf_inst/U1521/ZN (NAND2_X1)                      0.42       1.34 f
  cbuf_inst/n802 (net)          18        37.05      0.00       1.34 f
  cbuf_inst/U1522/Z (CLKBUF_X1)                      0.37       1.71 f
  cbuf_inst/n804 (net)          16        33.07      0.00       1.71 f
  cbuf_inst/U1523/ZN (NAND2_X1)                      0.63       2.34 r
  cbuf_inst/n805 (net)          26        57.48      0.00       2.34 r
  cbuf_inst/U1524/Z (CLKBUF_X1)                      0.35       2.69 r
  cbuf_inst/n803 (net)           7        14.12      0.00       2.69 r
  cbuf_inst/U1526/ZN (OAI22_X1)                      0.10       2.79 f
  cbuf_inst/n3508 (net)          1         1.34      0.00       2.79 f
  cbuf_inst/mem_reg[13][1]/D (DFF_X1)                0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_inst/mem_reg[13][1]/CK (DFF_X1)               0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_inst/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[14][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/wr_ptr_reg[3]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/wr_ptr_reg[3]/QN (DFF_X1)                0.30       0.30 f
  cbuf_inst/n976 (net)           4         9.02      0.00       0.30 f
  cbuf_inst/U1484/ZN (NOR3_X1)                       0.63       0.93 r
  cbuf_inst/n822 (net)           7        14.59      0.00       0.93 r
  cbuf_inst/U1485/ZN (NAND2_X1)                      0.42       1.34 f
  cbuf_inst/n798 (net)          18        37.05      0.00       1.34 f
  cbuf_inst/U1486/Z (CLKBUF_X1)                      0.37       1.71 f
  cbuf_inst/n800 (net)          16        33.07      0.00       1.71 f
  cbuf_inst/U1487/ZN (NAND2_X1)                      0.63       2.34 r
  cbuf_inst/n799 (net)          26        57.48      0.00       2.34 r
  cbuf_inst/U1488/Z (CLKBUF_X1)                      0.35       2.69 r
  cbuf_inst/n801 (net)           7        14.12      0.00       2.69 r
  cbuf_inst/U1494/ZN (OAI22_X1)                      0.10       2.79 f
  cbuf_inst/n3536 (net)          1         1.34      0.00       2.79 f
  cbuf_inst/mem_reg[14][5]/D (DFF_X1)                0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_inst/mem_reg[14][5]/CK (DFF_X1)               0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_inst/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[14][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/wr_ptr_reg[3]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/wr_ptr_reg[3]/QN (DFF_X1)                0.30       0.30 f
  cbuf_inst/n976 (net)           4         9.02      0.00       0.30 f
  cbuf_inst/U1484/ZN (NOR3_X1)                       0.63       0.93 r
  cbuf_inst/n822 (net)           7        14.59      0.00       0.93 r
  cbuf_inst/U1485/ZN (NAND2_X1)                      0.42       1.34 f
  cbuf_inst/n798 (net)          18        37.05      0.00       1.34 f
  cbuf_inst/U1486/Z (CLKBUF_X1)                      0.37       1.71 f
  cbuf_inst/n800 (net)          16        33.07      0.00       1.71 f
  cbuf_inst/U1487/ZN (NAND2_X1)                      0.63       2.34 r
  cbuf_inst/n799 (net)          26        57.48      0.00       2.34 r
  cbuf_inst/U1488/Z (CLKBUF_X1)                      0.35       2.69 r
  cbuf_inst/n801 (net)           7        14.12      0.00       2.69 r
  cbuf_inst/U1493/ZN (OAI22_X1)                      0.10       2.79 f
  cbuf_inst/n3537 (net)          1         1.34      0.00       2.79 f
  cbuf_inst/mem_reg[14][4]/D (DFF_X1)                0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_inst/mem_reg[14][4]/CK (DFF_X1)               0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_inst/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[14][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/wr_ptr_reg[3]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/wr_ptr_reg[3]/QN (DFF_X1)                0.30       0.30 f
  cbuf_inst/n976 (net)           4         9.02      0.00       0.30 f
  cbuf_inst/U1484/ZN (NOR3_X1)                       0.63       0.93 r
  cbuf_inst/n822 (net)           7        14.59      0.00       0.93 r
  cbuf_inst/U1485/ZN (NAND2_X1)                      0.42       1.34 f
  cbuf_inst/n798 (net)          18        37.05      0.00       1.34 f
  cbuf_inst/U1486/Z (CLKBUF_X1)                      0.37       1.71 f
  cbuf_inst/n800 (net)          16        33.07      0.00       1.71 f
  cbuf_inst/U1487/ZN (NAND2_X1)                      0.63       2.34 r
  cbuf_inst/n799 (net)          26        57.48      0.00       2.34 r
  cbuf_inst/U1488/Z (CLKBUF_X1)                      0.35       2.69 r
  cbuf_inst/n801 (net)           7        14.12      0.00       2.69 r
  cbuf_inst/U1492/ZN (OAI22_X1)                      0.10       2.79 f
  cbuf_inst/n3538 (net)          1         1.34      0.00       2.79 f
  cbuf_inst/mem_reg[14][3]/D (DFF_X1)                0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_inst/mem_reg[14][3]/CK (DFF_X1)               0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_inst/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[14][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/wr_ptr_reg[3]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/wr_ptr_reg[3]/QN (DFF_X1)                0.30       0.30 f
  cbuf_inst/n976 (net)           4         9.02      0.00       0.30 f
  cbuf_inst/U1484/ZN (NOR3_X1)                       0.63       0.93 r
  cbuf_inst/n822 (net)           7        14.59      0.00       0.93 r
  cbuf_inst/U1485/ZN (NAND2_X1)                      0.42       1.34 f
  cbuf_inst/n798 (net)          18        37.05      0.00       1.34 f
  cbuf_inst/U1486/Z (CLKBUF_X1)                      0.37       1.71 f
  cbuf_inst/n800 (net)          16        33.07      0.00       1.71 f
  cbuf_inst/U1487/ZN (NAND2_X1)                      0.63       2.34 r
  cbuf_inst/n799 (net)          26        57.48      0.00       2.34 r
  cbuf_inst/U1488/Z (CLKBUF_X1)                      0.35       2.69 r
  cbuf_inst/n801 (net)           7        14.12      0.00       2.69 r
  cbuf_inst/U1491/ZN (OAI22_X1)                      0.10       2.79 f
  cbuf_inst/n3539 (net)          1         1.34      0.00       2.79 f
  cbuf_inst/mem_reg[14][2]/D (DFF_X1)                0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_inst/mem_reg[14][2]/CK (DFF_X1)               0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_inst/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[14][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/wr_ptr_reg[3]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/wr_ptr_reg[3]/QN (DFF_X1)                0.30       0.30 f
  cbuf_inst/n976 (net)           4         9.02      0.00       0.30 f
  cbuf_inst/U1484/ZN (NOR3_X1)                       0.63       0.93 r
  cbuf_inst/n822 (net)           7        14.59      0.00       0.93 r
  cbuf_inst/U1485/ZN (NAND2_X1)                      0.42       1.34 f
  cbuf_inst/n798 (net)          18        37.05      0.00       1.34 f
  cbuf_inst/U1486/Z (CLKBUF_X1)                      0.37       1.71 f
  cbuf_inst/n800 (net)          16        33.07      0.00       1.71 f
  cbuf_inst/U1487/ZN (NAND2_X1)                      0.63       2.34 r
  cbuf_inst/n799 (net)          26        57.48      0.00       2.34 r
  cbuf_inst/U1488/Z (CLKBUF_X1)                      0.35       2.69 r
  cbuf_inst/n801 (net)           7        14.12      0.00       2.69 r
  cbuf_inst/U1490/ZN (OAI22_X1)                      0.10       2.79 f
  cbuf_inst/n3540 (net)          1         1.34      0.00       2.79 f
  cbuf_inst/mem_reg[14][1]/D (DFF_X1)                0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_inst/mem_reg[14][1]/CK (DFF_X1)               0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_inst/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[14][0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/wr_ptr_reg[3]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/wr_ptr_reg[3]/QN (DFF_X1)                0.30       0.30 f
  cbuf_inst/n976 (net)           4         9.02      0.00       0.30 f
  cbuf_inst/U1484/ZN (NOR3_X1)                       0.63       0.93 r
  cbuf_inst/n822 (net)           7        14.59      0.00       0.93 r
  cbuf_inst/U1485/ZN (NAND2_X1)                      0.42       1.34 f
  cbuf_inst/n798 (net)          18        37.05      0.00       1.34 f
  cbuf_inst/U1486/Z (CLKBUF_X1)                      0.37       1.71 f
  cbuf_inst/n800 (net)          16        33.07      0.00       1.71 f
  cbuf_inst/U1487/ZN (NAND2_X1)                      0.63       2.34 r
  cbuf_inst/n799 (net)          26        57.48      0.00       2.34 r
  cbuf_inst/U1488/Z (CLKBUF_X1)                      0.35       2.69 r
  cbuf_inst/n801 (net)           7        14.12      0.00       2.69 r
  cbuf_inst/U1489/ZN (OAI22_X1)                      0.10       2.79 f
  cbuf_inst/n3541 (net)          1         1.34      0.00       2.79 f
  cbuf_inst/mem_reg[14][0]/D (DFF_X1)                0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_inst/mem_reg[14][0]/CK (DFF_X1)               0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_pc/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_pc/mem_reg[12][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_pc/wr_ptr_reg[3]/CK (DFF_X1)                  0.00 #     0.00 r
  cbuf_pc/wr_ptr_reg[3]/QN (DFF_X1)                  0.30       0.30 f
  cbuf_pc/n976 (net)             4         9.02      0.00       0.30 f
  cbuf_pc/U1483/ZN (NOR3_X1)                         0.63       0.93 r
  cbuf_pc/n822 (net)             7        14.59      0.00       0.93 r
  cbuf_pc/U1557/ZN (NAND2_X1)                        0.42       1.34 f
  cbuf_pc/n806 (net)            18        37.05      0.00       1.34 f
  cbuf_pc/U1558/Z (CLKBUF_X1)                        0.37       1.71 f
  cbuf_pc/n808 (net)            16        33.07      0.00       1.71 f
  cbuf_pc/U1559/ZN (NAND2_X1)                        0.63       2.34 r
  cbuf_pc/n807 (net)            26        57.48      0.00       2.34 r
  cbuf_pc/U1560/Z (CLKBUF_X1)                        0.35       2.69 r
  cbuf_pc/n809 (net)             7        14.12      0.00       2.69 r
  cbuf_pc/U1592/ZN (OAI22_X1)                        0.10       2.79 f
  cbuf_pc/n1696 (net)            1         1.34      0.00       2.79 f
  cbuf_pc/mem_reg[12][31]/D (DFF_X1)                 0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_pc/mem_reg[12][31]/CK (DFF_X1)                0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_pc/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_pc/mem_reg[14][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_pc/wr_ptr_reg[3]/CK (DFF_X1)                  0.00 #     0.00 r
  cbuf_pc/wr_ptr_reg[3]/QN (DFF_X1)                  0.30       0.30 f
  cbuf_pc/n976 (net)             4         9.02      0.00       0.30 f
  cbuf_pc/U1483/ZN (NOR3_X1)                         0.63       0.93 r
  cbuf_pc/n822 (net)             7        14.59      0.00       0.93 r
  cbuf_pc/U1484/ZN (NAND2_X1)                        0.42       1.34 f
  cbuf_pc/n798 (net)            18        37.05      0.00       1.34 f
  cbuf_pc/U1485/Z (CLKBUF_X1)                        0.37       1.71 f
  cbuf_pc/n800 (net)            16        33.07      0.00       1.71 f
  cbuf_pc/U1486/ZN (NAND2_X1)                        0.63       2.34 r
  cbuf_pc/n799 (net)            26        57.48      0.00       2.34 r
  cbuf_pc/U1487/Z (CLKBUF_X1)                        0.35       2.69 r
  cbuf_pc/n801 (net)             7        14.12      0.00       2.69 r
  cbuf_pc/U1519/ZN (OAI22_X1)                        0.10       2.79 f
  cbuf_pc/n1632 (net)            1         1.34      0.00       2.79 f
  cbuf_pc/mem_reg[14][31]/D (DFF_X1)                 0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_pc/mem_reg[14][31]/CK (DFF_X1)                0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_inst/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[12][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cbuf_inst/wr_ptr_reg[3]/CK (DFF_X1)                               0.00 #     0.00 r
  cbuf_inst/wr_ptr_reg[3]/QN (DFF_X1)                               0.30       0.30 f
  cbuf_inst/n976 (net)                          4         9.02      0.00       0.30 f
  cbuf_inst/U1484/ZN (NOR3_X1)                                      0.63       0.93 r
  cbuf_inst/n822 (net)                          7        14.59      0.00       0.93 r
  cbuf_inst/U1557/ZN (NAND2_X1)                                     0.42       1.34 f
  cbuf_inst/n806 (net)                         18        37.05      0.00       1.34 f
  cbuf_inst/U1558/Z (CLKBUF_X1)                                     0.37       1.71 f
  cbuf_inst/n808 (net)                         16        33.07      0.00       1.71 f
  cbuf_inst/U1559/ZN (NAND2_X1)                                     0.63       2.34 r
  cbuf_inst/n807 (net)                         26        57.48      0.00       2.34 r
  cbuf_inst/U1560/Z (CLKBUF_X1)                                     0.35       2.69 r
  cbuf_inst/n809 (net)                          7        14.12      0.00       2.69 r
  cbuf_inst/U1592/ZN (OAI22_X1)                                     0.10       2.79 f
  cbuf_inst/n3446 (net)                         1         1.34      0.00       2.79 f
  cbuf_inst/mem_reg[12][31]/D (DFF_X1)                              0.01       2.80 f
  data arrival time                                                            2.80

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  cbuf_inst/mem_reg[12][31]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                               -0.16       9.79
  data required time                                                           9.79
  ------------------------------------------------------------------------------------
  data required time                                                           9.79
  data arrival time                                                           -2.80
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  6.99


  Startpoint: cbuf_inst/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[14][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cbuf_inst/wr_ptr_reg[3]/CK (DFF_X1)                               0.00 #     0.00 r
  cbuf_inst/wr_ptr_reg[3]/QN (DFF_X1)                               0.30       0.30 f
  cbuf_inst/n976 (net)                          4         9.02      0.00       0.30 f
  cbuf_inst/U1484/ZN (NOR3_X1)                                      0.63       0.93 r
  cbuf_inst/n822 (net)                          7        14.59      0.00       0.93 r
  cbuf_inst/U1485/ZN (NAND2_X1)                                     0.42       1.34 f
  cbuf_inst/n798 (net)                         18        37.05      0.00       1.34 f
  cbuf_inst/U1486/Z (CLKBUF_X1)                                     0.37       1.71 f
  cbuf_inst/n800 (net)                         16        33.07      0.00       1.71 f
  cbuf_inst/U1487/ZN (NAND2_X1)                                     0.63       2.34 r
  cbuf_inst/n799 (net)                         26        57.48      0.00       2.34 r
  cbuf_inst/U1488/Z (CLKBUF_X1)                                     0.35       2.69 r
  cbuf_inst/n801 (net)                          7        14.12      0.00       2.69 r
  cbuf_inst/U1520/ZN (OAI22_X1)                                     0.10       2.79 f
  cbuf_inst/n3510 (net)                         1         1.34      0.00       2.79 f
  cbuf_inst/mem_reg[14][31]/D (DFF_X1)                              0.01       2.80 f
  data arrival time                                                            2.80

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  cbuf_inst/mem_reg[14][31]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                               -0.16       9.79
  data required time                                                           9.79
  ------------------------------------------------------------------------------------
  data required time                                                           9.79
  data arrival time                                                           -2.80
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  6.99


  Startpoint: cbuf_pc/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_pc/mem_reg[13][27]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_pc/wr_ptr_reg[3]/CK (DFF_X1)                  0.00 #     0.00 r
  cbuf_pc/wr_ptr_reg[3]/QN (DFF_X1)                  0.30       0.30 f
  cbuf_pc/n976 (net)             4         9.02      0.00       0.30 f
  cbuf_pc/U1483/ZN (NOR3_X1)                         0.63       0.93 r
  cbuf_pc/n822 (net)             7        14.59      0.00       0.93 r
  cbuf_pc/U1520/ZN (NAND2_X1)                        0.42       1.34 f
  cbuf_pc/n802 (net)            18        37.05      0.00       1.34 f
  cbuf_pc/U1521/Z (CLKBUF_X1)                        0.37       1.71 f
  cbuf_pc/n804 (net)            16        33.07      0.00       1.71 f
  cbuf_pc/U1522/ZN (NAND2_X1)                        0.63       2.34 r
  cbuf_pc/n805 (net)            26        57.48      0.00       2.34 r
  cbuf_pc/U1523/Z (CLKBUF_X1)                        0.35       2.69 r
  cbuf_pc/n803 (net)             7        14.12      0.00       2.69 r
  cbuf_pc/U1552/ZN (OAI22_X1)                        0.10       2.79 f
  cbuf_pc/n1660 (net)            1         1.34      0.00       2.79 f
  cbuf_pc/mem_reg[13][27]/D (DFF_X1)                 0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_pc/mem_reg[13][27]/CK (DFF_X1)                0.00       9.95 r
  library setup time                                -0.15       9.80
  data required time                                            9.80
  ---------------------------------------------------------------------
  data required time                                            9.80
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   7.00


  Startpoint: cbuf_inst/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[13][27]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cbuf_inst/wr_ptr_reg[3]/CK (DFF_X1)                               0.00 #     0.00 r
  cbuf_inst/wr_ptr_reg[3]/QN (DFF_X1)                               0.30       0.30 f
  cbuf_inst/n976 (net)                          4         9.02      0.00       0.30 f
  cbuf_inst/U1484/ZN (NOR3_X1)                                      0.63       0.93 r
  cbuf_inst/n822 (net)                          7        14.59      0.00       0.93 r
  cbuf_inst/U1521/ZN (NAND2_X1)                                     0.42       1.34 f
  cbuf_inst/n802 (net)                         18        37.05      0.00       1.34 f
  cbuf_inst/U1522/Z (CLKBUF_X1)                                     0.37       1.71 f
  cbuf_inst/n804 (net)                         16        33.07      0.00       1.71 f
  cbuf_inst/U1523/ZN (NAND2_X1)                                     0.63       2.34 r
  cbuf_inst/n805 (net)                         26        57.48      0.00       2.34 r
  cbuf_inst/U1524/Z (CLKBUF_X1)                                     0.35       2.69 r
  cbuf_inst/n803 (net)                          7        14.12      0.00       2.69 r
  cbuf_inst/U1552/ZN (OAI22_X1)                                     0.10       2.79 f
  cbuf_inst/n3482 (net)                         1         1.34      0.00       2.79 f
  cbuf_inst/mem_reg[13][27]/D (DFF_X1)                              0.01       2.80 f
  data arrival time                                                            2.80

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  cbuf_inst/mem_reg[13][27]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                               -0.15       9.80
  data required time                                                           9.80
  ------------------------------------------------------------------------------------
  data required time                                                           9.80
  data arrival time                                                           -2.80
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.00


  Startpoint: cbuf_inst/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[13][0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/wr_ptr_reg[3]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/wr_ptr_reg[3]/QN (DFF_X1)                0.30       0.30 f
  cbuf_inst/n976 (net)           4         9.02      0.00       0.30 f
  cbuf_inst/U1484/ZN (NOR3_X1)                       0.63       0.93 r
  cbuf_inst/n822 (net)           7        14.59      0.00       0.93 r
  cbuf_inst/U1521/ZN (NAND2_X1)                      0.42       1.34 f
  cbuf_inst/n802 (net)          18        37.05      0.00       1.34 f
  cbuf_inst/U1522/Z (CLKBUF_X1)                      0.37       1.71 f
  cbuf_inst/n804 (net)          16        33.07      0.00       1.71 f
  cbuf_inst/U1523/ZN (NAND2_X1)                      0.63       2.34 r
  cbuf_inst/n805 (net)          26        57.48      0.00       2.34 r
  cbuf_inst/U1524/Z (CLKBUF_X1)                      0.35       2.69 r
  cbuf_inst/n803 (net)           7        14.12      0.00       2.69 r
  cbuf_inst/U1525/ZN (OAI22_X1)                      0.10       2.79 f
  cbuf_inst/n3509 (net)          1         1.34      0.00       2.79 f
  cbuf_inst/mem_reg[13][0]/D (DFF_X1)                0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_inst/mem_reg[13][0]/CK (DFF_X1)               0.00       9.95 r
  library setup time                                -0.15       9.80
  data required time                                            9.80
  ---------------------------------------------------------------------
  data required time                                            9.80
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   7.00


1
