Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2.1 (win64) Build 1302555 Wed Aug  5 13:06:02 MDT 2015
| Date         : Fri Oct 16 19:04:20 2015
| Host         : JJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: Sw0 (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Sw1 (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: BtnD/db_reg/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: BtnD/kd_reg/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: BtnL/db_reg/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: BtnL/kd_reg/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: BtnR/db_reg/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: BtnR/kd_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: BtnU/db_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: BtnU/kd_reg/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Clk_100Hz/slowClk_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Clk_1Hz/slowClk_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Clk_Db/slowClk_reg/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[0]_C/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[0]_P/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[10]_C/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[10]_LDC/G (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[10]_P/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[11]_C/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[11]_LDC/G (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[11]_P/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[12]_C/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[12]_LDC/G (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[12]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Controller/BCD_Time_reg[13]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Controller/BCD_Time_reg[13]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Controller/BCD_Time_reg[13]_P/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[14]_C/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[14]_LDC/G (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[14]_P/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[15]_C/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[15]_LDC/G (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[15]_P/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[1]_C/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[1]_LDC/G (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[1]_P/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[2]_C/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[2]_LDC/G (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[2]_P/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[3]_C/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[3]_LDC/G (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[3]_P/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[4]_C/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[4]_LDC/G (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[4]_P/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[5]_C/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[5]_LDC/G (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[5]_P/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[6]_C/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[6]_LDC/G (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[6]_P/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[7]_C/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[7]_LDC/G (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[7]_P/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[8]_C/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[8]_LDC/G (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[8]_P/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[9]_C/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[9]_LDC/G (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Controller/BCD_Time_reg[9]_P/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.635        0.000                      0                  171        0.099        0.000                      0                  171        4.500        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.635        0.000                      0                  171        0.099        0.000                      0                  171        4.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 Clk_Db/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_Db/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.766ns (20.847%)  route 2.908ns (79.153%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.566     5.087    Clk_Db/clk_100MHz_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  Clk_Db/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  Clk_Db/counter_reg[21]/Q
                         net (fo=2, routed)           1.014     6.619    Clk_Db/counter_reg[21]
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.743 r  Clk_Db/counter[0]_i_7__1/O
                         net (fo=2, routed)           1.072     7.816    Clk_Db/counter[0]_i_7__1_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.940 r  Clk_Db/counter[0]_i_1__1/O
                         net (fo=28, routed)          0.822     8.762    Clk_Db/counter[0]_i_1__1_n_0
    SLICE_X38Y50         FDRE                                         r  Clk_Db/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.436    14.777    Clk_Db/clk_100MHz_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  Clk_Db/counter_reg[24]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X38Y50         FDRE (Setup_fdre_C_R)       -0.524    14.397    Clk_Db/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 Clk_Db/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_Db/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.766ns (20.847%)  route 2.908ns (79.153%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.566     5.087    Clk_Db/clk_100MHz_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  Clk_Db/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  Clk_Db/counter_reg[21]/Q
                         net (fo=2, routed)           1.014     6.619    Clk_Db/counter_reg[21]
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.743 r  Clk_Db/counter[0]_i_7__1/O
                         net (fo=2, routed)           1.072     7.816    Clk_Db/counter[0]_i_7__1_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.940 r  Clk_Db/counter[0]_i_1__1/O
                         net (fo=28, routed)          0.822     8.762    Clk_Db/counter[0]_i_1__1_n_0
    SLICE_X38Y50         FDRE                                         r  Clk_Db/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.436    14.777    Clk_Db/clk_100MHz_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  Clk_Db/counter_reg[25]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X38Y50         FDRE (Setup_fdre_C_R)       -0.524    14.397    Clk_Db/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 Clk_Db/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_Db/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.766ns (20.847%)  route 2.908ns (79.153%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.566     5.087    Clk_Db/clk_100MHz_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  Clk_Db/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  Clk_Db/counter_reg[21]/Q
                         net (fo=2, routed)           1.014     6.619    Clk_Db/counter_reg[21]
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.743 r  Clk_Db/counter[0]_i_7__1/O
                         net (fo=2, routed)           1.072     7.816    Clk_Db/counter[0]_i_7__1_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.940 r  Clk_Db/counter[0]_i_1__1/O
                         net (fo=28, routed)          0.822     8.762    Clk_Db/counter[0]_i_1__1_n_0
    SLICE_X38Y50         FDRE                                         r  Clk_Db/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.436    14.777    Clk_Db/clk_100MHz_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  Clk_Db/counter_reg[26]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X38Y50         FDRE (Setup_fdre_C_R)       -0.524    14.397    Clk_Db/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 Clk_Db/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_Db/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.766ns (20.847%)  route 2.908ns (79.153%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.566     5.087    Clk_Db/clk_100MHz_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  Clk_Db/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  Clk_Db/counter_reg[21]/Q
                         net (fo=2, routed)           1.014     6.619    Clk_Db/counter_reg[21]
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.743 r  Clk_Db/counter[0]_i_7__1/O
                         net (fo=2, routed)           1.072     7.816    Clk_Db/counter[0]_i_7__1_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.940 r  Clk_Db/counter[0]_i_1__1/O
                         net (fo=28, routed)          0.822     8.762    Clk_Db/counter[0]_i_1__1_n_0
    SLICE_X38Y50         FDRE                                         r  Clk_Db/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.436    14.777    Clk_Db/clk_100MHz_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  Clk_Db/counter_reg[27]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X38Y50         FDRE (Setup_fdre_C_R)       -0.524    14.397    Clk_Db/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 Clk_1Hz/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_1Hz/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 0.704ns (19.189%)  route 2.965ns (80.811%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.566     5.087    Clk_1Hz/clk_100MHz_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  Clk_1Hz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Clk_1Hz/counter_reg[21]/Q
                         net (fo=2, routed)           1.015     6.558    Clk_1Hz/counter_reg[21]
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.682 r  Clk_1Hz/counter[0]_i_7/O
                         net (fo=2, routed)           1.148     7.830    Clk_1Hz/counter[0]_i_7_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.954 r  Clk_1Hz/counter[0]_i_1/O
                         net (fo=28, routed)          0.802     8.756    Clk_1Hz/counter[0]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  Clk_1Hz/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.436    14.777    Clk_1Hz/clk_100MHz_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  Clk_1Hz/counter_reg[24]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    Clk_1Hz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 Clk_1Hz/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_1Hz/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 0.704ns (19.189%)  route 2.965ns (80.811%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.566     5.087    Clk_1Hz/clk_100MHz_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  Clk_1Hz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Clk_1Hz/counter_reg[21]/Q
                         net (fo=2, routed)           1.015     6.558    Clk_1Hz/counter_reg[21]
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.682 r  Clk_1Hz/counter[0]_i_7/O
                         net (fo=2, routed)           1.148     7.830    Clk_1Hz/counter[0]_i_7_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.954 r  Clk_1Hz/counter[0]_i_1/O
                         net (fo=28, routed)          0.802     8.756    Clk_1Hz/counter[0]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  Clk_1Hz/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.436    14.777    Clk_1Hz/clk_100MHz_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  Clk_1Hz/counter_reg[25]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    Clk_1Hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 Clk_1Hz/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_1Hz/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 0.704ns (19.189%)  route 2.965ns (80.811%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.566     5.087    Clk_1Hz/clk_100MHz_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  Clk_1Hz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Clk_1Hz/counter_reg[21]/Q
                         net (fo=2, routed)           1.015     6.558    Clk_1Hz/counter_reg[21]
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.682 r  Clk_1Hz/counter[0]_i_7/O
                         net (fo=2, routed)           1.148     7.830    Clk_1Hz/counter[0]_i_7_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.954 r  Clk_1Hz/counter[0]_i_1/O
                         net (fo=28, routed)          0.802     8.756    Clk_1Hz/counter[0]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  Clk_1Hz/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.436    14.777    Clk_1Hz/clk_100MHz_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  Clk_1Hz/counter_reg[26]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    Clk_1Hz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 Clk_1Hz/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_1Hz/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 0.704ns (19.189%)  route 2.965ns (80.811%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.566     5.087    Clk_1Hz/clk_100MHz_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  Clk_1Hz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Clk_1Hz/counter_reg[21]/Q
                         net (fo=2, routed)           1.015     6.558    Clk_1Hz/counter_reg[21]
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.682 r  Clk_1Hz/counter[0]_i_7/O
                         net (fo=2, routed)           1.148     7.830    Clk_1Hz/counter[0]_i_7_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.954 r  Clk_1Hz/counter[0]_i_1/O
                         net (fo=28, routed)          0.802     8.756    Clk_1Hz/counter[0]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  Clk_1Hz/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.436    14.777    Clk_1Hz/clk_100MHz_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  Clk_1Hz/counter_reg[27]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    Clk_1Hz/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.740ns  (required time - arrival time)
  Source:                 Clk_100Hz/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_100Hz/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 0.704ns (19.202%)  route 2.962ns (80.798%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.568     5.089    Clk_100Hz/clk_100MHz_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  Clk_100Hz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  Clk_100Hz/counter_reg[21]/Q
                         net (fo=2, routed)           1.015     6.560    Clk_100Hz/counter_reg[21]
    SLICE_X44Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.684 r  Clk_100Hz/counter[0]_i_7__0/O
                         net (fo=2, routed)           1.145     7.830    Clk_100Hz/counter[0]_i_7__0_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.954 r  Clk_100Hz/counter[0]_i_1__0/O
                         net (fo=28, routed)          0.802     8.756    Clk_100Hz/clear
    SLICE_X45Y50         FDRE                                         r  Clk_100Hz/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.439    14.780    Clk_100Hz/clk_100MHz_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  Clk_100Hz/counter_reg[24]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X45Y50         FDRE (Setup_fdre_C_R)       -0.429    14.495    Clk_100Hz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  5.740    

Slack (MET) :             5.740ns  (required time - arrival time)
  Source:                 Clk_100Hz/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_100Hz/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 0.704ns (19.202%)  route 2.962ns (80.798%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.568     5.089    Clk_100Hz/clk_100MHz_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  Clk_100Hz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  Clk_100Hz/counter_reg[21]/Q
                         net (fo=2, routed)           1.015     6.560    Clk_100Hz/counter_reg[21]
    SLICE_X44Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.684 r  Clk_100Hz/counter[0]_i_7__0/O
                         net (fo=2, routed)           1.145     7.830    Clk_100Hz/counter[0]_i_7__0_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.954 r  Clk_100Hz/counter[0]_i_1__0/O
                         net (fo=28, routed)          0.802     8.756    Clk_100Hz/clear
    SLICE_X45Y50         FDRE                                         r  Clk_100Hz/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.439    14.780    Clk_100Hz/clk_100MHz_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  Clk_100Hz/counter_reg[25]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X45Y50         FDRE (Setup_fdre_C_R)       -0.429    14.495    Clk_100Hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  5.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Clk_Db/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_Db/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.564     1.447    Clk_Db/clk_100MHz_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  Clk_Db/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  Clk_Db/counter_reg[22]/Q
                         net (fo=2, routed)           0.126     1.737    Clk_Db/counter_reg[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  Clk_Db/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.894    Clk_Db/counter_reg[20]_i_1__1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.947 r  Clk_Db/counter_reg[24]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.947    Clk_Db/counter_reg[24]_i_1__1_n_7
    SLICE_X38Y50         FDRE                                         r  Clk_Db/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.831     1.958    Clk_Db/clk_100MHz_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  Clk_Db/counter_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    Clk_Db/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Clk_100Hz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_100Hz/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.565     1.448    Clk_100Hz/clk_100MHz_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  Clk_100Hz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Clk_100Hz/counter_reg[23]/Q
                         net (fo=2, routed)           0.117     1.706    Clk_100Hz/counter_reg[23]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  Clk_100Hz/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.867    Clk_100Hz/counter_reg[20]_i_1__0_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.921 r  Clk_100Hz/counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.921    Clk_100Hz/counter_reg[24]_i_1__0_n_7
    SLICE_X45Y50         FDRE                                         r  Clk_100Hz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.833     1.960    Clk_100Hz/clk_100MHz_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  Clk_100Hz/counter_reg[24]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    Clk_100Hz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Clk_1Hz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_1Hz/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.564     1.447    Clk_1Hz/clk_100MHz_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  Clk_1Hz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Clk_1Hz/counter_reg[23]/Q
                         net (fo=2, routed)           0.117     1.705    Clk_1Hz/counter_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  Clk_1Hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    Clk_1Hz/counter_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.920 r  Clk_1Hz/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.920    Clk_1Hz/counter_reg[24]_i_1_n_7
    SLICE_X37Y50         FDRE                                         r  Clk_1Hz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.831     1.958    Clk_1Hz/clk_100MHz_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  Clk_1Hz/counter_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    Clk_1Hz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Clk_100Hz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_100Hz/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.565     1.448    Clk_100Hz/clk_100MHz_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  Clk_100Hz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Clk_100Hz/counter_reg[23]/Q
                         net (fo=2, routed)           0.117     1.706    Clk_100Hz/counter_reg[23]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  Clk_100Hz/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.867    Clk_100Hz/counter_reg[20]_i_1__0_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.932 r  Clk_100Hz/counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.932    Clk_100Hz/counter_reg[24]_i_1__0_n_5
    SLICE_X45Y50         FDRE                                         r  Clk_100Hz/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.833     1.960    Clk_100Hz/clk_100MHz_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  Clk_100Hz/counter_reg[26]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    Clk_100Hz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Clk_Db/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_Db/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.564     1.447    Clk_Db/clk_100MHz_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  Clk_Db/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  Clk_Db/counter_reg[22]/Q
                         net (fo=2, routed)           0.126     1.737    Clk_Db/counter_reg[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  Clk_Db/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.894    Clk_Db/counter_reg[20]_i_1__1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.960 r  Clk_Db/counter_reg[24]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.960    Clk_Db/counter_reg[24]_i_1__1_n_5
    SLICE_X38Y50         FDRE                                         r  Clk_Db/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.831     1.958    Clk_Db/clk_100MHz_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  Clk_Db/counter_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    Clk_Db/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Clk_1Hz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_1Hz/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.564     1.447    Clk_1Hz/clk_100MHz_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  Clk_1Hz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Clk_1Hz/counter_reg[23]/Q
                         net (fo=2, routed)           0.117     1.705    Clk_1Hz/counter_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  Clk_1Hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    Clk_1Hz/counter_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.931 r  Clk_1Hz/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.931    Clk_1Hz/counter_reg[24]_i_1_n_5
    SLICE_X37Y50         FDRE                                         r  Clk_1Hz/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.831     1.958    Clk_1Hz/clk_100MHz_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  Clk_1Hz/counter_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    Clk_1Hz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Clk_Db/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_Db/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.564     1.447    Clk_Db/clk_100MHz_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  Clk_Db/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  Clk_Db/counter_reg[22]/Q
                         net (fo=2, routed)           0.126     1.737    Clk_Db/counter_reg[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  Clk_Db/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.894    Clk_Db/counter_reg[20]_i_1__1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.983 r  Clk_Db/counter_reg[24]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.983    Clk_Db/counter_reg[24]_i_1__1_n_6
    SLICE_X38Y50         FDRE                                         r  Clk_Db/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.831     1.958    Clk_Db/clk_100MHz_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  Clk_Db/counter_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    Clk_Db/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Clk_100Hz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_100Hz/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.565     1.448    Clk_100Hz/clk_100MHz_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  Clk_100Hz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Clk_100Hz/counter_reg[23]/Q
                         net (fo=2, routed)           0.117     1.706    Clk_100Hz/counter_reg[23]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  Clk_100Hz/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.867    Clk_100Hz/counter_reg[20]_i_1__0_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.957 r  Clk_100Hz/counter_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.957    Clk_100Hz/counter_reg[24]_i_1__0_n_6
    SLICE_X45Y50         FDRE                                         r  Clk_100Hz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.833     1.960    Clk_100Hz/clk_100MHz_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  Clk_100Hz/counter_reg[25]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    Clk_100Hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Clk_100Hz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_100Hz/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.565     1.448    Clk_100Hz/clk_100MHz_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  Clk_100Hz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Clk_100Hz/counter_reg[23]/Q
                         net (fo=2, routed)           0.117     1.706    Clk_100Hz/counter_reg[23]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  Clk_100Hz/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.867    Clk_100Hz/counter_reg[20]_i_1__0_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.957 r  Clk_100Hz/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.957    Clk_100Hz/counter_reg[24]_i_1__0_n_4
    SLICE_X45Y50         FDRE                                         r  Clk_100Hz/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.833     1.960    Clk_100Hz/clk_100MHz_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  Clk_100Hz/counter_reg[27]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    Clk_100Hz/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Clk_Db/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_Db/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.457%)  route 0.127ns (23.543%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.564     1.447    Clk_Db/clk_100MHz_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  Clk_Db/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  Clk_Db/counter_reg[22]/Q
                         net (fo=2, routed)           0.126     1.737    Clk_Db/counter_reg[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  Clk_Db/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.894    Clk_Db/counter_reg[20]_i_1__1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.985 r  Clk_Db/counter_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.985    Clk_Db/counter_reg[24]_i_1__1_n_4
    SLICE_X38Y50         FDRE                                         r  Clk_Db/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.831     1.958    Clk_Db/clk_100MHz_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  Clk_Db/counter_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    Clk_Db/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X45Y44   Clk_100Hz/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y46   Clk_100Hz/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y46   Clk_100Hz/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y47   Clk_100Hz/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y47   Clk_100Hz/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y47   Clk_100Hz/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y47   Clk_100Hz/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y48   Clk_100Hz/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y48   Clk_100Hz/counter_reg[17]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   Clk_1Hz/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Clk_1Hz/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Clk_1Hz/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   Clk_1Hz/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   Clk_1Hz/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   Clk_1Hz/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   Clk_1Hz/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   Clk_1Hz/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   Clk_1Hz/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   Clk_1Hz/counter_reg[7]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X45Y44   Clk_100Hz/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y46   Clk_100Hz/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y46   Clk_100Hz/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y44   Clk_100Hz/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y44   Clk_100Hz/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y44   Clk_100Hz/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y45   Clk_100Hz/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y45   Clk_100Hz/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y45   Clk_100Hz/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y45   Clk_100Hz/counter_reg[7]/C



