#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Sat May 06 01:00:20 2017
# Process ID: 13680
# Current directory: C:/Users/khem_/Desktop/DIG_DESIGN_LAB/final_project/microblaze_vga/microblaze_vga.runs/design_1_axi4_vga_0_0_synth_1
# Command line: vivado.exe -log design_1_axi4_vga_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi4_vga_0_0.tcl
# Log file: C:/Users/khem_/Desktop/DIG_DESIGN_LAB/final_project/microblaze_vga/microblaze_vga.runs/design_1_axi4_vga_0_0_synth_1/design_1_axi4_vga_0_0.vds
# Journal file: C:/Users/khem_/Desktop/DIG_DESIGN_LAB/final_project/microblaze_vga/microblaze_vga.runs/design_1_axi4_vga_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_axi4_vga_0_0.tcl -notrace
Command: synth_design -top design_1_axi4_vga_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12188 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 293.078 ; gain = 82.691
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_axi4_vga_0_0' [c:/Users/khem_/Desktop/DIG_DESIGN_LAB/final_project/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/ip/design_1_axi4_vga_0_0/synth/design_1_axi4_vga_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi4_vga_v1_0' [c:/Users/khem_/Desktop/DIG_DESIGN_LAB/final_project/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/ipshared/29e4/hdl/axi4_vga_v1_0.v:4]
	Parameter C_VIDEO_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'vga_test' [c:/Users/khem_/Desktop/DIG_DESIGN_LAB/final_project/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/ipshared/29e4/hdl/vga_test.v:1]
INFO: [Synth 8-638] synthesizing module 'vga_sync' [c:/Users/khem_/Desktop/DIG_DESIGN_LAB/final_project/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/ipshared/29e4/hdl/vga_sync.v:1]
	Parameter H_DISPLAY bound to: 640 - type: integer 
	Parameter H_L_BORDER bound to: 48 - type: integer 
	Parameter H_R_BORDER bound to: 16 - type: integer 
	Parameter H_RETRACE bound to: 96 - type: integer 
	Parameter H_MAX bound to: 799 - type: integer 
	Parameter START_H_RETRACE bound to: 656 - type: integer 
	Parameter END_H_RETRACE bound to: 751 - type: integer 
	Parameter V_DISPLAY bound to: 480 - type: integer 
	Parameter V_T_BORDER bound to: 10 - type: integer 
	Parameter V_B_BORDER bound to: 33 - type: integer 
	Parameter V_RETRACE bound to: 2 - type: integer 
	Parameter V_MAX bound to: 524 - type: integer 
	Parameter START_V_RETRACE bound to: 513 - type: integer 
	Parameter END_V_RETRACE bound to: 514 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (1#1) [c:/Users/khem_/Desktop/DIG_DESIGN_LAB/final_project/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/ipshared/29e4/hdl/vga_sync.v:1]
INFO: [Synth 8-256] done synthesizing module 'vga_test' (2#1) [c:/Users/khem_/Desktop/DIG_DESIGN_LAB/final_project/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/ipshared/29e4/hdl/vga_test.v:1]
WARNING: [Synth 8-567] referenced signal 'video_s00_axis_aresetn' should be on the sensitivity list [c:/Users/khem_/Desktop/DIG_DESIGN_LAB/final_project/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/ipshared/29e4/hdl/axi4_vga_v1_0.v:49]
WARNING: [Synth 8-567] referenced signal 'video_s00_axis_tvalid' should be on the sensitivity list [c:/Users/khem_/Desktop/DIG_DESIGN_LAB/final_project/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/ipshared/29e4/hdl/axi4_vga_v1_0.v:49]
WARNING: [Synth 8-567] referenced signal 'video_s00_axis_tdata' should be on the sensitivity list [c:/Users/khem_/Desktop/DIG_DESIGN_LAB/final_project/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/ipshared/29e4/hdl/axi4_vga_v1_0.v:49]
INFO: [Synth 8-256] done synthesizing module 'axi4_vga_v1_0' (3#1) [c:/Users/khem_/Desktop/DIG_DESIGN_LAB/final_project/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/ipshared/29e4/hdl/axi4_vga_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi4_vga_0_0' (4#1) [c:/Users/khem_/Desktop/DIG_DESIGN_LAB/final_project/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/ip/design_1_axi4_vga_0_0/synth/design_1_axi4_vga_0_0.v:57]
WARNING: [Synth 8-3331] design axi4_vga_v1_0 has unconnected port video_s00_axis_tdata[20]
WARNING: [Synth 8-3331] design axi4_vga_v1_0 has unconnected port video_s00_axis_tdata[19]
WARNING: [Synth 8-3331] design axi4_vga_v1_0 has unconnected port video_s00_axis_tdata[18]
WARNING: [Synth 8-3331] design axi4_vga_v1_0 has unconnected port video_s00_axis_tdata[17]
WARNING: [Synth 8-3331] design axi4_vga_v1_0 has unconnected port video_s00_axis_tdata[16]
WARNING: [Synth 8-3331] design axi4_vga_v1_0 has unconnected port video_s00_axis_tdata[15]
WARNING: [Synth 8-3331] design axi4_vga_v1_0 has unconnected port video_s00_axis_tdata[14]
WARNING: [Synth 8-3331] design axi4_vga_v1_0 has unconnected port video_s00_axis_tdata[13]
WARNING: [Synth 8-3331] design axi4_vga_v1_0 has unconnected port video_s00_axis_tdata[12]
WARNING: [Synth 8-3331] design axi4_vga_v1_0 has unconnected port video_s00_axis_tdata[11]
WARNING: [Synth 8-3331] design axi4_vga_v1_0 has unconnected port video_s00_axis_tdata[10]
WARNING: [Synth 8-3331] design axi4_vga_v1_0 has unconnected port video_s00_axis_tdata[9]
WARNING: [Synth 8-3331] design axi4_vga_v1_0 has unconnected port video_s00_axis_tdata[8]
WARNING: [Synth 8-3331] design axi4_vga_v1_0 has unconnected port video_s00_axis_tdata[7]
WARNING: [Synth 8-3331] design axi4_vga_v1_0 has unconnected port video_s00_axis_tdata[6]
WARNING: [Synth 8-3331] design axi4_vga_v1_0 has unconnected port video_s00_axis_tdata[5]
WARNING: [Synth 8-3331] design axi4_vga_v1_0 has unconnected port video_s00_axis_tdata[4]
WARNING: [Synth 8-3331] design axi4_vga_v1_0 has unconnected port video_s00_axis_tdata[3]
WARNING: [Synth 8-3331] design axi4_vga_v1_0 has unconnected port video_s00_axis_tdata[2]
WARNING: [Synth 8-3331] design axi4_vga_v1_0 has unconnected port video_s00_axis_tdata[1]
WARNING: [Synth 8-3331] design axi4_vga_v1_0 has unconnected port video_s00_axis_tdata[0]
WARNING: [Synth 8-3331] design axi4_vga_v1_0 has unconnected port video_s00_axis_tlast
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 330.527 ; gain = 120.141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 330.527 ; gain = 120.141
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 606.594 ; gain = 0.020
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 606.594 ; gain = 396.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 606.594 ; gain = 396.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 606.594 ; gain = 396.207
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'rgb_reg_reg' [c:/Users/khem_/Desktop/DIG_DESIGN_LAB/final_project/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/ipshared/29e4/hdl/axi4_vga_v1_0.v:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 606.594 ; gain = 396.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module vga_test 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design design_1_axi4_vga_0_0 has port video_s00_axis_tready driven by constant 1
WARNING: [Synth 8-3331] design design_1_axi4_vga_0_0 has unconnected port video_s00_axis_tdata[20]
WARNING: [Synth 8-3331] design design_1_axi4_vga_0_0 has unconnected port video_s00_axis_tdata[19]
WARNING: [Synth 8-3331] design design_1_axi4_vga_0_0 has unconnected port video_s00_axis_tdata[18]
WARNING: [Synth 8-3331] design design_1_axi4_vga_0_0 has unconnected port video_s00_axis_tdata[17]
WARNING: [Synth 8-3331] design design_1_axi4_vga_0_0 has unconnected port video_s00_axis_tdata[16]
WARNING: [Synth 8-3331] design design_1_axi4_vga_0_0 has unconnected port video_s00_axis_tdata[15]
WARNING: [Synth 8-3331] design design_1_axi4_vga_0_0 has unconnected port video_s00_axis_tdata[14]
WARNING: [Synth 8-3331] design design_1_axi4_vga_0_0 has unconnected port video_s00_axis_tdata[13]
WARNING: [Synth 8-3331] design design_1_axi4_vga_0_0 has unconnected port video_s00_axis_tdata[12]
WARNING: [Synth 8-3331] design design_1_axi4_vga_0_0 has unconnected port video_s00_axis_tdata[11]
WARNING: [Synth 8-3331] design design_1_axi4_vga_0_0 has unconnected port video_s00_axis_tdata[10]
WARNING: [Synth 8-3331] design design_1_axi4_vga_0_0 has unconnected port video_s00_axis_tdata[9]
WARNING: [Synth 8-3331] design design_1_axi4_vga_0_0 has unconnected port video_s00_axis_tdata[8]
WARNING: [Synth 8-3331] design design_1_axi4_vga_0_0 has unconnected port video_s00_axis_tdata[7]
WARNING: [Synth 8-3331] design design_1_axi4_vga_0_0 has unconnected port video_s00_axis_tdata[6]
WARNING: [Synth 8-3331] design design_1_axi4_vga_0_0 has unconnected port video_s00_axis_tdata[5]
WARNING: [Synth 8-3331] design design_1_axi4_vga_0_0 has unconnected port video_s00_axis_tdata[4]
WARNING: [Synth 8-3331] design design_1_axi4_vga_0_0 has unconnected port video_s00_axis_tdata[3]
WARNING: [Synth 8-3331] design design_1_axi4_vga_0_0 has unconnected port video_s00_axis_tdata[2]
WARNING: [Synth 8-3331] design design_1_axi4_vga_0_0 has unconnected port video_s00_axis_tdata[1]
WARNING: [Synth 8-3331] design design_1_axi4_vga_0_0 has unconnected port video_s00_axis_tdata[0]
WARNING: [Synth 8-3331] design design_1_axi4_vga_0_0 has unconnected port video_s00_axis_tlast
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rgb_reg_reg[11] )
INFO: [Synth 8-3332] Sequential element (inst/rgb_reg_reg[11]) is unused and will be removed from module design_1_axi4_vga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/vga_inst/rgb_reg_reg[11]) is unused and will be removed from module design_1_axi4_vga_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 606.594 ; gain = 396.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 606.594 ; gain = 396.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 606.594 ; gain = 396.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 606.594 ; gain = 396.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 606.594 ; gain = 396.207
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 606.594 ; gain = 396.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 606.594 ; gain = 396.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 606.594 ; gain = 396.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 606.594 ; gain = 396.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 606.594 ; gain = 396.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |     5|
|3     |LUT3 |     3|
|4     |LUT4 |     4|
|5     |LUT5 |     8|
|6     |LUT6 |    25|
|7     |FDCE |    35|
|8     |LDC  |    11|
+------+-----+------+

Report Instance Areas: 
+------+--------------------+--------------+------+
|      |Instance            |Module        |Cells |
+------+--------------------+--------------+------+
|1     |top                 |              |    94|
|2     |  inst              |axi4_vga_v1_0 |    94|
|3     |    vga_inst        |vga_test      |    82|
|4     |      vga_sync_unit |vga_sync      |    71|
+------+--------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 606.594 ; gain = 396.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 606.594 ; gain = 113.762
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 606.594 ; gain = 396.207
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  LDC => LDCE: 11 instances

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 606.594 ; gain = 389.828
INFO: [Common 17-1381] The checkpoint 'C:/Users/khem_/Desktop/DIG_DESIGN_LAB/final_project/microblaze_vga/microblaze_vga.runs/design_1_axi4_vga_0_0_synth_1/design_1_axi4_vga_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/khem_/Desktop/DIG_DESIGN_LAB/final_project/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/ip/design_1_axi4_vga_0_0/design_1_axi4_vga_0_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/khem_/Desktop/DIG_DESIGN_LAB/final_project/microblaze_vga/microblaze_vga.runs/design_1_axi4_vga_0_0_synth_1/design_1_axi4_vga_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 606.594 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May 06 01:00:45 2017...
