// Seed: 2395515348
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    output tri1 id_3,
    output wor id_4,
    output wand id_5,
    input supply1 id_6,
    output supply0 id_7,
    input tri id_8,
    output wor id_9,
    input uwire id_10,
    input wor id_11,
    input wor id_12
);
endmodule
module module_1 (
    output supply0 id_0,
    output tri id_1,
    input tri0 id_2,
    input wor id_3,
    input wor id_4,
    input supply0 id_5,
    output wand id_6,
    output wand id_7,
    output tri0 id_8,
    input supply0 id_9
);
  assign id_6 = ~id_9 == id_9;
  wire id_11;
  wire id_12;
  wire id_13;
  supply1 id_14 = id_2 & 1;
  wire id_15;
  module_0(
      id_5, id_2, id_4, id_6, id_1, id_0, id_2, id_8, id_4, id_6, id_9, id_2, id_3
  );
endmodule
