AArch64 SM.BLR+cachesync-isb
Stable=X9
{ 1:X0=NOP; 1:X1=P0:m0; 1:X9=0; }
P0             | P1          ;
     B END     | STR W0,[X1] ;
m0:  B l0      | DC CVAU,X1  ;
     MOV W9,#1 | DSB ISH     ;
     RET       | IC IVAU,X1  ;
l0:  MOV W9,#0 | DSB ISH     ;
     RET       | ISB         ;
END:           | BLR X1      ;
exists 1:X9=0

