

================================================================
== Vivado HLS Report for 'Loop_3_proc228'
================================================================
* Date:           Mon Aug 22 00:16:10 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        axi_ii_1
* Solution:       example_par_1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.776 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3199|     3199| 15.995 us | 15.995 us |  3199|  3199|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     3198|     3198|       246|          -|          -|    13|    no    |
        | + Loop 1.1      |      244|      244|       122|          -|          -|     2|    no    |
        |  ++ Loop 1.1.1  |      120|      120|         1|          -|          -|   120|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 4 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_index_mat_s_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_index_mat_s_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_index_mat_s_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_index_mat_s_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_index_mat_s_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_index_mat_s_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_index_mat_s_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_index_mat_s_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_index_mat_s_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_index_mat_s_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_index_mat_s_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_index_mat_s_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_index_mat_s_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_index_mat_s_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_index_mat_s_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_index_mat_s_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_index_mat_s_16_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_index_mat_s_17_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_index_mat_s_18_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_index_mat_s_19_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_index_mat_s_20_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_index_mat_s_21_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_index_mat_s_22_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_index_mat_s_23_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_index_mat_s_24_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_index_mat_s_25_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.60ns)   --->   "br label %.preheader86"   --->   Operation 31 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.65>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%j19_0 = phi i4 [ 0, %newFuncRoot ], [ %j, %.preheader86.loopexit ]"   --->   Operation 32 'phi' 'j19_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.65ns)   --->   "%icmp_ln145 = icmp eq i4 %j19_0, -3" [example.cpp:145]   --->   Operation 33 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.33ns)   --->   "%j = add i4 %j19_0, 1" [example.cpp:145]   --->   Operation 35 'add' 'j' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln145, label %arrayctor.loop22.preheader.exitStub, label %.preheader85.preheader" [example.cpp:145]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %j19_0, i1 false)" [example.cpp:148]   --->   Operation 37 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.60ns)   --->   "br label %.preheader85" [example.cpp:146]   --->   Operation 38 'br' <Predicate = (!icmp_ln145)> <Delay = 0.60>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 39 'ret' <Predicate = (icmp_ln145)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.60>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%k20_0 = phi i2 [ 0, %.preheader85.preheader ], [ %k, %.preheader85.loopexit ]"   --->   Operation 40 'phi' 'k20_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i2 %k20_0 to i8" [example.cpp:146]   --->   Operation 41 'zext' 'zext_ln146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.34ns)   --->   "%icmp_ln146 = icmp eq i2 %k20_0, -2" [example.cpp:146]   --->   Operation 42 'icmp' 'icmp_ln146' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_258 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 43 'speclooptripcount' 'empty_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.23ns)   --->   "%k = add i2 %k20_0, 1" [example.cpp:146]   --->   Operation 44 'add' 'k' <Predicate = true> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln146, label %.preheader86.loopexit, label %.preheader84.preheader" [example.cpp:146]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i2 %k20_0 to i5" [example.cpp:148]   --->   Operation 46 'zext' 'zext_ln148' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.34ns)   --->   "%add_ln154 = add i5 %shl_ln, %zext_ln148" [example.cpp:148]   --->   Operation 47 'add' 'add_ln154' <Predicate = (!icmp_ln146)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln148 = trunc i2 %k20_0 to i1" [example.cpp:148]   --->   Operation 48 'trunc' 'trunc_ln148' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.60ns)   --->   "br label %.preheader84" [example.cpp:147]   --->   Operation 49 'br' <Predicate = (!icmp_ln146)> <Delay = 0.60>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br label %.preheader86"   --->   Operation 50 'br' <Predicate = (icmp_ln146)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.77>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%i21_0 = phi i7 [ %i, %0 ], [ 0, %.preheader84.preheader ]"   --->   Operation 51 'phi' 'i21_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.59ns)   --->   "%icmp_ln147 = icmp eq i7 %i21_0, -8" [example.cpp:147]   --->   Operation 52 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty_259 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 53 'speclooptripcount' 'empty_259' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.40ns)   --->   "%i = add i7 %i21_0, 1" [example.cpp:147]   --->   Operation 54 'add' 'i' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln147, label %.preheader85.loopexit, label %2" [example.cpp:147]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln148_1 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %i21_0, i1 false)" [example.cpp:148]   --->   Operation 56 'bitconcatenate' 'shl_ln148_1' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.48ns)   --->   "%add_ln148 = add i8 %zext_ln146, %shl_ln148_1" [example.cpp:148]   --->   Operation 57 'add' 'add_ln148' <Predicate = (!icmp_ln147)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.61ns)   --->   "switch i5 %add_ln154, label %branch25115 [
    i5 0, label %branch090
    i5 1, label %branch191
    i5 2, label %branch292
    i5 3, label %branch393
    i5 4, label %branch494
    i5 5, label %branch595
    i5 6, label %branch696
    i5 7, label %branch797
    i5 8, label %branch898
    i5 9, label %branch999
    i5 10, label %branch10100
    i5 11, label %branch11101
    i5 12, label %branch12102
    i5 13, label %branch13103
    i5 14, label %branch14104
    i5 15, label %branch15105
    i5 -16, label %branch16106
    i5 -15, label %branch17107
    i5 -14, label %branch18108
    i5 -13, label %branch19109
    i5 -12, label %branch20110
    i5 -11, label %branch21111
    i5 -10, label %branch22112
    i5 -9, label %branch23113
    i5 -8, label %branch24114
  ]" [example.cpp:148]   --->   Operation 58 'switch' <Predicate = (!icmp_ln147)> <Delay = 0.61>
ST_4 : Operation 59 [1/1] (1.45ns)   --->   "%tmp_V_25 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_index_mat_s_24_V_V)" [example.cpp:148]   --->   Operation 59 'read' 'tmp_V_25' <Predicate = (!icmp_ln147 & add_ln154 == 24)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 60 [1/1] (1.16ns)   --->   "br label %1" [example.cpp:148]   --->   Operation 60 'br' <Predicate = (!icmp_ln147 & add_ln154 == 24)> <Delay = 1.16>
ST_4 : Operation 61 [1/1] (1.45ns)   --->   "%tmp_V_24 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_index_mat_s_23_V_V)" [example.cpp:148]   --->   Operation 61 'read' 'tmp_V_24' <Predicate = (!icmp_ln147 & add_ln154 == 23)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 62 [1/1] (1.16ns)   --->   "br label %1" [example.cpp:148]   --->   Operation 62 'br' <Predicate = (!icmp_ln147 & add_ln154 == 23)> <Delay = 1.16>
ST_4 : Operation 63 [1/1] (1.45ns)   --->   "%tmp_V_23 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_index_mat_s_22_V_V)" [example.cpp:148]   --->   Operation 63 'read' 'tmp_V_23' <Predicate = (!icmp_ln147 & add_ln154 == 22)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 64 [1/1] (1.16ns)   --->   "br label %1" [example.cpp:148]   --->   Operation 64 'br' <Predicate = (!icmp_ln147 & add_ln154 == 22)> <Delay = 1.16>
ST_4 : Operation 65 [1/1] (1.45ns)   --->   "%tmp_V_22 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_index_mat_s_21_V_V)" [example.cpp:148]   --->   Operation 65 'read' 'tmp_V_22' <Predicate = (!icmp_ln147 & add_ln154 == 21)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 66 [1/1] (1.16ns)   --->   "br label %1" [example.cpp:148]   --->   Operation 66 'br' <Predicate = (!icmp_ln147 & add_ln154 == 21)> <Delay = 1.16>
ST_4 : Operation 67 [1/1] (1.45ns)   --->   "%tmp_V_21 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_index_mat_s_20_V_V)" [example.cpp:148]   --->   Operation 67 'read' 'tmp_V_21' <Predicate = (!icmp_ln147 & add_ln154 == 20)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 68 [1/1] (1.16ns)   --->   "br label %1" [example.cpp:148]   --->   Operation 68 'br' <Predicate = (!icmp_ln147 & add_ln154 == 20)> <Delay = 1.16>
ST_4 : Operation 69 [1/1] (1.45ns)   --->   "%tmp_V_20 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_index_mat_s_19_V_V)" [example.cpp:148]   --->   Operation 69 'read' 'tmp_V_20' <Predicate = (!icmp_ln147 & add_ln154 == 19)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 70 [1/1] (1.16ns)   --->   "br label %1" [example.cpp:148]   --->   Operation 70 'br' <Predicate = (!icmp_ln147 & add_ln154 == 19)> <Delay = 1.16>
ST_4 : Operation 71 [1/1] (1.45ns)   --->   "%tmp_V_19 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_index_mat_s_18_V_V)" [example.cpp:148]   --->   Operation 71 'read' 'tmp_V_19' <Predicate = (!icmp_ln147 & add_ln154 == 18)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 72 [1/1] (1.16ns)   --->   "br label %1" [example.cpp:148]   --->   Operation 72 'br' <Predicate = (!icmp_ln147 & add_ln154 == 18)> <Delay = 1.16>
ST_4 : Operation 73 [1/1] (1.45ns)   --->   "%tmp_V_18 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_index_mat_s_17_V_V)" [example.cpp:148]   --->   Operation 73 'read' 'tmp_V_18' <Predicate = (!icmp_ln147 & add_ln154 == 17)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 74 [1/1] (1.16ns)   --->   "br label %1" [example.cpp:148]   --->   Operation 74 'br' <Predicate = (!icmp_ln147 & add_ln154 == 17)> <Delay = 1.16>
ST_4 : Operation 75 [1/1] (1.45ns)   --->   "%tmp_V_17 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_index_mat_s_16_V_V)" [example.cpp:148]   --->   Operation 75 'read' 'tmp_V_17' <Predicate = (!icmp_ln147 & add_ln154 == 16)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 76 [1/1] (1.16ns)   --->   "br label %1" [example.cpp:148]   --->   Operation 76 'br' <Predicate = (!icmp_ln147 & add_ln154 == 16)> <Delay = 1.16>
ST_4 : Operation 77 [1/1] (1.45ns)   --->   "%tmp_V_16 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_index_mat_s_15_V_V)" [example.cpp:148]   --->   Operation 77 'read' 'tmp_V_16' <Predicate = (!icmp_ln147 & add_ln154 == 15)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 78 [1/1] (1.16ns)   --->   "br label %1" [example.cpp:148]   --->   Operation 78 'br' <Predicate = (!icmp_ln147 & add_ln154 == 15)> <Delay = 1.16>
ST_4 : Operation 79 [1/1] (1.45ns)   --->   "%tmp_V_15 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_index_mat_s_14_V_V)" [example.cpp:148]   --->   Operation 79 'read' 'tmp_V_15' <Predicate = (!icmp_ln147 & add_ln154 == 14)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 80 [1/1] (1.16ns)   --->   "br label %1" [example.cpp:148]   --->   Operation 80 'br' <Predicate = (!icmp_ln147 & add_ln154 == 14)> <Delay = 1.16>
ST_4 : Operation 81 [1/1] (1.45ns)   --->   "%tmp_V_14 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_index_mat_s_13_V_V)" [example.cpp:148]   --->   Operation 81 'read' 'tmp_V_14' <Predicate = (!icmp_ln147 & add_ln154 == 13)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 82 [1/1] (1.16ns)   --->   "br label %1" [example.cpp:148]   --->   Operation 82 'br' <Predicate = (!icmp_ln147 & add_ln154 == 13)> <Delay = 1.16>
ST_4 : Operation 83 [1/1] (1.45ns)   --->   "%tmp_V_13 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_index_mat_s_12_V_V)" [example.cpp:148]   --->   Operation 83 'read' 'tmp_V_13' <Predicate = (!icmp_ln147 & add_ln154 == 12)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 84 [1/1] (1.16ns)   --->   "br label %1" [example.cpp:148]   --->   Operation 84 'br' <Predicate = (!icmp_ln147 & add_ln154 == 12)> <Delay = 1.16>
ST_4 : Operation 85 [1/1] (1.45ns)   --->   "%tmp_V_12 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_index_mat_s_11_V_V)" [example.cpp:148]   --->   Operation 85 'read' 'tmp_V_12' <Predicate = (!icmp_ln147 & add_ln154 == 11)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 86 [1/1] (1.16ns)   --->   "br label %1" [example.cpp:148]   --->   Operation 86 'br' <Predicate = (!icmp_ln147 & add_ln154 == 11)> <Delay = 1.16>
ST_4 : Operation 87 [1/1] (1.45ns)   --->   "%tmp_V_11 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_index_mat_s_10_V_V)" [example.cpp:148]   --->   Operation 87 'read' 'tmp_V_11' <Predicate = (!icmp_ln147 & add_ln154 == 10)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 88 [1/1] (1.16ns)   --->   "br label %1" [example.cpp:148]   --->   Operation 88 'br' <Predicate = (!icmp_ln147 & add_ln154 == 10)> <Delay = 1.16>
ST_4 : Operation 89 [1/1] (1.45ns)   --->   "%tmp_V_10 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_index_mat_s_9_V_V)" [example.cpp:148]   --->   Operation 89 'read' 'tmp_V_10' <Predicate = (!icmp_ln147 & add_ln154 == 9)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 90 [1/1] (1.16ns)   --->   "br label %1" [example.cpp:148]   --->   Operation 90 'br' <Predicate = (!icmp_ln147 & add_ln154 == 9)> <Delay = 1.16>
ST_4 : Operation 91 [1/1] (1.45ns)   --->   "%tmp_V_9 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_index_mat_s_8_V_V)" [example.cpp:148]   --->   Operation 91 'read' 'tmp_V_9' <Predicate = (!icmp_ln147 & add_ln154 == 8)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 92 [1/1] (1.16ns)   --->   "br label %1" [example.cpp:148]   --->   Operation 92 'br' <Predicate = (!icmp_ln147 & add_ln154 == 8)> <Delay = 1.16>
ST_4 : Operation 93 [1/1] (1.45ns)   --->   "%tmp_V_8 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_index_mat_s_7_V_V)" [example.cpp:148]   --->   Operation 93 'read' 'tmp_V_8' <Predicate = (!icmp_ln147 & add_ln154 == 7)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 94 [1/1] (1.16ns)   --->   "br label %1" [example.cpp:148]   --->   Operation 94 'br' <Predicate = (!icmp_ln147 & add_ln154 == 7)> <Delay = 1.16>
ST_4 : Operation 95 [1/1] (1.45ns)   --->   "%tmp_V_7 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_index_mat_s_6_V_V)" [example.cpp:148]   --->   Operation 95 'read' 'tmp_V_7' <Predicate = (!icmp_ln147 & add_ln154 == 6)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 96 [1/1] (1.16ns)   --->   "br label %1" [example.cpp:148]   --->   Operation 96 'br' <Predicate = (!icmp_ln147 & add_ln154 == 6)> <Delay = 1.16>
ST_4 : Operation 97 [1/1] (1.45ns)   --->   "%tmp_V_6 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_index_mat_s_5_V_V)" [example.cpp:148]   --->   Operation 97 'read' 'tmp_V_6' <Predicate = (!icmp_ln147 & add_ln154 == 5)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 98 [1/1] (1.16ns)   --->   "br label %1" [example.cpp:148]   --->   Operation 98 'br' <Predicate = (!icmp_ln147 & add_ln154 == 5)> <Delay = 1.16>
ST_4 : Operation 99 [1/1] (1.45ns)   --->   "%tmp_V_5 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_index_mat_s_4_V_V)" [example.cpp:148]   --->   Operation 99 'read' 'tmp_V_5' <Predicate = (!icmp_ln147 & add_ln154 == 4)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 100 [1/1] (1.16ns)   --->   "br label %1" [example.cpp:148]   --->   Operation 100 'br' <Predicate = (!icmp_ln147 & add_ln154 == 4)> <Delay = 1.16>
ST_4 : Operation 101 [1/1] (1.45ns)   --->   "%tmp_V_4 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_index_mat_s_3_V_V)" [example.cpp:148]   --->   Operation 101 'read' 'tmp_V_4' <Predicate = (!icmp_ln147 & add_ln154 == 3)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 102 [1/1] (1.16ns)   --->   "br label %1" [example.cpp:148]   --->   Operation 102 'br' <Predicate = (!icmp_ln147 & add_ln154 == 3)> <Delay = 1.16>
ST_4 : Operation 103 [1/1] (1.45ns)   --->   "%tmp_V_3 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_index_mat_s_2_V_V)" [example.cpp:148]   --->   Operation 103 'read' 'tmp_V_3' <Predicate = (!icmp_ln147 & add_ln154 == 2)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 104 [1/1] (1.16ns)   --->   "br label %1" [example.cpp:148]   --->   Operation 104 'br' <Predicate = (!icmp_ln147 & add_ln154 == 2)> <Delay = 1.16>
ST_4 : Operation 105 [1/1] (1.45ns)   --->   "%tmp_V_2 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_index_mat_s_1_V_V)" [example.cpp:148]   --->   Operation 105 'read' 'tmp_V_2' <Predicate = (!icmp_ln147 & add_ln154 == 1)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 106 [1/1] (1.16ns)   --->   "br label %1" [example.cpp:148]   --->   Operation 106 'br' <Predicate = (!icmp_ln147 & add_ln154 == 1)> <Delay = 1.16>
ST_4 : Operation 107 [1/1] (1.45ns)   --->   "%tmp_V_1 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_index_mat_s_0_V_V)" [example.cpp:148]   --->   Operation 107 'read' 'tmp_V_1' <Predicate = (!icmp_ln147 & add_ln154 == 0)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 108 [1/1] (1.16ns)   --->   "br label %1" [example.cpp:148]   --->   Operation 108 'br' <Predicate = (!icmp_ln147 & add_ln154 == 0)> <Delay = 1.16>
ST_4 : Operation 109 [1/1] (1.45ns)   --->   "%tmp_V = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_index_mat_s_25_V_V)" [example.cpp:148]   --->   Operation 109 'read' 'tmp_V' <Predicate = (!icmp_ln147 & add_ln154 == 31) | (!icmp_ln147 & add_ln154 == 30) | (!icmp_ln147 & add_ln154 == 29) | (!icmp_ln147 & add_ln154 == 28) | (!icmp_ln147 & add_ln154 == 27) | (!icmp_ln147 & add_ln154 == 26) | (!icmp_ln147 & add_ln154 == 25)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 110 [1/1] (1.16ns)   --->   "br label %1" [example.cpp:148]   --->   Operation 110 'br' <Predicate = (!icmp_ln147 & add_ln154 == 31) | (!icmp_ln147 & add_ln154 == 30) | (!icmp_ln147 & add_ln154 == 29) | (!icmp_ln147 & add_ln154 == 28) | (!icmp_ln147 & add_ln154 == 27) | (!icmp_ln147 & add_ln154 == 26) | (!icmp_ln147 & add_ln154 == 25)> <Delay = 1.16>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_V_0 = phi i14 [ %tmp_V, %branch25115 ], [ %tmp_V_25, %branch24114 ], [ %tmp_V_24, %branch23113 ], [ %tmp_V_23, %branch22112 ], [ %tmp_V_22, %branch21111 ], [ %tmp_V_21, %branch20110 ], [ %tmp_V_20, %branch19109 ], [ %tmp_V_19, %branch18108 ], [ %tmp_V_18, %branch17107 ], [ %tmp_V_17, %branch16106 ], [ %tmp_V_16, %branch15105 ], [ %tmp_V_15, %branch14104 ], [ %tmp_V_14, %branch13103 ], [ %tmp_V_13, %branch12102 ], [ %tmp_V_12, %branch11101 ], [ %tmp_V_11, %branch10100 ], [ %tmp_V_10, %branch999 ], [ %tmp_V_9, %branch898 ], [ %tmp_V_8, %branch797 ], [ %tmp_V_7, %branch696 ], [ %tmp_V_6, %branch595 ], [ %tmp_V_5, %branch494 ], [ %tmp_V_4, %branch393 ], [ %tmp_V_3, %branch292 ], [ %tmp_V_2, %branch191 ], [ %tmp_V_1, %branch090 ]"   --->   Operation 111 'phi' 'tmp_V_0' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%lshr_ln = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %add_ln148, i32 1, i32 7)" [example.cpp:148]   --->   Operation 112 'partselect' 'lshr_ln' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln321_1 = zext i7 %lshr_ln to i64" [example.cpp:148]   --->   Operation 113 'zext' 'zext_ln321_1' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%edge_index_0_0_V_a = getelementptr [120 x i14]* %edge_index_0_0_V, i64 0, i64 %zext_ln321_1" [example.cpp:148]   --->   Operation 114 'getelementptr' 'edge_index_0_0_V_a' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%edge_index_0_1_V_a = getelementptr [120 x i14]* %edge_index_0_1_V, i64 0, i64 %zext_ln321_1" [example.cpp:148]   --->   Operation 115 'getelementptr' 'edge_index_0_1_V_a' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%edge_index_1_0_V_a = getelementptr [120 x i14]* %edge_index_1_0_V, i64 0, i64 %zext_ln321_1" [example.cpp:148]   --->   Operation 116 'getelementptr' 'edge_index_1_0_V_a' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%edge_index_1_1_V_a = getelementptr [120 x i14]* %edge_index_1_1_V, i64 0, i64 %zext_ln321_1" [example.cpp:148]   --->   Operation 117 'getelementptr' 'edge_index_1_1_V_a' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%edge_index_2_0_V_a = getelementptr [120 x i14]* %edge_index_2_0_V, i64 0, i64 %zext_ln321_1" [example.cpp:148]   --->   Operation 118 'getelementptr' 'edge_index_2_0_V_a' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%edge_index_2_1_V_a = getelementptr [120 x i14]* %edge_index_2_1_V, i64 0, i64 %zext_ln321_1" [example.cpp:148]   --->   Operation 119 'getelementptr' 'edge_index_2_1_V_a' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%edge_index_3_0_V_a = getelementptr [120 x i14]* %edge_index_3_0_V, i64 0, i64 %zext_ln321_1" [example.cpp:148]   --->   Operation 120 'getelementptr' 'edge_index_3_0_V_a' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%edge_index_3_1_V_a = getelementptr [120 x i14]* %edge_index_3_1_V, i64 0, i64 %zext_ln321_1" [example.cpp:148]   --->   Operation 121 'getelementptr' 'edge_index_3_1_V_a' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%edge_index_4_0_V_a = getelementptr [120 x i14]* %edge_index_4_0_V, i64 0, i64 %zext_ln321_1" [example.cpp:148]   --->   Operation 122 'getelementptr' 'edge_index_4_0_V_a' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%edge_index_4_1_V_a = getelementptr [120 x i14]* %edge_index_4_1_V, i64 0, i64 %zext_ln321_1" [example.cpp:148]   --->   Operation 123 'getelementptr' 'edge_index_4_1_V_a' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%edge_index_5_0_V_a = getelementptr [120 x i14]* %edge_index_5_0_V, i64 0, i64 %zext_ln321_1" [example.cpp:148]   --->   Operation 124 'getelementptr' 'edge_index_5_0_V_a' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%edge_index_5_1_V_a = getelementptr [120 x i14]* %edge_index_5_1_V, i64 0, i64 %zext_ln321_1" [example.cpp:148]   --->   Operation 125 'getelementptr' 'edge_index_5_1_V_a' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%edge_index_6_0_V_a = getelementptr [120 x i14]* %edge_index_6_0_V, i64 0, i64 %zext_ln321_1" [example.cpp:148]   --->   Operation 126 'getelementptr' 'edge_index_6_0_V_a' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%edge_index_6_1_V_a = getelementptr [120 x i14]* %edge_index_6_1_V, i64 0, i64 %zext_ln321_1" [example.cpp:148]   --->   Operation 127 'getelementptr' 'edge_index_6_1_V_a' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%edge_index_7_0_V_a = getelementptr [120 x i14]* %edge_index_7_0_V, i64 0, i64 %zext_ln321_1" [example.cpp:148]   --->   Operation 128 'getelementptr' 'edge_index_7_0_V_a' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%edge_index_7_1_V_a = getelementptr [120 x i14]* %edge_index_7_1_V, i64 0, i64 %zext_ln321_1" [example.cpp:148]   --->   Operation 129 'getelementptr' 'edge_index_7_1_V_a' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%edge_index_8_0_V_a = getelementptr [120 x i14]* %edge_index_8_0_V, i64 0, i64 %zext_ln321_1" [example.cpp:148]   --->   Operation 130 'getelementptr' 'edge_index_8_0_V_a' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%edge_index_8_1_V_a = getelementptr [120 x i14]* %edge_index_8_1_V, i64 0, i64 %zext_ln321_1" [example.cpp:148]   --->   Operation 131 'getelementptr' 'edge_index_8_1_V_a' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%edge_index_9_0_V_a = getelementptr [120 x i14]* %edge_index_9_0_V, i64 0, i64 %zext_ln321_1" [example.cpp:148]   --->   Operation 132 'getelementptr' 'edge_index_9_0_V_a' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%edge_index_9_1_V_a = getelementptr [120 x i14]* %edge_index_9_1_V, i64 0, i64 %zext_ln321_1" [example.cpp:148]   --->   Operation 133 'getelementptr' 'edge_index_9_1_V_a' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%edge_index_10_0_V_s = getelementptr [120 x i14]* %edge_index_10_0_V, i64 0, i64 %zext_ln321_1" [example.cpp:148]   --->   Operation 134 'getelementptr' 'edge_index_10_0_V_s' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%edge_index_10_1_V_s = getelementptr [120 x i14]* %edge_index_10_1_V, i64 0, i64 %zext_ln321_1" [example.cpp:148]   --->   Operation 135 'getelementptr' 'edge_index_10_1_V_s' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%edge_index_11_0_V_s = getelementptr [120 x i14]* %edge_index_11_0_V, i64 0, i64 %zext_ln321_1" [example.cpp:148]   --->   Operation 136 'getelementptr' 'edge_index_11_0_V_s' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%edge_index_11_1_V_s = getelementptr [120 x i14]* %edge_index_11_1_V, i64 0, i64 %zext_ln321_1" [example.cpp:148]   --->   Operation 137 'getelementptr' 'edge_index_11_1_V_s' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%edge_index_12_0_V_s = getelementptr [120 x i14]* %edge_index_12_0_V, i64 0, i64 %zext_ln321_1" [example.cpp:148]   --->   Operation 138 'getelementptr' 'edge_index_12_0_V_s' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%edge_index_12_1_V_s = getelementptr [120 x i14]* %edge_index_12_1_V, i64 0, i64 %zext_ln321_1" [example.cpp:148]   --->   Operation 139 'getelementptr' 'edge_index_12_1_V_s' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.63ns)   --->   "switch i4 %j19_0, label %branch36 [
    i4 0, label %branch24
    i4 1, label %branch25
    i4 2, label %branch26
    i4 3, label %branch27
    i4 4, label %branch28
    i4 5, label %branch29
    i4 6, label %branch30
    i4 7, label %branch31
    i4 -8, label %branch32
    i4 -7, label %branch33
    i4 -6, label %branch34
    i4 -5, label %branch35
  ]" [example.cpp:148]   --->   Operation 140 'switch' <Predicate = (!icmp_ln147)> <Delay = 0.63>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %trunc_ln148, label %branch121, label %branch120" [example.cpp:148]   --->   Operation 141 'br' <Predicate = (!icmp_ln147 & j19_0 == 11)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (1.15ns)   --->   "store i14 %tmp_V_0, i14* %edge_index_11_0_V_s, align 2" [example.cpp:148]   --->   Operation 142 'store' <Predicate = (!icmp_ln147 & j19_0 == 11 & !trunc_ln148)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "br label %branch351053" [example.cpp:148]   --->   Operation 143 'br' <Predicate = (!icmp_ln147 & j19_0 == 11 & !trunc_ln148)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (1.15ns)   --->   "store i14 %tmp_V_0, i14* %edge_index_11_1_V_s, align 2" [example.cpp:148]   --->   Operation 144 'store' <Predicate = (!icmp_ln147 & j19_0 == 11 & trunc_ln148)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "br label %branch351053" [example.cpp:148]   --->   Operation 145 'br' <Predicate = (!icmp_ln147 & j19_0 == 11 & trunc_ln148)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "br label %0" [example.cpp:148]   --->   Operation 146 'br' <Predicate = (!icmp_ln147 & j19_0 == 11)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %trunc_ln148, label %branch119, label %branch118" [example.cpp:148]   --->   Operation 147 'br' <Predicate = (!icmp_ln147 & j19_0 == 10)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (1.15ns)   --->   "store i14 %tmp_V_0, i14* %edge_index_10_0_V_s, align 2" [example.cpp:148]   --->   Operation 148 'store' <Predicate = (!icmp_ln147 & j19_0 == 10 & !trunc_ln148)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "br label %branch341046" [example.cpp:148]   --->   Operation 149 'br' <Predicate = (!icmp_ln147 & j19_0 == 10 & !trunc_ln148)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (1.15ns)   --->   "store i14 %tmp_V_0, i14* %edge_index_10_1_V_s, align 2" [example.cpp:148]   --->   Operation 150 'store' <Predicate = (!icmp_ln147 & j19_0 == 10 & trunc_ln148)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "br label %branch341046" [example.cpp:148]   --->   Operation 151 'br' <Predicate = (!icmp_ln147 & j19_0 == 10 & trunc_ln148)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "br label %0" [example.cpp:148]   --->   Operation 152 'br' <Predicate = (!icmp_ln147 & j19_0 == 10)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "br i1 %trunc_ln148, label %branch117, label %branch116" [example.cpp:148]   --->   Operation 153 'br' <Predicate = (!icmp_ln147 & j19_0 == 9)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (1.15ns)   --->   "store i14 %tmp_V_0, i14* %edge_index_9_0_V_a, align 2" [example.cpp:148]   --->   Operation 154 'store' <Predicate = (!icmp_ln147 & j19_0 == 9 & !trunc_ln148)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "br label %branch331039" [example.cpp:148]   --->   Operation 155 'br' <Predicate = (!icmp_ln147 & j19_0 == 9 & !trunc_ln148)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (1.15ns)   --->   "store i14 %tmp_V_0, i14* %edge_index_9_1_V_a, align 2" [example.cpp:148]   --->   Operation 156 'store' <Predicate = (!icmp_ln147 & j19_0 == 9 & trunc_ln148)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "br label %branch331039" [example.cpp:148]   --->   Operation 157 'br' <Predicate = (!icmp_ln147 & j19_0 == 9 & trunc_ln148)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "br label %0" [example.cpp:148]   --->   Operation 158 'br' <Predicate = (!icmp_ln147 & j19_0 == 9)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %trunc_ln148, label %branch115, label %branch114" [example.cpp:148]   --->   Operation 159 'br' <Predicate = (!icmp_ln147 & j19_0 == 8)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (1.15ns)   --->   "store i14 %tmp_V_0, i14* %edge_index_8_0_V_a, align 2" [example.cpp:148]   --->   Operation 160 'store' <Predicate = (!icmp_ln147 & j19_0 == 8 & !trunc_ln148)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "br label %branch321032" [example.cpp:148]   --->   Operation 161 'br' <Predicate = (!icmp_ln147 & j19_0 == 8 & !trunc_ln148)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (1.15ns)   --->   "store i14 %tmp_V_0, i14* %edge_index_8_1_V_a, align 2" [example.cpp:148]   --->   Operation 162 'store' <Predicate = (!icmp_ln147 & j19_0 == 8 & trunc_ln148)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "br label %branch321032" [example.cpp:148]   --->   Operation 163 'br' <Predicate = (!icmp_ln147 & j19_0 == 8 & trunc_ln148)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "br label %0" [example.cpp:148]   --->   Operation 164 'br' <Predicate = (!icmp_ln147 & j19_0 == 8)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %trunc_ln148, label %branch1131025, label %branch112" [example.cpp:148]   --->   Operation 165 'br' <Predicate = (!icmp_ln147 & j19_0 == 7)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (1.15ns)   --->   "store i14 %tmp_V_0, i14* %edge_index_7_0_V_a, align 2" [example.cpp:148]   --->   Operation 166 'store' <Predicate = (!icmp_ln147 & j19_0 == 7 & !trunc_ln148)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "br label %branch311024" [example.cpp:148]   --->   Operation 167 'br' <Predicate = (!icmp_ln147 & j19_0 == 7 & !trunc_ln148)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (1.15ns)   --->   "store i14 %tmp_V_0, i14* %edge_index_7_1_V_a, align 2" [example.cpp:148]   --->   Operation 168 'store' <Predicate = (!icmp_ln147 & j19_0 == 7 & trunc_ln148)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "br label %branch311024" [example.cpp:148]   --->   Operation 169 'br' <Predicate = (!icmp_ln147 & j19_0 == 7 & trunc_ln148)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "br label %0" [example.cpp:148]   --->   Operation 170 'br' <Predicate = (!icmp_ln147 & j19_0 == 7)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %trunc_ln148, label %branch111, label %branch110" [example.cpp:148]   --->   Operation 171 'br' <Predicate = (!icmp_ln147 & j19_0 == 6)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (1.15ns)   --->   "store i14 %tmp_V_0, i14* %edge_index_6_0_V_a, align 2" [example.cpp:148]   --->   Operation 172 'store' <Predicate = (!icmp_ln147 & j19_0 == 6 & !trunc_ln148)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "br label %branch301017" [example.cpp:148]   --->   Operation 173 'br' <Predicate = (!icmp_ln147 & j19_0 == 6 & !trunc_ln148)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (1.15ns)   --->   "store i14 %tmp_V_0, i14* %edge_index_6_1_V_a, align 2" [example.cpp:148]   --->   Operation 174 'store' <Predicate = (!icmp_ln147 & j19_0 == 6 & trunc_ln148)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "br label %branch301017" [example.cpp:148]   --->   Operation 175 'br' <Predicate = (!icmp_ln147 & j19_0 == 6 & trunc_ln148)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "br label %0" [example.cpp:148]   --->   Operation 176 'br' <Predicate = (!icmp_ln147 & j19_0 == 6)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "br i1 %trunc_ln148, label %branch109, label %branch108" [example.cpp:148]   --->   Operation 177 'br' <Predicate = (!icmp_ln147 & j19_0 == 5)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (1.15ns)   --->   "store i14 %tmp_V_0, i14* %edge_index_5_0_V_a, align 2" [example.cpp:148]   --->   Operation 178 'store' <Predicate = (!icmp_ln147 & j19_0 == 5 & !trunc_ln148)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "br label %branch291010" [example.cpp:148]   --->   Operation 179 'br' <Predicate = (!icmp_ln147 & j19_0 == 5 & !trunc_ln148)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (1.15ns)   --->   "store i14 %tmp_V_0, i14* %edge_index_5_1_V_a, align 2" [example.cpp:148]   --->   Operation 180 'store' <Predicate = (!icmp_ln147 & j19_0 == 5 & trunc_ln148)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "br label %branch291010" [example.cpp:148]   --->   Operation 181 'br' <Predicate = (!icmp_ln147 & j19_0 == 5 & trunc_ln148)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "br label %0" [example.cpp:148]   --->   Operation 182 'br' <Predicate = (!icmp_ln147 & j19_0 == 5)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %trunc_ln148, label %branch107, label %branch106" [example.cpp:148]   --->   Operation 183 'br' <Predicate = (!icmp_ln147 & j19_0 == 4)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (1.15ns)   --->   "store i14 %tmp_V_0, i14* %edge_index_4_0_V_a, align 2" [example.cpp:148]   --->   Operation 184 'store' <Predicate = (!icmp_ln147 & j19_0 == 4 & !trunc_ln148)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "br label %branch281003" [example.cpp:148]   --->   Operation 185 'br' <Predicate = (!icmp_ln147 & j19_0 == 4 & !trunc_ln148)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (1.15ns)   --->   "store i14 %tmp_V_0, i14* %edge_index_4_1_V_a, align 2" [example.cpp:148]   --->   Operation 186 'store' <Predicate = (!icmp_ln147 & j19_0 == 4 & trunc_ln148)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "br label %branch281003" [example.cpp:148]   --->   Operation 187 'br' <Predicate = (!icmp_ln147 & j19_0 == 4 & trunc_ln148)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "br label %0" [example.cpp:148]   --->   Operation 188 'br' <Predicate = (!icmp_ln147 & j19_0 == 4)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "br i1 %trunc_ln148, label %branch105, label %branch104" [example.cpp:148]   --->   Operation 189 'br' <Predicate = (!icmp_ln147 & j19_0 == 3)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (1.15ns)   --->   "store i14 %tmp_V_0, i14* %edge_index_3_0_V_a, align 2" [example.cpp:148]   --->   Operation 190 'store' <Predicate = (!icmp_ln147 & j19_0 == 3 & !trunc_ln148)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "br label %branch27996" [example.cpp:148]   --->   Operation 191 'br' <Predicate = (!icmp_ln147 & j19_0 == 3 & !trunc_ln148)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (1.15ns)   --->   "store i14 %tmp_V_0, i14* %edge_index_3_1_V_a, align 2" [example.cpp:148]   --->   Operation 192 'store' <Predicate = (!icmp_ln147 & j19_0 == 3 & trunc_ln148)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "br label %branch27996" [example.cpp:148]   --->   Operation 193 'br' <Predicate = (!icmp_ln147 & j19_0 == 3 & trunc_ln148)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "br label %0" [example.cpp:148]   --->   Operation 194 'br' <Predicate = (!icmp_ln147 & j19_0 == 3)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "br i1 %trunc_ln148, label %branch103, label %branch102" [example.cpp:148]   --->   Operation 195 'br' <Predicate = (!icmp_ln147 & j19_0 == 2)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (1.15ns)   --->   "store i14 %tmp_V_0, i14* %edge_index_2_0_V_a, align 2" [example.cpp:148]   --->   Operation 196 'store' <Predicate = (!icmp_ln147 & j19_0 == 2 & !trunc_ln148)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "br label %branch26989" [example.cpp:148]   --->   Operation 197 'br' <Predicate = (!icmp_ln147 & j19_0 == 2 & !trunc_ln148)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (1.15ns)   --->   "store i14 %tmp_V_0, i14* %edge_index_2_1_V_a, align 2" [example.cpp:148]   --->   Operation 198 'store' <Predicate = (!icmp_ln147 & j19_0 == 2 & trunc_ln148)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "br label %branch26989" [example.cpp:148]   --->   Operation 199 'br' <Predicate = (!icmp_ln147 & j19_0 == 2 & trunc_ln148)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "br label %0" [example.cpp:148]   --->   Operation 200 'br' <Predicate = (!icmp_ln147 & j19_0 == 2)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "br i1 %trunc_ln148, label %branch101, label %branch100" [example.cpp:148]   --->   Operation 201 'br' <Predicate = (!icmp_ln147 & j19_0 == 1)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (1.15ns)   --->   "store i14 %tmp_V_0, i14* %edge_index_1_0_V_a, align 2" [example.cpp:148]   --->   Operation 202 'store' <Predicate = (!icmp_ln147 & j19_0 == 1 & !trunc_ln148)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "br label %branch25982" [example.cpp:148]   --->   Operation 203 'br' <Predicate = (!icmp_ln147 & j19_0 == 1 & !trunc_ln148)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (1.15ns)   --->   "store i14 %tmp_V_0, i14* %edge_index_1_1_V_a, align 2" [example.cpp:148]   --->   Operation 204 'store' <Predicate = (!icmp_ln147 & j19_0 == 1 & trunc_ln148)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "br label %branch25982" [example.cpp:148]   --->   Operation 205 'br' <Predicate = (!icmp_ln147 & j19_0 == 1 & trunc_ln148)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "br label %0" [example.cpp:148]   --->   Operation 206 'br' <Predicate = (!icmp_ln147 & j19_0 == 1)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "br i1 %trunc_ln148, label %branch99, label %branch98" [example.cpp:148]   --->   Operation 207 'br' <Predicate = (!icmp_ln147 & j19_0 == 0)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (1.15ns)   --->   "store i14 %tmp_V_0, i14* %edge_index_0_0_V_a, align 2" [example.cpp:148]   --->   Operation 208 'store' <Predicate = (!icmp_ln147 & j19_0 == 0 & !trunc_ln148)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "br label %branch24975" [example.cpp:148]   --->   Operation 209 'br' <Predicate = (!icmp_ln147 & j19_0 == 0 & !trunc_ln148)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (1.15ns)   --->   "store i14 %tmp_V_0, i14* %edge_index_0_1_V_a, align 2" [example.cpp:148]   --->   Operation 210 'store' <Predicate = (!icmp_ln147 & j19_0 == 0 & trunc_ln148)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "br label %branch24975" [example.cpp:148]   --->   Operation 211 'br' <Predicate = (!icmp_ln147 & j19_0 == 0 & trunc_ln148)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "br label %0" [example.cpp:148]   --->   Operation 212 'br' <Predicate = (!icmp_ln147 & j19_0 == 0)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "br i1 %trunc_ln148, label %branch123, label %branch122" [example.cpp:148]   --->   Operation 213 'br' <Predicate = (!icmp_ln147 & j19_0 == 15) | (!icmp_ln147 & j19_0 == 14) | (!icmp_ln147 & j19_0 == 13) | (!icmp_ln147 & j19_0 == 12)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (1.15ns)   --->   "store i14 %tmp_V_0, i14* %edge_index_12_0_V_s, align 2" [example.cpp:148]   --->   Operation 214 'store' <Predicate = (!icmp_ln147 & j19_0 == 15 & !trunc_ln148) | (!icmp_ln147 & j19_0 == 14 & !trunc_ln148) | (!icmp_ln147 & j19_0 == 13 & !trunc_ln148) | (!icmp_ln147 & j19_0 == 12 & !trunc_ln148)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "br label %branch361060" [example.cpp:148]   --->   Operation 215 'br' <Predicate = (!icmp_ln147 & j19_0 == 15 & !trunc_ln148) | (!icmp_ln147 & j19_0 == 14 & !trunc_ln148) | (!icmp_ln147 & j19_0 == 13 & !trunc_ln148) | (!icmp_ln147 & j19_0 == 12 & !trunc_ln148)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (1.15ns)   --->   "store i14 %tmp_V_0, i14* %edge_index_12_1_V_s, align 2" [example.cpp:148]   --->   Operation 216 'store' <Predicate = (!icmp_ln147 & j19_0 == 15 & trunc_ln148) | (!icmp_ln147 & j19_0 == 14 & trunc_ln148) | (!icmp_ln147 & j19_0 == 13 & trunc_ln148) | (!icmp_ln147 & j19_0 == 12 & trunc_ln148)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "br label %branch361060" [example.cpp:148]   --->   Operation 217 'br' <Predicate = (!icmp_ln147 & j19_0 == 15 & trunc_ln148) | (!icmp_ln147 & j19_0 == 14 & trunc_ln148) | (!icmp_ln147 & j19_0 == 13 & trunc_ln148) | (!icmp_ln147 & j19_0 == 12 & trunc_ln148)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "br label %0" [example.cpp:148]   --->   Operation 218 'br' <Predicate = (!icmp_ln147 & j19_0 == 15) | (!icmp_ln147 & j19_0 == 14) | (!icmp_ln147 & j19_0 == 13) | (!icmp_ln147 & j19_0 == 12)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "br label %.preheader84" [example.cpp:147]   --->   Operation 219 'br' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "br label %.preheader85"   --->   Operation 220 'br' <Predicate = (icmp_ln147)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', example.cpp:145) [81]  (0.603 ns)

 <State 2>: 0.656ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', example.cpp:145) [81]  (0 ns)
	'icmp' operation ('icmp_ln145', example.cpp:145) [82]  (0.656 ns)

 <State 3>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', example.cpp:147) [102]  (0.603 ns)

 <State 4>: 3.78ns
The critical path consists of the following:
	fifo read on port 'edge_index_mat_s_24_V_V' (example.cpp:148) [112]  (1.46 ns)
	multiplexor before 'phi' operation ('tmp.V') with incoming values : ('tmp.V', example.cpp:148) [190]  (1.16 ns)
	'phi' operation ('tmp.V') with incoming values : ('tmp.V', example.cpp:148) [190]  (0 ns)
	'store' operation ('store_ln148', example.cpp:148) of variable 'tmp.V' on array 'edge_index_6_1_V' [276]  (1.16 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
