// Seed: 3167557347
module module_0;
  wire id_1;
  `define pp_2 0
  assign `pp_2 = `pp_2[`pp_2] ? 1'b0 : 1'b0;
  assign module_1.type_8 = 0;
  wire id_3;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri1 id_4,
    output supply0 id_5,
    output supply0 id_6,
    output wor id_7,
    input supply1 id_8,
    input uwire id_9,
    output tri1 id_10,
    output supply1 id_11,
    input tri1 id_12,
    input wor id_13,
    input tri id_14,
    output tri id_15
    , id_18 = 1 == id_4,
    output tri1 id_16
);
  assign id_15 = 1 & 1;
  module_0 modCall_1 ();
  wor id_19, id_20, id_21, id_22;
  assign id_22 = id_13;
endmodule
