git clone --depth 1 --no-tags https://github.com/qkrz/alarm_clock.git f:/verilog_sva_gh_scraper/data/full_repos/306243897
git clone --depth 1 --no-tags https://github.com/tran-nick/verilog_laboratories.git f:/verilog_sva_gh_scraper/data/full_repos/306489416
git clone --depth 1 --no-tags https://github.com/cpuex2020-3/fib-core.git f:/verilog_sva_gh_scraper/data/full_repos/304627133
git clone --depth 1 --no-tags https://github.com/vmazashvili/Mealy-FSM.git f:/verilog_sva_gh_scraper/data/full_repos/304779590
git clone --depth 1 --no-tags https://github.com/ackamal/cse141l-lab1.git f:/verilog_sva_gh_scraper/data/full_repos/307207184
git clone --depth 1 --no-tags https://github.com/kendimce/i2c_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/311804775
git clone --depth 1 --no-tags https://github.com/IvyCharon/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/311080374
git clone --depth 1 --no-tags https://github.com/ruolin0507/gf.git f:/verilog_sva_gh_scraper/data/full_repos/310294730
git clone --depth 1 --no-tags https://github.com/bryaniiiii/Com-Struct.git f:/verilog_sva_gh_scraper/data/full_repos/310412901
git clone --depth 1 --no-tags https://github.com/CartonSta/processor-1.git f:/verilog_sva_gh_scraper/data/full_repos/311545317
git clone --depth 1 --no-tags https://github.com/RebeccaPan/RISC-V-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/311554314
git clone --depth 1 --no-tags https://github.com/cac19148/Electronica_Digital_1-Lab10.git f:/verilog_sva_gh_scraper/data/full_repos/310622173
git clone --depth 1 --no-tags https://github.com/men18023/Lab10.git f:/verilog_sva_gh_scraper/data/full_repos/310970755
git clone --depth 1 --no-tags https://github.com/sai-palisetti/SAADI-EC.git f:/verilog_sva_gh_scraper/data/full_repos/304820087
git clone --depth 1 --no-tags https://github.com/jwrr/mean2verilog.git f:/verilog_sva_gh_scraper/data/full_repos/304864779
git clone --depth 1 --no-tags https://github.com/arvin2079/verilog-proj.git f:/verilog_sva_gh_scraper/data/full_repos/305116898
git clone --depth 1 --no-tags https://github.com/mattliu123/Digital-system-design.git f:/verilog_sva_gh_scraper/data/full_repos/305106799
git clone --depth 1 --no-tags https://github.com/GabrielGiurgica/8-bit-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/305124259
git clone --depth 1 --no-tags https://github.com/BakhtiyarIssin/Intel.git f:/verilog_sva_gh_scraper/data/full_repos/302585758
git clone --depth 1 --no-tags https://github.com/prasannaHWDevelopment/Synthesizable_HDL_CODES.git f:/verilog_sva_gh_scraper/data/full_repos/302790262
git clone --depth 1 --no-tags https://github.com/makifozkanoglu/CNN_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/305985205
git clone --depth 1 --no-tags https://github.com/PolarWizard/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/305579249
git clone --depth 1 --no-tags https://github.com/Aravindan98/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/306219271
git clone --depth 1 --no-tags https://github.com/DanRWyg/5-Stage-Pipeline-Processor-Project.git f:/verilog_sva_gh_scraper/data/full_repos/306105304
git clone --depth 1 --no-tags https://github.com/Sangmin-Jeon/Verilog_HDL-Timer-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/307548585
git clone --depth 1 --no-tags https://github.com/aaryaapg/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/306648116
git clone --depth 1 --no-tags https://github.com/kjm8374/Audio-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/306733100
git clone --depth 1 --no-tags https://github.com/yazetsepu/ArquiPhase3.git f:/verilog_sva_gh_scraper/data/full_repos/306708449
git clone --depth 1 --no-tags https://github.com/motaz007/Verilog_Tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/306842245
git clone --depth 1 --no-tags https://github.com/Rishav0037/halfadder.git f:/verilog_sva_gh_scraper/data/full_repos/306357700
git clone --depth 1 --no-tags https://github.com/brunoflores/cmod-a7-led.git f:/verilog_sva_gh_scraper/data/full_repos/306503004
git clone --depth 1 --no-tags https://github.com/yusuke-matsunaga/afsyn.git f:/verilog_sva_gh_scraper/data/full_repos/306373024
git clone --depth 1 --no-tags https://github.com/Wild-Queue/ComputerArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/304350416
git clone --depth 1 --no-tags https://github.com/Jake-Rice/fpga_seven_segment.git f:/verilog_sva_gh_scraper/data/full_repos/304374965
git clone --depth 1 --no-tags https://github.com/18520597-DiemNgoc/Counter8bit.git f:/verilog_sva_gh_scraper/data/full_repos/302813580
git clone --depth 1 --no-tags https://github.com/jotoak/TFE4152.git f:/verilog_sva_gh_scraper/data/full_repos/304600378
git clone --depth 1 --no-tags https://github.com/wxl939/vout.git f:/verilog_sva_gh_scraper/data/full_repos/311061231
git clone --depth 1 --no-tags https://github.com/kshitij3199/verilog_bits_paper.git f:/verilog_sva_gh_scraper/data/full_repos/311114392
git clone --depth 1 --no-tags https://github.com/gar19421/Lab-10.git f:/verilog_sva_gh_scraper/data/full_repos/310991909
git clone --depth 1 --no-tags https://github.com/The-Osk/MIPS-pipeline-processor.git f:/verilog_sva_gh_scraper/data/full_repos/310445931
git clone --depth 1 --no-tags https://github.com/esteban11519/Digital_ii_proyecto.git f:/verilog_sva_gh_scraper/data/full_repos/310650926
git clone --depth 1 --no-tags https://github.com/AbrahamSteenhoek/EE465-FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/311169322
git clone --depth 1 --no-tags https://github.com/ko120/FPGA-Design.git f:/verilog_sva_gh_scraper/data/full_repos/304059499
git clone --depth 1 --no-tags https://github.com/Dongyeonglee/CNNv1-for-graduation.git f:/verilog_sva_gh_scraper/data/full_repos/306231561
git clone --depth 1 --no-tags https://github.com/ANWESH009/TiburonInduction_Task3.git f:/verilog_sva_gh_scraper/data/full_repos/306919692
git clone --depth 1 --no-tags https://github.com/HayatGamal2000/Pipelined-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/306922773
git clone --depth 1 --no-tags https://github.com/leus8/P2dig-PCIe-QoS-tcvc.git f:/verilog_sva_gh_scraper/data/full_repos/306983266
git clone --depth 1 --no-tags https://github.com/sgdelia/EC311_Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/311378112
git clone --depth 1 --no-tags https://github.com/OnurDz/simple_processor.git f:/verilog_sva_gh_scraper/data/full_repos/311911799
git clone --depth 1 --no-tags https://github.com/Icychiller/2020_T1-2_ALU16.git f:/verilog_sva_gh_scraper/data/full_repos/310342617
git clone --depth 1 --no-tags https://github.com/JustinCalma/CECS-341-Lab-2.git f:/verilog_sva_gh_scraper/data/full_repos/310162138
git clone --depth 1 --no-tags https://github.com/VinayKanakeri/CompArchLabs.git f:/verilog_sva_gh_scraper/data/full_repos/307995413
git clone --depth 1 --no-tags https://github.com/bat19122/lab9.git f:/verilog_sva_gh_scraper/data/full_repos/308819625
git clone --depth 1 --no-tags https://github.com/JoseRIvera07/clockBareMetal.git f:/verilog_sva_gh_scraper/data/full_repos/309848033
git clone --depth 1 --no-tags https://github.com/victor4700/EE271_Alarmclock_project.git f:/verilog_sva_gh_scraper/data/full_repos/308163252
git clone --depth 1 --no-tags https://github.com/lexyaa/week4.git f:/verilog_sva_gh_scraper/data/full_repos/308095372
git clone --depth 1 --no-tags https://github.com/lexyaa/week2.git f:/verilog_sva_gh_scraper/data/full_repos/308759234
git clone --depth 1 --no-tags https://github.com/EstephanZ246/Laboratorio_9.git f:/verilog_sva_gh_scraper/data/full_repos/308395863
git clone --depth 1 --no-tags https://github.com/KenetGaona115/MIPS-Single-Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/308785582
git clone --depth 1 --no-tags https://github.com/mertbilgic/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/308900629
git clone --depth 1 --no-tags https://github.com/brandonEsquivel/Power_dissipation_analysis.git f:/verilog_sva_gh_scraper/data/full_repos/308912285
git clone --depth 1 --no-tags https://github.com/yuru-liu2114/VE370-2020FA.git f:/verilog_sva_gh_scraper/data/full_repos/309236497
git clone --depth 1 --no-tags https://github.com/captifs/Arhitectura-Calculatoarelor.git f:/verilog_sva_gh_scraper/data/full_repos/309470853
git clone --depth 1 --no-tags https://github.com/nicholas-hartley/ECE-480.git f:/verilog_sva_gh_scraper/data/full_repos/310634394
git clone --depth 1 --no-tags https://github.com/tanmayaeron/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/310709868
git clone --depth 1 --no-tags https://github.com/alaakhalil98/Distance-Sensor.git f:/verilog_sva_gh_scraper/data/full_repos/311530551
git clone --depth 1 --no-tags https://github.com/lexyaa/week10.git f:/verilog_sva_gh_scraper/data/full_repos/311540437
git clone --depth 1 --no-tags https://github.com/saurinshah96/Roots-of-non-linear-equation-using-Newton-Raphson.git f:/verilog_sva_gh_scraper/data/full_repos/310869521
git clone --depth 1 --no-tags https://github.com/tjarker/Thunderbird.git f:/verilog_sva_gh_scraper/data/full_repos/302926561
git clone --depth 1 --no-tags https://github.com/JosiahMendes/Intelligently-Built-Microprocessors.git f:/verilog_sva_gh_scraper/data/full_repos/303006431
git clone --depth 1 --no-tags https://github.com/chiplet/logic-chunks.git f:/verilog_sva_gh_scraper/data/full_repos/303399192
git clone --depth 1 --no-tags https://github.com/fireLUFFY/TIBURON_TASK_II.git f:/verilog_sva_gh_scraper/data/full_repos/304689395
git clone --depth 1 --no-tags https://github.com/JacksonSmith-eng/CruiseControl_DigitalLogic_FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/304710199
git clone --depth 1 --no-tags https://github.com/pradeep1018/Digital-Logic-Design-CS-203-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/308108702
git clone --depth 1 --no-tags https://github.com/SAFEERHYDER/Advanced-DSD.git f:/verilog_sva_gh_scraper/data/full_repos/307983872
git clone --depth 1 --no-tags https://github.com/khodawan/ece241.git f:/verilog_sva_gh_scraper/data/full_repos/305827087
git clone --depth 1 --no-tags https://github.com/ehw-fit/sagtree-seeds.git f:/verilog_sva_gh_scraper/data/full_repos/306586434
git clone --depth 1 --no-tags https://github.com/alexfyh/arqui_tp.git f:/verilog_sva_gh_scraper/data/full_repos/304213930
git clone --depth 1 --no-tags https://github.com/nicoleprem/Electronica_digital01.git f:/verilog_sva_gh_scraper/data/full_repos/307033487
git clone --depth 1 --no-tags https://github.com/strong-Ting/ICDC_2011_grad.git f:/verilog_sva_gh_scraper/data/full_repos/306883196
git clone --depth 1 --no-tags https://github.com/men18023/Lab08.git f:/verilog_sva_gh_scraper/data/full_repos/307003290
git clone --depth 1 --no-tags https://github.com/tongw-tw/Integrating-SRAM--VGA-and-UART-Interfaces.git f:/verilog_sva_gh_scraper/data/full_repos/308350972
git clone --depth 1 --no-tags https://github.com/Xx-oX/Single-Cycle-RISC-V-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/308671316
git clone --depth 1 --no-tags https://github.com/Calerbucci/LD_Midterm-Practice.git f:/verilog_sva_gh_scraper/data/full_repos/308400382
git clone --depth 1 --no-tags https://github.com/Aman9000/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/303908006
git clone --depth 1 --no-tags https://github.com/linux1299/cache_l1.git f:/verilog_sva_gh_scraper/data/full_repos/304793766
git clone --depth 1 --no-tags https://github.com/MarcosXavier93/TP2_LAOC2.git f:/verilog_sva_gh_scraper/data/full_repos/304672400
git clone --depth 1 --no-tags https://github.com/SilentSage2/ECE385.git f:/verilog_sva_gh_scraper/data/full_repos/304471886
git clone --depth 1 --no-tags https://github.com/KevinMathewEC/RV32IM.git f:/verilog_sva_gh_scraper/data/full_repos/305254508
git clone --depth 1 --no-tags https://github.com/lexyaa/week9.git f:/verilog_sva_gh_scraper/data/full_repos/309642492
git clone --depth 1 --no-tags https://github.com/jem2000/EC413Lab7.git f:/verilog_sva_gh_scraper/data/full_repos/311489839
git clone --depth 1 --no-tags https://github.com/davissemi/ARTIX7.git f:/verilog_sva_gh_scraper/data/full_repos/311772134
git clone --depth 1 --no-tags https://github.com/fue19389/LAB9.git f:/verilog_sva_gh_scraper/data/full_repos/308844464
git clone --depth 1 --no-tags https://github.com/lam19267/LAB9_LAM_19267.git f:/verilog_sva_gh_scraper/data/full_repos/308844076
git clone --depth 1 --no-tags https://github.com/rishav510/lab_ca.git f:/verilog_sva_gh_scraper/data/full_repos/309156179
git clone --depth 1 --no-tags https://github.com/az419/Year2-Digital-Electronics-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/309945581
git clone --depth 1 --no-tags https://github.com/EstephanZ246/Laboratorio_10.git f:/verilog_sva_gh_scraper/data/full_repos/310368494
git clone --depth 1 --no-tags https://github.com/nambhine1/flow_control_lisnoc.git f:/verilog_sva_gh_scraper/data/full_repos/310551156
git clone --depth 1 --no-tags https://github.com/yyx543/50.002-1D-Project-16-bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/310242712
git clone --depth 1 --no-tags https://github.com/kylemanke/EE354_Final.git f:/verilog_sva_gh_scraper/data/full_repos/310162269
