#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu May 20 16:02:05 2021
# Process ID: 8932
# Current directory: D:/Desktop/CPU_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19836 D:\Desktop\CPU_3\CPU_3.xpr
# Log file: D:/Desktop/CPU_3/vivado.log
# Journal file: D:/Desktop/CPU_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Desktop/CPU_3/CPU_3.xpr
INFO: [Project 1-313] Project file moved from 'P:/computer_organization/CPU_3' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/MyVerilog/Project/Project.srcs/sources_1/ip/clk_wiz_pll', nor could it be found using path 'P:/MyVerilog/Project/Project.srcs/sources_1/ip/clk_wiz_pll'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/MyVerilog/Project/Project.srcs', nor could it be found using path 'P:/MyVerilog/Project/Project.srcs'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/MyVerilog/Project/Project.srcs/sources_1/ip/clk_wiz_pll/doc', nor could it be found using path 'P:/MyVerilog/Project/Project.srcs/sources_1/ip/clk_wiz_pll/doc'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/MyVerilog/Project/Project.ip_user_files/ip', nor could it be found using path 'P:/MyVerilog/Project/Project.ip_user_files/ip'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/MyVerilog/Project/Project.ip_user_files/ip/clk_wiz_pll', nor could it be found using path 'P:/MyVerilog/Project/Project.ip_user_files/ip/clk_wiz_pll'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/MyVerilog/Project', nor could it be found using path 'P:/MyVerilog/Project'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/MyVerilog/Project/Project.srcs/sources_1/ip/clk_wiz_pll'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/MyVerilog/Project/Project.srcs'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/MyVerilog/Project/Project.srcs/sources_1/ip/clk_wiz_pll/doc'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/MyVerilog/Project/Project.ip_user_files/ip'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/MyVerilog/Project/Project.ip_user_files/ip/clk_wiz_pll'. The path is contained within another repository.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/MyVerilog/Project'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 790.852 ; gain = 64.324
update_compile_order -fileset sources_1
generate_target Simulation [get_files D:/Desktop/CPU_3/CPU_3.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
export_ip_user_files -of_objects [get_files D:/Desktop/CPU_3/CPU_3.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Desktop/CPU_3/CPU_3.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/Desktop/CPU_3/CPU_3.ip_user_files/sim_scripts -ip_user_files_dir D:/Desktop/CPU_3/CPU_3.ip_user_files -ipstatic_source_dir D:/Desktop/CPU_3/CPU_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Desktop/CPU_3/CPU_3.cache/compile_simlib/modelsim} {questa=D:/Desktop/CPU_3/CPU_3.cache/compile_simlib/questa} {riviera=D:/Desktop/CPU_3/CPU_3.cache/compile_simlib/riviera} {activehdl=D:/Desktop/CPU_3/CPU_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files D:/Desktop/CPU_3/CPU_3.srcs/sources_1/ip/DRAM/DRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'DRAM'...
export_ip_user_files -of_objects [get_files D:/Desktop/CPU_3/CPU_3.srcs/sources_1/ip/DRAM/DRAM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Desktop/CPU_3/CPU_3.srcs/sources_1/ip/DRAM/DRAM.xci] -directory D:/Desktop/CPU_3/CPU_3.ip_user_files/sim_scripts -ip_user_files_dir D:/Desktop/CPU_3/CPU_3.ip_user_files -ipstatic_source_dir D:/Desktop/CPU_3/CPU_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Desktop/CPU_3/CPU_3.cache/compile_simlib/modelsim} {questa=D:/Desktop/CPU_3/CPU_3.cache/compile_simlib/questa} {riviera=D:/Desktop/CPU_3/CPU_3.cache/compile_simlib/riviera} {activehdl=D:/Desktop/CPU_3/CPU_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_1' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim/DRAM.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim/prgrom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/CPU_3/CPU_3.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/CPU_3/CPU_3.srcs/sources_1/ip/DRAM/sim/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/dmemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/ifetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/CPU_3/CPU_3.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/memorio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorio
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/CPU_3/CPU_3.srcs/sim_1/new/sim_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2fd418735e444d6b82ff06760579ef25 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_1_behav xil_defaultlib.sim_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port io_rdata [D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/top.v:47]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 24 for port switchrdata [D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/top.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port address [D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/top.v:81]
WARNING: [VRFC 10-142] switchrdata was previously declared with a different range [D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/switch.v:13]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memorio
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.leds
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.dmemory32
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.alu
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ifetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_1_behav -key {Behavioral:sim_1:Functional:sim_1} -tclbatch {sim_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim_1.test.u_dememory.RAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim_1.test.u_ifetch.rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 835.844 ; gain = 18.250
add_wave {{/sim_1/test/u_ifetch}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_1' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim/DRAM.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim/prgrom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_1_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2fd418735e444d6b82ff06760579ef25 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_1_behav xil_defaultlib.sim_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port io_rdata [D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/top.v:47]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 24 for port switchrdata [D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/top.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port address [D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/top.v:81]
WARNING: [VRFC 10-142] switchrdata was previously declared with a different range [D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/switch.v:13]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim_1.test.u_dememory.RAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim_1.test.u_ifetch.rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 843.156 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {d:/Desktop/CPU_3/CPU_3.srcs/sources_1/ip/prgrom/prgrom.coe}] [get_ips prgrom]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Desktop/CPU_3/CPU_3.srcs/sources_1/ip/prgrom/prgrom.coe' provided. It will be converted relative to IP Instance files 'prgrom.coe'
generate_target all [get_files  D:/Desktop/CPU_3/CPU_3.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files D:/Desktop/CPU_3/CPU_3.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Desktop/CPU_3/CPU_3.runs/prgrom_synth_1

launch_runs -jobs 7 prgrom_synth_1
[Thu May 20 16:08:32 2021] Launched prgrom_synth_1...
Run output will be captured here: D:/Desktop/CPU_3/CPU_3.runs/prgrom_synth_1/runme.log
export_simulation -of_objects [get_files D:/Desktop/CPU_3/CPU_3.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/Desktop/CPU_3/CPU_3.ip_user_files/sim_scripts -ip_user_files_dir D:/Desktop/CPU_3/CPU_3.ip_user_files -ipstatic_source_dir D:/Desktop/CPU_3/CPU_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Desktop/CPU_3/CPU_3.cache/compile_simlib/modelsim} {questa=D:/Desktop/CPU_3/CPU_3.cache/compile_simlib/questa} {riviera=D:/Desktop/CPU_3/CPU_3.cache/compile_simlib/riviera} {activehdl=D:/Desktop/CPU_3/CPU_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_1' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim/DRAM.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim/prgrom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_1_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2fd418735e444d6b82ff06760579ef25 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_1_behav xil_defaultlib.sim_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port io_rdata [D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/top.v:47]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 24 for port switchrdata [D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/top.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port address [D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/top.v:81]
WARNING: [VRFC 10-142] switchrdata was previously declared with a different range [D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/switch.v:13]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_1_behav -key {Behavioral:sim_1:Functional:sim_1} -tclbatch {sim_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim_1.test.u_dememory.RAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim_1.test.u_ifetch.rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1112.199 ; gain = 0.000
add_wave {{/sim_1/test/u_ifetch}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_1' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim/DRAM.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim/prgrom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_1_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2fd418735e444d6b82ff06760579ef25 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_1_behav xil_defaultlib.sim_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port io_rdata [D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/top.v:47]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 24 for port switchrdata [D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/top.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port address [D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/top.v:81]
WARNING: [VRFC 10-142] switchrdata was previously declared with a different range [D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/switch.v:13]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim_1.test.u_dememory.RAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim_1.test.u_ifetch.rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1112.199 ; gain = 0.000
add_wave {{/sim_1/test/u_decoder}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_1' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim/DRAM.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim/prgrom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_1_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2fd418735e444d6b82ff06760579ef25 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_1_behav xil_defaultlib.sim_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port io_rdata [D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/top.v:47]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 24 for port switchrdata [D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/top.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port address [D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/top.v:81]
WARNING: [VRFC 10-142] switchrdata was previously declared with a different range [D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/switch.v:13]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim_1.test.u_dememory.RAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim_1.test.u_ifetch.rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1112.199 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_1' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim/DRAM.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim/prgrom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/CPU_3/CPU_3.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/CPU_3/CPU_3.srcs/sources_1/ip/DRAM/sim/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/dmemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/ifetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/CPU_3/CPU_3.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/memorio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorio
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/CPU_3/CPU_3.srcs/sim_1/new/sim_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2fd418735e444d6b82ff06760579ef25 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_1_behav xil_defaultlib.sim_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port io_rdata [D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/top.v:47]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 24 for port switchrdata [D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/top.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port address [D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/top.v:81]
WARNING: [VRFC 10-142] switchrdata was previously declared with a different range [D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/switch.v:13]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memorio
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.leds
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.dmemory32
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.alu
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ifetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_1_behav -key {Behavioral:sim_1:Functional:sim_1} -tclbatch {sim_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim_1.test.u_dememory.RAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim_1.test.u_ifetch.rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1123.273 ; gain = 2.227
add_wave {{/sim_1/test/u_leds}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_1' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim/DRAM.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim/prgrom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_1_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/CPU_3/CPU_3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2fd418735e444d6b82ff06760579ef25 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_1_behav xil_defaultlib.sim_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port io_rdata [D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/top.v:47]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 24 for port switchrdata [D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/top.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port address [D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/top.v:81]
WARNING: [VRFC 10-142] switchrdata was previously declared with a different range [D:/Desktop/CPU_3/CPU_3.srcs/sources_1/imports/new/switch.v:13]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim_1.test.u_dememory.RAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim_1.test.u_ifetch.rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1127.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 20 17:45:17 2021...
