Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Oct 14 02:01:30 2017
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./sha512_w1_g0_i64_o64.rpt
| Design       : SHA512_AXI4_STREAM
| Device       : 7a35tfgg484-2
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 10819 |     0 |     20800 | 52.01 |
|   LUT as Logic             | 10691 |     0 |     20800 | 51.40 |
|   LUT as Memory            |   128 |     0 |      9600 |  1.33 |
|     LUT as Distributed RAM |     0 |     0 |           |       |
|     LUT as Shift Register  |   128 |     0 |           |       |
| Slice Registers            |  2662 |     0 |     41600 |  6.40 |
|   Register as Flip Flop    |  2662 |     0 |     41600 |  6.40 |
|   Register as Latch        |     0 |     0 |     41600 |  0.00 |
| F7 Muxes                   |     0 |     0 |     16300 |  0.00 |
| F8 Muxes                   |     0 |     0 |      8150 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 557   |          Yes |           - |          Set |
| 1977  |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 128   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| Slice                                     |  3009 |     0 |      8150 | 36.92 |
|   SLICEL                                  |  1986 |     0 |           |       |
|   SLICEM                                  |  1023 |     0 |           |       |
| LUT as Logic                              | 10691 |     0 |     20800 | 51.40 |
|   using O5 output only                    |    10 |       |           |       |
|   using O6 output only                    |  9115 |       |           |       |
|   using O5 and O6                         |  1566 |       |           |       |
| LUT as Memory                             |   128 |     0 |      9600 |  1.33 |
|   LUT as Distributed RAM                  |     0 |     0 |           |       |
|   LUT as Shift Register                   |   128 |     0 |           |       |
|     using O5 output only                  |   128 |       |           |       |
|     using O6 output only                  |     0 |       |           |       |
|     using O5 and O6                       |     0 |       |           |       |
| LUT Flip Flop Pairs                       |  2030 |     0 |     20800 |  9.76 |
|   fully used LUT-FF pairs                 |   450 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  1563 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  1541 |       |           |       |
| Unique Control Sets                       |   140 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    1 |     0 |        50 |  2.00 |
|   RAMB36/FIFO*    |    0 |     0 |        50 |  0.00 |
|   RAMB18          |    2 |     0 |       100 |  2.00 |
|     RAMB18E1 only |    2 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |        90 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |  152 |     0 |       250 | 60.80 |
|   IOB Master Pads           |   72 |       |           |       |
|   IOB Slave Pads            |   74 |       |           |       |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         5 |  0.00 |
| PHASER_REF                  |    0 |     0 |         5 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        20 |  0.00 |
| IN_FIFO                     |    0 |     0 |        20 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         5 |  0.00 |
| IBUFDS                      |    0 |     0 |       240 |  0.00 |
| GTPE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        20 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        20 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       250 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       250 |  0.00 |
| OLOGIC                      |    0 |     0 |       250 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        20 |  0.00 |
| MMCME2_ADV |    0 |     0 |         5 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         5 |  0.00 |
| BUFMRCE    |    0 |     0 |        10 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        20 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 4882 |                 LUT |
| LUT5     | 2620 |                 LUT |
| FDCE     | 1977 |        Flop & Latch |
| LUT2     | 1890 |                 LUT |
| LUT3     | 1518 |                 LUT |
| LUT4     | 1324 |                 LUT |
| FDPE     |  557 |        Flop & Latch |
| CARRY4   |  240 |          CarryLogic |
| SRL16E   |  128 |  Distributed Memory |
| FDRE     |  128 |        Flop & Latch |
| IBUF     |   77 |                  IO |
| OBUF     |   75 |                  IO |
| LUT1     |   23 |                 LUT |
| RAMB18E1 |    2 |        Block Memory |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Oct 14 02:01:45 2017
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_timing -file ./sha512_w1_g0_i64_o64.rpt -append
| Design       : SHA512_AXI4_STREAM
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.17 2017-05-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 CORE/PRE_PROC/curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ACLK  {rise@0.000ns fall@7.150ns period=14.300ns})
  Destination:            CORE/PRE_PROC/I_BUF/curr_queue_reg[21][DATA][4]/D
                            (rising edge-triggered cell FDCE clocked by ACLK  {rise@0.000ns fall@7.150ns period=14.300ns})
  Path Group:             ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.300ns  (ACLK rise@14.300ns - ACLK rise@0.000ns)
  Data Path Delay:        14.045ns  (logic 3.217ns (22.905%)  route 10.828ns (77.095%))
  Logic Levels:           24  (LUT2=1 LUT3=4 LUT4=5 LUT5=1 LUT6=13)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.700ns = ( 18.000 - 14.300 ) 
    Source Clock Delay      (SCD):    4.029ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ACLK rise edge)       0.000     0.000 r  
    J20                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    J20                  IBUF (Prop_ibuf_I_O)         0.902     0.902 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.595    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.676 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=2794, routed)        1.353     4.029    CORE/PRE_PROC/ACLK_IBUF_BUFG
    SLICE_X39Y26         FDCE                                         r  CORE/PRE_PROC/curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.379     4.408 r  CORE/PRE_PROC/curr_state_reg[0]/Q
                         net (fo=55, routed)          0.798     5.206    CORE/PRE_PROC/I_BUF/curr_state_reg[1]_2[0]
    SLICE_X39Y27         LUT6 (Prop_lut6_I1_O)        0.105     5.311 f  CORE/PRE_PROC/I_BUF/curr_queue[3][VAL]_i_3/O
                         net (fo=101, routed)         0.818     6.129    CORE/PRE_PROC/I_BUF/p_14_in[19]
    SLICE_X39Y29         LUT6 (Prop_lut6_I1_O)        0.105     6.234 f  CORE/PRE_PROC/I_BUF/curr_queue[6][VAL]_i_29/O
                         net (fo=1, routed)           0.224     6.458    CORE/PRE_PROC/I_BUF/curr_queue[6][VAL]_i_29_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I5_O)        0.105     6.563 f  CORE/PRE_PROC/I_BUF/curr_queue[6][VAL]_i_27/O
                         net (fo=1, routed)           0.224     6.787    CORE/PRE_PROC/I_BUF/curr_queue[6][VAL]_i_27_n_0
    SLICE_X39Y31         LUT5 (Prop_lut5_I4_O)        0.105     6.892 f  CORE/PRE_PROC/I_BUF/curr_queue[6][VAL]_i_23/O
                         net (fo=3, routed)           0.122     7.014    CORE/PRE_PROC/I_BUF/curr_queue[6][VAL]_i_23_n_0
    SLICE_X39Y31         LUT3 (Prop_lut3_I0_O)        0.105     7.119 f  CORE/PRE_PROC/I_BUF/curr_queue[6][VAL]_i_19/O
                         net (fo=81, routed)          0.880     7.999    CORE/PRE_PROC/I_BUF/p_6_in
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.105     8.104 r  CORE/PRE_PROC/I_BUF/curr_queue[12][VAL]_i_26/O
                         net (fo=9, routed)           0.330     8.434    CORE/PRE_PROC/I_BUF/curr_queue[12][VAL]_i_26_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.264     8.698 f  CORE/PRE_PROC/I_BUF/curr_queue[12][VAL]_i_23/O
                         net (fo=1, routed)           0.243     8.941    CORE/PRE_PROC/I_BUF/curr_queue[12][VAL]_i_23_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.105     9.046 f  CORE/PRE_PROC/I_BUF/curr_queue[12][VAL]_i_18/O
                         net (fo=1, routed)           0.130     9.176    CORE/PRE_PROC/I_BUF/curr_queue[12][VAL]_i_18_n_0
    SLICE_X42Y26         LUT4 (Prop_lut4_I1_O)        0.105     9.281 f  CORE/PRE_PROC/I_BUF/curr_queue[12][VAL]_i_15/O
                         net (fo=88, routed)          0.763    10.044    CORE/PRE_PROC/I_BUF/p_10_in[13]
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.105    10.149 r  CORE/PRE_PROC/I_BUF/curr_queue[13][VAL]_i_16/O
                         net (fo=18, routed)          0.366    10.515    CORE/PRE_PROC/I_BUF/curr_queue[13][VAL]_i_16_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.105    10.620 f  CORE/PRE_PROC/I_BUF/curr_queue[13][VAL]_i_17/O
                         net (fo=1, routed)           0.252    10.871    CORE/PRE_PROC/I_BUF/curr_queue[13][VAL]_i_17_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I5_O)        0.105    10.976 f  CORE/PRE_PROC/I_BUF/curr_queue[13][VAL]_i_14/O
                         net (fo=1, routed)           0.350    11.326    CORE/PRE_PROC/I_BUF/curr_queue[13][VAL]_i_14_n_0
    SLICE_X50Y26         LUT4 (Prop_lut4_I0_O)        0.105    11.431 f  CORE/PRE_PROC/I_BUF/curr_queue[13][VAL]_i_11/O
                         net (fo=61, routed)          0.673    12.104    CORE/PRE_PROC/I_BUF/p_8_in[12]
    SLICE_X52Y25         LUT3 (Prop_lut3_I0_O)        0.105    12.209 r  CORE/PRE_PROC/I_BUF/curr_queue[15][VAL]_i_38/O
                         net (fo=9, routed)           0.330    12.539    CORE/PRE_PROC/I_BUF/curr_queue[15][VAL]_i_38_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I2_O)        0.105    12.644 r  CORE/PRE_PROC/I_BUF/curr_queue[15][VAL]_i_27/O
                         net (fo=1, routed)           0.250    12.894    CORE/PRE_PROC/I_BUF/curr_queue[15][VAL]_i_27_n_0
    SLICE_X53Y24         LUT4 (Prop_lut4_I0_O)        0.105    12.999 r  CORE/PRE_PROC/I_BUF/curr_queue[15][VAL]_i_18/O
                         net (fo=76, routed)          0.755    13.754    CORE/PRE_PROC/I_BUF/p_0_in107_in
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.105    13.859 r  CORE/PRE_PROC/I_BUF/curr_queue[15][VAL]_i_35/O
                         net (fo=1, routed)           0.225    14.084    CORE/PRE_PROC/I_BUF/curr_queue[15][VAL]_i_35_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.105    14.189 r  CORE/PRE_PROC/I_BUF/curr_queue[15][VAL]_i_23/O
                         net (fo=1, routed)           0.272    14.461    CORE/PRE_PROC/I_BUF/curr_queue[15][VAL]_i_23_n_0
    SLICE_X50Y21         LUT4 (Prop_lut4_I0_O)        0.105    14.566 r  CORE/PRE_PROC/I_BUF/curr_queue[15][VAL]_i_16/O
                         net (fo=37, routed)          0.786    15.352    CORE/PRE_PROC/I_BUF/p_0_in355_in
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.105    15.457 r  CORE/PRE_PROC/I_BUF/curr_queue[21][VAL]_i_5/O
                         net (fo=1, routed)           0.313    15.770    CORE/PRE_PROC/I_BUF/curr_queue[21][VAL]_i_5_n_0
    SLICE_X43Y20         LUT4 (Prop_lut4_I0_O)        0.105    15.875 r  CORE/PRE_PROC/I_BUF/curr_queue[21][VAL]_i_4/O
                         net (fo=28, routed)          0.802    16.677    CORE/PRE_PROC/I_BUF/p_0_in219_in
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.105    16.782 r  CORE/PRE_PROC/I_BUF/curr_queue[21][VAL]_i_2/O
                         net (fo=19, routed)          0.537    17.319    CORE/PRE_PROC/I_BUF/p_0_in[2]
    SLICE_X34Y21         LUT2 (Prop_lut2_I0_O)        0.105    17.424 r  CORE/PRE_PROC/I_BUF/curr_queue[21][DATA][4]_i_3/O
                         net (fo=1, routed)           0.385    17.810    CORE/PRE_PROC/I_BUF/curr_queue[21][DATA][4]_i_3_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I4_O)        0.264    18.074 r  CORE/PRE_PROC/I_BUF/curr_queue[21][DATA][4]_i_1/O
                         net (fo=1, routed)           0.000    18.074    CORE/PRE_PROC/I_BUF/curr_queue[21][DATA][4]_i_1_n_0
    SLICE_X33Y21         FDCE                                         r  CORE/PRE_PROC/I_BUF/curr_queue_reg[21][DATA][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ACLK rise edge)      14.300    14.300 r  
    J20                                               0.000    14.300 r  ACLK (IN)
                         net (fo=0)                   0.000    14.300    ACLK
    J20                  IBUF (Prop_ibuf_I_O)         0.771    15.071 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    16.676    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.753 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=2794, routed)        1.248    18.000    CORE/PRE_PROC/I_BUF/ACLK_IBUF_BUFG
    SLICE_X33Y21         FDCE                                         r  CORE/PRE_PROC/I_BUF/curr_queue_reg[21][DATA][4]/C
                         clock pessimism              0.231    18.231    
                         clock uncertainty           -0.035    18.196    
    SLICE_X33Y21         FDCE (Setup_fdce_C_D)        0.032    18.228    CORE/PRE_PROC/I_BUF/curr_queue_reg[21][DATA][4]
  -------------------------------------------------------------------
                         required time                         18.228    
                         arrival time                         -18.074    
  -------------------------------------------------------------------
                         slack                                  0.154    




