// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// AXILiteS
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read)
//        bit 7  - auto_restart (Read/Write)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x10 : Data signal of ap_return
//        bit 15~0 - ap_return[15:0] (Read)
//        others   - reserved
// 0x18 : Data signal of reset_A_V
//        bit 0  - reset_A_V[0] (Read/Write)
//        others - reserved
// 0x1c : reserved
// 0x20 : Data signal of reset_V_V
//        bit 0  - reset_V_V[0] (Read/Write)
//        others - reserved
// 0x24 : reserved
// 0x28 : Data signal of reset_params_V
//        bit 0  - reset_params_V[0] (Read/Write)
//        others - reserved
// 0x2c : reserved
// 0x30 : Data signal of athresh
//        bit 31~0 - athresh[31:0] (Read/Write)
// 0x34 : reserved
// 0x38 : Data signal of vthresh
//        bit 31~0 - vthresh[31:0] (Read/Write)
// 0x3c : reserved
// 0x40 : Data signal of a_flip
//        bit 7~0 - a_flip[7:0] (Read/Write)
//        others  - reserved
// 0x44 : reserved
// 0x48 : Data signal of v_flip
//        bit 7~0 - v_flip[7:0] (Read/Write)
//        others  - reserved
// 0x4c : reserved
// 0x50 : Data signal of a_length
//        bit 31~0 - a_length[31:0] (Read/Write)
// 0x54 : reserved
// 0x58 : Data signal of v_length
//        bit 31~0 - v_length[31:0] (Read/Write)
// 0x5c : reserved
// 0x60 : Data signal of data
//        bit 15~0 - data[15:0] (Read/Write)
//        others   - reserved
// 0x64 : reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XRATDECISION_AXILITES_ADDR_AP_CTRL             0x00
#define XRATDECISION_AXILITES_ADDR_GIE                 0x04
#define XRATDECISION_AXILITES_ADDR_IER                 0x08
#define XRATDECISION_AXILITES_ADDR_ISR                 0x0c
#define XRATDECISION_AXILITES_ADDR_AP_RETURN           0x10
#define XRATDECISION_AXILITES_BITS_AP_RETURN           16
#define XRATDECISION_AXILITES_ADDR_RESET_A_V_DATA      0x18
#define XRATDECISION_AXILITES_BITS_RESET_A_V_DATA      1
#define XRATDECISION_AXILITES_ADDR_RESET_V_V_DATA      0x20
#define XRATDECISION_AXILITES_BITS_RESET_V_V_DATA      1
#define XRATDECISION_AXILITES_ADDR_RESET_PARAMS_V_DATA 0x28
#define XRATDECISION_AXILITES_BITS_RESET_PARAMS_V_DATA 1
#define XRATDECISION_AXILITES_ADDR_ATHRESH_DATA        0x30
#define XRATDECISION_AXILITES_BITS_ATHRESH_DATA        32
#define XRATDECISION_AXILITES_ADDR_VTHRESH_DATA        0x38
#define XRATDECISION_AXILITES_BITS_VTHRESH_DATA        32
#define XRATDECISION_AXILITES_ADDR_A_FLIP_DATA         0x40
#define XRATDECISION_AXILITES_BITS_A_FLIP_DATA         8
#define XRATDECISION_AXILITES_ADDR_V_FLIP_DATA         0x48
#define XRATDECISION_AXILITES_BITS_V_FLIP_DATA         8
#define XRATDECISION_AXILITES_ADDR_A_LENGTH_DATA       0x50
#define XRATDECISION_AXILITES_BITS_A_LENGTH_DATA       32
#define XRATDECISION_AXILITES_ADDR_V_LENGTH_DATA       0x58
#define XRATDECISION_AXILITES_BITS_V_LENGTH_DATA       32
#define XRATDECISION_AXILITES_ADDR_DATA_DATA           0x60
#define XRATDECISION_AXILITES_BITS_DATA_DATA           16

