# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do Controlador_VGA_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/sdramtest.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:35:24 on Sep 16,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/sdramtest.v 
# -- Compiling module sdramtest
# 
# Top level modules:
# 	sdramtest
# End time: 04:35:24 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/tb_system.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:35:24 on Sep 16,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/tb_system.sv 
# -- Compiling module tb_system
# 
# Top level modules:
# 	tb_system
# End time: 04:35:24 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/system.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:35:24 on Sep 16,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/system.sv 
# -- Compiling module system
# 
# Top level modules:
# 	system
# End time: 04:35:24 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/vga_contollerTest.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:35:24 on Sep 16,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/vga_contollerTest.sv 
# -- Compiling module vga_contollerTest
# 
# Top level modules:
# 	vga_contollerTest
# End time: 04:35:24 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/draw_pixel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:35:24 on Sep 16,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/draw_pixel.sv 
# -- Compiling module draw_pixel
# 
# Top level modules:
# 	draw_pixel
# End time: 04:35:24 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/clkDivide.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:35:24 on Sep 16,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/clkDivide.sv 
# -- Compiling module clkDivide
# 
# Top level modules:
# 	clkDivide
# End time: 04:35:24 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/dmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:35:24 on Sep 16,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 04:35:25 on Sep 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/tb_system.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:35:25 on Sep 16,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/tb_system.sv 
# -- Compiling module tb_system
# 
# Top level modules:
# 	tb_system
# End time: 04:35:25 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_system
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_system 
# Start time: 04:35:25 on Sep 16,2019
# Loading sv_std.std
# Loading work.tb_system
# Loading work.system
# Loading work.clkDivide
# Loading work.vga_contollerTest
# Loading work.draw_pixel
# Loading work.dmem
# Loading work.sdramtest
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/dmem.sv(7): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_a'. The port definition is at: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/sdramtest.v(46).
#    Time: 0 ps  Iteration: 0  Instance: /tb_system/dut/DataMem/data_mem File: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/sdramtest.v
# ** Warning: (vsim-3015) C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/dmem.sv(7): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_b'. The port definition is at: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/sdramtest.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /tb_system/dut/DataMem/data_mem File: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/sdramtest.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: user  Hostname: DESKTOP-TR37EKV  ProcessID: 11664
#           Attempting to use alternate WLF file "./wlfthr4cbd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthr4cbd
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-PLI-3412) Memory address read on line 131073 of file "pandita.ver" is out of bounds specified for readmem command.  (Current address [65536], address range [0:65535])    : /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /tb_system/dut/DataMem/data_mem/altsyncram_component/m_default/altsyncram_inst
# ** Note: $stop    : C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/tb_system.sv(26)
#    Time: 160 ns  Iteration: 0  Instance: /tb_system
# Break in Module tb_system at C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/tb_system.sv line 26
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/simulation/modelsim/wave.do
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart -f
# ** Warning: (vsim-3015) C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/dmem.sv(7): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_a'. The port definition is at: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/sdramtest.v(46).
#    Time: 0 ps  Iteration: 0  Instance: /tb_system/dut/DataMem/data_mem File: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/sdramtest.v
# ** Warning: (vsim-3015) C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/dmem.sv(7): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_b'. The port definition is at: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/sdramtest.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /tb_system/dut/DataMem/data_mem File: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/sdramtest.v
add wave -position end sim:/tb_system/dut/Draw/*
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3412) Memory address read on line 131073 of file "pandita.ver" is out of bounds specified for readmem command.  (Current address [65536], address range [0:65535])    : /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /tb_system/dut/DataMem/data_mem/altsyncram_component/m_default/altsyncram_inst
# ** Note: $stop    : C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/tb_system.sv(26)
#    Time: 160 ns  Iteration: 0  Instance: /tb_system
# Break in Module tb_system at C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/tb_system.sv line 26
run
run
run
run
# End time: 05:06:19 on Sep 16,2019, Elapsed time: 0:30:54
# Errors: 0, Warnings: 8
