<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Chapters\04_Pinout\Topics?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Chapters/04_Pinout/Topics/?><?path2project ..\..\..\?><?path2project-uri ../../../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="JTAG_Interface_wgjq2ely5" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="topic:1;2:118">
  <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="title:1;3:10">JTAG Interface</title>

  <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="body:1;5:9">
    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:1;6:8">The JTAG interface is an IEEE 1149.6 and IEEE 1149.1 compatible test
    interface. It is used for board-level production testing. Refer to the
    device BSDL file for a description of JTAG support and JTAG scan chain
    ordering.</p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:2;11:8">For the functional timing and AC timing characteristics of this
    interface, see <ph class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="ph:1;12:24"><xref href="../../08_Functional_Timing/Topics/JTAG_1igjw0mebb.xml" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="xref:1;12:92" type="topic"><?ditaot gentext?>JTAG Interface</xref>
    and </ph><xref href="../../15_AC_Timing_Characteristics/Topics/JTAG_mghs4ix6t.xml" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="xref:2;13:89" type="topic"><?ditaot gentext?>JTAG Interface</xref>.</p>

    <table id="JTAG_Interface_xgjq2ely5" class="- topic/table " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="table:1;15:42">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="title:2;16:14">JTAG Interface Pin Description</title>

      <tgroup cols="3" class="- topic/tgroup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="tgroup:1;18:24">
        <colspec colname="col1" colwidth="1.5in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="colspec:1;19:48"/>

        <colspec colname="col2" colwidth="0.75in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="colspec:2;21:49"/>

        <colspec colname="col3" colwidth="3.75in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="colspec:3;23:49"/>

        <thead class="- topic/thead " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="thead:1;25:16">
          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="row:1;26:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="entry:1;27:20">Pin Name</entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="entry:2;29:20">Type</entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="entry:3;31:20">Function</entry>
          </row>
        </thead>

        <tbody class="- topic/tbody " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="tbody:1;35:16">
          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="row:2;36:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="entry:4;37:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:3;37:23">TRSTB</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="entry:5;39:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:4;39:23">Input</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="entry:6;41:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:5;41:23"> <b otherprops="bold" class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="b:1;41:45">Active Low Test Access Reset</b>
            </p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:6;42:21">The active low test reset signal provides an asynchronous
            device TAP controller reset. For normal device operation, the TAP
            controller should be held in its Test-Logic-Reset state by holding
            the TRSTB pin low.</p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:7;45:39">It is also acceptable to connect the
            TRSTB input to the device RSTB input in order to reset the JTAG
            tap controller on power-up. </p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:8;47:49">1.8 V LVCMOS18 Schmitt Trigger
            Digital Input with Internal Pull-up.</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="row:3;51:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="entry:7;52:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:9;52:23">TCK</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="entry:8;54:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:10;54:23">Input</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="entry:9;56:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:11;56:23"> <b otherprops="bold" class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="b:2;56:45">Test Access Port (TAP) Clock</b>
            </p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:12;57:21">The test clock signal provides clock timing for test
            operations that are carried out using the test access port for the
            TAP controller.</p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:13;59:36">1.8 V LVCMOS18 Digital Schmitt Trigger
            Input.</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="row:4;63:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="entry:10;64:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:14;64:23">TMS</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="entry:11;66:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:15;66:23">Input</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="entry:12;68:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:16;68:23"> <b otherprops="bold" class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="b:3;68:45">Test Access Mode Select</b> </p>
            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:17;69:16">The test mode select signal controls the test operations that
            are carried out in the TAP controller.</p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:18;70:59">TMS is sampled on
            the rising edge of TCK.</p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:19;71:44">1.8 V LVCMOS18 Digital Input with
            Internal Pull-up.</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="row:5;75:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="entry:13;76:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:20;76:23">TDI</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="entry:14;78:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:21;78:23">Input</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="entry:15;80:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:22;80:23"> <b otherprops="bold" class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="b:4;80:45">Test Access Data Input</b> </p>
            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:23;81:16">TDI is sampled on the rising edge of TCK.</p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:24;81:65">1.8 V LVCMOS18
            Digital Input with Internal Pull-up.</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="row:6;85:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="entry:16;86:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:25;86:23">TDO</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="entry:17;88:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:26;88:23">Output</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="entry:18;90:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:27;90:23"> <b otherprops="bold" class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="b:5;90:45">Test Access Data Output</b> </p>
            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:28;91:16">TDO is updated on the falling edge of TCK. TDO is a 3-state
            output that is inactive except when shifting boundary scan data is
            in progress.</p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:29;93:33">3-State 1.8 V LVCMOS18 Digital
            Output.</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="row:7;97:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="entry:19;98:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:30;98:23">TAP_SEL</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="entry:20;100:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:31;100:23">Input</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="entry:21;102:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:32;102:23"> <b otherprops="bold" class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="b:6;102:45">TAP Controller Mux Select</b> </p>
            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:33;103:16">TAP_SEL must be connected to VSS through a 1 kOhm resistor.</p>
            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:34;104:16">1.8 V LVCMOS18 Digital Input.</p></entry>
          </row>

          <row audience="MSCCInternal" class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="row:8;107:40">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="entry:22;108:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:35;108:23">TAP_SEL[1:0]</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="entry:23;110:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:36;110:23">Input</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="entry:24;112:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:37;112:23"> <b otherprops="bold" class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="b:7;112:45">TAP Controller Mux Select</b> </p>
            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:38;113:16">TAP_SEL[1:0] to be set as described below to access intended
            destination:</p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:39;114:32">JTAG Tap Controller select:</p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:40;114:66">00: System
            operation</p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:41;115:29">01: ARM JTAG debug port</p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:42;115:59">11: MIPS EJTAG
            operation</p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\JTAG_Interface_wgjq2ely5.xml" xtrc="p:43;116:30">1.8 V LVCMOS18 Digital Input.</p></entry>
          </row>
        </tbody>
      </tgroup>
    </table>
  </body>
</topic>