<stg><name>channel_gen_Pipeline_VITIS_LOOP_141_7</name>


<trans_list>

<trans id="65" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_V_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_V_6"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="22" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %x_real_3taps_V_0_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_real_3taps_V_0_2"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="22" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %x_real_3taps_V_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_real_3taps_V_1_2"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="22" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %x_real_3taps_V_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_real_3taps_V_2_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="22" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %x_imag_3taps_V_0_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_imag_3taps_V_0_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="22" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %x_imag_3taps_V_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_imag_3taps_V_1_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="22" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %x_imag_3taps_V_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_imag_3taps_V_2_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:7 %i_V_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %i_V

]]></Node>
<StgValue><ssdm name="i_V_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:8 %x_real_3taps_V_0_1_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %x_real_3taps_V_0_1

]]></Node>
<StgValue><ssdm name="x_real_3taps_V_0_1_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:9 %x_real_3taps_V_1_1_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %x_real_3taps_V_1_1

]]></Node>
<StgValue><ssdm name="x_real_3taps_V_1_1_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:10 %x_real_3taps_V_2_1_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %x_real_3taps_V_2_1

]]></Node>
<StgValue><ssdm name="x_real_3taps_V_2_1_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:11 %x_imag_3taps_V_0_1_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %x_imag_3taps_V_0_1

]]></Node>
<StgValue><ssdm name="x_imag_3taps_V_0_1_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:12 %x_imag_3taps_V_1_1_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %x_imag_3taps_V_1_1

]]></Node>
<StgValue><ssdm name="x_imag_3taps_V_1_1_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:13 %x_imag_3taps_V_2_1_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %x_imag_3taps_V_2_1

]]></Node>
<StgValue><ssdm name="x_imag_3taps_V_2_1_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i22 %x_imag_3taps_V_2_1_read, i22 %x_imag_3taps_V_2_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i22 %x_imag_3taps_V_1_1_read, i22 %x_imag_3taps_V_1_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i22 %x_imag_3taps_V_0_1_read, i22 %x_imag_3taps_V_0_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i22 %x_real_3taps_V_2_1_read, i22 %x_real_3taps_V_2_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:18 %store_ln0 = store i22 %x_real_3taps_V_1_1_read, i22 %x_real_3taps_V_1_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i22 %x_real_3taps_V_0_1_read, i22 %x_real_3taps_V_0_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:20 %store_ln0 = store i4 %i_V_read, i4 %i_V_6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:21 %br_ln0 = br void %.lr.ph3844

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.lr.ph3844:0 %i_V_13 = load i4 %i_V_6

]]></Node>
<StgValue><ssdm name="i_V_13"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph3844:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph3844:2 %icmp_ln1065 = icmp_eq  i4 %i_V_13, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln1065"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph3844:3 %br_ln141 = br i1 %icmp_ln1065, void %.split57, void %._crit_edge3845.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
.split57:0 %x_real_3taps_V_0_2_load = load i22 %x_real_3taps_V_0_2

]]></Node>
<StgValue><ssdm name="x_real_3taps_V_0_2_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
.split57:1 %x_real_3taps_V_1_2_load = load i22 %x_real_3taps_V_1_2

]]></Node>
<StgValue><ssdm name="x_real_3taps_V_1_2_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
.split57:2 %x_real_3taps_V_2_2_load = load i22 %x_real_3taps_V_2_2

]]></Node>
<StgValue><ssdm name="x_real_3taps_V_2_2_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
.split57:3 %x_imag_3taps_V_0_2_load = load i22 %x_imag_3taps_V_0_2

]]></Node>
<StgValue><ssdm name="x_imag_3taps_V_0_2_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
.split57:4 %x_imag_3taps_V_1_2_load_1 = load i22 %x_imag_3taps_V_1_2

]]></Node>
<StgValue><ssdm name="x_imag_3taps_V_1_2_load_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
.split57:5 %x_imag_3taps_V_2_2_load_1 = load i22 %x_imag_3taps_V_2_2

]]></Node>
<StgValue><ssdm name="x_imag_3taps_V_2_2_load_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split57:6 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="4">
<![CDATA[
.split57:7 %trunc_ln1526 = trunc i4 %i_V_13

]]></Node>
<StgValue><ssdm name="trunc_ln1526"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split57:8 %add_ln142 = add i2 %trunc_ln1526, i2 3

]]></Node>
<StgValue><ssdm name="add_ln142"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="22" op_0_bw="22" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="2">
<![CDATA[
.split57:9 %x_real_3taps_V_2 = mux i22 @_ssdm_op_Mux.ap_auto.3i22.i2, i22 %x_real_3taps_V_0_2_load, i22 %x_real_3taps_V_1_2_load, i22 %x_real_3taps_V_2_2_load, i2 %add_ln142

]]></Node>
<StgValue><ssdm name="x_real_3taps_V_2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="22" op_0_bw="22" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="2">
<![CDATA[
.split57:10 %x_real_3taps_V_0_3 = mux i22 @_ssdm_op_Mux.ap_auto.4i22.i2, i22 %x_real_3taps_V_2, i22 %x_real_3taps_V_0_2_load, i22 %x_real_3taps_V_0_2_load, i22 %x_real_3taps_V_0_2_load, i2 %trunc_ln1526

]]></Node>
<StgValue><ssdm name="x_real_3taps_V_0_3"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="22" op_0_bw="22" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="2">
<![CDATA[
.split57:11 %x_real_3taps_V_1_3 = mux i22 @_ssdm_op_Mux.ap_auto.4i22.i2, i22 %x_real_3taps_V_1_2_load, i22 %x_real_3taps_V_2, i22 %x_real_3taps_V_1_2_load, i22 %x_real_3taps_V_1_2_load, i2 %trunc_ln1526

]]></Node>
<StgValue><ssdm name="x_real_3taps_V_1_3"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="22" op_0_bw="22" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="2">
<![CDATA[
.split57:12 %x_real_3taps_V_2_3 = mux i22 @_ssdm_op_Mux.ap_auto.4i22.i2, i22 %x_real_3taps_V_2_2_load, i22 %x_real_3taps_V_2_2_load, i22 %x_real_3taps_V_2, i22 %x_real_3taps_V_2, i2 %trunc_ln1526

]]></Node>
<StgValue><ssdm name="x_real_3taps_V_2_3"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="22" op_0_bw="22" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="2">
<![CDATA[
.split57:13 %x_imag_3taps_V_2 = mux i22 @_ssdm_op_Mux.ap_auto.3i22.i2, i22 %x_imag_3taps_V_0_2_load, i22 %x_imag_3taps_V_1_2_load_1, i22 %x_imag_3taps_V_2_2_load_1, i2 %add_ln142

]]></Node>
<StgValue><ssdm name="x_imag_3taps_V_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="22" op_0_bw="22" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="2">
<![CDATA[
.split57:14 %x_imag_3taps_V_0_3 = mux i22 @_ssdm_op_Mux.ap_auto.4i22.i2, i22 %x_imag_3taps_V_2, i22 %x_imag_3taps_V_0_2_load, i22 %x_imag_3taps_V_0_2_load, i22 %x_imag_3taps_V_0_2_load, i2 %trunc_ln1526

]]></Node>
<StgValue><ssdm name="x_imag_3taps_V_0_3"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="22" op_0_bw="22" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="2">
<![CDATA[
.split57:15 %x_imag_3taps_V_1_3 = mux i22 @_ssdm_op_Mux.ap_auto.4i22.i2, i22 %x_imag_3taps_V_1_2_load_1, i22 %x_imag_3taps_V_2, i22 %x_imag_3taps_V_1_2_load_1, i22 %x_imag_3taps_V_1_2_load_1, i2 %trunc_ln1526

]]></Node>
<StgValue><ssdm name="x_imag_3taps_V_1_3"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="22" op_0_bw="22" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="2">
<![CDATA[
.split57:16 %x_imag_3taps_V_2_3 = mux i22 @_ssdm_op_Mux.ap_auto.4i22.i2, i22 %x_imag_3taps_V_2_2_load_1, i22 %x_imag_3taps_V_2_2_load_1, i22 %x_imag_3taps_V_2, i22 %x_imag_3taps_V_2, i2 %trunc_ln1526

]]></Node>
<StgValue><ssdm name="x_imag_3taps_V_2_3"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split57:17 %i_V_14 = add i4 %i_V_13, i4 15

]]></Node>
<StgValue><ssdm name="i_V_14"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split57:18 %store_ln143 = store i22 %x_imag_3taps_V_2_3, i22 %x_imag_3taps_V_2_2

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split57:19 %store_ln143 = store i22 %x_imag_3taps_V_1_3, i22 %x_imag_3taps_V_1_2

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split57:20 %store_ln143 = store i22 %x_imag_3taps_V_0_3, i22 %x_imag_3taps_V_0_2

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split57:21 %store_ln142 = store i22 %x_real_3taps_V_2_3, i22 %x_real_3taps_V_2_2

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split57:22 %store_ln142 = store i22 %x_real_3taps_V_1_3, i22 %x_real_3taps_V_1_2

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split57:23 %store_ln142 = store i22 %x_real_3taps_V_0_3, i22 %x_real_3taps_V_0_2

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split57:24 %store_ln871 = store i4 %i_V_14, i4 %i_V_6

]]></Node>
<StgValue><ssdm name="store_ln871"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
.split57:25 %br_ln0 = br void %.lr.ph3844

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
._crit_edge3845.loopexit.exitStub:0 %x_real_3taps_V_1_2_load_1 = load i22 %x_real_3taps_V_1_2

]]></Node>
<StgValue><ssdm name="x_real_3taps_V_1_2_load_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
._crit_edge3845.loopexit.exitStub:1 %x_real_3taps_V_2_2_load_1 = load i22 %x_real_3taps_V_2_2

]]></Node>
<StgValue><ssdm name="x_real_3taps_V_2_2_load_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
._crit_edge3845.loopexit.exitStub:2 %x_imag_3taps_V_1_2_load = load i22 %x_imag_3taps_V_1_2

]]></Node>
<StgValue><ssdm name="x_imag_3taps_V_1_2_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
._crit_edge3845.loopexit.exitStub:3 %x_imag_3taps_V_2_2_load = load i22 %x_imag_3taps_V_2_2

]]></Node>
<StgValue><ssdm name="x_imag_3taps_V_2_2_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22">
<![CDATA[
._crit_edge3845.loopexit.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i22P0A, i22 %x_imag_3taps_V_2_2_out, i22 %x_imag_3taps_V_2_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22">
<![CDATA[
._crit_edge3845.loopexit.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i22P0A, i22 %x_imag_3taps_V_1_2_out, i22 %x_imag_3taps_V_1_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22">
<![CDATA[
._crit_edge3845.loopexit.exitStub:6 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i22P0A, i22 %x_real_3taps_V_2_2_out, i22 %x_real_3taps_V_2_2_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22">
<![CDATA[
._crit_edge3845.loopexit.exitStub:7 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i22P0A, i22 %x_real_3taps_V_1_2_out, i22 %x_real_3taps_V_1_2_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0">
<![CDATA[
._crit_edge3845.loopexit.exitStub:8 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
