$date
	Sat Oct 22 21:17:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#80371
b1001 !
1"
#80374
b1001 &
b1001 %
1$
#80375
0"
#80378
b11100 &
b11100 %
#80382
b1110 &
b1110 %
#80386
b111 &
b111 %
#80390
b10110 &
b10110 %
#80394
b1011 &
b1011 %
#80398
b100010 &
b100010 %
#80402
b10001 &
b10001 %
#80406
b110100 &
b110100 %
#80410
b11010 &
b11010 %
#80414
b1101 &
b1101 %
#80418
b101000 &
b101000 %
#80422
b10100 &
b10100 %
#80426
b1010 &
b1010 %
#80430
b101 &
b101 %
#80434
b10000 &
b10000 %
#80438
b1000 &
b1000 %
#80442
b100 &
b100 %
#80446
b10 &
b10 %
#80450
b1 &
b1 %
1#
#80454
b0 &
0#
b0 %
0$
#1092436
b11010 !
1"
#1092438
b11010 &
b11010 %
1$
#1092439
0"
#1092442
b1101 &
b1101 %
#1092446
b101000 &
b101000 %
#1092450
b10100 &
b10100 %
#1092454
b1010 &
b1010 %
#1092458
b101 &
b101 %
#1092462
b10000 &
b10000 %
#1092466
b1000 &
b1000 %
#1092470
b100 &
b100 %
#1092474
b10 &
b10 %
#1092478
b1 &
1#
b1 %
#1092482
b0 &
b0 %
0#
0$
#2069687
b1 !
1"
#2069690
b1 &
b1 %
1$
#2069691
0"
#2069694
1#
#2069698
b0 &
b0 %
0#
0$
#4500012
