// ARGS: --verilog fpga-debugging/axi-stream-s2/s2_buggy.v fpga-debugging/axi-stream-s2/faxis_master.v --protocol fpga-debugging/axi-stream-s2/s2_buggy.prot --module xlnxstream_2018_3
// RETURN: 101

// trace 0
trace {
    reset();  // [time: 0ns -> 12.5ns]
    idle();  // [time: 12.5ns -> 37.5ns]
    idle();  // [time: 37.5ns -> 62.5ns]
    idle();  // [time: 62.5ns -> 87.5ns]
    idle();  // [time: 87.5ns -> 112.5ns]
    idle();  // [time: 112.5ns -> 137.5ns]
    idle();  // [time: 137.5ns -> 162.5ns]
    idle();  // [time: 162.5ns -> 187.5ns]
    idle();  // [time: 187.5ns -> 212.5ns]
    idle();  // [time: 212.5ns -> 237.5ns]
    idle();  // [time: 237.5ns -> 262.5ns]
    idle();  // [time: 262.5ns -> 287.5ns]
    idle();  // [time: 287.5ns -> 312.5ns]
    idle();  // [time: 312.5ns -> 337.5ns]
    wait_for_data();  // [time: 337.5ns -> 362.5ns]
    idle();  // [time: 362.5ns -> 387.5ns]
    wait_for_data();  // [time: 387.5ns -> 412.5ns]
    idle();  // [time: 412.5ns -> 437.5ns]
    idle();  // [time: 437.5ns -> 462.5ns]
    idle();  // [time: 462.5ns -> 487.5ns]
    idle();  // [time: 487.5ns -> 512.5ns]
    wait_for_data();  // [time: 512.5ns -> 537.5ns]
    wait_for_data();  // [time: 537.5ns -> 562.5ns]
    idle();  // [time: 562.5ns -> 587.5ns]
    idle();  // [time: 587.5ns -> 612.5ns]
    wait_for_data();  // [time: 612.5ns -> 637.5ns]
    idle();  // [time: 637.5ns -> 662.5ns]
    idle();  // [time: 662.5ns -> 687.5ns]
    idle();  // [time: 687.5ns -> 712.5ns]
    idle();  // [time: 712.5ns -> 737.5ns]
    idle();  // [time: 737.5ns -> 762.5ns]
    idle();  // [time: 762.5ns -> 787.5ns]
    wait_for_data();  // [time: 787.5ns -> 812.5ns]
    idle();  // [time: 812.5ns -> 837.5ns]
    wait_for_data();  // [time: 837.5ns -> 862.5ns]
    recv(1);  // [time: 862.5ns -> 887.5ns]
    recv(2);  // [time: 887.5ns -> 912.5ns]
    recv(3);  // [time: 912.5ns -> 937.5ns]
    recv(4);  // [time: 937.5ns -> 962.5ns]
    recv(5);  // [time: 962.5ns -> 987.5ns]
    recv(6);  // [time: 987.5ns -> 1012.5ns]
    stall(7, 0);  // [time: 1012.5ns -> 1050ns]
}

// trace 1
trace {
    reset();  // [time: 0ns -> 12.5ns]
    idle();  // [time: 12.5ns -> 37.5ns]
    idle();  // [time: 37.5ns -> 62.5ns]
    idle();  // [time: 62.5ns -> 87.5ns]
    idle();  // [time: 87.5ns -> 112.5ns]
    idle();  // [time: 112.5ns -> 137.5ns]
    idle();  // [time: 137.5ns -> 162.5ns]
    idle();  // [time: 162.5ns -> 187.5ns]
    idle();  // [time: 187.5ns -> 212.5ns]
    idle();  // [time: 212.5ns -> 237.5ns]
    idle();  // [time: 237.5ns -> 262.5ns]
    idle();  // [time: 262.5ns -> 287.5ns]
    idle();  // [time: 287.5ns -> 312.5ns]
    idle();  // [time: 312.5ns -> 337.5ns]
    wait_for_data();  // [time: 337.5ns -> 362.5ns]
    idle();  // [time: 362.5ns -> 387.5ns]
    wait_for_data();  // [time: 387.5ns -> 412.5ns]
    idle();  // [time: 412.5ns -> 437.5ns]
    idle();  // [time: 437.5ns -> 462.5ns]
    idle();  // [time: 462.5ns -> 487.5ns]
    idle();  // [time: 487.5ns -> 512.5ns]
    wait_for_data();  // [time: 512.5ns -> 537.5ns]
    wait_for_data();  // [time: 537.5ns -> 562.5ns]
    idle();  // [time: 562.5ns -> 587.5ns]
    idle();  // [time: 587.5ns -> 612.5ns]
    wait_for_data();  // [time: 612.5ns -> 637.5ns]
    idle();  // [time: 637.5ns -> 662.5ns]
    idle();  // [time: 662.5ns -> 687.5ns]
    idle();  // [time: 687.5ns -> 712.5ns]
    idle();  // [time: 712.5ns -> 737.5ns]
    idle();  // [time: 737.5ns -> 762.5ns]
    idle();  // [time: 762.5ns -> 787.5ns]
    wait_for_data();  // [time: 787.5ns -> 812.5ns]
    idle();  // [time: 812.5ns -> 837.5ns]
    wait_for_data();  // [time: 837.5ns -> 862.5ns]
    recv(1);  // [time: 862.5ns -> 887.5ns]
    recv(2);  // [time: 887.5ns -> 912.5ns]
    recv(3);  // [time: 912.5ns -> 937.5ns]
    recv(4);  // [time: 937.5ns -> 962.5ns]
    recv(5);  // [time: 962.5ns -> 987.5ns]
    recv(6);  // [time: 987.5ns -> 1012.5ns]
    idle();  // [time: 1012.5ns -> 1037.5ns]
    idle();  // [time: 1037.5ns -> 1050ns]
}
