<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_clk_wiz_0_0_synth_1" LaunchDir="C:/FPGA_Projects/GroundHog/LuxInterconnect/LuxInterconnect.runs/design_1_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_driver_state_machine_0_1_synth_1" LaunchDir="C:/FPGA_Projects/GroundHog/LuxInterconnect/LuxInterconnect.runs/design_1_driver_state_machine_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_var_ultra_lux_0_0_synth_1" LaunchDir="C:/FPGA_Projects/GroundHog/LuxInterconnect/LuxInterconnect.runs/design_1_var_ultra_lux_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_encoder_counter_0_0_synth_1" LaunchDir="C:/FPGA_Projects/GroundHog/LuxInterconnect/LuxInterconnect.runs/design_1_encoder_counter_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ila_0_1_synth_1" LaunchDir="C:/FPGA_Projects/GroundHog/LuxInterconnect/LuxInterconnect.runs/design_1_ila_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/FPGA_Projects/GroundHog/LuxInterconnect/LuxInterconnect.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_1_driver_state_machine_0_1_synth_1"/>
		<Parent Id="design_1_var_ultra_lux_0_0_synth_1"/>
		<Parent Id="design_1_encoder_counter_0_0_synth_1"/>
		<Parent Id="design_1_ila_0_1_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

