// Seed: 3292935201
module module_0 ();
  assign id_1 = (id_1);
  wire id_2;
  wire id_3;
  assign id_2 = (1);
  assign module_1.type_5 = 0;
  wire id_4;
  wire id_5;
  id_6 :
  assert property (@(negedge id_1[1 : 1>>>1'b0]) 1)
  else $display;
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1,
    input wand id_2,
    input tri1 id_3,
    input tri0 id_4,
    input supply1 id_5,
    output tri id_6
);
  assign id_6 = id_3;
  module_0 modCall_1 ();
endmodule
