Classic Timing Analyzer report for CacheMoney
Wed Mar 03 18:48:04 2010
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                         ;
+------------------------------+-------+---------------+-------------+--------------------------+--------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From                     ; To                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------------------------+--------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.350 ns    ; Data[3]                  ; Register32bit:inst|Q[3]  ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.862 ns    ; Register32bit:inst|Q[15] ; Q[15]                    ; Clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.536 ns   ; Data[14]                 ; Register32bit:inst|Q[14] ; --         ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;             ;                          ;                          ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------------------------+--------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------+
; tsu                                                                                ;
+-------+--------------+------------+----------+--------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                       ; To Clock ;
+-------+--------------+------------+----------+--------------------------+----------+
; N/A   ; None         ; 4.350 ns   ; Data[3]  ; Register32bit:inst|Q[3]  ; Clock    ;
; N/A   ; None         ; 3.966 ns   ; Data[25] ; Register32bit:inst|Q[25] ; Clock    ;
; N/A   ; None         ; 3.511 ns   ; Data[11] ; Register32bit:inst|Q[11] ; Clock    ;
; N/A   ; None         ; 3.315 ns   ; Data[22] ; Register32bit:inst|Q[22] ; Clock    ;
; N/A   ; None         ; 3.300 ns   ; Data[9]  ; Register32bit:inst|Q[9]  ; Clock    ;
; N/A   ; None         ; 3.297 ns   ; Data[5]  ; Register32bit:inst|Q[5]  ; Clock    ;
; N/A   ; None         ; 3.284 ns   ; Data[2]  ; Register32bit:inst|Q[2]  ; Clock    ;
; N/A   ; None         ; 3.274 ns   ; Data[24] ; Register32bit:inst|Q[24] ; Clock    ;
; N/A   ; None         ; 3.268 ns   ; Data[15] ; Register32bit:inst|Q[15] ; Clock    ;
; N/A   ; None         ; 3.261 ns   ; Data[23] ; Register32bit:inst|Q[23] ; Clock    ;
; N/A   ; None         ; 3.259 ns   ; Data[17] ; Register32bit:inst|Q[17] ; Clock    ;
; N/A   ; None         ; 3.224 ns   ; Data[28] ; Register32bit:inst|Q[28] ; Clock    ;
; N/A   ; None         ; 3.194 ns   ; Data[26] ; Register32bit:inst|Q[26] ; Clock    ;
; N/A   ; None         ; 3.188 ns   ; Data[20] ; Register32bit:inst|Q[20] ; Clock    ;
; N/A   ; None         ; 3.184 ns   ; Data[31] ; Register32bit:inst|Q[31] ; Clock    ;
; N/A   ; None         ; 3.174 ns   ; Data[27] ; Register32bit:inst|Q[27] ; Clock    ;
; N/A   ; None         ; 3.173 ns   ; Data[0]  ; Register32bit:inst|Q[0]  ; Clock    ;
; N/A   ; None         ; 3.169 ns   ; Data[30] ; Register32bit:inst|Q[30] ; Clock    ;
; N/A   ; None         ; 3.159 ns   ; Data[8]  ; Register32bit:inst|Q[8]  ; Clock    ;
; N/A   ; None         ; 3.157 ns   ; Data[1]  ; Register32bit:inst|Q[1]  ; Clock    ;
; N/A   ; None         ; 3.156 ns   ; Data[7]  ; Register32bit:inst|Q[7]  ; Clock    ;
; N/A   ; None         ; 3.151 ns   ; Data[12] ; Register32bit:inst|Q[12] ; Clock    ;
; N/A   ; None         ; 3.150 ns   ; Data[16] ; Register32bit:inst|Q[16] ; Clock    ;
; N/A   ; None         ; 3.146 ns   ; Data[21] ; Register32bit:inst|Q[21] ; Clock    ;
; N/A   ; None         ; 3.118 ns   ; Data[29] ; Register32bit:inst|Q[29] ; Clock    ;
; N/A   ; None         ; 2.842 ns   ; Data[13] ; Register32bit:inst|Q[13] ; Clock    ;
; N/A   ; None         ; 2.842 ns   ; Data[18] ; Register32bit:inst|Q[18] ; Clock    ;
; N/A   ; None         ; 2.834 ns   ; Data[6]  ; Register32bit:inst|Q[6]  ; Clock    ;
; N/A   ; None         ; 2.825 ns   ; Data[10] ; Register32bit:inst|Q[10] ; Clock    ;
; N/A   ; None         ; 2.823 ns   ; Data[4]  ; Register32bit:inst|Q[4]  ; Clock    ;
; N/A   ; None         ; 2.809 ns   ; Data[19] ; Register32bit:inst|Q[19] ; Clock    ;
; N/A   ; None         ; 2.766 ns   ; Data[14] ; Register32bit:inst|Q[14] ; Clock    ;
+-------+--------------+------------+----------+--------------------------+----------+


+-----------------------------------------------------------------------------------+
; tco                                                                               ;
+-------+--------------+------------+--------------------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From                     ; To    ; From Clock ;
+-------+--------------+------------+--------------------------+-------+------------+
; N/A   ; None         ; 8.862 ns   ; Register32bit:inst|Q[15] ; Q[15] ; Clock      ;
; N/A   ; None         ; 8.675 ns   ; Register32bit:inst|Q[9]  ; Q[9]  ; Clock      ;
; N/A   ; None         ; 8.657 ns   ; Register32bit:inst|Q[1]  ; Q[1]  ; Clock      ;
; N/A   ; None         ; 8.602 ns   ; Register32bit:inst|Q[0]  ; Q[0]  ; Clock      ;
; N/A   ; None         ; 7.370 ns   ; Register32bit:inst|Q[25] ; Q[25] ; Clock      ;
; N/A   ; None         ; 6.596 ns   ; Register32bit:inst|Q[21] ; Q[21] ; Clock      ;
; N/A   ; None         ; 6.420 ns   ; Register32bit:inst|Q[31] ; Q[31] ; Clock      ;
; N/A   ; None         ; 6.399 ns   ; Register32bit:inst|Q[22] ; Q[22] ; Clock      ;
; N/A   ; None         ; 6.398 ns   ; Register32bit:inst|Q[12] ; Q[12] ; Clock      ;
; N/A   ; None         ; 6.388 ns   ; Register32bit:inst|Q[20] ; Q[20] ; Clock      ;
; N/A   ; None         ; 6.387 ns   ; Register32bit:inst|Q[8]  ; Q[8]  ; Clock      ;
; N/A   ; None         ; 6.377 ns   ; Register32bit:inst|Q[7]  ; Q[7]  ; Clock      ;
; N/A   ; None         ; 6.375 ns   ; Register32bit:inst|Q[26] ; Q[26] ; Clock      ;
; N/A   ; None         ; 6.371 ns   ; Register32bit:inst|Q[29] ; Q[29] ; Clock      ;
; N/A   ; None         ; 6.366 ns   ; Register32bit:inst|Q[28] ; Q[28] ; Clock      ;
; N/A   ; None         ; 6.354 ns   ; Register32bit:inst|Q[3]  ; Q[3]  ; Clock      ;
; N/A   ; None         ; 6.342 ns   ; Register32bit:inst|Q[11] ; Q[11] ; Clock      ;
; N/A   ; None         ; 6.342 ns   ; Register32bit:inst|Q[30] ; Q[30] ; Clock      ;
; N/A   ; None         ; 6.334 ns   ; Register32bit:inst|Q[17] ; Q[17] ; Clock      ;
; N/A   ; None         ; 6.332 ns   ; Register32bit:inst|Q[24] ; Q[24] ; Clock      ;
; N/A   ; None         ; 6.327 ns   ; Register32bit:inst|Q[5]  ; Q[5]  ; Clock      ;
; N/A   ; None         ; 6.327 ns   ; Register32bit:inst|Q[23] ; Q[23] ; Clock      ;
; N/A   ; None         ; 6.303 ns   ; Register32bit:inst|Q[2]  ; Q[2]  ; Clock      ;
; N/A   ; None         ; 6.294 ns   ; Register32bit:inst|Q[16] ; Q[16] ; Clock      ;
; N/A   ; None         ; 6.272 ns   ; Register32bit:inst|Q[27] ; Q[27] ; Clock      ;
; N/A   ; None         ; 6.226 ns   ; Register32bit:inst|Q[6]  ; Q[6]  ; Clock      ;
; N/A   ; None         ; 6.123 ns   ; Register32bit:inst|Q[13] ; Q[13] ; Clock      ;
; N/A   ; None         ; 6.121 ns   ; Register32bit:inst|Q[14] ; Q[14] ; Clock      ;
; N/A   ; None         ; 6.094 ns   ; Register32bit:inst|Q[19] ; Q[19] ; Clock      ;
; N/A   ; None         ; 6.080 ns   ; Register32bit:inst|Q[10] ; Q[10] ; Clock      ;
; N/A   ; None         ; 6.072 ns   ; Register32bit:inst|Q[4]  ; Q[4]  ; Clock      ;
; N/A   ; None         ; 6.063 ns   ; Register32bit:inst|Q[18] ; Q[18] ; Clock      ;
+-------+--------------+------------+--------------------------+-------+------------+


+------------------------------------------------------------------------------------------+
; th                                                                                       ;
+---------------+-------------+-----------+----------+--------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                       ; To Clock ;
+---------------+-------------+-----------+----------+--------------------------+----------+
; N/A           ; None        ; -2.536 ns ; Data[14] ; Register32bit:inst|Q[14] ; Clock    ;
; N/A           ; None        ; -2.579 ns ; Data[19] ; Register32bit:inst|Q[19] ; Clock    ;
; N/A           ; None        ; -2.593 ns ; Data[4]  ; Register32bit:inst|Q[4]  ; Clock    ;
; N/A           ; None        ; -2.595 ns ; Data[10] ; Register32bit:inst|Q[10] ; Clock    ;
; N/A           ; None        ; -2.604 ns ; Data[6]  ; Register32bit:inst|Q[6]  ; Clock    ;
; N/A           ; None        ; -2.612 ns ; Data[13] ; Register32bit:inst|Q[13] ; Clock    ;
; N/A           ; None        ; -2.612 ns ; Data[18] ; Register32bit:inst|Q[18] ; Clock    ;
; N/A           ; None        ; -2.888 ns ; Data[29] ; Register32bit:inst|Q[29] ; Clock    ;
; N/A           ; None        ; -2.916 ns ; Data[21] ; Register32bit:inst|Q[21] ; Clock    ;
; N/A           ; None        ; -2.920 ns ; Data[16] ; Register32bit:inst|Q[16] ; Clock    ;
; N/A           ; None        ; -2.921 ns ; Data[12] ; Register32bit:inst|Q[12] ; Clock    ;
; N/A           ; None        ; -2.926 ns ; Data[7]  ; Register32bit:inst|Q[7]  ; Clock    ;
; N/A           ; None        ; -2.927 ns ; Data[1]  ; Register32bit:inst|Q[1]  ; Clock    ;
; N/A           ; None        ; -2.929 ns ; Data[8]  ; Register32bit:inst|Q[8]  ; Clock    ;
; N/A           ; None        ; -2.939 ns ; Data[30] ; Register32bit:inst|Q[30] ; Clock    ;
; N/A           ; None        ; -2.943 ns ; Data[0]  ; Register32bit:inst|Q[0]  ; Clock    ;
; N/A           ; None        ; -2.944 ns ; Data[27] ; Register32bit:inst|Q[27] ; Clock    ;
; N/A           ; None        ; -2.954 ns ; Data[31] ; Register32bit:inst|Q[31] ; Clock    ;
; N/A           ; None        ; -2.958 ns ; Data[20] ; Register32bit:inst|Q[20] ; Clock    ;
; N/A           ; None        ; -2.964 ns ; Data[26] ; Register32bit:inst|Q[26] ; Clock    ;
; N/A           ; None        ; -2.994 ns ; Data[28] ; Register32bit:inst|Q[28] ; Clock    ;
; N/A           ; None        ; -3.029 ns ; Data[17] ; Register32bit:inst|Q[17] ; Clock    ;
; N/A           ; None        ; -3.031 ns ; Data[23] ; Register32bit:inst|Q[23] ; Clock    ;
; N/A           ; None        ; -3.038 ns ; Data[15] ; Register32bit:inst|Q[15] ; Clock    ;
; N/A           ; None        ; -3.044 ns ; Data[24] ; Register32bit:inst|Q[24] ; Clock    ;
; N/A           ; None        ; -3.054 ns ; Data[2]  ; Register32bit:inst|Q[2]  ; Clock    ;
; N/A           ; None        ; -3.067 ns ; Data[5]  ; Register32bit:inst|Q[5]  ; Clock    ;
; N/A           ; None        ; -3.070 ns ; Data[9]  ; Register32bit:inst|Q[9]  ; Clock    ;
; N/A           ; None        ; -3.085 ns ; Data[22] ; Register32bit:inst|Q[22] ; Clock    ;
; N/A           ; None        ; -3.281 ns ; Data[11] ; Register32bit:inst|Q[11] ; Clock    ;
; N/A           ; None        ; -3.736 ns ; Data[25] ; Register32bit:inst|Q[25] ; Clock    ;
; N/A           ; None        ; -4.120 ns ; Data[3]  ; Register32bit:inst|Q[3]  ; Clock    ;
+---------------+-------------+-----------+----------+--------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Mar 03 18:48:04 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CacheMoney -c CacheMoney --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Info: No valid register-to-register data paths exist for clock "Clock"
Info: tsu for register "Register32bit:inst|Q[3]" (data pin = "Data[3]", clock pin = "Clock") is 4.350 ns
    Info: + Longest pin to register delay is 7.059 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_AC14; Fanout = 1; PIN Node = 'Data[3]'
        Info: 2: + IC(5.863 ns) + CELL(0.366 ns) = 7.059 ns; Loc. = LCFF_X36_Y35_N1; Fanout = 1; REG Node = 'Register32bit:inst|Q[3]'
        Info: Total cell delay = 1.196 ns ( 16.94 % )
        Info: Total interconnect delay = 5.863 ns ( 83.06 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "Clock" to destination register is 2.673 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.673 ns; Loc. = LCFF_X36_Y35_N1; Fanout = 1; REG Node = 'Register32bit:inst|Q[3]'
        Info: Total cell delay = 1.536 ns ( 57.46 % )
        Info: Total interconnect delay = 1.137 ns ( 42.54 % )
Info: tco from clock "Clock" to destination pin "Q[15]" through register "Register32bit:inst|Q[15]" is 8.862 ns
    Info: + Longest clock path from clock "Clock" to source register is 2.695 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 2.695 ns; Loc. = LCFF_X44_Y1_N1; Fanout = 1; REG Node = 'Register32bit:inst|Q[15]'
        Info: Total cell delay = 1.536 ns ( 56.99 % )
        Info: Total interconnect delay = 1.159 ns ( 43.01 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.917 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y1_N1; Fanout = 1; REG Node = 'Register32bit:inst|Q[15]'
        Info: 2: + IC(3.139 ns) + CELL(2.778 ns) = 5.917 ns; Loc. = PIN_F15; Fanout = 0; PIN Node = 'Q[15]'
        Info: Total cell delay = 2.778 ns ( 46.95 % )
        Info: Total interconnect delay = 3.139 ns ( 53.05 % )
Info: th for register "Register32bit:inst|Q[14]" (data pin = "Data[14]", clock pin = "Clock") is -2.536 ns
    Info: + Longest clock path from clock "Clock" to destination register is 2.701 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(1.047 ns) + CELL(0.537 ns) = 2.701 ns; Loc. = LCFF_X64_Y2_N1; Fanout = 1; REG Node = 'Register32bit:inst|Q[14]'
        Info: Total cell delay = 1.536 ns ( 56.87 % )
        Info: Total interconnect delay = 1.165 ns ( 43.13 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 5.503 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_AC23; Fanout = 1; PIN Node = 'Data[14]'
        Info: 2: + IC(4.418 ns) + CELL(0.149 ns) = 5.419 ns; Loc. = LCCOMB_X64_Y2_N0; Fanout = 1; COMB Node = 'Register32bit:inst|Q[14]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.503 ns; Loc. = LCFF_X64_Y2_N1; Fanout = 1; REG Node = 'Register32bit:inst|Q[14]'
        Info: Total cell delay = 1.085 ns ( 19.72 % )
        Info: Total interconnect delay = 4.418 ns ( 80.28 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 169 megabytes
    Info: Processing ended: Wed Mar 03 18:48:04 2010
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


