4_stage_pipelined_canny_edge_detector
=====================================

VLSI realization (verilog) of 4-stage pipelined canny edge detector, ECE 337 Final Project, Purdue University

glory lies in update source
