module RegistroVariable #(parameter BIT_WIDTH = 8)(
    input logic clk,
    input logic reset,
    input logic [BIT_WIDTH-1:0] in_data,
    output logic [BIT_WIDTH-1:0] out_data
);

    // Registro interno
    logic [BIT_WIDTH-1:0] reg_data;

    always_ff @(posedge clk or posedge reset)
    begin
        if (reset)
            reg_data <= 0;
        else
            reg_data <= in_data;
    end

    assign out_data = reg_data;

endmodule