*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
       Version Q-2020.03-SP2_Full64 -- Fri Apr 30 01:09:43 2021
               Copyright (c) 1991-2020 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'testbench/GoldTest.sv'
Parsing design file 'rtl/AESTopFinal.v'
Top Level Modules:
       AESTb
       MUL3
TimeScale is 1 ns / 1 ps

Warning-[TFIPC] Too few instance port connections
rtl/AESTopFinal.v, 37
AESTop, "AESDecrypt AESDecrypt_inst( .data_in (decrypt_in),  .key (key_out),  .data_out (decrypt_out));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.

Starting vcs inline pass...

14 modules and 0 UDP read.
recompiling module AESTb
recompiling module DecryptRound
recompiling module EncryptRound
recompiling module ExpandKeyEvenHelper
recompiling module ExpandKeyOddHelper
recompiling module xtimes
recompiling module MUL3
recompiling module InvByteMixColumns
recompiling module InvWordMixColumns
recompiling module InvShiftRows
recompiling module InvSubBytes
recompiling module ShiftRows
recompiling module SubBytes
recompiling module SubWord
All of 14 modules done
make[1]: Entering directory `/home/users/krzanich/EE272B/AES/design/csrc'
make[1]: Leaving directory `/home/users/krzanich/EE272B/AES/design/csrc'
make[1]: Entering directory `/home/users/krzanich/EE272B/AES/design/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/cad/synopsys/vcs/Q-2020.03-SP2/linux64/lib -L/cad/synopsys/vcs/Q-2020.03-SP2/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _32284_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /cad/synopsys/vcs/Q-2020.03-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /cad/synopsys/vcs/Q-2020.03-SP2/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/home/users/krzanich/EE272B/AES/design/csrc'
CPU time: 1.146 seconds to compile + 1.023 seconds to elab + .578 seconds to link
