###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-12.ucsd.edu)
#  Generated on:      Fri Mar 21 17:37:49 2025
#  Design:            core
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[2]                                          (v) checked 
with  leading edge of 'clk_o'
Beginpoint: sfp_row_instance/fifo_inst_ext/fifo_mem_reg_3__2_/Q (v) triggered 
by  leading edge of 'clk_o'
Path Groups: {clk_o}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.821
= Slack Time                   -1.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.354
     = Beginpoint Arrival Time       1.354
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                   |              |         |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+---------+----------| 
     | sfp_row_instance/fifo_inst_ext/fifo_mem_reg_3__2_ | CP ^         |         |       |   1.354 |    0.332 | 
     | sfp_row_instance/fifo_inst_ext/fifo_mem_reg_3__2_ | CP ^ -> Q v  | DFQD4   | 0.140 |   1.494 |    0.472 | 
     | sfp_row_instance/fifo_inst_ext/U119               | A1 v -> ZN ^ | AOI22D1 | 0.087 |   1.580 |    0.559 | 
     | sfp_row_instance/fifo_inst_ext/U38                | A1 ^ -> Z ^  | AN4D2   | 0.138 |   1.719 |    0.697 | 
     | sfp_row_instance/fifo_inst_ext/U33                | A1 ^ -> ZN v | CKND2D1 | 0.103 |   1.821 |    0.800 | 
     |                                                   | sum_out[2] v |         | 0.000 |   1.821 |    0.800 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[1]                                          (v) checked 
with  leading edge of 'clk_o'
Beginpoint: sfp_row_instance/fifo_inst_ext/fifo_mem_reg_3__1_/Q (v) triggered 
by  leading edge of 'clk_o'
Path Groups: {clk_o}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.773
= Slack Time                   -0.973
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.354
     = Beginpoint Arrival Time       1.354
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                   |              |         |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+---------+----------| 
     | sfp_row_instance/fifo_inst_ext/fifo_mem_reg_3__1_ | CP ^         |         |       |   1.354 |    0.381 | 
     | sfp_row_instance/fifo_inst_ext/fifo_mem_reg_3__1_ | CP ^ -> Q v  | DFQD1   | 0.151 |   1.505 |    0.532 | 
     | sfp_row_instance/fifo_inst_ext/U113               | A1 v -> ZN ^ | AOI22D1 | 0.052 |   1.557 |    0.584 | 
     | sfp_row_instance/fifo_inst_ext/U269               | A1 ^ -> Z ^  | AN4XD1  | 0.142 |   1.699 |    0.726 | 
     | sfp_row_instance/fifo_inst_ext/U32                | A1 ^ -> ZN v | CKND2D2 | 0.074 |   1.773 |    0.800 | 
     |                                                   | sum_out[1] v |         | 0.000 |   1.773 |    0.800 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[19]                                          (v) checked 
with  leading edge of 'clk_o'
Beginpoint: sfp_row_instance/fifo_inst_ext/fifo_mem_reg_3__19_/Q (v) triggered 
by  leading edge of 'clk_o'
Path Groups: {clk_o}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.760
= Slack Time                   -0.960
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.354
     = Beginpoint Arrival Time       1.354
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |               |         |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------+-------+---------+----------| 
     | sfp_row_instance/fifo_inst_ext/fifo_mem_reg_3__19_ | CP ^          |         |       |   1.354 |    0.394 | 
     | sfp_row_instance/fifo_inst_ext/fifo_mem_reg_3__19_ | CP ^ -> Q v   | DFQD1   | 0.149 |   1.503 |    0.543 | 
     | sfp_row_instance/fifo_inst_ext/U326                | A1 v -> ZN ^  | AOI22D1 | 0.055 |   1.558 |    0.598 | 
     | sfp_row_instance/fifo_inst_ext/U46                 | A1 ^ -> Z ^   | AN4XD1  | 0.121 |   1.679 |    0.719 | 
     | sfp_row_instance/fifo_inst_ext/FE_RC_7366_0        | B2 ^ -> ZN v  | IND3D4  | 0.081 |   1.760 |    0.800 | 
     |                                                    | sum_out[19] v |         | 0.000 |   1.760 |    0.800 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[18]                                          (v) checked 
with  leading edge of 'clk_o'
Beginpoint: sfp_row_instance/fifo_inst_ext/fifo_mem_reg_8__18_/Q (v) triggered 
by  leading edge of 'clk_o'
Path Groups: {clk_o}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.758
= Slack Time                   -0.958
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.319
     = Beginpoint Arrival Time       1.319
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |               |         |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------+-------+---------+----------| 
     | sfp_row_instance/fifo_inst_ext/fifo_mem_reg_8__18_ | CP ^          |         |       |   1.319 |    0.361 | 
     | sfp_row_instance/fifo_inst_ext/fifo_mem_reg_8__18_ | CP ^ -> Q v   | DFQD1   | 0.148 |   1.467 |    0.510 | 
     | sfp_row_instance/fifo_inst_ext/U227                | B2 v -> ZN ^  | AOI22D1 | 0.071 |   1.539 |    0.581 | 
     | sfp_row_instance/fifo_inst_ext/U66                 | A3 ^ -> Z ^   | AN4XD1  | 0.131 |   1.670 |    0.712 | 
     | sfp_row_instance/fifo_inst_ext/U23                 | A2 ^ -> ZN v  | CKND2D3 | 0.088 |   1.758 |    0.800 | 
     |                                                    | sum_out[18] v |         | 0.000 |   1.758 |    0.800 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[10]                                          (v) checked 
with  leading edge of 'clk_o'
Beginpoint: sfp_row_instance/fifo_inst_ext/fifo_mem_reg_5__10_/Q (v) triggered 
by  leading edge of 'clk_o'
Path Groups: {clk_o}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.756
= Slack Time                   -0.956
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.322
     = Beginpoint Arrival Time       1.322
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |               |         |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------+-------+---------+----------| 
     | sfp_row_instance/fifo_inst_ext/fifo_mem_reg_5__10_ | CP ^          |         |       |   1.322 |    0.367 | 
     | sfp_row_instance/fifo_inst_ext/fifo_mem_reg_5__10_ | CP ^ -> Q v   | DFQD1   | 0.151 |   1.474 |    0.518 | 
     | sfp_row_instance/fifo_inst_ext/U280                | B2 v -> ZN ^  | AOI22D1 | 0.077 |   1.550 |    0.595 | 
     | sfp_row_instance/fifo_inst_ext/U70                 | A3 ^ -> Z ^   | AN4D2   | 0.127 |   1.678 |    0.722 | 
     | sfp_row_instance/fifo_inst_ext/U18                 | A2 ^ -> ZN v  | CKND2D2 | 0.078 |   1.756 |    0.800 | 
     |                                                    | sum_out[10] v |         | 0.000 |   1.756 |    0.800 | 
     +-----------------------------------------------------------------------------------------------------------+ 

