// Seed: 1518281337
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output reg id_1;
  task id_4;
    begin : LABEL_0
      disable id_5;
    end
  endtask
  logic id_6 = -1;
  always @(posedge id_4) begin : LABEL_1
    id_1 = id_4 == -1;
  end
  wire id_7;
  wire id_8;
  assign {id_3, id_4, 1, id_7} = -1'h0;
  wire  id_9;
  wire  id_10;
  logic id_11;
  wire  id_12 = id_10;
endmodule
module module_1 (
    id_1,
    id_2
);
  output supply0 id_2;
  inout reg id_1;
  initial begin : LABEL_0
    #1 id_1 = id_1;
  end
  assign id_1 = id_1;
  wire id_3;
  wire id_4;
  ;
  assign id_4 = id_1;
  assign id_4 = id_1;
  assign id_2 = 1 ? id_3 : -1;
  always @(posedge id_3) begin : LABEL_1
    #1 $unsigned(82);
    ;
  end
  module_0 modCall_1 (
      id_1,
      id_3,
      id_4
  );
endmodule
