module comparator_4bit(a,b,lt,gt,eq);
input [3:0] a,b;
output reg lt, gt, eq;
always @ (a,b) begin
if (a > b) begin
gt = 1;
lt = 0;
eq = 0;
end 
else if (a < b) begin
gt = 0;
lt = 1;
eq = 0;
end 
else if (a = b) begin
gt = 0;
lt = 0;
eq = 1;
end
end
endmodule
