#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Tue Dec 28 22:35:02 2021
# Process ID: 8328
# Log file: F:/Xilinx/Vivado_code/Question_3/4_bit_ripple_Carry_adder/4_bit_ripple_Carry_adder.runs/synth_1/Ripple_Adder.vds
# Journal file: F:/Xilinx/Vivado_code/Question_3/4_bit_ripple_Carry_adder/4_bit_ripple_Carry_adder.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Ripple_Adder.tcl -notrace
Command: synth_design -top Ripple_Adder -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 244.941 ; gain = 67.742
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Ripple_Adder' [C:/Users/Πάνος/Desktop/vivado code_1/Ερώτημα_3/4_bit_ripple_Carry_adder/4_bit_ripple_Carry_adder.srcs/sources_1/new/Ripple_Adder.vhd:10]
INFO: [Synth 8-3491] module 'full_adder_vhdl_code' declared at 'C:/Users/Πάνος/Desktop/vivado code_1/Ερώτημα_3/4_bit_ripple_Carry_adder/4_bit_ripple_Carry_adder.srcs/sources_1/new/full_adder_vhdl_code.vhd:24' bound to instance 'F1' of component 'full_adder_vhdl_code' [C:/Users/Πάνος/Desktop/vivado code_1/Ερώτημα_3/4_bit_ripple_Carry_adder/4_bit_ripple_Carry_adder.srcs/sources_1/new/Ripple_Adder.vhd:20]
INFO: [Synth 8-638] synthesizing module 'full_adder_vhdl_code' [C:/Users/Πάνος/Desktop/vivado code_1/Ερώτημα_3/4_bit_ripple_Carry_adder/4_bit_ripple_Carry_adder.srcs/sources_1/new/full_adder_vhdl_code.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'full_adder_vhdl_code' (1#1) [C:/Users/Πάνος/Desktop/vivado code_1/Ερώτημα_3/4_bit_ripple_Carry_adder/4_bit_ripple_Carry_adder.srcs/sources_1/new/full_adder_vhdl_code.vhd:31]
INFO: [Synth 8-3491] module 'full_adder_vhdl_code' declared at 'C:/Users/Πάνος/Desktop/vivado code_1/Ερώτημα_3/4_bit_ripple_Carry_adder/4_bit_ripple_Carry_adder.srcs/sources_1/new/full_adder_vhdl_code.vhd:24' bound to instance 'F2' of component 'full_adder_vhdl_code' [C:/Users/Πάνος/Desktop/vivado code_1/Ερώτημα_3/4_bit_ripple_Carry_adder/4_bit_ripple_Carry_adder.srcs/sources_1/new/Ripple_Adder.vhd:22]
INFO: [Synth 8-3491] module 'full_adder_vhdl_code' declared at 'C:/Users/Πάνος/Desktop/vivado code_1/Ερώτημα_3/4_bit_ripple_Carry_adder/4_bit_ripple_Carry_adder.srcs/sources_1/new/full_adder_vhdl_code.vhd:24' bound to instance 'F3' of component 'full_adder_vhdl_code' [C:/Users/Πάνος/Desktop/vivado code_1/Ερώτημα_3/4_bit_ripple_Carry_adder/4_bit_ripple_Carry_adder.srcs/sources_1/new/Ripple_Adder.vhd:24]
INFO: [Synth 8-3491] module 'full_adder_vhdl_code' declared at 'C:/Users/Πάνος/Desktop/vivado code_1/Ερώτημα_3/4_bit_ripple_Carry_adder/4_bit_ripple_Carry_adder.srcs/sources_1/new/full_adder_vhdl_code.vhd:24' bound to instance 'F4' of component 'full_adder_vhdl_code' [C:/Users/Πάνος/Desktop/vivado code_1/Ερώτημα_3/4_bit_ripple_Carry_adder/4_bit_ripple_Carry_adder.srcs/sources_1/new/Ripple_Adder.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'Ripple_Adder' (2#1) [C:/Users/Πάνος/Desktop/vivado code_1/Ερώτημα_3/4_bit_ripple_Carry_adder/4_bit_ripple_Carry_adder.srcs/sources_1/new/Ripple_Adder.vhd:10]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 280.031 ; gain = 102.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 280.031 ; gain = 102.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 280.031 ; gain = 102.832
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 281.863 ; gain = 104.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module full_adder_vhdl_code 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 408.520 ; gain = 231.320
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 408.520 ; gain = 231.320
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 408.520 ; gain = 231.320

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 428.906 ; gain = 251.707
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 428.906 ; gain = 251.707

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 428.906 ; gain = 251.707
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 428.906 ; gain = 251.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 428.906 ; gain = 251.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 428.906 ; gain = 251.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 428.906 ; gain = 251.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 428.906 ; gain = 251.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 428.906 ; gain = 251.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 428.906 ; gain = 251.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     2|
|2     |LUT5 |     4|
|3     |IBUF |     9|
|4     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    20|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 428.906 ; gain = 251.707
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 428.906 ; gain = 236.992
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 428.906 ; gain = 251.707
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 486.621 ; gain = 295.988
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 486.621 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec 28 22:35:10 2021...
