#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jan  9 12:08:02 2019
# Process ID: 23196
# Current directory: C:/Users/yoyolee118/project_3/project_3.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/yoyolee118/project_3/project_3.runs/synth_1/top.vds
# Journal file: C:/Users/yoyolee118/project_3/project_3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1 -directive RuntimeOptimized
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5656 
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/Ps2Interface.v:191]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/Ps2Interface.v:192]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/Ps2Interface.v:193]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/Ps2Interface.v:194]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/Ps2Interface.v:229]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/Ps2Interface.v:231]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/Ps2Interface.v:232]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/Ps2Interface.v:233]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/Ps2Interface.v:234]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/Ps2Interface.v:235]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/Ps2Interface.v:236]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/Ps2Interface.v:237]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/Ps2Interface.v:238]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/Ps2Interface.v:239]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/Ps2Interface.v:240]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/Ps2Interface.v:241]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/Ps2Interface.v:242]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/Ps2Interface.v:243]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/Ps2Interface.v:244]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/Ps2Interface.v:245]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/KeyboardCtrl.v:18]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/KeyboardCtrl.v:19]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/KeyboardCtrl.v:20]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/KeyboardCtrl.v:21]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/KeyboardCtrl.v:22]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/KeyboardCtrl.v:23]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/KeyboardCtrl.v:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/KeyboardCtrl.v:26]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/KeyboardCtrl.v:27]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/KeyboardCtrl.v:28]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/KeyboardCtrl.v:29]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/KeyboardCtrl.v:31]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/KeyboardCtrl.v:32]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/KeyboardCtrl.v:33]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/KeyboardCtrl.v:34]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/KeyboardCtrl.v:35]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 401.918 ; gain = 114.063
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:16]
	Parameter START bound to: 0 - type: integer 
	Parameter RUN0 bound to: 1 - type: integer 
	Parameter RUN1 bound to: 2 - type: integer 
	Parameter END bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:107]
INFO: [Synth 8-226] default block is never used [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:253]
INFO: [Synth 8-6157] synthesizing module 'clock_divisor' [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:1755]
INFO: [Synth 8-6155] done synthesizing module 'clock_divisor' (1#1) [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:1755]
INFO: [Synth 8-6157] synthesizing module 'bg_gen' [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:978]
INFO: [Synth 8-6155] done synthesizing module 'bg_gen' (2#1) [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:978]
WARNING: [Synth 8-350] instance 'BG' of module 'bg_gen' requires 26 connections, but only 25 given [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:314]
INFO: [Synth 8-6157] synthesizing module 'player_addr_gen' [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:1090]
INFO: [Synth 8-6155] done synthesizing module 'player_addr_gen' (3#1) [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:1090]
WARNING: [Synth 8-689] width (12) of port connection 'pixel_addr' does not match port width (17) of module 'player_addr_gen' [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:332]
INFO: [Synth 8-6157] synthesizing module 'static_addr_gen' [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:1119]
INFO: [Synth 8-6155] done synthesizing module 'static_addr_gen' (4#1) [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:1119]
WARNING: [Synth 8-689] width (15) of port connection 'pixel_addr' does not match port width (17) of module 'static_addr_gen' [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:344]
WARNING: [Synth 8-689] width (11) of port connection 'pixel_addr' does not match port width (17) of module 'static_addr_gen' [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:355]
WARNING: [Synth 8-689] width (16) of port connection 'pixel_addr' does not match port width (17) of module 'static_addr_gen' [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:365]
WARNING: [Synth 8-689] width (16) of port connection 'pixel_addr' does not match port width (17) of module 'static_addr_gen' [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:375]
WARNING: [Synth 8-689] width (12) of port connection 'pixel_addr' does not match port width (17) of module 'static_addr_gen' [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:386]
WARNING: [Synth 8-689] width (12) of port connection 'pixel_addr' does not match port width (17) of module 'static_addr_gen' [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:397]
WARNING: [Synth 8-689] width (12) of port connection 'pixel_addr' does not match port width (17) of module 'static_addr_gen' [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:408]
WARNING: [Synth 8-689] width (13) of port connection 'pixel_addr' does not match port width (17) of module 'static_addr_gen' [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:419]
WARNING: [Synth 8-689] width (10) of port connection 'pixel_addr' does not match port width (17) of module 'static_addr_gen' [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:430]
WARNING: [Synth 8-689] width (10) of port connection 'pixel_addr' does not match port width (17) of module 'static_addr_gen' [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:441]
INFO: [Synth 8-6157] synthesizing module 'move_controller' [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:1149]
	Parameter map_width bound to: 10'b1010000000 
	Parameter map_height bound to: 10'b0111100000 
INFO: [Synth 8-6155] done synthesizing module 'move_controller' (5#1) [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:1149]
INFO: [Synth 8-6157] synthesizing module 'collision_detector_10' [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:1355]
INFO: [Synth 8-6157] synthesizing module 'collision_detector' [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:1309]
INFO: [Synth 8-6155] done synthesizing module 'collision_detector' (6#1) [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:1309]
INFO: [Synth 8-6155] done synthesizing module 'collision_detector_10' (7#1) [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:1355]
INFO: [Synth 8-6157] synthesizing module 'bullet_controller' [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:1461]
	Parameter map_width bound to: 10'b1010000000 
	Parameter map_height bound to: 10'b0111100000 
	Parameter spd_x bound to: 5'b11001 
	Parameter spd_y bound to: 5'b11001 
	Parameter CODES_1 bound to: 9'b001101001 
	Parameter CODES_2 bound to: 9'b001110010 
	Parameter CODES_3 bound to: 9'b001111010 
	Parameter CODES_4 bound to: 9'b001101011 
	Parameter CODES_6 bound to: 9'b001110100 
	Parameter CODES_7 bound to: 9'b001101100 
	Parameter CODES_8 bound to: 9'b001110101 
	Parameter CODES_9 bound to: 9'b001111101 
INFO: [Synth 8-6155] done synthesizing module 'bullet_controller' (8#1) [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:1461]
INFO: [Synth 8-6157] synthesizing module 'monster_controller' [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:1631]
	Parameter map_width bound to: 10'b1010000000 
	Parameter map_height bound to: 10'b0111100000 
	Parameter spd_x bound to: 4'b1010 
INFO: [Synth 8-6155] done synthesizing module 'monster_controller' (9#1) [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:1631]
WARNING: [Synth 8-689] width (13) of port connection 'pixel_addr' does not match port width (17) of module 'monster_controller' [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:518]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_0.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 870 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 870 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 870 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 870 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     1.43485 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_7/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (18#1) [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:69]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_1/synth/blk_mem_gen_1.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_1.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_1.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 3600 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 3600 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 3600 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 3600 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.822999 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_7/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_1/synth/blk_mem_gen_1.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_1' (19#1) [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_1/synth/blk_mem_gen_1.vhd:69]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_2' [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_2/synth/blk_mem_gen_2.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_2.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_2.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 24640 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 24640 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 15 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 24640 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 24640 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 15 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 9 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     9.717644 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_7/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_2/synth/blk_mem_gen_2.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_2' (22#1) [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_2/synth/blk_mem_gen_2.vhd:69]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_3' [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_3/synth/blk_mem_gen_3.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_3.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_3.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 110 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 110 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 110 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 110 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.70645 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_7/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_3/synth/blk_mem_gen_3.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_3' (23#1) [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_3/synth/blk_mem_gen_3.vhd:69]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_4' [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_4/synth/blk_mem_gen_4.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_4.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_4.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8040 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8040 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 13 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8040 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8040 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 13 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 3 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.016775 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_7/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_4/synth/blk_mem_gen_4.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_4' (24#1) [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_4/synth/blk_mem_gen_4.vhd:69]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_5' [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_5/synth/blk_mem_gen_5.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_5.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_5.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1650 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1650 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1650 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1650 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.5913 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_7/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_5/synth/blk_mem_gen_5.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_5' (25#1) [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_5/synth/blk_mem_gen_5.vhd:69]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_6' [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_6_1/synth/blk_mem_gen_6.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_6.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_6.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 28900 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 28900 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 15 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 28900 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 28900 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 15 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 10 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     9.711314 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_7/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_6_1/synth/blk_mem_gen_6.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_6' (26#1) [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_6_1/synth/blk_mem_gen_6.vhd:69]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (15) of module 'blk_mem_gen_6' [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:620]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_7' [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_7/synth/blk_mem_gen_7.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_7.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_7.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 28900 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 28900 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 15 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 28900 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 28900 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 15 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 10 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     9.711314 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_7/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_7/synth/blk_mem_gen_7.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_7' (27#1) [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_7/synth/blk_mem_gen_7.vhd:69]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (15) of module 'blk_mem_gen_7' [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:628]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:1774]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (28#1) [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:1774]
INFO: [Synth 8-6157] synthesizing module 'LFSR' [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:721]
WARNING: [Synth 8-3848] Net next_r10 in module/entity LFSR does not have driver. [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:730]
INFO: [Synth 8-6155] done synthesizing module 'LFSR' (29#1) [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:721]
INFO: [Synth 8-6157] synthesizing module 'pt_shift' [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:928]
INFO: [Synth 8-6155] done synthesizing module 'pt_shift' (30#1) [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:928]
INFO: [Synth 8-6157] synthesizing module 'KeyboardDecoder' [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:1847]
	Parameter INIT bound to: 2'b00 
	Parameter WAIT_FOR_SIGNAL bound to: 2'b01 
	Parameter GET_SIGNAL_DOWN bound to: 2'b10 
	Parameter WAIT_RELEASE bound to: 2'b11 
	Parameter IS_INIT bound to: 8'b10101010 
	Parameter IS_EXTEND bound to: 8'b11100000 
	Parameter IS_BREAK bound to: 8'b11110000 
INFO: [Synth 8-6157] synthesizing module 'KeyboardCtrl_1' [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/synth/KeyboardCtrl_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'KeyboardCtrl' [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/KeyboardCtrl.v:1]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter RESET bound to: 3'b000 
	Parameter SEND_CMD bound to: 3'b001 
	Parameter WAIT_ACK bound to: 3'b010 
	Parameter WAIT_KEYIN bound to: 3'b011 
	Parameter GET_BREAK bound to: 3'b100 
	Parameter GET_EXTEND bound to: 3'b101 
	Parameter RESET_WAIT_BAT bound to: 3'b110 
	Parameter CMD_RESET bound to: 8'b11111111 
	Parameter CMD_SET_STATUS_LEDS bound to: 8'b11101101 
	Parameter RSP_ACK bound to: 8'b11111010 
	Parameter RSP_BAT_PASS bound to: 8'b10101010 
	Parameter BREAK_CODE bound to: 8'b11110000 
	Parameter EXTEND_CODE bound to: 8'b11100000 
	Parameter CAPS_LOCK bound to: 8'b01011000 
	Parameter NUM_LOCK bound to: 8'b01110111 
	Parameter SCR_LOCK bound to: 8'b01111110 
INFO: [Synth 8-6157] synthesizing module 'Ps2Interface' [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/Ps2Interface.v:164]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter CLOCK_CNT_100US bound to: 10000 - type: integer 
	Parameter CLOCK_CNT_20US bound to: 2000 - type: integer 
	Parameter DEBOUNCE_DELAY bound to: 15 - type: integer 
	Parameter BITS_NUM bound to: 11 - type: integer 
	Parameter parity_table bound to: 256'b1001011001101001011010011001011001101001100101101001011001101001011010011001011010010110011010011001011001101001011010011001011001101001100101101001011001101001100101100110100101101001100101101001011001101001011010011001011001101001100101101001011001101001 
	Parameter IDLE bound to: 4'b0000 
	Parameter RX_NEG_EDGE bound to: 4'b0001 
	Parameter RX_CLK_LOW bound to: 4'b0010 
	Parameter RX_CLK_HIGH bound to: 4'b0011 
	Parameter TX_FORCE_CLK_LOW bound to: 4'b0100 
	Parameter TX_BRING_DATA_LOW bound to: 4'b0101 
	Parameter TX_RELEASE_CLK bound to: 4'b0110 
	Parameter TX_WAIT_FIRTS_NEG_EDGE bound to: 4'b0111 
	Parameter TX_CLK_LOW bound to: 4'b1000 
	Parameter TX_WAIT_POS_EDGE bound to: 4'b1001 
	Parameter TX_CLK_HIGH bound to: 4'b1010 
	Parameter TX_WAIT_POS_EDGE_BEFORE_ACK bound to: 4'b1011 
	Parameter TX_WAIT_ACK bound to: 4'b1100 
	Parameter TX_RECEIVED_ACK bound to: 4'b1101 
	Parameter TX_ERROR_NO_ACK bound to: 4'b1110 
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (31#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6155] done synthesizing module 'Ps2Interface' (32#1) [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/Ps2Interface.v:164]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardCtrl' (33#1) [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/src/KeyboardCtrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardCtrl_1' (34#1) [c:/Users/yoyolee118/project_3/project_3.srcs/sources_1/ip/KeyboardCtrl_1/synth/KeyboardCtrl_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'OnePulse' [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:1973]
INFO: [Synth 8-6155] done synthesizing module 'OnePulse' (35#1) [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:1973]
INFO: [Synth 8-226] default block is never used [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:1910]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardDecoder' (36#1) [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:1847]
INFO: [Synth 8-6157] synthesizing module 'SevenSegment' [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:1991]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegment' (37#1) [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:1991]
INFO: [Synth 8-6157] synthesizing module 'PWM_gen' [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:2059]
INFO: [Synth 8-6155] done synthesizing module 'PWM_gen' (38#1) [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:2059]
INFO: [Synth 8-6157] synthesizing module 'PlayerCtrl' [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:2090]
	Parameter BEATLEAGTH bound to: 287 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PlayerCtrl' (39#1) [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:2090]
INFO: [Synth 8-6157] synthesizing module 'Music' [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:2109]
INFO: [Synth 8-6155] done synthesizing module 'Music' (40#1) [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:2109]
WARNING: [Synth 8-3848] Net data_text_doodle in module/entity top does not have driver. [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:65]
WARNING: [Synth 8-3848] Net data_dleft in module/entity top does not have driver. [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:66]
WARNING: [Synth 8-3848] Net data_dright in module/entity top does not have driver. [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:66]
WARNING: [Synth 8-3848] Net data_dup in module/entity top does not have driver. [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:66]
WARNING: [Synth 8-3848] Net data_midmon in module/entity top does not have driver. [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:66]
WARNING: [Synth 8-3848] Net data_pltleft in module/entity top does not have driver. [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:66]
WARNING: [Synth 8-3848] Net data_pltright in module/entity top does not have driver. [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:66]
WARNING: [Synth 8-3848] Net data_text_enter in module/entity top does not have driver. [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:65]
WARNING: [Synth 8-3848] Net data_plyr in module/entity top does not have driver. [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:65]
WARNING: [Synth 8-3848] Net data_bg in module/entity top does not have driver. [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:65]
WARNING: [Synth 8-3848] Net data_blt in module/entity top does not have driver. [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:65]
WARNING: [Synth 8-3848] Net data_mon in module/entity top does not have driver. [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:65]
WARNING: [Synth 8-3848] Net data_text_win in module/entity top does not have driver. [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:65]
WARNING: [Synth 8-3848] Net data_text_lose in module/entity top does not have driver. [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:65]
INFO: [Synth 8-6155] done synthesizing module 'top' (41#1) [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:16]
WARNING: [Synth 8-3917] design top has port pmod_2 driven by constant 1
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[191]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[190]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[189]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[188]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[187]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[186]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[185]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[184]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[183]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[182]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[181]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[180]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[179]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[178]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[177]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[176]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[175]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[174]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[173]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[172]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[171]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[170]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[169]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[168]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[167]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[166]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[165]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[164]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[163]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[162]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[161]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[160]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[159]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[158]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[157]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[156]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[155]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[154]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[153]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[152]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[151]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[150]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[149]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[148]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[147]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[146]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[145]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[144]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[143]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[142]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[141]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[140]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[139]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[138]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[137]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[136]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[135]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[134]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[133]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[132]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[131]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[130]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[129]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[128]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[127]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[126]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[125]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[124]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[123]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[122]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[121]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[120]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[119]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[118]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[117]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[116]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[115]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[114]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[113]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:18 ; elapsed = 00:06:23 . Memory (MB): peak = 1337.652 ; gain = 1049.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin bg_pltfm_blk:dina[11] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:522]
WARNING: [Synth 8-3295] tying undriven pin bg_pltfm_blk:dina[10] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:522]
WARNING: [Synth 8-3295] tying undriven pin bg_pltfm_blk:dina[9] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:522]
WARNING: [Synth 8-3295] tying undriven pin bg_pltfm_blk:dina[8] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:522]
WARNING: [Synth 8-3295] tying undriven pin bg_pltfm_blk:dina[7] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:522]
WARNING: [Synth 8-3295] tying undriven pin bg_pltfm_blk:dina[6] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:522]
WARNING: [Synth 8-3295] tying undriven pin bg_pltfm_blk:dina[5] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:522]
WARNING: [Synth 8-3295] tying undriven pin bg_pltfm_blk:dina[4] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:522]
WARNING: [Synth 8-3295] tying undriven pin bg_pltfm_blk:dina[3] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:522]
WARNING: [Synth 8-3295] tying undriven pin bg_pltfm_blk:dina[2] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:522]
WARNING: [Synth 8-3295] tying undriven pin bg_pltfm_blk:dina[1] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:522]
WARNING: [Synth 8-3295] tying undriven pin bg_pltfm_blk:dina[0] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:522]
WARNING: [Synth 8-3295] tying undriven pin pltleft_blk:dina[11] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:529]
WARNING: [Synth 8-3295] tying undriven pin pltleft_blk:dina[10] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:529]
WARNING: [Synth 8-3295] tying undriven pin pltleft_blk:dina[9] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:529]
WARNING: [Synth 8-3295] tying undriven pin pltleft_blk:dina[8] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:529]
WARNING: [Synth 8-3295] tying undriven pin pltleft_blk:dina[7] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:529]
WARNING: [Synth 8-3295] tying undriven pin pltleft_blk:dina[6] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:529]
WARNING: [Synth 8-3295] tying undriven pin pltleft_blk:dina[5] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:529]
WARNING: [Synth 8-3295] tying undriven pin pltleft_blk:dina[4] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:529]
WARNING: [Synth 8-3295] tying undriven pin pltleft_blk:dina[3] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:529]
WARNING: [Synth 8-3295] tying undriven pin pltleft_blk:dina[2] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:529]
WARNING: [Synth 8-3295] tying undriven pin pltleft_blk:dina[1] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:529]
WARNING: [Synth 8-3295] tying undriven pin pltleft_blk:dina[0] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:529]
WARNING: [Synth 8-3295] tying undriven pin pltright_blk:dina[11] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:536]
WARNING: [Synth 8-3295] tying undriven pin pltright_blk:dina[10] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:536]
WARNING: [Synth 8-3295] tying undriven pin pltright_blk:dina[9] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:536]
WARNING: [Synth 8-3295] tying undriven pin pltright_blk:dina[8] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:536]
WARNING: [Synth 8-3295] tying undriven pin pltright_blk:dina[7] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:536]
WARNING: [Synth 8-3295] tying undriven pin pltright_blk:dina[6] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:536]
WARNING: [Synth 8-3295] tying undriven pin pltright_blk:dina[5] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:536]
WARNING: [Synth 8-3295] tying undriven pin pltright_blk:dina[4] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:536]
WARNING: [Synth 8-3295] tying undriven pin pltright_blk:dina[3] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:536]
WARNING: [Synth 8-3295] tying undriven pin pltright_blk:dina[2] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:536]
WARNING: [Synth 8-3295] tying undriven pin pltright_blk:dina[1] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:536]
WARNING: [Synth 8-3295] tying undriven pin pltright_blk:dina[0] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:536]
WARNING: [Synth 8-3295] tying undriven pin player_blk:dina[11] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:545]
WARNING: [Synth 8-3295] tying undriven pin player_blk:dina[10] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:545]
WARNING: [Synth 8-3295] tying undriven pin player_blk:dina[9] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:545]
WARNING: [Synth 8-3295] tying undriven pin player_blk:dina[8] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:545]
WARNING: [Synth 8-3295] tying undriven pin player_blk:dina[7] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:545]
WARNING: [Synth 8-3295] tying undriven pin player_blk:dina[6] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:545]
WARNING: [Synth 8-3295] tying undriven pin player_blk:dina[5] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:545]
WARNING: [Synth 8-3295] tying undriven pin player_blk:dina[4] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:545]
WARNING: [Synth 8-3295] tying undriven pin player_blk:dina[3] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:545]
WARNING: [Synth 8-3295] tying undriven pin player_blk:dina[2] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:545]
WARNING: [Synth 8-3295] tying undriven pin player_blk:dina[1] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:545]
WARNING: [Synth 8-3295] tying undriven pin player_blk:dina[0] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:545]
WARNING: [Synth 8-3295] tying undriven pin doodle_left_blk:dina[11] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:553]
WARNING: [Synth 8-3295] tying undriven pin doodle_left_blk:dina[10] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:553]
WARNING: [Synth 8-3295] tying undriven pin doodle_left_blk:dina[9] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:553]
WARNING: [Synth 8-3295] tying undriven pin doodle_left_blk:dina[8] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:553]
WARNING: [Synth 8-3295] tying undriven pin doodle_left_blk:dina[7] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:553]
WARNING: [Synth 8-3295] tying undriven pin doodle_left_blk:dina[6] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:553]
WARNING: [Synth 8-3295] tying undriven pin doodle_left_blk:dina[5] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:553]
WARNING: [Synth 8-3295] tying undriven pin doodle_left_blk:dina[4] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:553]
WARNING: [Synth 8-3295] tying undriven pin doodle_left_blk:dina[3] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:553]
WARNING: [Synth 8-3295] tying undriven pin doodle_left_blk:dina[2] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:553]
WARNING: [Synth 8-3295] tying undriven pin doodle_left_blk:dina[1] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:553]
WARNING: [Synth 8-3295] tying undriven pin doodle_left_blk:dina[0] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:553]
WARNING: [Synth 8-3295] tying undriven pin doodle_right_blk:dina[11] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:561]
WARNING: [Synth 8-3295] tying undriven pin doodle_right_blk:dina[10] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:561]
WARNING: [Synth 8-3295] tying undriven pin doodle_right_blk:dina[9] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:561]
WARNING: [Synth 8-3295] tying undriven pin doodle_right_blk:dina[8] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:561]
WARNING: [Synth 8-3295] tying undriven pin doodle_right_blk:dina[7] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:561]
WARNING: [Synth 8-3295] tying undriven pin doodle_right_blk:dina[6] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:561]
WARNING: [Synth 8-3295] tying undriven pin doodle_right_blk:dina[5] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:561]
WARNING: [Synth 8-3295] tying undriven pin doodle_right_blk:dina[4] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:561]
WARNING: [Synth 8-3295] tying undriven pin doodle_right_blk:dina[3] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:561]
WARNING: [Synth 8-3295] tying undriven pin doodle_right_blk:dina[2] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:561]
WARNING: [Synth 8-3295] tying undriven pin doodle_right_blk:dina[1] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:561]
WARNING: [Synth 8-3295] tying undriven pin doodle_right_blk:dina[0] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:561]
WARNING: [Synth 8-3295] tying undriven pin doodle_up_blk:dina[11] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:568]
WARNING: [Synth 8-3295] tying undriven pin doodle_up_blk:dina[10] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:568]
WARNING: [Synth 8-3295] tying undriven pin doodle_up_blk:dina[9] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:568]
WARNING: [Synth 8-3295] tying undriven pin doodle_up_blk:dina[8] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:568]
WARNING: [Synth 8-3295] tying undriven pin doodle_up_blk:dina[7] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:568]
WARNING: [Synth 8-3295] tying undriven pin doodle_up_blk:dina[6] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:568]
WARNING: [Synth 8-3295] tying undriven pin doodle_up_blk:dina[5] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:568]
WARNING: [Synth 8-3295] tying undriven pin doodle_up_blk:dina[4] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:568]
WARNING: [Synth 8-3295] tying undriven pin doodle_up_blk:dina[3] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:568]
WARNING: [Synth 8-3295] tying undriven pin doodle_up_blk:dina[2] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:568]
WARNING: [Synth 8-3295] tying undriven pin doodle_up_blk:dina[1] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:568]
WARNING: [Synth 8-3295] tying undriven pin doodle_up_blk:dina[0] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:568]
WARNING: [Synth 8-3295] tying undriven pin text_doodle_blk:dina[11] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:577]
WARNING: [Synth 8-3295] tying undriven pin text_doodle_blk:dina[10] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:577]
WARNING: [Synth 8-3295] tying undriven pin text_doodle_blk:dina[9] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:577]
WARNING: [Synth 8-3295] tying undriven pin text_doodle_blk:dina[8] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:577]
WARNING: [Synth 8-3295] tying undriven pin text_doodle_blk:dina[7] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:577]
WARNING: [Synth 8-3295] tying undriven pin text_doodle_blk:dina[6] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:577]
WARNING: [Synth 8-3295] tying undriven pin text_doodle_blk:dina[5] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:577]
WARNING: [Synth 8-3295] tying undriven pin text_doodle_blk:dina[4] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:577]
WARNING: [Synth 8-3295] tying undriven pin text_doodle_blk:dina[3] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:577]
WARNING: [Synth 8-3295] tying undriven pin text_doodle_blk:dina[2] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:577]
WARNING: [Synth 8-3295] tying undriven pin text_doodle_blk:dina[1] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:577]
WARNING: [Synth 8-3295] tying undriven pin text_doodle_blk:dina[0] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:577]
WARNING: [Synth 8-3295] tying undriven pin bullet_blk:dina[11] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:586]
WARNING: [Synth 8-3295] tying undriven pin bullet_blk:dina[10] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:586]
WARNING: [Synth 8-3295] tying undriven pin bullet_blk:dina[9] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:586]
WARNING: [Synth 8-3295] tying undriven pin bullet_blk:dina[8] to constant 0 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:586]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:18 ; elapsed = 00:06:24 . Memory (MB): peak = 1337.652 ; gain = 1049.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:18 ; elapsed = 00:06:24 . Memory (MB): peak = 1337.652 ; gain = 1049.797
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/yoyolee118/project_3/project_3.srcs/constrs_1/imports/demo2/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/yoyolee118/project_3/project_3.srcs/constrs_1/imports/demo2/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/yoyolee118/project_3/project_3.srcs/constrs_1/imports/demo2/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/yoyolee118/project_3/project_3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/yoyolee118/project_3/project_3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1337.652 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:06:33 ; elapsed = 00:06:42 . Memory (MB): peak = 1337.652 ; gain = 1049.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:06:33 ; elapsed = 00:06:42 . Memory (MB): peak = 1337.652 ; gain = 1049.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for key_decoder/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lose_blk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for win_blk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for enter_blk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for midmon_blk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mon_blk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bullet_blk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for text_doodle_blk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for doodle_left_blk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for doodle_right_blk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for doodle_up_blk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for player_blk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bg_pltfm_blk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pltleft_blk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pltright_blk. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:06:33 ; elapsed = 00:06:42 . Memory (MB): peak = 1337.652 ; gain = 1049.797
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "dir" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fly" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dir" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fly" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:1663]
INFO: [Synth 8-5546] ROM "line_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:780]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-5544] ROM "ps2_clk_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ps2_data_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ps2_data_en_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ps2_clk_out_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ps2_clk_en_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'KeyboardCtrl'
INFO: [Synth 8-5544] ROM "lock_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_extend" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'KeyboardDecoder'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'digit_reg' in module 'SevenSegment'
INFO: [Synth 8-5544] ROM "digit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/yoyolee118/project_3/project_3.srcs/sources_1/new/tt.v:2068]
INFO: [Synth 8-5544] ROM "LED_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LED_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LED_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LED_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "LED" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LED_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LED_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LED_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LED_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "LED" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "score0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "score0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                  000000000000010 |                             0000
        TX_FORCE_CLK_LOW |                  000000000001000 |                             0100
       TX_BRING_DATA_LOW |                  000000000010000 |                             0101
          TX_RELEASE_CLK |                  100000000000000 |                             0110
  TX_WAIT_FIRTS_NEG_EDGE |                  001000000000000 |                             0111
              TX_CLK_LOW |                  000100000000000 |                             1000
        TX_WAIT_POS_EDGE |                  010000000000000 |                             1001
TX_WAIT_POS_EDGE_BEFORE_ACK |                  000001000000000 |                             1011
             TX_WAIT_ACK |                  000000010000000 |                             1100
         TX_RECEIVED_ACK |                  000000000100000 |                             1101
         TX_ERROR_NO_ACK |                  000000100000000 |                             1110
             TX_CLK_HIGH |                  000010000000000 |                             1010
             RX_NEG_EDGE |                  000000000000100 |                             0001
              RX_CLK_LOW |                  000000001000000 |                             0010
             RX_CLK_HIGH |                  000000000000001 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                              000 |                              000
                SEND_CMD |                              001 |                              001
                WAIT_ACK |                              010 |                              010
          RESET_WAIT_BAT |                              011 |                              110
              WAIT_KEYIN |                              100 |                              011
              GET_EXTEND |                              101 |                              101
               GET_BREAK |                              110 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'KeyboardCtrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
         WAIT_FOR_SIGNAL |                               01 |                               01
         GET_SIGNAL_DOWN |                               10 |                               10
            WAIT_RELEASE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'KeyboardDecoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                             1111
*
                  iSTATE |                              001 |                             1110
                 iSTATE0 |                              010 |                             1101
                 iSTATE1 |                              011 |                             1011
                 iSTATE2 |                              100 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'digit_reg' using encoding 'sequential' in module 'SevenSegment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:37 ; elapsed = 00:06:47 . Memory (MB): peak = 1337.652 ; gain = 1049.797
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'WIN' (static_addr_gen) to 'LOSE'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 11    
	   3 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 39    
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 129   
	   3 Input     10 Bit       Adders := 12    
	   2 Input      9 Bit       Adders := 42    
	   3 Input      7 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 10    
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	              512 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 21    
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 46    
+---Multipliers : 
	                 4x11  Multipliers := 2     
	                  4x7  Multipliers := 1     
	                  2x4  Multipliers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 22    
	   2 Input     16 Bit        Muxes := 4     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 17    
	  15 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	  15 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 9     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 47    
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 78    
	   3 Input      9 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 59    
	   5 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 3     
	  11 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 208   
	   8 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Multipliers : 
	                  2x4  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 40    
	   3 Input      4 Bit        Muxes := 3     
	  11 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module bg_gen 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 10    
	   2 Input     10 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
Module player_addr_gen 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module static_addr_gen 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module move_controller 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 7     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 4     
Module collision_detector 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module bullet_controller 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 8     
	   3 Input      7 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                  4x7  Multipliers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 19    
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module monster_controller 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 11    
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module bindec__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module vga_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module LFSR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 19    
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	                9 Bit    Registers := 10    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 67    
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 39    
Module pt_shift 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 20    
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 10    
Module Ps2Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     15 Bit        Muxes := 17    
	  15 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	  15 Input     14 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
	  15 Input      1 Bit        Muxes := 6     
Module KeyboardCtrl 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module OnePulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module KeyboardDecoder 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 7     
Module SevenSegment 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
Module PWM_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Multipliers : 
	                 4x11  Multipliers := 1     
Module PlayerCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (key_down_reg[511]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[510]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[509]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[508]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[507]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[506]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[505]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[504]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[503]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[502]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[501]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[500]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[499]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[498]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[497]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[496]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[495]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[494]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[493]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[492]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[491]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[490]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[489]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[488]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[487]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[486]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[485]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[484]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[483]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[482]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[481]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[480]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[479]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[478]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[477]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[476]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[475]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[474]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[473]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[472]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[471]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[470]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[469]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[468]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[467]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[466]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[465]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[464]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[463]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[462]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[461]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[460]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[459]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[458]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[457]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[456]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[455]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[454]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[453]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[452]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[451]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[450]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[449]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[448]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[447]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[446]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[445]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[444]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[443]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[442]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[441]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[440]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[439]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[438]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[437]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[436]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[435]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[434]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[433]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[432]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[431]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[430]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[429]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[428]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[427]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[426]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[425]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[424]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[423]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[422]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[421]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[420]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[419]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[418]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[417]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[416]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[415]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[414]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[413]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[412]) is unused and will be removed from module KeyboardDecoder.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'key_decoder/inst/inst/lock_status_reg[0]' (FDCE) to 'key_decoder/inst/inst/lock_status_reg[1]'
INFO: [Synth 8-3886] merging instance 'key_decoder/inst/inst/lock_status_reg[1]' (FDCE) to 'key_decoder/inst/inst/lock_status_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (key_decoder/inst/\inst/lock_status_reg[2] )
INFO: [Synth 8-3886] merging instance 'key_decoder/inst/inst/tx_data_reg[3]' (FDCE) to 'key_decoder/inst/inst/tx_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'key_decoder/inst/inst/tx_data_reg[4]' (FDCE) to 'key_decoder/inst/inst/tx_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'key_decoder/inst/inst/tx_data_reg[5]' (FDCE) to 'key_decoder/inst/inst/tx_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'key_decoder/inst/inst/tx_data_reg[6]' (FDCE) to 'key_decoder/inst/inst/tx_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'key_decoder/inst/inst/tx_data_reg[0]' (FDCE) to 'key_decoder/inst/inst/tx_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'key_decoder/inst/inst/tx_data_reg[1]' (FDCE) to 'key_decoder/inst/inst/tx_data_reg[2]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:55 ; elapsed = 00:07:05 . Memory (MB): peak = 1337.652 ; gain = 1049.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+--------------+---------------+----------------+
|Module Name  | RTL Object   | Depth x Width | Implemented As | 
+-------------+--------------+---------------+----------------+
|Ps2Interface | parity_table | 256x1         | LUT            | 
|Ps2Interface | parity_table | 256x1         | LUT            | 
|Music        | tone         | 512x15        | LUT            | 
+-------------+--------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:07 ; elapsed = 00:07:18 . Memory (MB): peak = 1337.652 ; gain = 1049.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:12 ; elapsed = 00:07:24 . Memory (MB): peak = 1337.652 ; gain = 1049.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/Ps2Interface_i/ps2_clk_en_reg is being inverted and renamed to inst/Ps2Interface_i/ps2_clk_en_reg_inv.
INFO: [Synth 8-5365] Flop inst/Ps2Interface_i/ps2_data_en_reg is being inverted and renamed to inst/Ps2Interface_i/ps2_data_en_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:13 ; elapsed = 00:07:25 . Memory (MB): peak = 1337.652 ; gain = 1049.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:14 ; elapsed = 00:07:25 . Memory (MB): peak = 1337.652 ; gain = 1049.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:14 ; elapsed = 00:07:25 . Memory (MB): peak = 1337.652 ; gain = 1049.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:14 ; elapsed = 00:07:25 . Memory (MB): peak = 1337.652 ; gain = 1049.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:14 ; elapsed = 00:07:25 . Memory (MB): peak = 1337.652 ; gain = 1049.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:14 ; elapsed = 00:07:25 . Memory (MB): peak = 1337.652 ; gain = 1049.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     4|
|2     |CARRY4      |  1065|
|3     |DSP48E1     |    23|
|4     |DSP48E1_1   |    40|
|5     |DSP48E1_2   |     1|
|6     |DSP48E1_3   |     1|
|7     |LUT1        |   211|
|8     |LUT2        |  1421|
|9     |LUT3        |   643|
|10    |LUT4        |  1142|
|11    |LUT5        |   834|
|12    |LUT6        |  1104|
|13    |MUXF7       |    28|
|14    |RAMB18E1    |     3|
|15    |RAMB18E1_1  |     4|
|16    |RAMB18E1_2  |     1|
|17    |RAMB18E1_3  |     1|
|18    |RAMB18E1_4  |     2|
|19    |RAMB36E1    |     4|
|20    |RAMB36E1_1  |     1|
|21    |RAMB36E1_10 |     2|
|22    |RAMB36E1_11 |     2|
|23    |RAMB36E1_12 |     2|
|24    |RAMB36E1_13 |     1|
|25    |RAMB36E1_14 |     1|
|26    |RAMB36E1_15 |     1|
|27    |RAMB36E1_16 |     1|
|28    |RAMB36E1_17 |     1|
|29    |RAMB36E1_18 |     1|
|30    |RAMB36E1_19 |     2|
|31    |RAMB36E1_2  |     1|
|32    |RAMB36E1_20 |     2|
|33    |RAMB36E1_21 |     1|
|34    |RAMB36E1_22 |     1|
|35    |RAMB36E1_23 |     1|
|36    |RAMB36E1_24 |     1|
|37    |RAMB36E1_25 |     1|
|38    |RAMB36E1_26 |     1|
|39    |RAMB36E1_27 |     1|
|40    |RAMB36E1_28 |     1|
|41    |RAMB36E1_29 |     1|
|42    |RAMB36E1_3  |     1|
|43    |RAMB36E1_30 |     1|
|44    |RAMB36E1_31 |     1|
|45    |RAMB36E1_4  |     1|
|46    |RAMB36E1_5  |     1|
|47    |RAMB36E1_6  |     1|
|48    |RAMB36E1_7  |     1|
|49    |RAMB36E1_8  |     1|
|50    |RAMB36E1_9  |     1|
|51    |FDCE        |   180|
|52    |FDPE        |     8|
|53    |FDRE        |   352|
|54    |FDSE        |    88|
|55    |IBUF        |     3|
|56    |IOBUF       |     2|
|57    |OBUF        |    44|
+------+------------+------+

Report Instance Areas: 
+------+-----------------------------------------------+--------------------------------------------------+------+
|      |Instance                                       |Module                                            |Cells |
+------+-----------------------------------------------+--------------------------------------------------+------+
|1     |top                                            |                                                  |  7245|
|2     |  BG                                           |bg_gen                                            |   120|
|3     |  DOODLE                                       |static_addr_gen                                   |     3|
|4     |  ENTER                                        |static_addr_gen_3                                 |    14|
|5     |  WIN                                          |static_addr_gen_7                                 |    18|
|6     |  DOODLE_left                                  |static_addr_gen_0                                 |     3|
|7     |  DOODLE_right                                 |static_addr_gen_1                                 |     3|
|8     |  DOODLE_up                                    |static_addr_gen_2                                 |     3|
|9     |  MONSTER_mid                                  |static_addr_gen_4                                 |     3|
|10    |  PLT_left                                     |static_addr_gen_5                                 |     3|
|11    |  PLT_right                                    |static_addr_gen_6                                 |     3|
|12    |  detector                                     |collision_detector_10                             |     2|
|13    |  bg_pltfm_blk                                 |blk_mem_gen_0__1                                  |     1|
|14    |    U0                                         |blk_mem_gen_v8_4_1__1                             |     1|
|15    |      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_49                       |     1|
|16    |        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_50                                |     1|
|17    |          \valid.cstr                          |blk_mem_gen_generic_cstr_51                       |     1|
|18    |            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_52                         |     1|
|19    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init_53                  |     1|
|20    |  pltleft_blk                                  |blk_mem_gen_0__2                                  |     1|
|21    |    U0                                         |blk_mem_gen_v8_4_1__2                             |     1|
|22    |      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_44                       |     1|
|23    |        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_45                                |     1|
|24    |          \valid.cstr                          |blk_mem_gen_generic_cstr_46                       |     1|
|25    |            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_47                         |     1|
|26    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init_48                  |     1|
|27    |  pltright_blk                                 |blk_mem_gen_0                                     |     1|
|28    |    U0                                         |blk_mem_gen_v8_4_1                                |     1|
|29    |      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth                          |     1|
|30    |        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                                   |     1|
|31    |          \valid.cstr                          |blk_mem_gen_generic_cstr                          |     1|
|32    |            \ramloop[0].ram.r                  |blk_mem_gen_prim_width                            |     1|
|33    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init                     |     1|
|34    |  player_blk                                   |blk_mem_gen_1__1                                  |     2|
|35    |    U0                                         |blk_mem_gen_v8_4_1__parameterized1__1             |     2|
|36    |      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth__parameterized0_37       |     2|
|37    |        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized0_38                |     2|
|38    |          \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized0_39       |     2|
|39    |            \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized0_40         |     1|
|40    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized0_43  |     1|
|41    |            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized1_41         |     1|
|42    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized1_42  |     1|
|43    |  doodle_left_blk                              |blk_mem_gen_1__2                                  |     2|
|44    |    U0                                         |blk_mem_gen_v8_4_1__parameterized1__2             |     2|
|45    |      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth__parameterized0_30       |     2|
|46    |        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized0_31                |     2|
|47    |          \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized0_32       |     2|
|48    |            \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized0_33         |     1|
|49    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized0_36  |     1|
|50    |            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized1_34         |     1|
|51    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized1_35  |     1|
|52    |  doodle_right_blk                             |blk_mem_gen_1__3                                  |     2|
|53    |    U0                                         |blk_mem_gen_v8_4_1__parameterized1__3             |     2|
|54    |      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth__parameterized0_23       |     2|
|55    |        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized0_24                |     2|
|56    |          \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized0_25       |     2|
|57    |            \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized0_26         |     1|
|58    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized0_29  |     1|
|59    |            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized1_27         |     1|
|60    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized1_28  |     1|
|61    |  doodle_up_blk                                |blk_mem_gen_1                                     |     2|
|62    |    U0                                         |blk_mem_gen_v8_4_1__parameterized1                |     2|
|63    |      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth__parameterized0          |     2|
|64    |        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized0                   |     2|
|65    |          \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized0          |     2|
|66    |            \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized0            |     1|
|67    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized0     |     1|
|68    |            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized1            |     1|
|69    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized1     |     1|
|70    |  text_doodle_blk                              |blk_mem_gen_2                                     |    52|
|71    |    U0                                         |blk_mem_gen_v8_4_1__parameterized3                |    52|
|72    |      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth__parameterized1          |    52|
|73    |        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized1                   |    52|
|74    |          \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized1          |    52|
|75    |            \bindec_a.bindec_inst_a            |bindec_21                                         |     1|
|76    |            \has_mux_a.A                       |blk_mem_gen_mux_22                                |    35|
|77    |            \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized2            |     2|
|78    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized2     |     2|
|79    |            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized3            |     2|
|80    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized3     |     2|
|81    |            \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized4            |     2|
|82    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized4     |     2|
|83    |            \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized5            |     2|
|84    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized5     |     2|
|85    |            \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized6            |     2|
|86    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized6     |     2|
|87    |            \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized7            |     2|
|88    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized7     |     2|
|89    |            \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized8            |     1|
|90    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized8     |     1|
|91    |            \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized9            |     1|
|92    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized9     |     1|
|93    |            \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized10           |     1|
|94    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized10    |     1|
|95    |            \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized11           |     1|
|96    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized11    |     1|
|97    |  bullet_blk                                   |blk_mem_gen_3                                     |     1|
|98    |    U0                                         |blk_mem_gen_v8_4_1__parameterized5                |     1|
|99    |      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth__parameterized2          |     1|
|100   |        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized2                   |     1|
|101   |          \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized2          |     1|
|102   |            \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized12           |     1|
|103   |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized12    |     1|
|104   |  mon_blk                                      |blk_mem_gen_4__1                                  |    14|
|105   |    U0                                         |blk_mem_gen_v8_4_1__parameterized7__1             |    14|
|106   |      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth__parameterized3_11       |    14|
|107   |        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized3_12                |    14|
|108   |          \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized3_13       |    14|
|109   |            \has_mux_a.A                       |blk_mem_gen_mux__parameterized1_14                |    10|
|110   |            \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized13_15        |     1|
|111   |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized13_20 |     1|
|112   |            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized14_16        |     2|
|113   |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized14_19 |     2|
|114   |            \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized15_17        |     1|
|115   |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized15_18 |     1|
|116   |  midmon_blk                                   |blk_mem_gen_4                                     |    14|
|117   |    U0                                         |blk_mem_gen_v8_4_1__parameterized7                |    14|
|118   |      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth__parameterized3          |    14|
|119   |        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized3                   |    14|
|120   |          \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized3          |    14|
|121   |            \has_mux_a.A                       |blk_mem_gen_mux__parameterized1                   |    10|
|122   |            \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized13           |     1|
|123   |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized13    |     1|
|124   |            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized14           |     2|
|125   |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized14    |     2|
|126   |            \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized15           |     1|
|127   |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized15    |     1|
|128   |  enter_blk                                    |blk_mem_gen_5                                     |     1|
|129   |    U0                                         |blk_mem_gen_v8_4_1__parameterized9                |     1|
|130   |      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth__parameterized4          |     1|
|131   |        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized4                   |     1|
|132   |          \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized4          |     1|
|133   |            \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized16           |     1|
|134   |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized16    |     1|
|135   |  win_blk                                      |blk_mem_gen_6                                     |    56|
|136   |    U0                                         |blk_mem_gen_v8_4_1__parameterized11               |    56|
|137   |      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth__parameterized5          |    56|
|138   |        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized5                   |    56|
|139   |          \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized5          |    56|
|140   |            \bindec_a.bindec_inst_a            |bindec_9                                          |     1|
|141   |            \has_mux_a.A                       |blk_mem_gen_mux_10                                |    37|
|142   |            \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized17           |     2|
|143   |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized17    |     2|
|144   |            \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized27           |     1|
|145   |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized27    |     1|
|146   |            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized18           |     2|
|147   |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized18    |     2|
|148   |            \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized19           |     2|
|149   |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized19    |     2|
|150   |            \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized20           |     2|
|151   |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized20    |     2|
|152   |            \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized21           |     2|
|153   |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized21    |     2|
|154   |            \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized22           |     2|
|155   |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized22    |     2|
|156   |            \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized23           |     2|
|157   |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized23    |     2|
|158   |            \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized24           |     1|
|159   |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized24    |     1|
|160   |            \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized25           |     1|
|161   |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized25    |     1|
|162   |            \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized26           |     1|
|163   |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized26    |     1|
|164   |  lose_blk                                     |blk_mem_gen_7                                     |    56|
|165   |    U0                                         |blk_mem_gen_v8_4_1__parameterized13               |    56|
|166   |      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth__parameterized6          |    56|
|167   |        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized6                   |    56|
|168   |          \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized6          |    56|
|169   |            \bindec_a.bindec_inst_a            |bindec                                            |     1|
|170   |            \has_mux_a.A                       |blk_mem_gen_mux                                   |    37|
|171   |            \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized28           |     2|
|172   |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized28    |     2|
|173   |            \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized38           |     1|
|174   |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized38    |     1|
|175   |            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized29           |     2|
|176   |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized29    |     2|
|177   |            \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized30           |     2|
|178   |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized30    |     2|
|179   |            \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized31           |     2|
|180   |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized31    |     2|
|181   |            \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized32           |     2|
|182   |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized32    |     2|
|183   |            \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized33           |     2|
|184   |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized33    |     2|
|185   |            \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized34           |     2|
|186   |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized34    |     2|
|187   |            \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized35           |     1|
|188   |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized35    |     1|
|189   |            \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized36           |     1|
|190   |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized36    |     1|
|191   |            \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized37           |     1|
|192   |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized37    |     1|
|193   |  btSpeedGen                                   |PWM_gen                                           |   132|
|194   |  bullet_c                                     |bullet_controller                                 |   177|
|195   |  clk_wiz_0_inst                               |clock_divisor                                     |    36|
|196   |  key_decoder                                  |KeyboardDecoder                                   |   322|
|197   |    inst                                       |KeyboardCtrl_1                                    |   206|
|198   |      inst                                     |KeyboardCtrl                                      |   206|
|199   |        Ps2Interface_i                         |Ps2Interface                                      |   186|
|200   |    op                                         |OnePulse                                          |     3|
|201   |  lf                                           |LFSR                                              |   687|
|202   |  monster_c                                    |monster_controller                                |   239|
|203   |  move_c                                       |move_controller                                   |  1004|
|204   |  p                                            |pt_shift                                          |   853|
|205   |  player                                       |player_addr_gen                                   |     3|
|206   |  playerCtrl_00                                |PlayerCtrl                                        |   111|
|207   |  seven                                        |SevenSegment                                      |   244|
|208   |  toneGen                                      |PWM_gen_8                                         |  1078|
|209   |  vga_inst                                     |vga_controller                                    |  1454|
+------+-----------------------------------------------+--------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:14 ; elapsed = 00:07:25 . Memory (MB): peak = 1337.652 ; gain = 1049.797
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 671 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:07:11 . Memory (MB): peak = 1337.652 ; gain = 1049.797
Synthesis Optimization Complete : Time (s): cpu = 00:07:14 ; elapsed = 00:07:26 . Memory (MB): peak = 1337.652 ; gain = 1049.797
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1214 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
165 Infos, 368 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:19 ; elapsed = 00:07:32 . Memory (MB): peak = 1337.652 ; gain = 1061.266
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/yoyolee118/project_3/project_3.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1337.652 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jan  9 12:15:50 2019...
