<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2018.02.17.12:59:42"
 outputDirectory="E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test/rs232/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CGXFC7C7F23C8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8_H7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="avalon_rs232_slave" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="8" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="1" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="address" direction="input" role="address" width="1" />
   <port name="chipselect" direction="input" role="chipselect" width="1" />
   <port name="byteenable" direction="input" role="byteenable" width="4" />
   <port name="read" direction="input" role="read" width="1" />
   <port name="write" direction="input" role="write" width="1" />
   <port name="writedata" direction="input" role="writedata" width="32" />
   <port name="readdata" direction="output" role="readdata" width="32" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="UART_RXD" direction="input" role="RXD" width="1" />
   <port name="UART_TXD" direction="output" role="TXD" width="1" />
  </interface>
  <interface name="interrupt" kind="interrupt" start="0">
   <property name="associatedAddressablePoint" value="rs232.avalon_rs232_slave" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port name="irq" direction="output" role="irq" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset" direction="input" role="reset" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="rs232:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CGXFC7C7F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=8_H7,AUTO_GENERATION_ID=1518852581,AUTO_UNIQUE_ID=(altera_up_avalon_rs232:17.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,avalon_bus_type=Memory Mapped,baud=115200,data_bits=8,parity=None,ref_clk_freq=0.0,stop_bits=1)"
   instancePathKey="rs232"
   kind="rs232"
   version="1.0"
   name="rs232">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1518852581" />
  <parameter name="AUTO_DEVICE" value="5CGXFC7C7F23C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8_H7" />
  <generatedFiles>
   <file
       path="E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test/rs232/synthesis/rs232.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test/rs232/synthesis/submodules/altera_up_rs232_counters.v"
       type="VERILOG" />
   <file
       path="E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test/rs232/synthesis/submodules/altera_up_rs232_in_deserializer.v"
       type="VERILOG" />
   <file
       path="E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test/rs232/synthesis/submodules/altera_up_rs232_out_serializer.v"
       type="VERILOG" />
   <file
       path="E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test/rs232/synthesis/submodules/altera_up_sync_fifo.v"
       type="VERILOG" />
   <file
       path="E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test/rs232/synthesis/submodules/rs232_rs232_0.v"
       type="VERILOG" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test/rs232.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="E:/quartus/ip/altera/university_program/communication/altera_up_avalon_rs232/altera_up_avalon_rs232_hw.tcl" />
   <file
       path="E:/quartus/ip/altera/university_program/communication/altera_up_avalon_rs232/hdl/altera_up_rs232_counters.v" />
   <file
       path="E:/quartus/ip/altera/university_program/communication/altera_up_avalon_rs232/hdl/altera_up_rs232_in_deserializer.v" />
   <file
       path="E:/quartus/ip/altera/university_program/communication/altera_up_avalon_rs232/hdl/altera_up_rs232_out_serializer.v" />
   <file
       path="E:/quartus/ip/altera/university_program/communication/altera_up_avalon_rs232/hdl/altera_up_sync_fifo.v" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="rs232">queue size: 0 starting:rs232 "rs232"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="rs232"><![CDATA["<b>rs232</b>" reuses <b>altera_up_avalon_rs232</b> "<b>submodules/rs232_rs232_0</b>"]]></message>
   <message level="Debug" culprit="rs232">queue size: 0 starting:altera_up_avalon_rs232 "submodules/rs232_rs232_0"</message>
   <message level="Info" culprit="rs232_0">Starting Generation of RS232 UART</message>
   <message level="Error" culprit="rs232_0">The input clock frequency must be known at generation time.</message>
   <message level="Info" culprit="rs232_0"><![CDATA["<b>rs232</b>" instantiated <b>altera_up_avalon_rs232</b> "<b>rs232_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_rs232:17.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,avalon_bus_type=Memory Mapped,baud=115200,data_bits=8,parity=None,ref_clk_freq=0.0,stop_bits=1"
   instancePathKey="rs232:.:rs232_0"
   kind="altera_up_avalon_rs232"
   version="17.1"
   name="rs232_rs232_0">
  <parameter name="baud" value="115200" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="stop_bits" value="1" />
  <parameter name="ref_clk_freq" value="0.0" />
  <parameter name="avalon_bus_type" value="Memory Mapped" />
  <parameter name="data_bits" value="8" />
  <parameter name="parity" value="None" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test/rs232/synthesis/submodules/altera_up_rs232_counters.v"
       type="VERILOG" />
   <file
       path="E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test/rs232/synthesis/submodules/altera_up_rs232_in_deserializer.v"
       type="VERILOG" />
   <file
       path="E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test/rs232/synthesis/submodules/altera_up_rs232_out_serializer.v"
       type="VERILOG" />
   <file
       path="E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test/rs232/synthesis/submodules/altera_up_sync_fifo.v"
       type="VERILOG" />
   <file
       path="E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test/rs232/synthesis/submodules/rs232_rs232_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/quartus/ip/altera/university_program/communication/altera_up_avalon_rs232/altera_up_avalon_rs232_hw.tcl" />
   <file
       path="E:/quartus/ip/altera/university_program/communication/altera_up_avalon_rs232/hdl/altera_up_rs232_counters.v" />
   <file
       path="E:/quartus/ip/altera/university_program/communication/altera_up_avalon_rs232/hdl/altera_up_rs232_in_deserializer.v" />
   <file
       path="E:/quartus/ip/altera/university_program/communication/altera_up_avalon_rs232/hdl/altera_up_rs232_out_serializer.v" />
   <file
       path="E:/quartus/ip/altera/university_program/communication/altera_up_avalon_rs232/hdl/altera_up_sync_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="rs232" as="rs232_0" />
  <messages>
   <message level="Debug" culprit="rs232">queue size: 0 starting:altera_up_avalon_rs232 "submodules/rs232_rs232_0"</message>
   <message level="Info" culprit="rs232_0">Starting Generation of RS232 UART</message>
   <message level="Error" culprit="rs232_0">The input clock frequency must be known at generation time.</message>
   <message level="Info" culprit="rs232_0"><![CDATA["<b>rs232</b>" instantiated <b>altera_up_avalon_rs232</b> "<b>rs232_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
